# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.001024 4096 245 970 14400 3.26861 67.0105 104.767 175.1 175.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000256 1024 430 500 57344 6.01907 3.40819 35.3543 104.619 149.535 149.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 6.4e-05 2048 90 1420 295424 35.3425 28.3092 946.441 837.965 1848.17 1848.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.000512 1024 170 320 36864 1.67034 10.7091 91.8327 104.257 104.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1480 0.000512 512 330 920 33536 1.15402 0.831904 16.726 26.2885 45.1021 45.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.000256 4096 220 6440 48128 19.4483 13.9264 1343.13 418.029 1794.64 1794.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 0.000128 4096 370 3720 99584 38.8608 28.3411 1731.13 838.282 2636.72 2636.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 350 0.000256 2048 80 840 32768 14.2887 7.00826 69.8635 209.065 300.366 300.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1850 3.2e-05 2048 190 2520 594432 84.3747 55.9882 3663.02 1675.72 5479.24 5479.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000512 4096 220 640 33728 6.61722 80.0461 209.458 296.171 296.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.001024 4096 245 970 14400 3.26861 75.6364 104.801 183.76 183.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000256 1024 430 500 57600 6.00832 3.41331 40.3981 104.535 154.483 154.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 6.4e-05 2048 90 1420 295200 35.4615 28.3633 1078.43 837.595 1979.96 1980.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.000512 1024 170 320 36864 1.66701 12.204 91.0799 104.992 105.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1480 0.000512 512 330 920 33696 1.15414 0.831744 20.0171 26.2698 48.3711 48.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.000256 4096 220 6440 48384 19.5802 13.9756 1571.97 419.247 2024.88 2024.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 0.000128 4096 370 3720 99360 38.9365 28.3928 1994.3 837.942 2899.69 2899.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.000256 2048 80 840 32832 14.2865 7.02054 77.3547 208.905 307.702 307.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1850 3.2e-05 2048 190 2520 593856 84.6028 56.0868 4238.25 1674.99 6054.07 6054.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000512 4096 220 640 33696 6.61094 90.5462 209.327 306.529 306.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.001024 4096 245 970 14400 3.26144 78.8427 104.919 187.081 187.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000256 1024 430 500 56960 5.98093 3.3887 41.7471 104.19 155.435 155.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 6.4e-05 2048 90 1420 295360 35.363 28.308 1127.72 838.599 2030.09 2030.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.000512 1024 170 320 36880 1.66912 12.7942 91.122 105.628 105.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1480 0.000512 512 330 920 33280 1.15293 0.825248 20.6491 26.186 48.9127 49.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.000256 4096 220 6440 48000 19.4443 13.928 1623.03 418.067 2074.59 2074.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 0.000128 4096 370 3720 99520 38.8416 28.3855 2083.13 838.94 2989.4 2989.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.000256 2048 80 840 32640 14.2229 6.99405 79.9774 208.22 309.547 309.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1850 3.2e-05 2048 190 2520 594560 84.2498 56.0828 4418.93 1676.93 6236.34 6236.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000512 4096 220 640 33680 6.6089 95.0641 209.433 311.151 311.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.001024 4096 245 970 14400 3.27066 73.7649 104.934 182.023 182.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000256 1024 430 500 56832 5.99194 3.40176 38.8771 104.31 152.71 152.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 6.4e-05 2048 90 1420 295296 35.2742 28.2763 1050.93 837.706 1952.29 1952.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.000512 1024 170 320 36864 1.66867 11.9221 90.9086 104.542 104.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1480 0.000512 512 330 920 33408 1.1511 0.827296 19.2795 26.2196 47.5766 47.6683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.000256 4096 220 6440 48000 19.4789 13.9387 1513.63 418.877 1966.03 1966.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 0.000128 4096 370 3720 99072 38.814 28.3365 1933.84 837.462 2838.56 2838.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.000256 2048 80 840 32256 14.2655 6.98803 74.1126 208.461 303.959 304.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1850 3.2e-05 2048 190 2520 593664 84.2482 56.0087 4103.18 1676.82 5920.39 5920.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000512 4096 220 640 33696 6.61722 88.6805 209.468 304.81 304.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.001024 4096 245 970 14300 3.25206 75.306 104.495 183.107 183.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000256 1024 430 500 57600 5.99875 3.4137 39.8846 104.441 153.865 153.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 6.4e-05 2048 90 1420 295200 35.541 28.3844 1065.13 838.934 1968.1 1968.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.000512 1024 170 320 36800 1.66512 12.0639 92.1796 105.951 106.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1480 0.000512 512 330 920 33600 1.15613 0.826848 19.6411 26.2505 47.976 48.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.000256 4096 220 6440 48000 19.6314 13.9811 1525.6 423.846 1983.17 1983.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 0.000128 4096 370 3720 99200 39.1221 28.4435 1953.78 856.342 2877.8 2877.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.000256 2048 80 840 32800 14.3207 7.25846 76.3962 208.72 306.83 306.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1850 3.2e-05 2048 190 2520 594400 84.6916 56.1664 4165.91 1682.12 5989.04 5989.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000512 4096 220 640 33700 6.60787 89.7123 209.664 306.027 306.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.001024 4096 245 970 14336 3.25555 75.4345 104.636 183.38 183.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000256 1024 430 500 57344 6.03632 3.41402 41.3332 104.807 155.724 155.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 6.4e-05 2048 90 1420 295232 35.3624 28.3241 1093.65 837.588 1995.04 1995.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.000512 1024 170 320 36848 1.67158 12.5576 91.5559 105.828 105.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1480 0.000512 512 330 920 33152 1.14979 0.821312 20.1941 26.0529 48.3185 48.4164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.000256 4096 220 6440 47936 19.5108 13.9575 1558.86 418.849 2011.28 2011.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 0.000128 4096 370 3720 99008 38.8758 28.394 1994.24 836.789 2898.41 2898.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.000256 2048 80 840 33152 14.2779 7.04394 79.1246 210.921 311.507 311.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1850 3.2e-05 2048 190 2520 594048 84.2624 56.0225 4249.14 1674.73 6064.3 6064.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000512 4096 220 640 33712 6.61507 91.9294 209.549 308.136 308.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.001024 4096 245 970 14280 3.25494 76.866 104.503 184.675 184.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000256 1024 430 500 57600 6.0176 3.4136 41.4556 104.69 155.709 155.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 6.4e-05 2048 90 1420 294720 35.4612 28.3694 1095.84 837.937 1997.72 1997.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.000512 1024 170 320 36840 1.66934 12.5887 91.5468 105.847 105.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1480 0.000512 512 330 920 33600 1.15312 0.831712 20.5451 26.3232 48.9542 49.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.000256 4096 220 6440 48000 19.5349 13.9466 1572.49 418.36 2024.43 2024.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 970 0.000128 4096 370 3720 99360 39.0227 28.3791 2014.98 838.275 2920.77 2920.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.000256 2048 80 840 32640 14.3357 7.0265 77.9707 209.214 308.682 308.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1850 3.2e-05 2048 190 2520 593280 84.5081 56.0996 4276.89 1676.94 6094.59 6094.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000512 4096 220 640 33600 6.60512 92.0751 222.58 321.306 321.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.001024 4096 245 970 14336 3.26278 75.3624 104.732 183.409 183.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000256 1024 430 500 57344 6.0209 3.4079 39.9452 104.667 154.168 154.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 6.4e-05 2048 90 1420 295424 35.2854 28.3378 1062.64 837.887 1964.26 1964.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.000512 1024 170 320 36736 1.66234 12.0896 90.8804 104.675 104.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1480 0.000512 512 330 920 33280 1.15242 0.83456 19.5569 26.3209 47.9638 48.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.000256 4096 220 6440 48128 19.4572 13.9217 1525.7 418.23 1977.41 1977.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 0.000128 4096 370 3720 98816 38.8433 28.3193 1941.21 835.601 2844.08 2844.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.000256 2048 80 840 32768 14.2743 7.11917 76.1522 209.174 306.856 306.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1850 3.2e-05 2048 190 2520 593920 84.1824 55.9493 4144.74 1675.42 5960.43 5960.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000512 4096 220 640 33664 6.61709 89.5853 209.406 305.651 305.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.001024 4096 245 970 14208 3.25539 74.5919 104.404 182.303 182.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000256 1024 430 500 55296 5.99757 3.37098 38.9777 103.396 151.867 151.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 6.4e-05 2048 90 1420 294912 35.311 28.4735 1066.95 836.815 1967.66 1967.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.000512 1024 170 320 36672 1.66371 12.1572 90.735 104.6 104.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1480 0.000512 512 330 920 33024 1.15069 0.820064 19.6419 26.0241 47.7349 47.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.000256 4096 220 6440 47616 19.4232 13.9141 1526.81 417.283 1977.53 1977.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 0.000128 4096 370 3720 99072 38.8442 28.3372 1962.68 837.512 2867.48 2867.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 0.000256 2048 80 840 30720 14.2604 6.95837 72.0468 206.63 300.023 300.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1850 3.2e-05 2048 190 2520 592896 84.1811 56.0456 4164.81 1673.18 5978.35 5978.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000512 4096 220 640 33600 6.6121 90.1808 209.44 306.273 306.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.001024 4096 245 970 14200 3.25331 78.0308 104.492 185.831 185.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000256 1024 430 500 56000 5.98246 3.3768 42.4326 103.491 155.409 155.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 6.4e-05 2048 90 1420 294400 35.4452 28.3427 1132.95 838.037 2034.88 2034.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.000512 1024 170 320 36600 1.65846 13.1465 91.1213 105.968 106.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1480 0.000512 512 330 920 32800 1.15318 0.82096 21.2057 26.0507 49.3314 49.4209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.000256 4096 220 6440 47200 19.5741 13.9392 1623.9 417.888 2075.41 2075.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 0.000128 4096 370 3720 99200 38.9368 28.3922 2095.59 838.715 3001.74 3001.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.000256 2048 80 840 32000 14.1975 7.00003 80.063 206.82 308.208 308.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1850 3.2e-05 2048 190 2520 593600 84.3842 56.0605 4468.31 1675.53 6284.43 6284.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000512 4096 220 640 33600 6.61293 96.1311 209.646 312.434 312.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.001024 4096 245 970 14080 3.24608 87.9662 104.149 195.412 195.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000256 1024 430 500 57344 6.03517 3.40934 50.836 104.94 165.35 165.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 6.4e-05 2048 90 1420 293888 35.2393 28.3125 1338.93 836.323 2238.91 2239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.000512 1024 170 320 36608 1.66726 15.3956 90.8956 108.002 108.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1480 0.000512 512 330 920 31744 1.14272 0.806912 23.9192 25.7425 51.7167 51.8081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.000256 4096 220 6440 48128 19.4637 13.9371 1919.88 419.279 2372.67 2372.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 0.000128 4096 370 3720 98304 38.8612 28.3139 2429.22 837.018 3333.52 3333.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 0.000256 2048 80 840 32768 14.2929 7.03546 96.1481 209.723 327.328 327.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1850 3.2e-05 2048 190 2520 593920 84.106 55.9854 5199.79 1677.33 7017.35 7017.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000512 4096 220 640 33536 6.60685 112.9 209.612 329.16 329.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 0.001024 4096 245 975 14432 3.26656 65.8063 104.887 174.014 174.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000256 1024 430 495 57600 6.04 3.41773 65.3718 104.896 179.854 179.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 6.4e-05 2048 90 1425 295296 35.3061 28.3117 929.679 838.114 1831.52 1831.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1670 0.000512 1024 170 315 36960 1.66707 19.1652 91.5679 112.444 112.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1480 0.000512 512 330 930 33664 1.15082 0.830624 16.9903 26.2653 45.3331 45.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 730 0.000256 4096 220 6435 48384 19.4919 13.9475 1341.71 419.09 1794.34 1794.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 970 0.000128 4096 370 3720 99584 38.8426 28.3402 1713.23 837.993 2618.51 2618.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 350 0.000256 2048 80 840 33024 14.3358 7.04362 127.256 209.642 358.419 358.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1850 3.2e-05 2048 190 2520 594688 84.2835 55.9972 3613.38 1677.79 5431.59 5431.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000512 4096 220 645 33728 6.61962 152.182 209.473 368.319 368.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.001024 4096 245 975 14400 3.26122 66.558 104.737 174.612 174.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000256 1024 430 495 57600 6.06339 3.42797 59.7739 104.886 174.28 174.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 6.4e-05 2048 90 1425 295200 35.4914 28.3648 939.195 837.606 1840.76 1840.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 0.000512 1024 170 315 36960 1.66576 10.2759 91.1743 103.157 103.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1480 0.000512 512 330 930 33600 1.15283 0.832 17.0103 26.2365 45.3283 45.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 730 0.000256 4096 220 6435 48480 19.5866 13.9707 1355.42 419.132 1808.21 1808.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 970 0.000128 4096 370 3720 99520 39.026 28.3935 1725.83 837.953 2631.31 2631.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 350 0.000256 2048 80 840 32960 14.4107 7.06877 119.478 209.61 350.691 350.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1850 3.2e-05 2048 190 2520 594880 84.6163 56.1401 3656.88 1675.93 5473.7 5473.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1230 0.000512 4096 220 645 33720 6.61674 160.053 209.429 376.14 376.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.001024 4096 245 975 14400 3.26246 66.5682 104.799 174.684 174.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000256 1024 430 495 57216 6.04016 3.41402 34.1635 104.745 148.493 148.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 6.4e-05 2048 90 1425 295296 35.3776 28.34 933.908 837.942 1835.67 1835.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.000512 1024 170 315 36912 1.6632 10.2297 92.6457 104.58 104.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1480 0.000512 512 330 930 33792 1.1519 0.83296 17.1439 26.3136 45.5441 45.6397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 730 0.000256 4096 220 6435 48192 19.5037 13.949 1343.84 418.561 1795.96 1796.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 0.000128 4096 370 3720 99456 38.9326 28.3558 1723.26 837.714 2628.36 2628.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 350 0.000256 2048 80 840 32640 14.3406 7.03078 67.4413 209.338 298.284 298.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1850 3.2e-05 2048 190 2520 594432 84.3631 56.0727 3631.91 1675.66 5448.14 5448.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000512 4096 220 645 33696 6.61824 78.6755 209.393 294.729 294.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.001024 4096 245 975 14392 3.26272 67.8368 104.817 175.974 176.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000256 1024 430 495 57344 6.05549 3.41805 35.4557 104.771 149.83 149.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 6.4e-05 2048 90 1425 295008 35.4832 28.4767 955.762 837.785 1857.61 1857.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.000512 1024 170 315 36904 1.66701 10.5697 91.2097 103.489 103.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1480 0.000512 512 330 930 33824 1.15917 0.831488 17.6551 26.3245 46.0708 46.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.000256 4096 220 6435 48160 19.5676 13.9653 1367.71 418.661 1820.02 1820.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 0.000128 4096 370 3720 99456 39.0212 28.3876 1752.61 852.578 2672.71 2672.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 350 0.000256 2048 80 840 32704 14.38 7.04083 69.8925 209.383 300.825 300.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1850 3.2e-05 2048 190 2520 594048 84.6958 56.117 3719.65 1675.65 5536.25 5536.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000512 4096 220 645 33712 6.62106 81.2913 209.559 297.516 297.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.001024 4096 245 975 14400 3.27082 70.3948 104.974 178.693 178.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000256 1024 430 495 57344 6.02554 3.40582 36.2773 104.68 150.529 150.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 6.4e-05 2048 90 1425 295168 35.3424 28.3498 979.915 838.538 1882.26 1882.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.000512 1024 170 315 36928 1.66502 10.9198 91.0145 103.644 103.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1480 0.000512 512 330 930 33536 1.15306 0.830944 17.4716 26.3032 45.8545 45.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.000256 4096 220 6435 48128 19.4362 13.919 1375.26 418.299 1827.03 1827.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 0.000128 4096 370 3720 99584 38.843 28.3464 1776.11 838.908 2682.32 2682.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.000256 2048 80 840 32768 14.2775 7.01942 70.1544 209.212 300.804 300.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1850 3.2e-05 2048 190 2520 594432 84.363 56.0906 3766.72 1679.07 5586.39 5586.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000512 4096 220 645 33664 6.61488 83.0028 209.486 299.146 299.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.001024 4096 245 975 14328 3.25648 76.2033 104.644 184.155 184.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000256 1024 430 495 57024 6.04374 3.41274 41.0641 104.62 155.268 155.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 6.4e-05 2048 90 1425 294912 35.4512 28.3447 1104.34 838.323 2006.57 2006.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.000512 1024 170 315 36864 1.66467 12.5112 91.3972 105.617 105.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1480 0.000512 512 330 930 33696 1.1551 0.83072 20.8497 26.2895 49.2257 49.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.000256 4096 220 6435 48384 19.5581 13.98 1589.32 419.727 2042.69 2042.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 0.000128 4096 370 3720 99360 38.9276 28.3983 2019.22 838.575 2925.23 2925.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.000256 2048 80 840 32256 14.3303 7.07888 77.9849 209.082 308.608 308.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1850 3.2e-05 2048 190 2520 593856 84.46 56.1459 4295.01 1676.3 6112.05 6112.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000512 4096 220 645 33696 6.62445 93.4687 209.823 309.96 310.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.001024 4096 245 975 14320 3.25962 75.657 104.64 183.609 183.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000256 1024 430 495 56960 5.98538 3.39558 40.147 104.203 153.86 153.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 6.4e-05 2048 90 1425 295040 35.3611 28.3443 1081.56 838.761 1984.13 1984.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 0.000512 1024 170 315 36880 1.66464 12.2198 91.5788 105.508 105.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1480 0.000512 512 330 930 33280 1.1496 0.825984 20.1151 26.1845 48.377 48.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.000256 4096 220 6435 48000 19.4253 13.9281 1537.35 418.211 1989.03 1989.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 0.000128 4096 370 3720 99520 38.8322 28.3844 1973.15 839.021 2879.49 2879.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.000256 2048 80 840 32000 14.2628 7.00842 75.4122 208.244 305.056 305.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1850 3.2e-05 2048 190 2520 594560 84.1855 56.0391 4199.83 1677.05 6017.24 6017.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000512 4096 220 645 33680 6.62842 91.1708 209.68 307.52 307.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.001024 4096 245 975 14304 3.25325 78.2173 104.523 186.048 186.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000256 1024 430 495 56832 6.00038 3.40346 42.8743 104.27 156.676 156.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 6.4e-05 2048 90 1425 294912 35.2747 28.3669 1151.75 837.41 2052.91 2053.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.000512 1024 170 315 36864 1.66509 13.058 91.0782 105.845 105.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1480 0.000512 512 330 930 33408 1.15133 0.830656 21.5726 26.2081 49.863 49.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.000256 4096 220 6435 48000 19.4419 13.9349 1635.74 418.866 2088.09 2088.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 0.000128 4096 370 3720 99072 38.7725 28.324 2088.21 836.719 2992.14 2992.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 0.000256 2048 80 840 32256 14.2581 7.0185 80.9772 208.385 310.77 310.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1850 3.2e-05 2048 190 2520 593664 84.1072 55.9953 4455.41 1674.56 6270.22 6270.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000512 4096 220 645 33600 6.61654 97.3517 209.121 313.139 313.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.001024 4096 245 975 14300 3.25642 79.0026 104.641 186.952 187.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000256 1024 430 495 56800 6.04765 3.41344 42.5094 104.439 156.537 156.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 6.4e-05 2048 90 1425 295200 35.5237 28.3709 1142.48 838.932 2045.41 2045.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.000512 1024 170 315 36900 1.67322 12.9257 91.2671 105.908 105.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1480 0.000512 512 330 930 33600 1.15866 0.830592 21.537 26.2524 49.8773 49.9691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.000256 4096 220 6435 48400 19.5856 13.9833 1636.18 419.536 2089.39 2089.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 0.000128 4096 370 3720 99200 39.0947 28.4105 2077.09 838.634 2983.33 2983.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.000256 2048 80 840 32000 14.3639 7.0159 79.9391 208.724 310.176 310.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1850 3.2e-05 2048 190 2520 594400 84.5271 56.1754 4431.34 1679.22 6251.4 6251.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000512 4096 220 645 33600 6.61296 96.3564 209.352 312.365 312.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.001024 4096 245 975 14336 3.26246 79.2392 104.893 187.447 187.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000256 1024 430 495 57344 6.03546 3.41117 43.1425 104.918 157.637 157.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 6.4e-05 2048 90 1425 294784 35.3535 28.3372 1151.81 838.514 2054.11 2054.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.000512 1024 170 315 36848 1.6681 13.0278 91.2089 105.949 106.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1480 0.000512 512 330 930 33152 1.14781 0.821088 21.4403 26.0757 49.5868 49.6785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.000256 4096 220 6435 47936 19.5036 13.9508 1637.88 419.302 2090.74 2090.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 0.000128 4096 370 3720 99008 38.8584 28.3526 2093.7 837.784 2998.8 2998.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.000256 2048 80 840 32256 14.3788 7.03437 81.2614 209.681 312.491 312.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1850 3.2e-05 2048 190 2520 594048 84.1896 56.1275 4469.24 1676.7 6286.39 6286.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000512 4096 220 645 33600 6.60573 97.4075 209.457 313.515 313.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.001024 4096 245 975 14280 3.2583 79.5607 104.635 187.505 187.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000256 1024 430 495 56640 6.0713 3.41709 41.9243 104.68 156.222 156.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 6.4e-05 2048 90 1425 294720 35.4182 28.3423 1131.75 837.87 2033.48 2033.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.000512 1024 170 315 36840 1.66502 12.7863 92.268 106.762 106.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1480 0.000512 512 330 930 33600 1.16288 0.831488 21.371 26.3224 49.7864 49.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.000256 4096 220 6435 48000 19.5088 13.9532 1617.73 418.343 2069.64 2069.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 0.000128 4096 370 3720 99360 38.9898 28.3834 2074.19 838.302 2979.97 2980.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 0.000256 2048 80 840 32640 14.3238 7.02874 80.6958 209.202 311.382 311.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1850 3.2e-05 2048 190 2520 593280 84.4258 56.0497 4394.1 1675.31 6210.02 6210.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000512 4096 220 645 33600 6.6089 96.3707 209.451 312.476 312.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.001024 4096 245 975 14336 3.27066 76.6338 104.987 184.944 185.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000256 1024 430 495 57344 6.02186 3.41059 40.6274 104.787 154.975 155.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 6.4e-05 2048 90 1425 294912 35.3565 28.3054 1084.93 838.819 1987.51 1987.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.000512 1024 170 315 36864 1.67037 12.2771 91.5382 105.527 105.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1480 0.000512 512 330 930 33280 1.15718 0.834816 20.2291 26.3496 48.6679 48.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 730 0.000256 4096 220 6435 48128 19.4449 13.9305 1552.39 418.797 2004.66 2004.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 0.000128 4096 370 3720 98816 38.8192 28.3195 1977.69 836.515 2881.45 2881.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.000256 2048 80 840 32768 14.279 7.11853 77.9449 209.402 308.877 308.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1850 3.2e-05 2048 190 2520 593920 84.1422 56.021 4214.73 1677.29 6032.32 6032.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000512 4096 220 645 33536 6.59277 91.646 209.167 307.452 307.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.001024 4096 245 975 14208 3.256 82.4385 104.544 190.29 190.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000256 1024 430 495 55296 6.00445 3.36899 46.0276 103.396 158.928 159.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 6.4e-05 2048 90 1425 294144 35.3479 28.3525 1265.43 836.822 2166.06 2166.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.000512 1024 170 315 36672 1.66304 14.2625 90.9236 106.893 106.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1480 0.000512 512 330 930 33024 1.15053 0.8192 23.6511 26.0242 51.7433 51.8348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 730 0.000256 4096 220 6435 47616 19.4285 13.906 1783.36 417.392 2234.19 2234.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 0.000128 4096 370 3720 99072 38.8241 28.3236 2296.9 837.347 3201.5 3201.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 0.000256 2048 80 840 30720 14.2572 6.95504 85.2077 206.632 313.179 313.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1850 3.2e-05 2048 190 2520 592896 84.1159 55.8964 4888.2 1672.99 6701.34 6701.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000512 4096 220 645 33408 6.57882 106.406 208.62 321.649 321.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.001024 4096 245 975 14200 3.25402 84.1928 104.559 192.06 192.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000256 1024 430 495 56000 5.98422 3.38125 46.8663 103.424 159.782 159.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 6.4e-05 2048 90 1425 294400 35.4466 28.3405 1264.58 837.487 2165.96 2166.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.000512 1024 170 315 36800 1.6729 14.376 91.1549 107.246 107.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1480 0.000512 512 330 930 32800 1.15482 0.821248 23.7266 26.0315 51.8327 51.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.000256 4096 220 6435 48000 19.4678 13.9437 1825.01 417.545 2276.08 2276.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 0.000128 4096 370 3720 99200 38.9369 28.3946 2322.01 838.028 3227.47 3227.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 0.000256 2048 80 840 30400 14.351 6.95082 84.6033 206.685 312.717 312.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1850 3.2e-05 2048 190 2520 593600 84.3493 56.0866 4931.05 1674.37 6745.99 6746.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000512 4096 220 645 33400 6.57635 106.377 208.655 321.652 321.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.001024 4096 245 975 14080 3.25018 79.3554 104.287 186.947 187.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000256 1024 430 495 57344 6.03536 3.40992 43.4387 104.944 157.961 158.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 6.4e-05 2048 90 1425 293888 35.2358 28.4373 1155.54 836.302 2055.62 2055.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.000512 1024 170 315 36608 1.66022 13.1482 90.8451 105.696 105.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1480 0.000512 512 330 930 31744 1.14733 0.809152 20.7465 25.7432 48.5495 48.6448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 730 0.000256 4096 220 6435 48128 19.4646 13.9385 1654.93 419.391 2107.83 2107.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 0.000128 4096 370 3720 98304 38.8458 28.3228 2094.08 837.155 2998.52 2998.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 0.000256 2048 80 840 32768 14.3068 7.24797 82.8335 209.724 314.242 314.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1850 3.2e-05 2048 190 2520 593920 84.0913 55.9787 4485.02 1677.49 6302.73 6302.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000512 4096 220 645 33280 6.55494 97.1977 208.452 312.25 312.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 0.001024 4096 245 980 14400 3.26742 63.6006 104.852 171.775 171.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000256 1024 430 500 57600 6.0455 3.4199 62.6632 104.894 177.149 177.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 6.4e-05 2048 90 1420 295168 35.34 28.3945 878.783 838.097 1780.72 1780.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1670 0.000512 1024 170 320 36928 1.67251 9.89165 91.9616 103.569 103.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1480 0.000512 512 330 920 33664 1.15027 0.832512 15.9014 26.2583 44.2413 44.3331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 730 0.000256 4096 220 6440 48384 19.4962 13.9489 1264.31 419.087 1716.95 1717.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 970 0.000128 4096 370 3720 99584 38.818 28.328 1614.94 837.961 2520.15 2520.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 350 0.000256 2048 80 840 33024 14.3371 7.03667 122.754 209.628 353.9 353.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1850 3.2e-05 2048 190 2520 594432 84.2968 55.999 3428.74 1677.65 5246.82 5246.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000512 4096 220 640 33792 6.6185 143.092 213.453 363.207 363.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.001024 4096 245 980 14400 3.27002 69.1912 104.87 177.385 177.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000256 1024 430 500 57600 6.06173 3.4263 62.8887 104.882 177.39 177.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 6.4e-05 2048 90 1420 295040 35.4741 28.3594 988.191 837.577 1889.71 1889.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 0.000512 1024 170 320 36920 1.6673 11.0817 91.1378 103.93 103.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1480 0.000512 512 330 920 33600 1.156 0.828128 18.0843 26.2357 46.4059 46.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 730 0.000256 4096 220 6440 48320 19.5887 13.9779 1418.75 419.029 1871.45 1871.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 970 0.000128 4096 370 3720 99520 38.9825 28.3914 1808.04 837.896 2713.41 2713.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 350 0.000256 2048 80 840 32960 14.3979 7.05133 124.086 209.6 355.267 355.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1850 3.2e-05 2048 190 2520 594560 84.6096 56.148 3851.86 1675.76 5668.52 5668.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000512 4096 220 640 33760 6.61888 83.2246 209.418 299.307 299.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.001024 4096 245 980 14352 3.25635 65.7309 104.756 173.801 173.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000256 1024 430 500 57216 6.0361 3.41414 34.3796 104.819 148.776 148.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 6.4e-05 2048 90 1420 295104 35.3854 28.631 921.2 838.548 1823.87 1823.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.000512 1024 170 320 36912 1.66874 10.3308 91.4724 103.516 103.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1480 0.000512 512 330 920 33792 1.15219 0.831488 16.9379 26.3316 45.3501 45.4447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.000256 4096 220 6440 48192 19.51 13.963 1317.13 418.855 1769.56 1769.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 0.000128 4096 370 3720 99456 38.9316 28.3678 1685.55 838.517 2591.47 2591.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 350 0.000256 2048 80 840 33024 14.2955 7.04797 67.608 209.486 298.573 298.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1850 3.2e-05 2048 190 2520 594048 84.3515 56.0758 3591.27 1678.52 5410.36 5410.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000512 4096 220 640 33744 6.61094 76.8676 209.58 293.102 293.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.001024 4096 245 980 14336 3.25664 67.4734 104.638 175.419 175.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000256 1024 430 500 57344 6.0575 3.42016 35.6269 104.756 149.992 150.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 6.4e-05 2048 90 1420 295008 35.4817 28.3681 933.601 837.624 1835.19 1835.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.000512 1024 170 320 36904 1.67066 10.668 91.2319 103.614 103.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1480 0.000512 512 330 920 33600 1.15741 0.834912 17.3211 26.3193 45.7316 45.8292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.000256 4096 220 6440 48160 19.5448 13.9651 1334.14 418.61 1786.37 1786.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 0.000128 4096 370 3720 99456 38.9571 28.3796 1712.25 837.928 2617.62 2617.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.000256 2048 80 840 32704 14.3693 7.03987 67.4836 209.358 298.388 298.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1850 3.2e-05 2048 190 2520 594048 84.5512 56.2237 3630.35 1674.97 5446.24 5446.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000512 4096 220 640 33768 6.62323 79.3893 209.6 295.66 295.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.001024 4096 245 980 14336 3.25859 67.4525 104.679 175.446 175.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000256 1024 430 500 57344 6.01274 3.4048 35.8188 104.595 149.959 150.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 6.4e-05 2048 90 1420 294912 35.3569 28.333 945.889 837.927 1847.61 1847.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.000512 1024 170 320 36864 1.66912 10.7655 91.0788 103.556 103.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1480 0.000512 512 330 920 33536 1.15331 0.82944 16.8932 26.2861 45.2617 45.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.000256 4096 220 6440 48128 19.4172 13.9284 1333.49 417.967 1784.91 1785.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 970 0.000128 4096 370 3720 99584 38.8157 28.3505 1719.64 838.199 2625.11 2625.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.000256 2048 80 840 32768 14.2724 7.0783 68.497 209.039 299.022 299.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1850 3.2e-05 2048 190 2520 593920 84.295 56.0007 3645.8 1676.74 5462.97 5463.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000512 4096 220 640 33728 6.61427 80.0761 209.426 296.162 296.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.001024 4096 245 980 14328 3.25814 78.9059 104.683 186.899 186.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000256 1024 430 500 57024 6.03933 3.41251 44.1491 104.521 158.245 158.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 6.4e-05 2048 90 1420 294912 35.4427 28.338 1160.42 837.529 2061.84 2061.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.000512 1024 170 320 36864 1.6705 13.3918 91.102 106.208 106.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1480 0.000512 512 330 920 33696 1.15318 0.829088 21.8855 26.266 50.2369 50.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.000256 4096 220 6440 48096 19.5681 13.9746 1653.97 419.28 2106.9 2107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 0.000128 4096 370 3720 99360 38.8917 28.3873 2111.62 837.857 3016.86 3016.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.000256 2048 80 840 32832 14.279 7.02762 83.5601 208.892 313.893 314.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1850 3.2e-05 2048 190 2520 593856 84.3681 56.145 4506.67 1674.72 6322.04 6322.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000512 4096 220 640 33696 6.61379 97.5391 209.302 313.497 313.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.001024 4096 245 980 14256 3.26 60.3709 104.707 168.389 168.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000256 1024 430 500 56448 5.97696 3.38464 30.6942 103.86 144.043 144.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 6.4e-05 2048 90 1420 294912 35.2949 28.4341 805.99 837.84 1707.67 1707.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 0.000512 1024 170 320 36720 1.66298 9.29958 90.5398 101.545 101.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1480 0.000512 512 330 920 33408 1.1536 0.825344 15.2226 26.1179 43.4193 43.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.000256 4096 220 6440 47808 19.4648 13.9446 1141.25 418.039 1592.8 1592.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 0.000128 4096 370 3720 99072 38.8449 28.3906 1463.01 838.488 2368.84 2368.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 350 0.000256 2048 80 840 32256 14.2061 6.96115 59.724 207.56 288.58 288.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1850 3.2e-05 2048 190 2520 593280 84.1407 56.1071 3126.56 1676.81 4943.74 4943.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000512 4096 220 640 33552 6.59869 67.7003 208.949 283.292 283.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.001024 4096 245 980 14320 3.25933 77.8598 104.784 185.958 186.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000256 1024 430 500 56960 5.98262 3.3904 42.1629 104.197 155.868 155.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 6.4e-05 2048 90 1420 295040 35.3206 28.3238 1119.16 838.689 2021.6 2021.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.000512 1024 170 320 36880 1.6705 12.8676 91.2591 105.84 105.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1480 0.000512 512 330 920 33280 1.15117 0.827712 20.8209 26.1859 49.0865 49.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.000256 4096 220 6440 48000 19.414 13.922 1597.74 418.101 2049.28 2049.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 0.000128 4096 370 3720 99520 38.8318 28.3783 2050.99 840.168 2958.47 2958.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 0.000256 2048 80 840 32000 14.2762 6.97971 79.1769 208.244 308.811 308.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1850 3.2e-05 2048 190 2520 593920 84.2657 56.0435 4370.81 1680.06 6191.32 6191.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000512 4096 220 640 33680 6.60326 94.8453 209.456 310.95 311.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.001024 4096 245 980 14240 3.26122 59.777 104.777 167.87 167.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000256 1024 430 500 56320 5.93443 3.36954 29.5789 103.445 142.461 142.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 6.4e-05 2048 90 1420 295040 35.2737 28.3528 780.488 838.869 1683.09 1683.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.000512 1024 170 320 36800 1.67104 9.06771 90.7099 101.49 101.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1480 0.000512 512 330 920 32640 1.14765 0.820896 14.3803 26.0244 42.4728 42.5615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.000256 4096 220 6440 47360 19.3779 13.8493 1096.93 416.733 1547 1547.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 0.000128 4096 370 3720 98560 38.7299 28.3124 1415.57 835.995 2318.71 2318.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 0.000256 2048 80 840 30720 14.2291 7.19882 53.0026 206.734 281.297 281.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1850 3.2e-05 2048 190 2520 593920 83.9803 56.1082 3031.54 1677.18 4848.95 4849.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000512 4096 220 640 33600 6.61539 65.7838 209.457 281.898 281.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.001024 4096 245 980 14304 3.26077 74.4336 104.657 182.404 182.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000256 1024 430 500 56832 5.9961 3.40221 39.4686 104.272 153.268 153.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 6.4e-05 2048 90 1420 294912 35.2639 28.3839 1047.42 837.393 1948.57 1948.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.000512 1024 170 320 36864 1.66765 12.0711 92.3846 106.166 106.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1480 0.000512 512 330 920 33408 1.15178 0.830496 19.6125 26.2062 47.8997 47.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.000256 4096 220 6440 48000 19.4392 13.9398 1503.88 418.775 1956.14 1956.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 0.000128 4096 370 3720 99072 38.8074 28.3341 1917.9 836.756 2821.91 2822.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 0.000256 2048 80 840 32256 14.264 7.04381 74.1701 208.384 303.994 304.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1850 3.2e-05 2048 190 2520 593664 84.0748 56.141 4087.2 1674.39 5901.96 5902.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000512 4096 220 640 33696 6.60685 88.4643 209.392 304.509 304.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.001024 4096 245 980 14208 3.26272 56.4231 104.667 164.408 164.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000256 1024 430 500 55296 5.99331 3.37434 27.946 103.38 140.821 140.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 6.4e-05 2048 90 1420 294144 35.3308 28.2931 745.39 836.677 1645.8 1645.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 0.000512 1024 170 320 36672 1.66154 8.61184 90.4151 100.733 100.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1480 0.000512 512 330 920 33024 1.15158 0.8192 13.9612 26.0193 42.0516 42.1459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.000256 4096 220 6440 47616 19.4231 13.9205 1064.08 417.149 1514.68 1514.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 0.000128 4096 370 3720 99072 38.8383 28.3329 1364.53 837.319 2269.13 2269.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 0.000256 2048 80 840 30720 14.2519 6.964 51.146 206.596 279.093 279.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1850 3.2e-05 2048 190 2520 592896 84.0726 56.0161 2900.54 1672.73 4713.5 4713.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000512 4096 220 640 33600 6.61226 63.5412 209.631 279.828 279.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.001024 4096 245 980 14300 3.25859 75.8713 104.783 183.964 184.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000256 1024 430 500 56800 6.04691 3.41274 41.481 104.44 155.508 155.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 6.4e-05 2048 90 1420 295200 35.5231 28.3677 1097.15 838.938 2000.09 2000.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.000512 1024 170 320 36800 1.66707 12.6157 91.181 105.509 105.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1480 0.000512 512 330 920 33600 1.1607 0.827552 20.6452 26.2533 48.9912 49.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.000256 4096 220 6440 48000 19.6002 13.9764 1560.46 419.535 2013.69 2013.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 0.000128 4096 370 3720 99200 39.087 28.414 1996.7 838.156 2902.46 2902.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.000256 2048 80 840 32000 14.3466 7.0185 77.053 208.723 307.278 307.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1850 3.2e-05 2048 190 2520 594400 84.4816 56.3381 4264.24 1677.66 6082.87 6082.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000512 4096 220 640 33700 6.61098 92.3793 209.707 308.741 308.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.001024 4096 245 980 14200 3.25408 58.11 104.767 166.185 166.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000256 1024 430 500 56000 5.99037 3.37712 29.2326 103.491 142.221 142.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 6.4e-05 2048 90 1420 294400 35.4208 28.4177 770.095 838.05 1672.1 1672.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.000512 1024 170 320 36600 1.6617 8.92122 90.4152 101.041 101.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1480 0.000512 512 330 920 32800 1.15315 0.8192 14.2903 26.0485 42.4084 42.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.000256 4096 220 6440 47200 19.545 13.9469 1076.97 417.776 1528.34 1528.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 0.000128 4096 370 3720 99200 38.9628 28.3843 1401.68 838.719 2307.86 2307.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 0.000256 2048 80 840 30400 14.3564 6.94272 51.9865 206.824 280.241 280.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1850 3.2e-05 2048 190 2520 593600 84.3118 56.1132 2988.17 1675.44 4804.18 4804.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000512 4096 220 640 33600 6.61094 65.2083 209.651 281.513 281.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.001024 4096 245 980 14224 3.25222 91.1502 104.337 198.791 198.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000256 1024 430 500 57344 6.0375 3.41389 53.6877 104.826 168.094 168.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 6.4e-05 2048 90 1420 294784 35.3508 28.4058 1396.75 837.793 2298.41 2298.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.000512 1024 170 320 36848 1.67155 16.1033 92.2624 110.081 110.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1480 0.000512 512 330 920 33152 1.14838 0.823296 26.0424 26.0536 54.1675 54.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.000256 4096 220 6440 47936 19.492 13.9545 1979.65 418.832 2432.03 2432.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 0.000128 4096 370 3720 99008 38.8342 28.3607 2529.11 836.904 3433.32 3433.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 0.000256 2048 80 840 32256 14.3759 7.05485 98.7885 209.502 329.857 329.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1850 3.2e-05 2048 190 2520 594048 84.0987 56.0927 5390.81 1679.06 7210.2 7210.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000512 4096 220 640 33712 6.61504 117.135 209.6 333.395 333.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.001024 4096 245 980 14112 3.25018 64.9537 104.314 172.572 172.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000256 1024 430 500 55552 6.01664 3.38125 34.0837 103.755 147.358 147.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 6.4e-05 2048 90 1420 293888 35.298 28.285 906.336 836.708 1806.73 1806.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 0.000512 1024 170 320 36736 1.67091 10.496 91.5907 103.8 103.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1480 0.000512 512 330 920 33152 1.15302 0.825344 17.0979 26.1207 45.2952 45.3854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 730 0.000256 4096 220 6440 46592 19.3357 13.8221 1260.2 414.528 1707.99 1708.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 0.000128 4096 370 3720 98560 38.8338 28.3259 1656.65 837.311 2561.22 2561.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 0.000256 2048 80 840 30464 14.3259 6.99389 61.5041 207.352 290.306 290.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1850 3.2e-05 2048 190 2520 593152 83.9599 55.9942 3541.82 1672.8 5354.71 5354.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000512 4096 220 640 33600 6.61709 77.2461 209.558 293.461 293.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.001024 4096 245 980 14280 3.25834 90.032 104.683 198.024 198.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000256 1024 430 500 56640 6.072 3.41658 50.6141 104.583 164.812 164.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 6.4e-05 2048 90 1420 294720 35.4041 28.354 1339.08 837.117 2240.06 2240.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.000512 1024 170 320 36840 1.67101 15.4193 92.1825 109.317 109.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1480 0.000512 512 330 920 33600 1.15523 0.83168 25.4313 26.2958 53.8119 53.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.000256 4096 220 6440 48000 19.5174 13.9493 1907.81 417.846 2359.23 2359.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 0.000128 4096 370 3720 99360 38.9619 28.384 2447.14 837.994 3352.58 3352.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 0.000256 2048 80 840 32640 14.314 7.03078 95.8056 209.012 326.293 326.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1850 3.2e-05 2048 190 2520 593280 84.3619 56.1215 5173.97 1677.08 6991.68 6991.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000512 4096 220 640 33600 6.59667 112.239 209.04 327.92 327.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.001024 4096 245 980 14160 3.25248 64.6132 104.762 172.683 172.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000256 1024 430 500 55680 5.98883 3.37709 34.1371 103.53 147.163 147.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 6.4e-05 2048 90 1420 294720 35.3119 28.3378 905.528 838.05 1807.33 1807.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.000512 1024 170 320 36720 1.67062 10.5168 90.6269 102.858 102.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1480 0.000512 512 330 920 32640 1.15098 0.821248 16.7874 26.0789 44.9348 45.0253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.000256 4096 220 6440 48000 19.4714 13.9505 1288.44 418.785 1740.76 1740.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 0.000128 4096 370 3720 98880 38.8028 28.3598 1646.35 836.535 2550.16 2550.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 0.000256 2048 80 840 30720 14.2643 6.94682 61.7235 206.911 289.975 290.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1850 3.2e-05 2048 190 2520 593280 84.1359 56.1262 3504.47 1675.33 5320.21 5320.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000512 4096 220 640 33360 6.55658 76.3561 208.548 291.505 291.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.001024 4096 245 980 14208 3.25389 86.4658 104.313 194.086 194.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000256 1024 430 500 57344 6.01968 3.4113 49.8694 104.652 164.081 164.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 6.4e-05 2048 90 1420 294912 35.3349 28.2868 1304.35 837.796 2205.88 2205.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 0.000512 1024 170 320 36736 1.66502 14.9216 91.0685 107.696 107.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1480 0.000512 512 330 920 33280 1.15155 0.832064 24.4517 26.3154 52.8513 52.9424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.000256 4096 220 6440 48128 19.429 13.9284 1861.48 418.124 2313.07 2313.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 0.000128 4096 370 3720 98816 38.7996 28.3142 2368.24 835.41 3270.87 3270.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.000256 2048 80 840 32768 14.2793 7.02669 93.4104 209.152 323.992 324.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1850 3.2e-05 2048 190 2520 593920 84.0741 56.0456 5040.55 1678.34 6859.14 6859.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000512 4096 220 640 33664 6.6048 109.707 209.388 325.742 325.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.001024 4096 245 980 14080 3.25718 63.9022 104.414 171.625 171.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000256 1024 430 500 57344 6.03318 3.41354 34.068 104.933 148.575 148.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 6.4e-05 2048 90 1420 293888 35.2275 28.2637 870.469 836.22 1770.28 1770.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 0.000512 1024 170 320 36608 1.66214 10.0495 90.3414 102.096 102.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1480 0.000512 512 330 920 31744 1.14646 0.808992 15.7574 25.7414 43.5563 43.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.000256 4096 220 6440 48128 19.479 13.9418 1248.66 419.226 1701.41 1701.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 0.000128 4096 370 3720 98304 38.8641 28.319 1582.75 837.024 2487.07 2487.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 0.000256 2048 80 840 32768 14.2918 7.06797 63.4374 209.697 294.62 294.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1850 3.2e-05 2048 190 2520 593920 84.0946 55.9964 3378.48 1677.28 5195.99 5196.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000512 4096 220 640 33536 6.6143 73.7947 209.58 290.032 290.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.001024 4096 245 980 14208 3.25667 78.7132 104.699 186.723 186.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000256 1024 430 500 55296 5.99667 3.37101 41.7028 103.41 154.609 154.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 6.4e-05 2048 90 1420 294144 35.3574 28.3577 1132.73 836.93 2033.48 2033.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 0.000512 1024 170 320 36672 1.66298 12.9697 90.9714 105.647 105.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1480 0.000512 512 330 920 33024 1.15082 0.819136 21.0964 26.0257 49.1906 49.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.000256 4096 220 6440 47616 19.4306 13.9162 1611.96 417.386 2062.8 2062.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 0.000128 4096 370 3720 99072 38.826 28.3464 2076.74 838.017 2982.04 2982.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 0.000256 2048 80 840 30720 14.2554 6.94067 76.6887 206.666 304.684 304.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1850 3.2e-05 2048 190 2520 592896 84.0928 55.9309 4395.61 1674.82 6210.59 6210.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000512 4096 220 640 33600 6.61555 95.2784 209.459 311.397 311.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.001024 4096 245 980 13824 3.23584 58.0933 103.736 165.118 165.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000256 1024 430 500 55296 6.01926 3.37306 29.8196 103.734 143.084 143.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 6.4e-05 2048 90 1420 293376 35.3777 28.3089 792.231 838.022 1694.05 1694.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 0.000512 1024 170 320 36480 1.66509 9.26893 90.4993 101.477 101.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1480 0.000512 512 330 920 32256 1.15773 0.826912 14.576 26.1681 42.8325 42.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.000256 4096 220 6440 46080 19.3877 13.8158 1086.93 414.453 1534.69 1534.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 0.000128 4096 370 3720 98304 38.7907 28.3044 1434.52 835.128 2336.85 2336.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 0.000256 2048 80 840 30720 14.3048 6.99597 54.8238 207.315 283.571 283.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1850 3.2e-05 2048 190 2520 592896 84.134 55.9595 3081.07 1674.87 4896.18 4896.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000512 4096 220 640 33408 6.61504 66.476 209.6 282.737 282.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.001024 4096 245 980 14200 3.25632 80.1862 104.769 188.266 188.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000256 1024 430 500 56000 5.98736 3.3751 44.2468 103.423 157.16 157.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 6.4e-05 2048 90 1420 294400 35.4564 28.3358 1170.44 837.481 2071.83 2071.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.000512 1024 170 320 36600 1.65542 13.6271 90.9233 106.249 106.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1480 0.000512 512 330 920 32800 1.15267 0.822016 21.9071 26.0332 50.0167 50.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.000256 4096 220 6440 47200 19.5514 13.9402 1649.74 417.57 2100.9 2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 0.000128 4096 370 3720 99200 38.9628 28.3832 2130.61 838.042 3036.1 3036.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 0.000256 2048 80 840 30400 14.355 6.94691 78.8486 206.689 306.969 307.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1850 3.2e-05 2048 190 2520 593600 84.339 56.1346 4558.54 1675.93 6375.09 6375.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000512 4096 220 640 33600 6.61206 99.1517 209.508 315.313 315.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.001024 4096 245 980 14000 3.25866 63.0252 104.699 171.037 171.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000256 1024 430 500 54400 6.07565 3.37898 31.011 103.69 144.285 144.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 6.4e-05 2048 90 1420 294400 35.3704 28.4142 824.993 838.009 1726.89 1726.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.000512 1024 170 320 36400 1.65776 9.59078 90.4538 101.745 101.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1480 0.000512 512 330 920 32000 1.1585 0.827136 15.4151 26.1616 43.6637 43.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.000256 4096 220 6440 46400 19.3799 13.8391 1170.96 414.26 1618.54 1618.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 0.000128 4096 370 3720 97600 38.8598 28.3412 1505.95 834.918 2408.17 2408.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 0.000256 2048 80 840 28800 14.4927 6.95354 54.1869 207.213 282.978 283.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1850 3.2e-05 2048 190 2520 592000 84.3036 56.2018 3272.96 1674.91 5088.51 5088.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000512 4096 220 640 33200 6.5577 69.8778 208.431 284.908 284.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 0.001024 4096 245 984 14368 3.26256 64.3052 104.791 172.415 172.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000256 1024 430 504 56320 6.10918 3.41888 60.4333 104.898 174.995 175.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 6.4e-05 2048 90 1416 295424 35.324 28.2991 862.956 838.107 1764.8 1764.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1670 0.000512 1024 170 336 36832 1.66896 10.2678 91.6613 103.642 103.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1480 0.000512 512 330 936 33536 1.15123 0.829632 15.9852 26.2573 44.323 44.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 730 0.000256 4096 220 6456 48256 19.4995 13.9436 1251.61 419.096 1704.26 1704.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 970 0.000128 4096 370 3720 99584 38.8009 28.3402 1597.72 837.982 2502.95 2503.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 350 0.000256 2048 80 840 31232 14.5206 7.04099 112.165 209.632 343.514 343.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1850 3.2e-05 2048 190 2520 594176 84.2445 56.015 3378.6 1676.1 5195.1 5195.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000512 4096 220 648 33728 6.62563 144.099 209.614 360.382 360.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.001024 4096 245 984 14360 3.26656 66.3629 104.86 174.541 174.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000256 1024 430 504 56320 6.14019 3.42637 55.1276 104.975 169.799 169.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 6.4e-05 2048 90 1416 295360 35.4715 28.5983 914.653 838.327 1817.16 1817.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 0.000512 1024 170 336 36800 1.66691 10.7859 91.163 103.657 103.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1480 0.000512 512 330 936 33440 1.15357 0.829632 16.9749 26.2605 45.319 45.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 730 0.000256 4096 220 6456 48160 19.5888 13.9735 1316.34 419.401 1769.41 1769.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 970 0.000128 4096 370 3720 99520 39.006 28.3889 1681.6 838.624 2587.73 2587.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 350 0.000256 2048 80 840 31360 14.5814 7.07427 104.226 209.798 335.809 335.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1850 3.2e-05 2048 190 2520 594240 84.6144 56.1567 3569.43 1677.26 5387.61 5387.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000512 4096 220 648 33720 6.62483 77.8899 209.755 294.315 294.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.001024 4096 245 984 14352 3.26246 65.6688 104.881 173.864 173.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000256 1024 430 504 56064 6.09946 3.4127 33.8943 104.829 148.366 148.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 6.4e-05 2048 90 1416 295296 35.3409 28.3218 900.903 838.663 1803.34 1803.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.000512 1024 170 336 36816 1.66854 10.7643 92.3841 104.859 104.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1480 0.000512 512 330 936 33600 1.15648 0.830976 17.0952 26.3316 45.5111 45.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 730 0.000256 4096 220 6456 48000 19.5038 13.962 1293.11 418.913 1745.6 1745.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 0.000128 4096 370 3720 99456 38.8885 28.3689 1657.34 838.789 2563.49 2563.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 350 0.000256 2048 80 840 31104 14.4843 7.03078 63.0981 209.51 294.256 294.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1850 3.2e-05 2048 190 2520 594048 84.3865 56.0991 3517.45 1678.59 5336.67 5336.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000512 4096 220 648 33696 6.62509 76.8369 214.571 298.209 298.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.001024 4096 245 984 14304 3.26582 45.1953 104.865 153.379 153.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000256 1024 430 504 55296 6.10941 3.40451 51.5109 104.369 165.523 165.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 6.4e-05 2048 90 1416 294912 35.2597 28.3075 578.531 838.177 1480.38 1480.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 0.000512 1024 170 336 36768 1.67286 6.98573 90.792 99.4937 99.5606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1480 0.000512 512 330 936 33408 1.1521 0.828352 11.137 26.2292 39.4445 39.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 730 0.000256 4096 220 6456 48000 19.4695 13.9428 831.146 419.047 1283.71 1283.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 970 0.000128 4096 370 3720 99072 38.7988 28.33 1061.15 837.523 1965.91 1966.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 350 0.000256 2048 80 840 30720 14.4396 6.99597 98.8175 208.58 328.96 329.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1850 3.2e-05 2048 190 2520 593664 84.1123 56.2168 2274.59 1675.95 4091.01 4091.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000512 4096 220 648 33600 6.61126 49.3343 209.413 265.402 265.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.001024 4096 245 984 14336 3.26422 73.2302 104.72 181.266 181.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000256 1024 430 504 56000 6.1169 3.41888 39.3326 104.734 153.732 153.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 6.4e-05 2048 90 1416 295232 35.4106 28.3447 1039.47 837.443 1940.78 1940.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.000512 1024 170 336 36792 1.67526 12.6632 91.2692 105.651 105.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1480 0.000512 512 330 936 33600 1.15645 0.83488 19.9982 26.3101 48.401 48.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 730 0.000256 4096 220 6456 48160 19.5249 13.9653 1502.47 418.63 1954.7 1954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 0.000128 4096 370 3720 99456 38.945 28.3994 1920.72 837.749 2825.92 2826.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.000256 2048 80 840 30912 14.5489 7.04365 71.0937 209.306 302.124 302.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1850 3.2e-05 2048 190 2520 593600 84.4716 56.0763 4071.3 1674.78 5886.76 5886.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000512 4096 220 648 33656 6.62157 89.3015 209.312 305.279 305.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.001024 4096 245 984 14224 3.25162 50.4329 104.421 158.159 158.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000256 1024 430 504 55552 6.13357 3.41206 25.2128 104.808 139.696 139.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 6.4e-05 2048 90 1416 295232 35.2983 28.4339 658.889 837.598 1560.32 1560.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.000512 1024 170 336 36736 1.66944 8.04707 91.7709 101.53 101.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1480 0.000512 512 330 936 33152 1.14886 0.819936 12.5612 26.0497 40.6788 40.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 730 0.000256 4096 220 6456 47936 19.4895 13.9587 941.475 418.725 1393.75 1393.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 0.000128 4096 370 3720 99008 38.8444 28.3607 1202.14 836.71 2106.16 2106.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 350 0.000256 2048 80 840 30464 14.5396 7.04339 47.5619 209.452 278.728 278.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1850 3.2e-05 2048 190 2520 593152 84.1914 56.1334 2566.05 1674.75 4381.26 4381.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000512 4096 220 648 33600 6.62154 57.1654 209.305 273.137 273.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.001024 4096 245 984 14336 3.26493 71.4466 104.808 179.573 179.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000256 1024 430 504 55808 6.08627 3.40835 38.1357 104.609 152.369 152.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 6.4e-05 2048 90 1416 295168 35.3061 28.2894 1012.64 837.966 1914.31 1914.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.000512 1024 170 336 36800 1.66973 12.2491 90.8395 104.801 104.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1480 0.000512 512 330 936 33536 1.15302 0.829568 18.6701 26.2844 47.0356 47.1233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 730 0.000256 4096 220 6456 47872 19.4273 13.9142 1421.18 417.942 1872.57 1872.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 0.000128 4096 370 3720 99584 38.7809 28.3364 1839.81 838.34 2745.38 2745.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.000256 2048 80 840 30720 14.4738 7.01299 68.8082 209.063 299.49 299.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1850 3.2e-05 2048 190 2520 593920 84.1241 56.016 3904 1675.73 5720.02 5720.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000512 4096 220 648 33664 6.61504 87.0047 209.463 303.127 303.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.001024 4096 245 984 14208 3.25274 51.0525 104.525 158.887 158.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000256 1024 430 504 55296 6.13706 3.41347 25.5615 104.758 140.004 140.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 6.4e-05 2048 90 1416 294912 35.3388 28.365 671.065 838.625 1573.5 1573.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 0.000512 1024 170 336 36736 1.66912 8.32646 90.7113 100.749 100.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1480 0.000512 512 330 936 33280 1.15402 0.835584 12.2876 26.3439 40.7222 40.8136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 730 0.000256 4096 220 6456 47616 19.4928 13.9338 922.268 418.534 1374.33 1374.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 0.000128 4096 370 3720 98816 38.8174 28.3209 1196.27 836.417 2099.93 2100.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 350 0.000256 2048 80 840 30720 14.4942 7.02054 48.6562 209.352 279.662 279.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1850 3.2e-05 2048 190 2520 593920 84.0839 56.0029 2559.26 1676.77 4376.25 4376.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000512 4096 220 648 33536 6.60701 58.4274 209.247 274.325 274.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.001024 4096 245 984 14328 3.26115 77.1365 104.89 185.345 185.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000256 1024 430 504 55872 6.09395 3.41203 41.6293 104.62 155.884 155.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 6.4e-05 2048 90 1416 295200 35.4174 28.338 1105.91 838.298 2008.07 2008.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.000512 1024 170 336 36792 1.67155 13.4234 91.1939 106.335 106.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1480 0.000512 512 330 936 33408 1.15664 0.829088 21.158 26.2963 49.5388 49.6338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 730 0.000256 4096 220 6456 48096 19.5789 13.9835 1591.26 419.641 2044.57 2044.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 0.000128 4096 370 3720 99360 38.8985 28.3715 2028.08 838.512 2933.97 2934.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.000256 2048 80 840 30528 14.508 7.02227 74.3712 209.081 305.118 305.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1850 3.2e-05 2048 190 2520 593856 84.4341 56.1708 4325.8 1676.28 6142.82 6142.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000512 4096 220 648 33624 6.60803 94.9105 209.465 311.027 311.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.001024 4096 245 984 14256 3.26461 59.2832 104.794 167.396 167.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000256 1024 430 504 55296 6.04544 3.39046 29.1568 103.85 142.568 142.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 6.4e-05 2048 90 1416 294912 35.3187 28.3976 771.412 837.748 1672.98 1673.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 0.000512 1024 170 336 36720 1.67322 9.39549 90.6771 101.787 101.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1480 0.000512 512 330 936 32832 1.15277 0.831488 14.6464 26.1183 42.8503 42.9392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 730 0.000256 4096 220 6456 47808 19.4879 13.9444 1107.67 417.996 1559.21 1559.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 0.000128 4096 370 3720 99072 38.8364 28.3789 1417.83 838.302 2323.45 2323.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 0.000256 2048 80 840 29952 14.398 6.95936 51.663 207.536 280.69 280.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1850 3.2e-05 2048 190 2520 593280 84.1545 56.0433 3018.09 1675.85 4834.27 4834.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000512 4096 220 648 33552 6.6185 66.3093 213.364 286.335 286.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.001024 4096 245 984 14320 3.2625 74.5199 104.763 182.6 182.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000256 1024 430 504 55680 6.05411 3.39021 39.3167 104.076 152.966 153.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 6.4e-05 2048 90 1416 295360 35.328 28.5101 1049.87 837.685 1951.5 1951.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.000512 1024 170 336 36720 1.66707 12.6853 92.1813 106.578 106.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1480 0.000512 512 330 936 33280 1.15696 0.824384 19.9789 26.1556 48.2109 48.3077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 730 0.000256 4096 220 6456 47680 19.4559 13.925 1503.5 417.698 1954.68 1954.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 0.000128 4096 370 3720 99520 38.7899 28.3708 1938.13 838.194 2843.59 2843.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.000256 2048 80 840 30720 14.393 6.98214 70.9243 207.996 300.434 300.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1850 3.2e-05 2048 190 2520 593920 84.1805 56.2393 4114.42 1675.21 5930.18 5930.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000512 4096 220 648 33680 6.62528 89.6541 209.57 305.894 305.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.001024 4096 245 984 14240 3.26416 56.7719 104.878 164.967 165.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000256 1024 430 504 55040 6.00893 3.36672 28.1721 103.438 141.119 141.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 6.4e-05 2048 90 1416 295040 35.2604 28.3121 750.907 838.797 1653.38 1653.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.000512 1024 170 336 36640 1.66326 9.17197 90.632 101.512 101.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1480 0.000512 512 330 936 32640 1.14848 0.819136 14.1404 26.0204 42.2309 42.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 730 0.000256 4096 220 6456 47360 19.385 13.8609 1065.19 416.691 1515.23 1515.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 0.000128 4096 370 3720 98560 38.7251 28.3222 1368.46 835.939 2271.55 2271.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 0.000256 2048 80 840 29440 14.3454 6.99398 49.2174 206.719 277.408 277.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1850 3.2e-05 2048 190 2520 593920 83.9927 55.97 2927.14 1677.03 4744.28 4744.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000512 4096 220 648 33600 6.62669 64.4377 209.788 280.894 280.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.001024 4096 245 984 14304 3.26093 89.3569 104.762 197.433 197.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000256 1024 430 504 55296 6.0809 3.4017 50.7126 104.272 164.598 164.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 6.4e-05 2048 90 1416 294912 35.2604 28.3238 1346.53 837.352 2247.57 2247.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.000512 1024 170 336 36768 1.67117 16.2697 91.1364 109.12 109.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1480 0.000512 512 330 936 33408 1.15478 0.828096 25.8188 26.2108 54.1096 54.2018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 730 0.000256 4096 220 6456 48000 19.4295 13.9369 1924.91 418.646 2377.02 2377.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 0.000128 4096 370 3720 99072 38.7976 28.3287 2449.24 836.758 3353.23 3353.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 0.000256 2048 80 840 30720 14.3948 7.02237 90.8575 208.377 320.78 320.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1850 3.2e-05 2048 190 2520 593664 84.0009 55.9518 5223.41 1674.32 7037.82 7037.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000512 4096 220 648 33600 6.61734 114.571 209.217 330.447 330.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.001024 4096 245 984 14208 3.2632 63.0277 104.789 171.132 171.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000256 1024 430 504 53760 6.07875 3.36838 31.561 103.39 144.527 144.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 6.4e-05 2048 90 1416 294144 35.3315 28.3049 855.159 836.808 1755.7 1755.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 0.000512 1024 170 336 36672 1.67098 10.4865 90.5595 102.757 102.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1480 0.000512 512 330 936 33024 1.15098 0.8192 16.5986 26.022 44.6908 44.7822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 730 0.000256 4096 220 6456 47616 19.4393 13.9182 1229.09 417.201 1679.75 1679.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 0.000128 4096 370 3720 99072 38.8198 28.3443 1586.66 837.449 2491.38 2491.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 0.000256 2048 80 840 29184 14.403 6.93072 55.5182 206.627 283.612 283.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1850 3.2e-05 2048 190 2520 592896 84.102 55.9555 3355.5 1673.14 5168.83 5168.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000512 4096 220 648 33408 6.58989 73.7595 208.75 289.142 289.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.001024 4096 245 984 14300 3.26042 88.2898 104.789 196.393 196.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000256 1024 430 504 55200 6.13747 3.41734 49.551 104.344 163.582 163.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 6.4e-05 2048 90 1416 295200 35.5124 28.3746 1326.85 838.127 2228.97 2229.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.000512 1024 170 336 36700 1.66646 16.0262 91.1343 108.869 108.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1480 0.000512 512 330 936 33200 1.15837 0.828704 25.3429 26.2259 53.6548 53.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 730 0.000256 4096 220 6456 48000 19.6013 13.9836 1901.59 419.024 2354.31 2354.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 0.000128 4096 370 3720 99200 39.0678 28.4151 2425.39 837.344 3330.33 3330.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.000256 2048 80 840 30400 14.5276 7.01539 88.7061 208.524 318.908 319.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1850 3.2e-05 2048 190 2520 593600 84.482 56.1766 5142.32 1675.87 6958.99 6959.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000512 4096 220 648 33600 6.61856 112.865 209.282 328.81 328.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.001024 4096 245 984 14200 3.26218 63.9836 104.867 172.179 172.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000256 1024 430 504 54400 6.07923 3.3792 33.4058 103.485 146.48 146.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 6.4e-05 2048 90 1416 294400 35.4433 28.3382 895.458 837.968 1797.32 1797.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.000512 1024 170 336 36600 1.66422 10.8231 90.552 103.081 103.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1480 0.000512 512 330 936 32800 1.15341 0.819968 16.9179 26.0485 45.037 45.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 730 0.000256 4096 220 6456 47200 19.5488 13.9515 1264.76 417.724 1716.09 1716.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 0.000128 4096 370 3720 99200 38.9423 28.4015 1644.11 839.025 2550.58 2550.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 0.000256 2048 80 840 28800 14.5077 6.94682 57.5563 206.801 285.941 286.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1850 3.2e-05 2048 190 2520 592000 84.3953 56.1251 3476.93 1675.26 5292.84 5292.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000512 4096 220 648 33400 6.5912 76.3174 208.908 291.859 291.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.001024 4096 245 984 14224 3.25632 85.9705 104.446 193.722 193.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000256 1024 430 504 55552 6.12979 3.41802 48.7253 104.829 163.23 163.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 6.4e-05 2048 90 1416 295232 35.3116 28.3588 1302.76 837.797 2204.34 2204.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.000512 1024 170 336 36736 1.66717 15.8107 91.1995 108.721 108.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1480 0.000512 512 330 936 33152 1.15056 0.821024 24.8115 26.0543 52.9356 53.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 730 0.000256 4096 220 6456 47936 19.5061 13.9443 1865.38 418.846 2317.79 2317.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 0.000128 4096 370 3720 99008 38.8434 28.3562 2378.74 836.897 3282.94 3283.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 0.000256 2048 80 840 30464 14.5514 7.10656 87.4317 209.498 318.715 318.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1850 3.2e-05 2048 190 2520 593152 84.1751 56.0713 5043.36 1675.21 6858.96 6859.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000512 4096 220 648 33600 6.61504 110.905 209.529 327.092 327.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.001024 4096 245 984 14112 3.25222 62.2053 104.543 170.054 170.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000256 1024 430 504 53760 6.10842 3.37917 31.6002 103.875 145.093 145.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 6.4e-05 2048 90 1416 294784 35.2426 28.2871 856.892 837.684 1758.21 1758.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 0.000512 1024 170 336 36512 1.66163 10.3875 90.4377 102.531 102.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1480 0.000512 512 330 936 33152 1.15302 0.825216 16.4692 26.1532 44.6978 44.7899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 730 0.000256 4096 220 6456 46592 19.3196 13.8211 1190.37 415.035 1638.65 1638.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 0.000128 4096 370 3720 98560 38.8296 28.328 1558.01 838.293 2463.56 2463.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 0.000256 2048 80 840 28672 14.5019 6.95296 55.1666 207.603 284.353 284.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1850 3.2e-05 2048 190 2520 591360 84.1405 55.9418 3323.14 1674.77 5138.13 5138.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000512 4096 220 648 33376 6.59245 73.2794 208.954 288.87 288.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.001024 4096 245 984 14280 3.26042 83.1437 104.805 191.263 191.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000256 1024 430 504 55680 6.12362 3.41216 47.5777 104.599 161.841 161.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 6.4e-05 2048 90 1416 294720 35.4156 28.4692 1261 837.27 2162.27 2162.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.000512 1024 170 336 36720 1.66707 15.2556 91.1226 108.088 108.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1480 0.000512 512 330 936 33120 1.15702 0.833536 24.1595 26.2973 52.548 52.6426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 730 0.000256 4096 220 6456 47520 19.5357 13.9469 1781.17 417.967 2232.72 2232.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 0.000128 4096 370 3720 99360 38.9935 28.415 2301.5 837.596 3206.61 3206.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 0.000256 2048 80 840 30720 14.5144 7.02874 85.6328 209.039 316.343 316.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1850 3.2e-05 2048 190 2520 593280 84.3634 56.0514 4895.25 1674.08 6709.88 6710.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000512 4096 220 648 33600 6.61661 107.434 210.003 324.098 324.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.001024 4096 245 984 14160 3.26205 61.1504 104.876 169.34 169.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000256 1024 430 504 53760 6.09632 3.37539 30.3151 103.545 143.458 143.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 6.4e-05 2048 90 1416 294720 35.3041 28.3864 811.659 838.148 1713.61 1713.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.000512 1024 170 336 36480 1.66093 9.92106 90.4492 102.075 102.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1480 0.000512 512 330 936 32640 1.15226 0.8192 15.3511 26.0752 43.4985 43.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 730 0.000256 4096 220 6456 47040 19.5379 13.9515 1135.42 418.839 1587.85 1587.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 0.000128 4096 370 3720 98880 38.8152 28.3491 1474.57 836.352 2378.2 2378.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 0.000256 2048 80 840 28800 14.4631 6.94717 52.6194 206.932 281.092 281.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1850 3.2e-05 2048 190 2520 593280 84.1604 56.1344 3147.45 1675.71 4963.58 4963.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000512 4096 220 648 33360 6.59472 69.16 208.935 284.736 284.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.001024 4096 245 984 14208 3.25293 79.8618 105.449 188.618 188.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000256 1024 430 504 55296 6.13011 3.4079 45.2003 105.687 160.555 160.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 6.4e-05 2048 90 1416 294912 35.3236 28.3771 1204.39 846.06 2114.26 2114.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 0.000512 1024 170 336 36736 1.66912 14.702 92.7635 109.176 109.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1480 0.000512 512 330 936 33280 1.15507 0.832576 23.1125 26.5749 51.7737 51.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 730 0.000256 4096 220 6456 47616 19.4826 13.9325 1708.72 422.257 2164.5 2164.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 0.000128 4096 370 3720 98816 38.7848 28.3403 2187.15 843.663 3098.04 3098.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.000256 2048 80 840 30720 14.4887 7.01763 81.8828 211.21 314.727 314.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1850 3.2e-05 2048 190 2520 593920 84.0958 56.0177 4682.12 1691.66 6514.04 6514.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000512 4096 220 648 33536 6.61139 102.664 211.102 320.421 320.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.001024 4096 245 984 14080 3.2544 59.346 104.541 167.193 167.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000256 1024 430 504 55296 6.13747 3.41149 30.3668 104.951 144.991 145.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 6.4e-05 2048 90 1416 293888 35.2221 28.2739 806.898 836.401 1706.9 1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 0.000512 1024 170 336 36608 1.67117 9.8713 90.4979 102.084 102.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1480 0.000512 512 330 936 31744 1.1465 0.813056 14.9251 25.7463 42.7303 42.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 730 0.000256 4096 220 6456 47104 19.5277 13.9388 1143.74 419.318 1596.63 1596.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 0.000128 4096 370 3720 98304 38.8545 28.3177 1475 837.212 2379.49 2379.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 0.000256 2048 80 840 30720 14.5294 7.0329 55.8478 209.744 287.283 287.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1850 3.2e-05 2048 190 2520 593920 84.09 56.0398 3164.92 1677.58 4982.77 4982.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000512 4096 220 648 33280 6.56806 68.643 208.618 283.871 283.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 0.001024 4096 245 975 14432 3.26797 68.9357 104.962 177.218 177.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000256 1024 430 500 57856 6.01738 3.41494 66.6001 104.97 181.132 181.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 6.4e-05 2048 90 1425 295296 35.2929 28.3218 982.395 838.709 1884.82 1884.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1670 0.000512 1024 170 325 36896 1.66707 11.2902 90.9809 103.981 104.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1480 0.000512 512 330 925 33536 1.1512 0.830752 18.0268 26.2783 46.387 46.4764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 730 0.000256 4096 220 6450 48256 19.4884 13.9411 1408.21 419.394 1861.14 1861.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 970 0.000128 4096 370 3725 99328 38.7642 28.3348 1796.29 838.641 2702.14 2702.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 350 0.000256 2048 80 850 32768 14.3394 7.04256 134.595 209.783 365.891 365.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1850 3.2e-05 2048 190 2525 594688 84.2106 56.0169 3825.7 1679.29 5645.35 5645.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000512 4096 220 650 33696 6.61914 163.906 209.677 380.247 380.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.001024 4096 245 975 14400 3.2608 63.311 104.835 171.462 171.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000256 1024 430 500 57600 6.07882 3.43242 53.7994 104.983 168.426 168.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 6.4e-05 2048 90 1425 295200 35.4924 28.398 884.9 838.401 1787.3 1787.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 0.000512 1024 170 325 36880 1.6696 10.0661 91.4882 103.267 103.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1480 0.000512 512 330 925 33440 1.15475 0.829536 16.117 26.262 44.4634 44.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 730 0.000256 4096 220 6450 48160 19.5887 13.9716 1265.08 419.444 1718.19 1718.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 0.000128 4096 370 3725 99360 38.997 28.4078 1618.48 838.621 2524.62 2524.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 350 0.000256 2048 80 850 32640 14.4571 7.12496 106.466 209.811 337.99 338.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1850 3.2e-05 2048 190 2525 594880 84.5312 56.2329 3436 1677.68 5254.59 5254.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000512 4096 220 650 33680 6.61984 75.3567 209.642 291.663 291.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.001024 4096 245 975 14320 3.26042 42.9015 104.557 150.773 150.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1230 0.000256 1024 430 500 56960 6.01274 3.3911 56.0728 104.115 169.724 169.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 6.4e-05 2048 90 1425 295040 35.3357 28.3188 571.189 838.004 1472.95 1473.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1670 0.000512 1024 170 325 36800 1.66406 6.59488 90.8659 99.1673 99.2358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1480 0.000512 512 330 925 33280 1.15856 0.826112 10.635 26.1622 38.88 38.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 730 0.000256 4096 220 6450 47680 19.4461 13.9264 805.295 417.686 1256.45 1256.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 970 0.000128 4096 370 3725 99200 38.8674 28.373 1038.93 838.488 1944.76 1944.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 350 0.000256 2048 80 850 32000 14.3242 6.98582 114.269 208.073 343.781 343.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1850 3.2e-05 2048 190 2525 594560 84.1875 56.0562 2220.16 1675.65 4036.18 4036.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 0.000512 4096 220 650 33600 6.61629 140.425 209.308 356.393 356.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.001024 4096 245 975 14400 3.26557 66.9348 104.899 175.153 175.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000256 1024 430 500 57600 6.01318 3.41264 35.5106 104.845 149.912 150.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 6.4e-05 2048 90 1425 295104 35.3793 28.3238 937.957 838.759 1840.53 1840.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.000512 1024 170 325 36864 1.66608 10.7354 91.0309 103.475 103.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1480 0.000512 512 330 925 33600 1.15472 0.82944 17.409 26.3389 45.8293 45.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 730 0.000256 4096 220 6450 48000 19.4922 13.9542 1340.71 418.969 1793.23 1793.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 0.000128 4096 370 3725 99264 38.8952 28.3601 1719.62 838.524 2625.5 2625.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 350 0.000256 2048 80 850 32640 14.3263 7.03043 69.1814 209.545 300.219 300.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1850 3.2e-05 2048 190 2525 594432 84.2867 56.0517 3654.66 1680.05 5475.19 5475.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000512 4096 220 650 33696 6.61997 79.9704 212.529 299.164 299.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.001024 4096 245 975 14304 3.25837 46.4836 104.546 154.341 154.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000256 1024 430 500 56832 6.02058 3.40333 52.6116 104.298 166.465 166.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 6.4e-05 2048 90 1425 294912 35.268 28.2852 607.132 837.587 1508.39 1508.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 0.000512 1024 170 325 36768 1.66502 7.03242 90.8238 99.564 99.6297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1480 0.000512 512 330 925 33408 1.15786 0.827392 11.358 26.2159 39.6572 39.7517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 730 0.000256 4096 220 6450 48000 19.4715 13.939 866.587 418.752 1318.86 1318.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 970 0.000128 4096 370 3725 99072 38.8362 28.3294 1108.62 836.95 2012.85 2012.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 350 0.000256 2048 80 850 32256 14.2882 6.98832 104.307 208.434 334.15 334.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1850 3.2e-05 2048 190 2525 593664 84.1528 55.9862 2369.49 1675.54 4185.31 4185.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000512 4096 220 650 33600 6.62323 51.6199 209.356 267.644 267.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.001024 4096 245 975 14392 3.26614 70.7042 104.874 178.898 178.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000256 1024 430 500 57344 6.05328 3.4128 38.393 104.831 152.818 152.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 6.4e-05 2048 90 1425 295008 35.4338 28.3965 1004.85 838.246 1907.04 1907.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.000512 1024 170 325 36848 1.66541 11.777 92.4977 105.984 106.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1480 0.000512 512 330 925 33600 1.15658 0.833504 19.0535 26.3348 47.4777 47.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 730 0.000256 4096 220 6450 47936 19.5416 13.9676 1436.85 418.947 1889.41 1889.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 0.000128 4096 370 3725 99232 38.9392 28.4016 1845.1 838.582 2751.14 2751.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 0.000256 2048 80 850 32256 14.4147 7.03763 72.4689 209.497 303.552 303.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1850 3.2e-05 2048 190 2525 594048 84.4345 56.3094 3915.07 1677.31 5733.27 5733.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000512 4096 220 650 33656 6.6168 86.2189 209.586 302.466 302.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.001024 4096 245 975 14336 3.26026 48.56 104.799 156.673 156.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000256 1024 430 500 57344 6.03107 3.41341 24.7944 104.837 139.201 139.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 6.4e-05 2048 90 1425 294784 35.3466 28.3212 638.651 837.82 1540.24 1540.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.000512 1024 170 325 36736 1.66794 7.53408 91.785 101.029 101.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1480 0.000512 512 330 925 33152 1.14886 0.818816 11.9886 26.0504 40.1051 40.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 730 0.000256 4096 220 6450 47936 19.5003 13.9484 906.026 418.843 1358.42 1358.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 0.000128 4096 370 3725 99008 38.8477 28.3551 1158.57 836.918 2062.79 2062.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 350 0.000256 2048 80 850 32256 14.3636 7.0449 49.1989 209.504 280.24 280.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1850 3.2e-05 2048 190 2525 594048 84.1724 56.1177 2472.58 1675.19 4288.19 4288.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000512 4096 220 650 33600 6.61504 55.2817 209.441 271.381 271.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.001024 4096 245 975 14400 3.26998 72.2371 104.861 180.419 180.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000256 1024 430 500 57344 6.0167 3.40973 40.088 104.576 154.22 154.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 6.4e-05 2048 90 1425 295168 35.2916 28.3045 1049.07 837.634 1950.4 1950.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.000512 1024 170 325 36864 1.67008 12.3221 91.482 105.516 105.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1480 0.000512 512 330 925 33536 1.15248 0.831488 19.4036 26.2719 47.7616 47.8535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 730 0.000256 4096 220 6450 47872 19.4558 13.9195 1472.57 417.982 1924.03 1924.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 0.000128 4096 370 3725 99328 38.8076 28.3423 1902.45 838.658 2808.36 2808.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.000256 2048 80 850 32256 14.3024 7.00826 75.0486 208.971 305.461 305.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1850 3.2e-05 2048 190 2525 594432 84.0721 55.9766 4054.01 1677.59 5871.79 5871.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000512 4096 220 650 33664 6.62733 89.7649 209.467 305.902 305.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.001024 4096 245 975 14336 3.26586 52.2158 104.907 160.442 160.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000256 1024 430 500 57344 6.02387 3.40582 27.031 104.698 141.282 141.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 6.4e-05 2048 90 1425 294912 35.3137 28.29 695.353 838.148 1597.21 1597.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 0.000512 1024 170 325 36736 1.6641 8.19168 90.5893 100.487 100.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1480 0.000512 512 330 925 33280 1.1536 0.834656 12.5441 26.3283 40.9584 41.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 730 0.000256 4096 220 6450 47616 19.4769 13.9224 957.624 418.313 1409.44 1409.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 0.000128 4096 370 3725 98816 38.8012 28.3252 1242.57 835.756 2145.56 2145.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 350 0.000256 2048 80 850 31744 14.3805 7.01782 51.7787 209.237 282.546 282.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1850 3.2e-05 2048 190 2525 593920 84.0921 56.0241 2655.04 1676.49 4471.78 4471.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000512 4096 220 650 33536 6.61062 60.0777 209.216 275.949 276.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.001024 4096 245 975 14328 3.25837 78.2316 104.547 186.092 186.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000256 1024 430 500 57024 6.03693 3.41258 41.9982 104.522 156.102 156.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 6.4e-05 2048 90 1425 294912 35.4276 28.371 1105.43 837.535 2006.86 2006.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.000512 1024 170 325 36864 1.66912 12.9565 92.2045 106.873 106.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1480 0.000512 512 330 925 33408 1.15629 0.831008 20.87 26.266 49.2219 49.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 730 0.000256 4096 220 6450 48096 19.5782 13.9796 1591.79 419.315 2044.77 2044.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 0.000128 4096 370 3725 99360 38.8869 28.3832 2034.75 837.834 2939.96 2940.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 0.000256 2048 80 850 32256 14.3304 7.06522 79.233 208.886 309.649 309.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1850 3.2e-05 2048 190 2525 593856 84.3716 56.1506 4318.95 1674.81 6134.42 6134.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000512 4096 220 650 33624 6.61693 95.0208 209.363 311.043 311.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.001024 4096 245 975 14256 3.26042 60.0352 104.542 167.89 167.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000256 1024 430 500 56448 5.97264 3.38989 30.1124 103.849 143.454 143.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 6.4e-05 2048 90 1425 294912 35.2986 28.3213 792.294 837.696 1693.72 1693.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 0.000512 1024 170 325 36720 1.66707 9.26483 90.5771 101.552 101.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1480 0.000512 512 330 925 32832 1.15274 0.826592 14.8391 26.1179 43.0371 43.1329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 730 0.000256 4096 220 6450 47808 19.4606 13.9489 1134.57 417.976 1586.06 1586.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 0.000128 4096 370 3725 99072 38.8465 28.3773 1453.02 838.211 2358.56 2358.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 0.000256 2048 80 850 31104 14.3004 6.96774 55.4733 207.524 284.403 284.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1850 3.2e-05 2048 190 2525 593280 84.1503 56.0748 3090.57 1675.04 4905.98 4906.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000512 4096 220 650 33552 6.6207 68.3766 209.349 284.393 284.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.001024 4096 245 975 14320 3.25437 75.3124 104.632 183.253 183.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000256 1024 430 500 56960 5.98253 3.39091 40.9693 104.192 154.658 154.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 6.4e-05 2048 90 1425 295040 35.328 28.4021 1079.06 838.585 1981.48 1981.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.000512 1024 170 325 36800 1.66714 12.6362 91.1873 105.533 105.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1480 0.000512 512 330 925 33280 1.15482 0.82688 20.2323 26.1796 48.4905 48.5808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 730 0.000256 4096 220 6450 47680 19.4532 13.9366 1532.13 418.103 1983.72 1983.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 0.000128 4096 370 3725 99200 38.8669 28.3741 1971.63 838.943 2877.93 2878.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 0.000256 2048 80 850 32000 14.2732 6.97933 77.0256 208.217 306.628 306.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1850 3.2e-05 2048 190 2525 594560 84.072 56.0447 4194.96 1676.93 6012.15 6012.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000512 4096 220 650 33600 6.6112 91.8006 209.447 307.901 307.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.001024 4096 245 975 14240 3.25862 57.4493 104.538 165.302 165.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000256 1024 430 500 56320 5.93805 3.36637 28.7827 103.351 141.566 141.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 6.4e-05 2048 90 1425 295040 35.2803 28.4044 759.283 838.084 1661.16 1661.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 0.000512 1024 170 325 36640 1.66093 8.85517 91.5479 102.109 102.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1480 0.000512 512 330 925 32640 1.14736 0.818016 13.9985 25.9994 42.0672 42.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 730 0.000256 4096 220 6450 47360 19.37 13.8625 1065.54 416.329 1515.21 1515.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 0.000128 4096 370 3725 98560 38.7184 28.3109 1375.58 835.089 2277.81 2277.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 0.000256 2048 80 850 30720 14.213 6.95136 52.343 206.537 280.179 280.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1850 3.2e-05 2048 190 2525 593920 84.0001 56.0005 2937.26 1676.81 4754.21 4754.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000512 4096 220 650 33440 6.59523 64.5153 208.837 279.989 280.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.001024 4096 245 975 14304 3.26186 87.6933 104.628 195.638 195.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000256 1024 430 500 56832 5.99635 3.40458 50.0653 104.375 163.969 164.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 6.4e-05 2048 90 1425 294912 35.2543 28.3345 1316.41 838.261 2218.37 2218.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.000512 1024 170 325 36768 1.66502 15.3883 92.145 109.241 109.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1480 0.000512 512 330 925 33408 1.15459 0.828768 24.9638 26.2347 53.2785 53.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 730 0.000256 4096 220 6450 48000 19.4317 13.9342 1877.73 419.093 2330.3 2330.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 0.000128 4096 370 3725 99072 38.7852 28.3218 2396.86 837.513 3301.59 3301.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 0.000256 2048 80 850 32256 14.2532 6.98986 94.0487 208.601 324.028 324.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1850 3.2e-05 2048 190 2525 593664 83.9831 55.9794 5074.54 1676.16 6890.8 6890.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000512 4096 220 650 33600 6.61715 112.054 209.529 328.242 328.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.001024 4096 245 975 14208 3.2543 62.3514 104.629 170.287 170.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000256 1024 430 500 55296 5.9983 3.37216 32.9881 103.477 145.965 146.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 6.4e-05 2048 90 1425 294144 35.3372 28.3625 878.162 837.492 1779.45 1779.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 0.000512 1024 170 325 36672 1.66522 10.3386 91.5599 103.607 103.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1480 0.000512 512 330 925 33024 1.14928 0.819168 16.5647 26.0428 44.6753 44.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 730 0.000256 4096 220 6450 47616 19.4246 13.9172 1248.46 417.549 1699.46 1699.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 0.000128 4096 370 3725 99072 38.8096 28.3259 1613.69 838.143 2519.07 2519.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 0.000256 2048 80 850 30720 14.2481 6.92986 60.4771 206.798 288.588 288.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1850 3.2e-05 2048 190 2525 592896 84.0937 55.9177 3414.84 1674.39 5229.39 5229.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000512 4096 220 650 33408 6.59648 75.3491 209.012 291 291.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.001024 4096 245 975 14300 3.25475 88.0517 104.52 195.879 195.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000256 1024 430 500 56800 6.05104 3.41971 49.7743 104.317 163.689 163.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 6.4e-05 2048 90 1425 295200 35.5167 28.3812 1320.57 837.963 2222.54 2222.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.000512 1024 170 325 36800 1.66544 15.4284 91.2634 108.402 108.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1480 0.000512 512 330 925 33200 1.15942 0.830144 24.8742 26.2228 53.1871 53.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 730 0.000256 4096 220 6450 48000 19.6088 13.9837 1889.42 418.995 2342.11 2342.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 0.000128 4096 370 3725 99200 39.0655 28.4122 2413.01 837.156 3317.75 3317.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 0.000256 2048 80 850 32000 14.3603 7.06285 93.465 208.485 323.502 323.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1850 3.2e-05 2048 190 2525 594400 84.4274 56.2422 5099.67 1678.52 6919 6919.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000512 4096 220 650 33600 6.61792 111.864 209.329 327.853 327.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.001024 4096 245 975 14200 3.25542 64.8704 104.527 172.707 172.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000256 1024 430 500 56000 5.99014 3.38109 33.8334 103.388 146.719 146.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 6.4e-05 2048 90 1425 294400 35.4334 28.3718 883.051 837.217 1784.18 1784.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 0.000512 1024 170 325 36600 1.66083 10.3169 91.4637 103.483 103.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1480 0.000512 512 330 925 32800 1.1552 0.81968 16.451 26.0207 44.5485 44.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 730 0.000256 4096 220 6450 47200 19.5471 13.9517 1242.93 417.344 1693.88 1693.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 0.000128 4096 370 3725 99200 38.9327 28.3931 1618.92 837.764 2524.11 2524.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 0.000256 2048 80 850 30400 14.3472 6.95053 60.4637 206.613 288.499 288.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1850 3.2e-05 2048 190 2525 593600 84.3206 56.1028 3404.7 1673.99 5219.25 5219.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000512 4096 220 650 33400 6.59459 75.478 208.805 290.921 290.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.001024 4096 245 975 14336 3.26093 83.5312 104.797 191.641 191.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000256 1024 430 500 57344 6.03853 3.41414 48.7926 104.832 163.207 163.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 6.4e-05 2048 90 1425 294784 35.374 28.3743 1280.09 837.806 2181.76 2181.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.000512 1024 170 325 36736 1.66502 14.946 91.103 107.757 107.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1480 0.000512 512 330 925 33152 1.15184 0.825344 24.0873 26.0523 52.214 52.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 730 0.000256 4096 220 6450 47936 19.5057 13.9584 1815.55 418.899 2268.03 2268.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 0.000128 4096 370 3725 99008 38.8218 28.3523 2321.11 837.482 3225.88 3225.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 0.000256 2048 80 850 32256 14.3737 7.04317 91.3558 209.502 322.402 322.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1850 3.2e-05 2048 190 2525 594048 84.0939 56.0355 4938.97 1677.19 6756.43 6756.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000512 4096 220 650 33600 6.61744 109.018 209.44 325.119 325.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.001024 4096 245 975 14112 3.25018 60.7086 104.287 168.299 168.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000256 1024 430 500 55552 6.01696 3.38093 31.5622 103.867 144.953 145.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 6.4e-05 2048 90 1425 293888 35.3224 28.2745 835.487 837.6 1736.78 1736.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 0.000512 1024 170 325 36512 1.65312 9.86317 90.3332 101.894 101.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1480 0.000512 512 330 925 33152 1.15101 0.8248 15.8419 26.1507 44.0703 44.1593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 730 0.000256 4096 220 6450 46592 19.3265 13.8201 1154.7 414.978 1602.93 1603.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 0.000128 4096 370 3725 98560 38.8248 28.3228 1510.82 838.975 2417.05 2417.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 0.000256 2048 80 850 30464 14.3244 6.95302 56.9505 207.573 285.931 286.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1850 3.2e-05 2048 190 2525 593152 83.9497 55.9304 3228.44 1674.58 5043.04 5043.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000512 4096 220 650 33376 6.59456 70.59 209.027 286.254 286.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.001024 4096 245 975 14280 3.25427 81.5391 104.559 189.407 189.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000256 1024 430 500 56640 6.0736 3.41277 47.0306 104.601 161.248 161.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 6.4e-05 2048 90 1425 294720 35.4247 28.3397 1238.16 837.267 2139.3 2139.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.000512 1024 170 325 36720 1.6623 14.5066 85.897 102.11 102.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1480 0.000512 512 330 925 33120 1.15424 0.831488 23.3284 26.3021 51.717 51.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 730 0.000256 4096 220 6450 47520 19.5256 13.9551 1739.89 417.968 2191.44 2191.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 0.000128 4096 370 3725 98880 39.0042 28.3764 2241.04 837.596 3146.13 3146.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 0.000256 2048 80 850 31680 14.4303 7.07766 87.5516 209.042 318.231 318.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1850 3.2e-05 2048 190 2525 593280 84.3236 56.1846 4775.23 1674.08 6589.96 6590.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000512 4096 220 650 33600 6.61299 105.391 209.516 321.564 321.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.001024 4096 245 975 14160 3.25837 60.9214 104.643 168.876 168.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000256 1024 430 500 55680 5.99136 3.37536 30.8363 103.555 143.888 144.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 6.4e-05 2048 90 1425 294720 35.3116 28.5262 818.148 838.242 1720.33 1720.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.000512 1024 170 325 36480 1.65046 9.6287 90.3511 101.672 101.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1480 0.000512 512 330 925 32640 1.14944 0.820064 15.2266 26.0873 43.3813 43.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 730 0.000256 4096 220 6450 47040 19.5241 13.9595 1141.05 418.882 1593.52 1593.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 0.000128 4096 370 3725 97920 38.8486 28.3494 1477.46 836.429 2381.2 2381.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 0.000256 2048 80 850 30720 14.2681 6.98374 57.3278 206.946 285.656 285.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1850 3.2e-05 2048 190 2525 593280 84.1299 56.0719 3178.22 1675.81 4994.36 4994.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000512 4096 220 650 33360 6.59322 69.755 209.044 285.437 285.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.001024 4096 245 975 14336 3.26816 81.4825 104.89 189.693 189.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000256 1024 430 500 57344 6.01782 3.4064 45.5638 104.681 159.8 159.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 6.4e-05 2048 90 1425 294912 35.322 28.2972 1180.44 838.018 2082.18 2082.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 0.000512 1024 170 325 36736 1.6663 13.7864 91.1313 106.626 106.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1480 0.000512 512 330 925 33280 1.15507 0.831488 22.3218 26.3254 50.7347 50.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 730 0.000256 4096 220 6450 47616 19.4754 13.9288 1668.2 418.239 2119.95 2120.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 0.000128 4096 370 3725 98816 38.8025 28.3254 2142.83 835.636 3045.69 3045.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 0.000256 2048 80 850 31744 14.3865 7.04435 83.4147 209.212 314.183 314.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1850 3.2e-05 2048 190 2525 593920 84.1304 55.9596 4556.74 1679.12 6376.09 6376.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000512 4096 220 650 33536 6.6089 100.063 209.187 315.904 315.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.001024 4096 245 975 14080 3.25222 59.0119 104.202 166.518 166.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000256 1024 430 500 57344 6.02909 3.4105 32.0344 104.853 146.458 146.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 6.4e-05 2048 90 1425 293888 35.2217 28.2558 831.899 835.593 1731.08 1731.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 0.000512 1024 170 325 36608 1.66707 9.76896 90.3455 101.825 101.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1480 0.000512 512 330 925 31744 1.14899 0.810912 15.018 25.7243 42.8018 42.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 730 0.000256 4096 220 6450 47104 19.5392 13.943 1174.22 418.906 1626.71 1626.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 0.000128 4096 370 3725 98304 38.8649 28.3238 1526.05 836.418 2429.77 2429.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 0.000256 2048 80 850 30720 14.5282 7.12214 57.2132 209.541 288.533 288.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1850 3.2e-05 2048 190 2525 593920 84.1184 55.9807 3243.73 1676.03 5060.01 5060.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000512 4096 220 650 33280 6.57827 70.9629 208.491 286.076 286.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.001024 4096 245 992 14336 3.26445 63.5921 104.941 171.848 171.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1230 0.000256 1024 430 512 55808 6.14118 3.41878 50.3628 104.994 165.045 165.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 6.4e-05 2048 90 1440 295040 35.3394 28.3099 874.079 838.896 1776.73 1776.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1670 0.000512 1024 170 320 36928 1.67226 9.76115 91.4799 102.956 103.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1480 0.000512 512 330 928 33536 1.15014 0.83136 15.7971 26.2831 44.1566 44.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 730 0.000256 4096 220 6464 48128 19.4829 13.9402 1233.87 419.485 1686.88 1686.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 970 0.000128 4096 370 3744 99712 38.8062 28.3377 1585.83 838.765 2491.85 2491.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 350 0.000256 2048 80 864 32512 14.3972 7.0615 113.077 209.828 344.495 344.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1850 3.2e-05 2048 190 2528 594432 84.2883 56.035 3361.24 1677.68 5179.37 5179.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 0.000512 4096 220 640 33792 6.61504 134.416 209.804 350.877 350.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 0.001024 4096 245 992 14272 3.25962 42.3997 104.761 150.478 150.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000256 1024 430 512 55296 6.15485 3.40774 56.5306 104.691 170.914 171.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 6.4e-05 2048 90 1440 294912 35.3656 28.3636 563.225 838.554 1465.62 1465.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1670 0.000512 1024 170 320 36864 1.66774 17.0097 91.0885 109.808 109.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1480 0.000512 512 330 928 33536 1.15136 0.832928 10.4493 26.3086 38.8452 38.9344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 730 0.000256 4096 220 6464 47872 19.458 13.9251 787.639 418.247 1239.38 1239.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 970 0.000128 4096 370 3744 99584 38.817 28.3526 1016.11 838.819 1922.21 1922.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 350 0.000256 2048 80 864 32256 14.3904 7.01485 111.779 209.206 342.542 342.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1850 3.2e-05 2048 190 2528 593920 84.2552 56.007 2161.08 1676.8 3978.3 3978.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000512 4096 220 640 33728 6.6167 134.042 209.615 350.317 350.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.001024 4096 245 992 14320 3.26602 64.949 104.787 173.056 173.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000256 1024 430 512 56000 6.13648 3.42426 33.4184 104.893 148.003 148.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 6.4e-05 2048 90 1440 294880 35.4854 28.384 890.76 837.667 1792.41 1792.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 0.000512 1024 170 320 36920 1.67936 9.93914 91.5965 103.261 103.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1480 0.000512 512 330 928 33440 1.15299 0.82944 16.2534 26.2404 44.5762 44.6692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 730 0.000256 4096 220 6464 48000 19.6146 13.9754 1258.86 419.163 1711.72 1711.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 0.000128 4096 370 3744 99680 39.0206 28.3972 1621.62 837.908 2527.06 2527.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 350 0.000256 2048 80 864 32320 14.4908 7.06374 106.672 209.629 337.989 338.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1850 3.2e-05 2048 190 2528 594560 84.4977 56.1113 3430.15 1676.16 5247.06 5247.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000512 4096 220 640 33760 6.61094 74.3393 209.448 290.443 290.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.001024 4096 245 992 14240 3.26064 44.133 104.569 152.019 152.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000256 1024 430 512 55040 6.11242 3.39072 49.1505 104.081 162.868 162.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 6.4e-05 2048 90 1440 294720 35.3856 28.3543 574.466 837.702 1476.02 1476.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1670 0.000512 1024 170 320 36880 1.66451 6.45325 90.8861 99.0477 99.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1480 0.000512 512 330 928 33280 1.15728 0.830816 10.6096 26.1556 38.8581 38.9468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 730 0.000256 4096 220 6464 47680 19.4508 13.9305 802.302 417.544 1253.34 1253.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 970 0.000128 4096 370 3744 99520 38.854 28.3649 1039.96 837.994 1945.28 1945.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 350 0.000256 2048 80 864 31360 14.3908 7.00768 108.202 207.996 337.73 337.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1850 3.2e-05 2048 190 2528 593920 84.2336 56.0435 2217.15 1675.29 4032.86 4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1230 0.000512 4096 220 640 33680 6.60973 138.623 209.222 354.5 354.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.001024 4096 245 992 14304 3.26134 69.0209 104.759 177.093 177.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000256 1024 430 512 55680 6.1111 3.412 35.95 104.746 150.352 150.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 6.4e-05 2048 90 1440 294912 35.367 28.3124 969.007 837.975 1870.77 1870.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 0.000512 1024 170 320 36912 1.67216 10.8862 92.1231 104.726 104.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1480 0.000512 512 330 928 33600 1.1545 0.83168 17.9826 26.3125 46.3818 46.4753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 730 0.000256 4096 220 6464 48000 19.477 13.9571 1361.56 418.538 1813.63 1813.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 0.000128 4096 370 3744 99648 38.9018 28.3689 1752.9 837.814 2658.09 2658.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 350 0.000256 2048 80 864 32256 14.3647 7.04083 70.8049 209.333 301.676 301.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1850 3.2e-05 2048 190 2528 594048 84.2073 56.2995 3719.07 1675.86 5535.56 5535.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000512 4096 220 640 33744 6.6089 79.9256 209.425 296.002 296.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.001024 4096 245 992 14208 3.25427 45.9415 104.6 153.847 153.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000256 1024 430 512 55296 6.0793 3.39834 23.4204 104.395 137.418 137.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 6.4e-05 2048 90 1440 294528 35.2904 28.4263 620.34 838.381 1522.54 1522.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 0.000512 1024 170 320 36864 1.66912 7.12704 90.7941 99.6352 99.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1480 0.000512 512 330 928 33408 1.15699 0.828736 11.6761 26.2412 40.0039 40.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 730 0.000256 4096 220 6464 48000 19.4517 13.9347 868.993 419.148 1321.63 1321.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 0.000128 4096 370 3744 99456 38.8226 28.3412 1115.29 837.61 2020.17 2020.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 350 0.000256 2048 80 864 31488 14.3727 6.99651 108.868 208.63 339 339.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1850 3.2e-05 2048 190 2528 593664 84.0518 55.9718 2374.45 1676.36 4190.97 4191.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000512 4096 220 640 33696 6.61389 51.5653 209.921 268.144 268.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.001024 4096 245 992 14280 3.25626 67.1642 104.752 175.225 175.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000256 1024 430 512 55552 6.14589 3.4184 35.8789 104.835 150.411 150.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 6.4e-05 2048 90 1440 294784 35.4501 28.4015 952.597 838.255 1854.82 1854.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 0.000512 1024 170 320 36904 1.67075 10.7736 92.0541 104.542 104.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1480 0.000512 512 330 928 33600 1.15712 0.833792 17.5988 26.3343 46.0248 46.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 730 0.000256 4096 220 6464 47936 19.5502 13.9652 1333.43 418.908 1785.96 1786.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 0.000128 4096 370 3744 99680 38.9775 28.3786 1720.15 838.535 2626.16 2626.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 0.000256 2048 80 864 32256 14.4134 7.04432 68.3224 209.509 299.421 299.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1850 3.2e-05 2048 190 2528 594048 84.4428 56.118 3642.71 1676.22 5459.63 5459.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000512 4096 220 640 33768 6.61894 79.2642 209.756 295.682 295.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.001024 4096 245 992 14224 3.25837 45.408 104.686 153.402 153.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000256 1024 430 512 55552 6.13309 3.41747 23.2952 104.849 137.823 137.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 6.4e-05 2048 90 1440 294784 35.3594 28.375 611.4 837.99 1513.23 1513.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 0.000512 1024 170 320 36848 1.66518 7.05805 90.8257 99.5942 99.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1480 0.000512 512 330 928 33152 1.15091 0.821248 11.2905 26.0571 39.4161 39.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 730 0.000256 4096 220 6464 47936 19.4927 13.9521 854.551 418.9 1307.01 1307.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 0.000128 4096 370 3744 99456 38.8961 28.3561 1098.73 837.047 2003.14 2003.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 350 0.000256 2048 80 864 32256 14.3645 7.03693 46.4921 209.535 277.557 277.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1850 3.2e-05 2048 190 2528 594048 84.1296 56.0628 2338.3 1675.41 4154.03 4154.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000512 4096 220 640 33712 6.62106 51.4872 209.63 267.782 267.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.001024 4096 245 992 14112 3.25395 38.1358 104.466 145.908 145.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000256 1024 430 512 55104 6.18378 3.4263 19.3542 105.012 134.099 134.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 6.4e-05 2048 90 1440 294336 35.4852 28.4344 500.079 837.535 1401.64 1401.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 0.000512 1024 170 320 36792 1.66698 5.93117 90.7621 98.4054 98.4617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1480 0.000512 512 330 928 32928 1.15408 0.817152 9.34896 25.9663 37.382 37.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 730 0.000256 4096 220 6464 47712 19.6219 13.9679 701.402 419.532 1154.62 1154.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 0.000128 4096 370 3744 99456 38.9781 28.3832 905.188 837.987 1810.64 1810.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 350 0.000256 2048 80 864 32256 14.4893 7.0439 103.621 209.864 335.145 335.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1850 3.2e-05 2048 190 2528 592704 84.3468 56.1132 1913.32 1674.51 3728.42 3728.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000512 4096 220 640 33600 6.6072 42.6291 209.498 258.776 258.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.001024 4096 245 992 14272 3.26115 69.8575 104.644 177.814 177.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000256 1024 430 512 55296 6.1223 3.40365 36.1869 104.569 150.411 150.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 6.4e-05 2048 90 1440 294912 35.3598 28.2821 967.488 837.648 1868.88 1868.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 0.000512 1024 170 320 36864 1.66893 10.9772 90.9837 103.673 103.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1480 0.000512 512 330 928 33536 1.15549 0.829248 17.4566 26.2781 45.8164 45.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 730 0.000256 4096 220 6464 47872 19.4447 13.921 1332.91 417.786 1784.16 1784.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 0.000128 4096 370 3744 99584 38.8026 28.3502 1732.22 837.947 2637.43 2637.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.000256 2048 80 864 32256 14.3194 7.00627 69.9036 208.989 300.348 300.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1850 3.2e-05 2048 190 2528 593920 84.2365 55.9963 3670.24 1674.99 5485.6 5485.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000512 4096 220 640 33728 6.61299 81.1799 209.384 297.221 297.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.001024 4096 245 992 14208 3.25837 49.2088 104.671 157.195 157.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000256 1024 430 512 55296 6.13274 3.40746 24.6807 104.68 139.028 139.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 6.4e-05 2048 90 1440 294912 35.3317 28.3259 651.152 837.995 1552.91 1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 0.000512 1024 170 320 36736 1.66096 7.56122 91.5915 100.859 100.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1480 0.000512 512 330 928 33280 1.15584 0.832192 11.5785 26.321 39.9895 40.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 730 0.000256 4096 220 6464 47616 19.4891 13.9347 884.731 418.227 1336.49 1336.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 0.000128 4096 370 3744 98816 38.8093 28.3252 1153.21 835.664 2056.12 2056.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 0.000256 2048 80 864 31744 14.3955 7.08669 46.9361 209.199 277.756 277.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1850 3.2e-05 2048 190 2528 593920 84.0996 56.0904 2451.29 1676.42 4268.04 4268.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000512 4096 220 640 33664 6.6129 55.3652 209.425 271.444 271.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.001024 4096 245 992 14016 3.24198 41.0706 104.084 148.452 148.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000256 1024 430 512 53760 6.08899 3.37322 20.4048 103.491 133.487 133.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 6.4e-05 2048 90 1440 294144 35.3235 28.3156 539.62 837.613 1440.98 1441.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 0.000512 1024 170 320 36672 1.66477 6.38362 90.4644 98.5575 98.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1480 0.000512 512 330 928 33024 1.15267 0.819552 9.60544 26.0429 37.725 37.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 730 0.000256 4096 220 6464 47616 19.4276 13.9121 731.761 417.594 1182.8 1182.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 0.000128 4096 370 3744 99072 38.8148 28.3362 949.699 838.134 1855.1 1855.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 350 0.000256 2048 80 864 30720 14.2438 7.01562 39.8285 206.824 268.04 268.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1850 3.2e-05 2048 190 2528 592896 84.1452 55.9425 2027.68 1675.52 3843.43 3843.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000512 4096 220 640 33600 6.61654 46.0418 209.628 262.33 262.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.001024 4096 245 992 14256 3.25837 89.2047 104.642 197.161 197.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000256 1024 430 512 55296 6.12278 3.40992 51.42 104.533 165.613 165.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 6.4e-05 2048 90 1440 294624 35.4215 28.4103 1374.01 837.634 2275.59 2275.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 0.000512 1024 170 320 36864 1.6687 15.6591 90.7184 108.091 108.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1480 0.000512 512 330 928 33408 1.15562 0.830784 25.4623 26.2666 53.8129 53.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 730 0.000256 4096 220 6464 48096 19.5627 13.9716 1928.34 419.196 2381.18 2381.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 0.000128 4096 370 3744 99648 38.8754 28.4003 2473.93 837.966 3379.28 3379.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 0.000256 2048 80 864 31680 14.3888 7.10093 96.2567 208.908 326.781 326.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1850 3.2e-05 2048 190 2528 593856 84.3321 56.0868 5240.12 1675.13 7055.8 7055.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000512 4096 220 640 33696 6.60464 113.334 209.327 329.31 329.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.001024 4096 245 992 14112 3.25587 63.2463 104.332 170.886 170.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000256 1024 430 512 54144 6.10102 3.3833 31.9982 103.938 145.549 145.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 6.4e-05 2048 90 1440 294336 35.3317 28.3774 862.107 838.43 1764.35 1764.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 0.000512 1024 170 320 36720 1.66134 9.88506 90.5748 102.164 102.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1480 0.000512 512 330 928 32832 1.15293 0.82368 16.339 26.1404 44.5561 44.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 730 0.000256 4096 220 6464 47808 19.4581 13.9407 1225.35 418.328 1677.18 1677.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 0.000128 4096 370 3744 99648 38.8061 28.4052 1594.4 838.815 2500.53 2500.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 0.000256 2048 80 864 31104 14.2854 7.04019 60.3711 207.71 289.532 289.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1850 3.2e-05 2048 190 2528 593280 84.1666 56.0341 3341.09 1676.51 5157.93 5158.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000512 4096 220 640 33552 6.59866 71.9344 209.091 287.666 287.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.001024 4096 245 992 14040 3.24928 53.289 104.242 160.833 160.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000256 1024 430 512 55296 6.14698 3.41456 27.1601 104.716 141.568 141.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 6.4e-05 2048 90 1440 293760 35.4796 28.3422 711.241 837.147 1612.31 1612.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 0.000512 1024 170 320 36720 1.66714 8.18381 90.555 100.449 100.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1480 0.000512 512 330 928 31968 1.15251 0.811232 13.2708 25.7834 41.1175 41.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 730 0.000256 4096 220 6464 47520 19.5768 13.9592 998.72 418.364 1450.72 1450.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 0.000128 4096 370 3744 98496 38.9299 28.3812 1277.87 835.408 2180.69 2180.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 350 0.000256 2048 80 864 31104 14.5088 7.03898 53.6755 209.272 284.628 284.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1850 3.2e-05 2048 190 2528 592704 84.392 56.2547 2758.87 1675.02 4574.67 4574.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000512 4096 220 640 33480 6.59693 59.5274 208.914 275.081 275.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.001024 4096 245 992 14240 3.25936 85.7692 104.581 193.667 193.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000256 1024 430 512 55040 6.08538 3.388 47.7079 104.099 161.409 161.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 6.4e-05 2048 90 1440 294720 35.3696 28.4423 1285.52 837.82 2187.25 2187.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 0.000512 1024 170 320 36880 1.67245 14.6132 91.3324 107.66 107.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1480 0.000512 512 330 928 33280 1.15155 0.826848 24.0605 26.1603 52.2987 52.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 730 0.000256 4096 220 6464 47680 19.4512 13.924 1802.95 417.677 2254.11 2254.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 0.000128 4096 370 3744 99520 38.8035 28.3853 2327.63 838.162 3233.09 3233.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 0.000256 2048 80 864 31360 14.3326 6.99469 89.2361 208.036 318.733 318.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1850 3.2e-05 2048 190 2528 593920 84.101 56.0911 4898.06 1675.36 6713.74 6713.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000512 4096 220 640 33680 6.6089 106.312 209.246 322.211 322.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.001024 4096 245 992 14080 3.24387 64.2835 105.175 172.755 172.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000256 1024 430 512 53760 6.07677 3.36896 31.7214 104.363 145.657 145.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 6.4e-05 2048 90 1440 294400 35.3187 28.3117 858.691 846.307 1768.73 1768.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 0.000512 1024 170 320 36800 1.66778 9.87741 91.1638 102.749 102.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1480 0.000512 512 330 928 32640 1.14925 0.81776 15.7486 26.2525 44.0676 44.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 730 0.000256 4096 220 6464 47360 19.3879 13.8574 1202.19 420.424 1655.97 1656.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 0.000128 4096 370 3744 98560 38.713 28.3077 1545.66 843.334 2456.12 2456.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 0.000256 2048 80 864 30720 14.2285 7.04848 59.3 208.566 289.266 289.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1850 3.2e-05 2048 190 2528 593920 83.9684 55.9794 3266.3 1692.05 5098.43 5098.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000512 4096 220 640 33600 6.59866 71.7284 211.306 289.674 289.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.001024 4096 245 992 13920 3.23526 51.6362 103.812 158.737 158.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000256 1024 430 512 53760 6.09402 3.37459 26.5405 103.545 139.68 139.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 6.4e-05 2048 90 1440 293760 35.375 28.3245 719.17 838.114 1621.09 1621.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 0.000512 1024 170 320 36720 1.67072 8.31322 91.6808 101.707 101.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1480 0.000512 512 330 928 32640 1.15286 0.821088 13.3323 26.0728 41.4767 41.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 730 0.000256 4096 220 6464 47040 19.5233 13.9572 1005.64 418.834 1458.06 1458.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 0.000128 4096 370 3744 98880 38.8141 28.4047 1309.22 836.229 2212.78 2212.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 0.000256 2048 80 864 30720 14.2692 6.9391 49.5949 206.929 277.861 277.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1850 3.2e-05 2048 190 2528 593280 84.1439 55.9962 2751.08 1675.63 4566.98 4567.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000512 4096 220 640 33360 6.56022 60.0046 208.571 275.18 275.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.001024 4096 245 992 14208 3.25427 78.7989 104.589 186.698 186.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000256 1024 430 512 55296 6.08378 3.40378 45.5053 104.387 159.509 159.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 6.4e-05 2048 90 1440 294528 35.3097 28.4103 1218.64 838.265 2120.73 2120.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 0.000512 1024 170 320 36864 1.67219 13.89 91.1757 106.783 106.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1480 0.000512 512 330 928 33408 1.15613 0.82736 22.857 26.237 51.1758 51.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 730 0.000256 4096 220 6464 48000 19.4413 13.9271 1709.26 419.1 2161.84 2161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 0.000128 4096 370 3744 99456 38.8154 28.3436 2190.49 837.535 3095.3 3095.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 0.000256 2048 80 864 31488 14.3319 7.0104 85.306 208.603 315.385 315.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1850 3.2e-05 2048 190 2528 593664 83.9905 56.0251 4643.68 1676.26 6460.09 6460.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000512 4096 220 640 33696 6.60685 100.612 212.039 319.303 319.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.001024 4096 245 992 14016 3.24627 59.449 104.081 166.829 166.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000256 1024 430 512 53760 6.08227 3.3689 29.265 103.489 142.334 142.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 6.4e-05 2048 90 1440 294144 35.5383 28.3279 785.25 837.588 1686.82 1686.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 0.000512 1024 170 320 36672 1.66298 9.12032 90.4645 101.291 101.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1480 0.000512 512 330 928 33024 1.1479 0.818144 14.7037 26.0451 42.8143 42.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 730 0.000256 4096 220 6464 47616 19.4307 13.9136 1098.54 417.59 1549.58 1549.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 0.000128 4096 370 3744 99072 38.8338 28.3289 1416.9 838.198 2322.36 2322.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 0.000256 2048 80 864 30720 14.2506 6.98467 54.9414 206.819 283.127 283.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1850 3.2e-05 2048 190 2528 592896 84.0946 56.1112 3017.46 1674.69 4832.49 4832.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000512 4096 220 640 33600 6.6111 65.6424 209.622 281.921 281.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.001024 4096 245 992 13824 3.22358 52.1869 103.472 158.937 158.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000256 1024 430 512 52992 6.03856 3.34125 25.5132 102.492 137.513 137.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 6.4e-05 2048 90 1440 293760 35.3124 28.2992 685.224 838.123 1587.07 1587.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 0.000512 1024 170 320 36576 1.66218 7.83152 90.5339 100.07 100.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1480 0.000512 512 330 928 32256 1.15181 0.817152 12.5948 25.8309 40.4949 40.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 730 0.000256 4096 220 6464 47232 19.3309 13.8463 948.914 415.669 1397.86 1397.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 0.000128 4096 370 3744 99072 38.742 28.3238 1229.71 835.818 2132.7 2132.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 0.000256 2048 80 864 29952 14.1737 6.89306 46.9339 204.829 272.959 273.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1850 3.2e-05 2048 190 2528 592128 84.1692 55.9887 2609.62 1675.32 4425.24 4425.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000512 4096 220 640 33408 6.59872 57.2559 209.135 273.032 273.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.001024 4096 245 992 14200 3.25632 81.7521 104.476 189.54 189.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000256 1024 430 512 55200 6.13126 3.41526 45.0782 104.344 159.099 159.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 6.4e-05 2048 90 1440 294800 35.5586 28.3658 1198.7 838.15 2100.89 2100.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 0.000512 1024 170 320 36800 1.66502 13.6972 91.1287 106.533 106.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1480 0.000512 512 330 928 33200 1.15965 0.828608 22.3052 26.2262 50.6191 50.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 730 0.000256 4096 220 6464 48000 19.6055 13.9843 1684.93 419.104 2137.74 2137.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 0.000128 4096 370 3744 99600 39.134 28.4201 2163.09 837.375 3068.13 3068.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 0.000256 2048 80 864 32000 14.3576 7.05955 85.3332 208.527 315.407 315.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1850 3.2e-05 2048 190 2528 594400 84.4871 56.2416 4567.04 1678.87 6386.78 6386.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000512 4096 220 640 33700 6.60874 99.1492 211.401 317.203 317.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.001024 4096 245 992 14000 3.24054 60.6458 103.944 167.883 167.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000256 1024 430 512 54400 6.07104 3.37834 30.5672 103.403 143.543 143.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 6.4e-05 2048 90 1440 294400 35.4249 28.3484 831.128 837.353 1732.36 1732.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 0.000512 1024 170 320 36600 1.66298 9.32899 90.3663 101.401 101.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1480 0.000512 512 330 928 32800 1.15645 0.819008 15.4603 26.0253 43.5614 43.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 730 0.000256 4096 220 6464 47200 19.5537 13.9368 1161.34 417.421 1612.35 1612.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 0.000128 4096 370 3744 99200 38.9644 28.3912 1515.36 838.011 2420.83 2420.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 0.000256 2048 80 864 30400 14.3548 6.95069 56.5591 206.649 284.642 284.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1850 3.2e-05 2048 190 2528 593600 84.3314 56.0912 3196.74 1674.25 5011.55 5011.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000512 4096 220 640 33600 6.61299 69.2153 209.478 285.349 285.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.001024 4096 245 992 13800 3.22515 52.3018 103.479 159.059 159.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000256 1024 430 512 52800 6.16422 3.38256 25.75 103.606 139.034 139.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 6.4e-05 2048 90 1440 294000 35.5575 28.4652 690.088 838.195 1592.41 1592.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 0.000512 1024 170 320 36600 1.66502 7.79878 90.5402 100.047 100.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1480 0.000512 512 330 928 32400 1.1615 0.824544 12.8276 26.1165 41.0288 41.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 730 0.000256 4096 220 6464 46800 19.4279 13.8363 949.935 413.954 1397.26 1397.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 0.000128 4096 370 3744 98400 38.9049 28.3771 1239 832.573 2138.96 2139.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 0.000256 2048 80 864 31200 14.2989 6.95706 49.4574 207.063 277.904 278.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1850 3.2e-05 2048 190 2528 592800 84.4578 56.1476 2643.7 1675.46 4459.9 4460.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000512 4096 220 640 33300 6.55565 57.0615 208.547 272.21 272.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.001024 4096 245 992 14224 3.25408 78.9754 104.757 187.04 187.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000256 1024 430 512 55552 6.12922 3.4143 43.4153 104.918 158.009 158.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 6.4e-05 2048 90 1440 294784 35.3492 28.3201 1170.56 838.504 2072.84 2072.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 0.000512 1024 170 320 36848 1.66918 13.354 91.2564 106.321 106.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1480 0.000512 512 330 928 33152 1.15693 0.820032 21.7069 26.0751 49.8573 49.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 730 0.000256 4096 220 6464 47936 19.4949 13.9563 1649.51 419.183 2102.25 2102.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 0.000128 4096 370 3744 99456 38.8583 28.3693 2115.33 837.621 3020.29 3020.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 0.000256 2048 80 864 32256 14.3743 7.08579 83.6135 209.68 314.885 315.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1850 3.2e-05 2048 190 2528 594048 84.1139 56.0308 4467.91 1676.54 6284.75 6284.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000512 4096 220 640 33712 6.61862 96.8925 209.779 313.335 313.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.001024 4096 245 992 14112 3.25427 58.9577 104.67 166.935 166.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000256 1024 430 512 53760 6.1055 3.38026 29.7919 103.776 143.185 143.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 6.4e-05 2048 90 1440 293888 35.3173 28.395 808.087 836.894 1708.8 1708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 0.000512 1024 170 320 36736 1.67008 9.33514 90.5484 101.598 101.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1480 0.000512 512 330 928 33152 1.1527 0.824 15.0547 26.1304 43.2624 43.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 730 0.000256 4096 220 6464 46592 19.3391 13.8281 1114.91 414.623 1562.81 1562.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 0.000128 4096 370 3744 99456 38.7718 28.3303 1478.74 837.61 2383.55 2383.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 0.000256 2048 80 864 30464 14.3285 6.96176 55.6822 207.393 284.498 284.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1850 3.2e-05 2048 190 2528 593152 83.9713 56.0191 3118.48 1673.03 4931.64 4931.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000512 4096 220 640 33600 6.62128 67.8728 209.603 284.14 284.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.001024 4096 245 992 13776 3.21834 50.1436 103.559 156.974 157.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000256 1024 430 512 51072 6.05834 3.30752 23.7295 101.611 134.837 134.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 6.4e-05 2048 90 1440 294336 35.3197 28.3316 667.993 837.902 1569.65 1569.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 0.000512 1024 170 320 36624 1.67139 7.84973 90.6322 100.196 100.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1480 0.000512 512 330 928 32256 1.13632 0.801024 12.3097 25.6262 39.9743 40.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 730 0.000256 4096 220 6464 45696 19.3811 13.7914 898.606 413.183 1345.07 1345.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 0.000128 4096 370 3744 99456 38.7976 28.3765 1209.23 839.161 2115.67 2115.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 0.000256 2048 80 864 29568 14.0316 6.84163 45.0182 203.066 269.083 269.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1850 3.2e-05 2048 190 2528 591360 84.3166 56.063 2547.4 1674.77 4362.69 4362.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000512 4096 220 640 33264 6.55974 55.7527 208.583 270.938 270.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.001024 4096 245 992 14160 3.25392 79.446 104.458 187.21 187.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000256 1024 430 512 55680 6.12269 3.41462 42.7328 104.674 157.075 157.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 6.4e-05 2048 90 1440 294240 35.4691 28.4057 1145.17 837.842 2046.99 2047.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 0.000512 1024 170 320 36840 1.6687 13.0708 91.1808 105.962 106.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1480 0.000512 512 330 928 33120 1.15443 0.830048 21.2776 26.32 49.6864 49.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 730 0.000256 4096 220 6464 47520 19.5301 13.9488 1611.41 418.256 2063.25 2063.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 0.000128 4096 370 3744 99360 38.9736 28.3791 2088.34 838.579 2994.38 2994.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 0.000256 2048 80 864 31680 14.4238 7.05536 80.9882 209.19 311.79 311.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1850 3.2e-05 2048 190 2528 593280 84.336 56.1458 4366.96 1676.85 6184.43 6184.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000512 4096 220 640 33600 6.60458 94.974 209.226 310.85 310.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.001024 4096 245 992 13920 3.23626 59.65 103.714 166.657 166.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000256 1024 430 512 53760 6.09987 3.37824 30.1366 103.447 143.194 143.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 6.4e-05 2048 90 1440 293760 35.3834 28.3484 814.505 837.343 1715.69 1715.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 0.000512 1024 170 320 36720 1.66698 9.39117 90.5754 101.677 101.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1480 0.000512 512 330 928 32640 1.15443 0.821792 14.8022 26.0556 42.9318 43.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 730 0.000256 4096 220 6464 47040 19.5289 13.9571 1124.72 418.438 1576.76 1576.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 0.000128 4096 370 3744 98880 38.8137 28.3566 1465.49 835.568 2368.34 2368.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 0.000256 2048 80 864 30720 14.2678 6.94739 56.4678 206.729 284.547 284.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1850 3.2e-05 2048 190 2528 593280 84.1225 56.0558 3118.09 1674.1 4932.51 4932.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000512 4096 220 640 33360 6.56486 67.1084 208.376 282.094 282.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.001024 4096 245 992 13680 3.21331 51.2106 103.154 157.631 157.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000256 1024 430 512 54720 6.19475 3.42595 25.6548 104.978 140.381 140.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 6.4e-05 2048 90 1440 292320 35.4546 28.3346 670.361 835.769 1570.03 1570.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 0.000512 1024 170 320 36360 1.64678 7.62029 90.1493 99.4576 99.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1480 0.000512 512 330 928 31680 1.13488 0.798688 12.2269 25.5077 39.7685 39.8564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 730 0.000256 4096 220 6464 47520 19.6023 14.002 949.103 419.421 1402.23 1402.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 0.000128 4096 370 3744 97920 39.061 28.3935 1210.17 836.739 2114.47 2114.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 0.000256 2048 80 864 31680 14.4929 7.05741 48.9614 210.413 281.054 281.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1850 3.2e-05 2048 190 2528 590400 84.3509 56.0004 2577.29 1670.43 4388.21 4388.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000512 4096 220 640 33120 6.52976 56.619 207.901 271.092 271.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.001024 4096 245 992 14208 3.25837 77.6826 104.746 185.739 185.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000256 1024 430 512 55296 6.13091 3.40992 43.1436 104.759 157.57 157.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 6.4e-05 2048 90 1440 294912 35.3352 28.3296 1152.27 838.612 2054.66 2054.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 0.000512 1024 170 320 36736 1.66406 13.149 92.1725 107.028 107.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1480 0.000512 512 330 928 33280 1.156 0.833536 21.3882 26.3428 49.8181 49.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 730 0.000256 4096 220 6464 47616 19.4786 13.9244 1603.6 418.759 2055.87 2055.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 0.000128 4096 370 3744 98816 38.8147 28.3219 2060.05 836.276 2963.57 2963.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 0.000256 2048 80 864 31744 14.3841 7.02166 81.1961 209.357 312.086 312.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1850 3.2e-05 2048 190 2528 593920 84.1459 56.1297 4397.17 1676.76 6214.34 6214.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000512 4096 220 640 33664 6.60717 95.4491 209.585 311.684 311.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.001024 4096 245 992 14080 3.2601 60.928 104.773 169.017 169.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000256 1024 430 512 55296 6.13814 3.41328 29.7935 104.947 144.416 144.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 6.4e-05 2048 90 1440 293888 35.2276 28.2685 775.753 836.38 1675.73 1675.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 0.000512 1024 170 320 36608 1.66528 9.01773 91.4061 102.131 102.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1480 0.000512 512 330 928 31744 1.14595 0.810336 13.9359 25.7471 41.7359 41.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 730 0.000256 4096 220 6464 47104 19.537 13.9454 1069.45 419.308 1522.34 1522.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 0.000128 4096 370 3744 98304 38.8531 28.3279 1386.18 837.171 2290.64 2290.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 0.000256 2048 80 864 30720 14.5276 7.04909 53.9207 209.733 285.358 285.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1850 3.2e-05 2048 190 2528 593920 84.1002 56.0817 2978.89 1677.6 4796.81 4796.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000512 4096 220 640 33536 6.60499 64.5632 209.619 280.833 280.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.001024 4096 245 992 13824 3.24042 51.526 103.989 158.809 158.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000256 1024 430 512 52224 6.17123 3.37261 24.86 103.655 138.187 138.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 6.4e-05 2048 90 1440 293376 35.3448 28.332 701.493 837.35 1602.62 1602.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 0.000512 1024 170 320 36480 1.66326 8.01658 90.4562 100.18 100.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1480 0.000512 512 330 928 32256 1.16141 0.827392 12.6101 26.1488 40.8446 40.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 730 0.000256 4096 220 6464 46080 19.3965 13.8117 960.092 414.121 1407.52 1407.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 0.000128 4096 370 3744 98304 38.787 28.3177 1268.38 834.263 2169.85 2169.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 0.000256 2048 80 864 30720 14.3057 6.94477 49.7324 207.148 278.262 278.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1850 3.2e-05 2048 190 2528 592896 84.1335 55.9862 2704.39 1673.52 4518.16 4518.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000512 4096 220 640 33408 6.60538 59.6378 209.433 275.721 275.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.001024 4096 245 1000 14304 3.26656 65.1406 104.895 173.356 173.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1230 0.000256 1024 430 520 55296 6.168 3.41811 52.3395 104.894 166.947 167.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 6.4e-05 2048 90 1440 295040 35.3223 28.3157 884.841 838.108 1786.69 1786.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1670 0.000512 1024 170 320 36928 1.66912 9.96355 91.2637 102.938 103.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1480 0.000512 512 330 920 33408 1.15107 0.831328 16.1897 26.2601 44.5353 44.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 730 0.000256 4096 220 6440 48128 19.4802 13.9448 1250.01 419.097 1702.64 1702.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 970 0.000128 4096 370 3720 99584 38.7975 28.3263 1601.66 837.979 2506.87 2506.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 350 0.000256 2048 80 840 30720 14.6065 7.06566 107.019 209.642 338.463 338.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1850 3.2e-05 2048 190 2520 594176 84.2197 56.2251 3409.07 1676.17 5225.82 5225.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1230 0.000512 4096 220 640 33792 6.61914 139.018 209.605 355.287 355.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 0.001024 4096 245 1000 14272 3.27066 44.5084 104.967 152.799 152.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 0.000256 1024 430 520 54784 6.17798 3.40582 59.1398 104.658 173.511 173.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 6.4e-05 2048 90 1440 294912 35.3326 28.322 568.782 838.333 1470.88 1470.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1670 0.000512 1024 170 320 36864 1.66502 6.60275 92.1044 100.414 100.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1480 0.000512 512 330 920 33280 1.15664 0.829056 10.4878 26.297 38.87 38.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 730 0.000256 4096 220 6440 47872 19.4597 13.9221 796.006 418.139 1247.64 1247.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 970 0.000128 4096 370 3720 99584 38.8295 28.3443 1026.68 838.64 1932.61 1932.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 350 0.000256 2048 80 840 30208 14.594 7.03107 104.802 209.158 335.735 335.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1850 3.2e-05 2048 190 2520 593920 84.2046 55.9657 2200.62 1676.46 4017.39 4017.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 0.000512 4096 220 640 33728 6.60806 139.168 209.564 355.384 355.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.001024 4096 245 1000 14280 3.26048 70.2734 104.812 178.397 178.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000256 1024 430 520 55360 6.16723 3.42598 38.3981 104.906 153.027 153.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 6.4e-05 2048 90 1440 294880 35.4593 28.3666 1008.99 837.754 1910.67 1910.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.000512 1024 170 320 36920 1.66707 11.5283 91.5144 104.753 104.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1480 0.000512 512 330 920 33440 1.15264 0.831488 18.6545 26.2434 46.9796 47.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 730 0.000256 4096 220 6440 48000 19.5884 13.96 1422.93 419.256 1875.84 1875.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 0.000128 4096 370 3720 99520 38.955 28.3989 1831.84 850.283 2749.58 2749.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 350 0.000256 2048 80 840 30720 14.6484 7.05331 111.152 209.654 342.635 342.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1850 3.2e-05 2048 190 2520 594240 84.4186 56.1933 3883.95 1676.3 5700.99 5701.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000512 4096 220 640 33760 6.6048 84.6746 209.473 300.796 300.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.001024 4096 245 1000 14240 3.26378 49.1147 104.889 157.32 157.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000256 1024 430 520 54400 6.13699 3.39174 55.5527 104.175 169.39 169.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 6.4e-05 2048 90 1440 294720 35.3691 28.4001 638.666 838.701 1541.24 1541.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 0.000512 1024 170 320 36880 1.66909 7.37325 90.6963 99.7826 99.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1480 0.000512 512 330 920 33280 1.15498 0.827392 11.9663 26.1758 40.2232 40.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 730 0.000256 4096 220 6440 47680 19.4559 13.9305 893.206 417.952 1344.65 1344.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 970 0.000128 4096 370 3720 99520 38.8169 28.3771 1154.86 838.895 2061.05 2061.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 350 0.000256 2048 80 840 30080 14.4964 6.99334 101.782 208.203 331.602 331.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1850 3.2e-05 2048 190 2520 593920 84.1953 56.0865 2467.7 1677.57 4285.68 4285.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000512 4096 220 640 33680 6.60685 54.1225 209.414 270.187 270.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.001024 4096 245 1000 14160 3.25645 40.5591 104.598 148.466 148.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1230 0.000256 1024 430 520 54720 6.18 3.41606 55.2295 104.588 169.544 169.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 6.4e-05 2048 90 1440 294240 35.4365 28.4322 522.259 837.127 1423.36 1423.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1670 0.000512 1024 170 320 36840 1.67117 6.12918 90.5844 98.4263 98.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1480 0.000512 512 330 920 33120 1.15782 0.832576 9.97862 26.2975 38.3651 38.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 730 0.000256 4096 220 6440 47520 19.5483 13.953 727.299 417.852 1178.75 1178.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 970 0.000128 4096 370 3720 99360 38.9675 28.3771 941.563 837.598 1846.61 1846.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 350 0.000256 2048 80 840 29760 14.6411 7.03184 117.746 209.01 348.558 348.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1850 3.2e-05 2048 190 2520 593280 84.4113 56.0417 2009.1 1673.8 3823.49 3823.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 0.000512 4096 220 640 33600 6.6048 152.406 209.04 368.096 368.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.001024 4096 245 1000 14256 3.2639 67.5571 104.815 175.691 175.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000256 1024 430 520 55296 6.14058 3.41296 35.2986 104.835 149.815 149.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 6.4e-05 2048 90 1440 294912 35.3688 28.3414 926.525 838.681 1829.03 1829.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.000512 1024 170 320 36912 1.66768 10.4375 92.2747 104.424 104.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1480 0.000512 512 330 920 33408 1.15366 0.832192 16.9808 26.3322 45.3968 45.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 730 0.000256 4096 220 6440 48000 19.4902 13.9477 1307.51 418.924 1759.98 1760.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 0.000128 4096 370 3720 99456 38.8762 28.3611 1678.14 838.433 2583.92 2584.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 350 0.000256 2048 80 840 30336 14.5465 7.03542 62.861 209.514 294.087 294.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1850 3.2e-05 2048 190 2520 594048 84.3139 56.2065 3579.66 1677.1 5397.43 5397.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000512 4096 220 640 33744 6.61712 77.1539 209.605 293.421 293.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.001024 4096 245 1000 14208 3.2624 45.5663 104.728 153.61 153.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000256 1024 430 520 54528 6.1183 3.40378 23.3582 104.297 137.306 137.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 6.4e-05 2048 90 1440 294528 35.2865 28.3394 606.99 837.639 1508.36 1508.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.000512 1024 170 320 36864 1.66912 7.02003 90.7099 99.4396 99.4926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1480 0.000512 512 330 920 33024 1.15302 0.83104 11.2135 26.2142 39.5132 39.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 730 0.000256 4096 220 6440 48000 19.439 13.9382 853.449 418.748 1305.68 1305.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 0.000128 4096 370 3720 99072 38.7995 28.33 1089.68 836.824 1993.74 1993.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 350 0.000256 2048 80 840 29952 14.504 6.99187 42.0968 208.426 272.148 272.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1850 3.2e-05 2048 190 2520 593664 84.0131 55.955 2331.62 1676.61 4148.34 4148.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000512 4096 220 640 33696 6.61843 50.6592 209.433 266.753 266.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.001024 4096 245 1000 14112 3.25229 37.98 104.543 145.828 145.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000256 1024 430 520 54144 6.13171 3.38483 47.6652 103.925 161.234 161.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 6.4e-05 2048 90 1440 294336 35.3564 28.3505 496.29 838.332 1398.43 1398.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1670 0.000512 1024 170 320 36720 1.65843 5.68525 90.5779 97.964 98.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1480 0.000512 512 330 920 32832 1.15411 0.825408 9.39203 26.1359 37.6046 37.6932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 730 0.000256 4096 220 6440 47808 19.4511 13.9448 694.765 418.288 1146.55 1146.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 970 0.000128 4096 370 3720 99072 38.8486 28.3778 894.45 838.729 1800.51 1800.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 350 0.000256 2048 80 840 28800 14.5656 6.97696 85.7136 207.678 315.067 315.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1850 3.2e-05 2048 190 2520 593280 84.1386 56.0435 1920.08 1676.15 3736.54 3736.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000512 4096 220 640 33552 6.60102 41.6558 209.069 257.37 257.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.001024 4096 245 1000 14280 3.27066 85.0289 104.985 193.34 193.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000256 1024 430 520 55104 6.16102 3.41606 51.5308 104.845 166.082 166.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 6.4e-05 2048 90 1440 294784 35.437 28.3547 1327.14 838.347 2229.38 2229.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.000512 1024 170 320 36904 1.67005 15.3176 90.6281 107.659 107.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1480 0.000512 512 330 920 33376 1.1591 0.83168 24.3393 26.3394 52.7665 52.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 730 0.000256 4096 220 6440 47936 19.5225 13.9654 1839.95 418.892 2292.44 2292.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 0.000128 4096 370 3720 99456 38.9218 28.3887 2375 838.514 3280.93 3281.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.000256 2048 80 840 30464 14.5995 7.04512 88.2575 209.531 319.561 319.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1850 3.2e-05 2048 190 2520 593600 84.3589 56.1374 5096.9 1676.43 6913.97 6914.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000512 4096 220 640 33768 6.61914 110.488 209.789 326.94 327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.001024 4096 245 1000 14224 3.26451 59.7504 104.897 167.966 168.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000256 1024 430 520 54656 6.16528 3.41338 32.3324 104.831 146.871 146.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 6.4e-05 2048 90 1440 294784 35.349 28.3231 836.926 837.794 1738.5 1738.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 0.000512 1024 170 320 36848 1.66864 9.57002 90.6629 101.944 102.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1480 0.000512 512 330 920 32704 1.15264 0.822048 15.4353 26.0569 43.5641 43.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 730 0.000256 4096 220 6440 47936 19.4844 13.9551 1165.92 418.833 1618.3 1618.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 0.000128 4096 370 3720 99008 38.8374 28.362 1494.64 836.907 2398.85 2398.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 350 0.000256 2048 80 840 30464 14.5419 7.04102 58.4391 209.502 289.648 289.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1850 3.2e-05 2048 190 2520 593152 84.1743 56.1046 3201.98 1675.31 5017.7 5017.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000512 4096 220 640 33712 6.61709 69.4014 209.615 285.676 285.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.001024 4096 245 1000 14112 3.26195 50.7348 104.598 158.649 158.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000256 1024 430 520 55104 6.18109 3.42426 26.7575 104.909 141.399 141.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 6.4e-05 2048 90 1440 294336 35.457 28.3891 680.413 836.766 1581.13 1581.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 0.000512 1024 170 320 36792 1.66707 7.83731 90.5449 100.092 100.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1480 0.000512 512 330 920 32256 1.15187 0.8192 12.4161 25.973 40.4568 40.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 730 0.000256 4096 220 6440 47712 19.5993 13.975 945.728 419.146 1398.55 1398.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 0.000128 4096 370 3720 98784 38.9757 28.3988 1209.59 837.229 2114.3 2114.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 350 0.000256 2048 80 840 29568 14.6701 7.05174 48.031 209.66 279.544 279.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1850 3.2e-05 2048 190 2520 592704 84.3495 56.1623 2607.95 1673.64 4422.23 4422.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000512 4096 220 640 33600 6.60598 57.5837 209.304 273.535 273.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.001024 4096 245 1000 14272 3.26861 83.6628 104.909 191.894 191.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000256 1024 430 520 54784 6.13901 3.40458 47.6028 104.613 161.887 162.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 6.4e-05 2048 90 1440 294912 35.343 28.4154 1241.41 838.045 2143.31 2143.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.000512 1024 170 320 36864 1.66762 14.199 91.1766 107.086 107.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1480 0.000512 512 330 920 33280 1.15613 0.82768 22.7557 26.2849 51.1228 51.2139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 730 0.000256 4096 220 6440 47872 19.4377 13.9256 1718.81 417.949 2170.23 2170.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 970 0.000128 4096 370 3720 99584 44.5946 28.3523 2217.02 838.126 3128.21 3128.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.000256 2048 80 840 30208 14.5169 7.01482 82.0722 209.06 312.79 312.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1850 3.2e-05 2048 190 2520 593920 84.0912 56.0337 4728.78 1675.59 6544.64 6544.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000512 4096 220 640 33728 6.61526 102.727 213.419 322.804 322.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.001024 4096 245 1000 14208 3.272 58.757 105 167.08 167.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000256 1024 430 520 54272 6.16883 3.40992 30.2902 104.784 144.779 144.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 6.4e-05 2048 90 1440 294912 35.3117 28.418 788.131 838.821 1690.79 1690.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 0.000512 1024 170 320 36736 1.66464 9.08688 90.5837 101.377 101.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1480 0.000512 512 330 920 33280 1.15824 0.833056 14.6077 26.3476 43.0452 43.1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 730 0.000256 4096 220 6440 47616 19.4807 13.9325 1079.24 418.633 1531.39 1531.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 0.000128 4096 370 3720 98816 38.8013 28.3211 1395.33 836.542 2299.1 2299.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.000256 2048 80 840 29696 14.5941 7.03389 52.0146 209.406 283.172 283.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1850 3.2e-05 2048 190 2520 593920 84.0886 56.2655 2990.62 1677.16 4808.27 4808.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000512 4096 220 640 33664 6.61133 66.4099 209.63 282.695 282.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.001024 4096 245 1000 14016 3.25018 47.2192 104.197 154.719 154.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000256 1024 430 520 53760 6.08464 3.36976 24.7509 103.379 137.713 137.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 6.4e-05 2048 90 1440 294144 35.3501 28.2967 638.158 836.695 1538.6 1538.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 0.000512 1024 170 320 36672 1.66518 7.45446 90.4053 99.5664 99.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1480 0.000512 512 330 920 32256 1.15421 0.82032 11.5699 26.0194 39.6618 39.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 730 0.000256 4096 220 6440 47616 19.4288 13.9121 882.458 417.148 1333.05 1333.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 0.000128 4096 370 3720 99072 38.8259 28.3344 1132.52 837.216 2037 2037.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 350 0.000256 2048 80 840 29184 14.4233 6.93453 43.8341 206.601 271.923 272.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1850 3.2e-05 2048 190 2520 592896 84.0634 55.9286 2437.93 1672.76 4250.82 4250.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000512 4096 220 640 33600 6.6103 53.9587 209.399 270.012 270.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.001024 4096 245 1000 14256 3.26374 83.3864 104.836 191.538 191.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000256 1024 430 520 54720 6.15562 3.41155 48.5095 104.5 162.704 162.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 6.4e-05 2048 90 1440 294624 35.4427 28.3696 1267.54 837.371 2168.83 2168.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.000512 1024 170 320 36864 1.66912 14.5609 91.0978 107.37 107.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1480 0.000512 512 330 920 33408 1.15814 0.831136 23.6501 26.2604 52.0015 52.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 730 0.000256 4096 220 6440 48096 19.5666 13.9815 1782.64 419.143 2235.44 2235.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 0.000128 4096 370 3720 99360 38.8821 28.3873 2273.22 837.584 3178.19 3178.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.000256 2048 80 840 29952 14.5805 7.02493 83.0427 208.845 313.628 313.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1850 3.2e-05 2048 190 2520 593280 84.3735 56.0938 4855.34 1674.44 6670.38 6670.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000512 4096 220 640 33696 6.60275 104.981 209.265 320.893 320.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.001024 4096 245 1000 14112 3.25798 62.2028 104.466 169.978 170.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000256 1024 430 520 54144 6.10835 3.39056 31.5579 103.844 145.025 145.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 6.4e-05 2048 90 1440 294336 35.3456 28.3414 822.99 837.728 1724.51 1724.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 0.000512 1024 170 320 36720 1.66678 9.30806 90.534 101.551 101.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1480 0.000512 512 330 920 32832 1.15379 0.823296 15.3421 26.1166 43.537 43.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 730 0.000256 4096 220 6440 47808 19.4558 13.941 1150.22 417.977 1601.69 1601.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 0.000128 4096 370 3720 99072 38.8629 28.3842 1472.53 838.123 2378.01 2378.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 0.000256 2048 80 840 28800 14.5083 6.9657 52.4537 207.535 281.587 281.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1850 3.2e-05 2048 190 2520 593280 84.1481 56.0538 3147.9 1674.94 4963.18 4963.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000512 4096 220 640 33552 6.59587 67.9467 208.918 283.504 283.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 0.001024 4096 245 1000 14040 3.25341 56.0596 104.453 163.821 163.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000256 1024 430 520 53568 6.22592 3.41635 27.8099 104.706 142.284 142.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 6.4e-05 2048 90 1440 293760 35.4673 28.3382 723.215 837.131 1624.26 1624.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 0.000512 1024 170 320 36720 1.66867 8.22182 90.5482 100.483 100.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1480 0.000512 512 330 920 31968 1.15146 0.811008 13.1156 25.7755 40.9528 41.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 730 0.000256 4096 220 6440 47520 19.5769 13.9583 1011.25 418.304 1463.19 1463.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 0.000128 4096 370 3720 98496 38.9345 28.3834 1294.77 835.28 2197.48 2197.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 0.000256 2048 80 840 29376 14.6718 7.03898 46.8937 209.996 278.73 278.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1850 3.2e-05 2048 190 2520 592704 84.4004 56.1279 2778.95 1673.3 4592.92 4593.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000512 4096 220 640 33480 6.59456 60.6463 208.886 276.169 276.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.001024 4096 245 1000 13824 3.23462 48.4716 103.769 155.531 155.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000256 1024 430 520 52992 6.03693 3.33981 24.9691 102.568 137.042 137.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 6.4e-05 2048 90 1440 293760 35.3185 28.2973 642.188 838.712 1544.62 1544.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 0.000512 1024 170 320 36576 1.66477 7.33914 90.5769 99.6299 99.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1480 0.000512 512 330 920 32256 1.14787 0.815136 12.0653 25.8477 39.9764 40.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 730 0.000256 4096 220 6440 47232 19.3687 13.8434 896.96 415.963 1346.24 1346.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 0.000128 4096 370 3720 97920 38.773 28.3204 1144.76 836.41 2048.38 2048.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 350 0.000256 2048 80 840 27648 14.3744 6.93606 42.0777 204.981 268.5 268.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1850 3.2e-05 2048 190 2520 592128 84.1859 56.0804 2481.27 1676.53 4298.2 4298.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000512 4096 220 640 33408 6.59853 54.4248 209.068 270.137 270.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.001024 4096 245 1000 14240 3.26246 81.5907 104.911 189.817 189.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000256 1024 430 520 54400 6.12352 3.38944 45.2804 104.203 159.125 159.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 6.4e-05 2048 90 1440 294720 35.3713 28.3985 1188.49 838.671 2091.03 2091.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.000512 1024 170 320 36880 1.67117 13.6479 91.3612 106.722 106.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1480 0.000512 512 330 920 33280 1.1521 0.825344 22.1844 26.1874 50.4477 50.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 730 0.000256 4096 220 6440 47680 19.4543 13.9183 1658.77 418.081 2110.32 2110.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 0.000128 4096 370 3720 99520 38.8198 28.3689 2140.04 838.904 3046.25 3046.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 0.000256 2048 80 840 30080 14.4548 6.97702 78.588 208.248 308.392 308.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1850 3.2e-05 2048 190 2520 593920 84.153 56.1992 4547.22 1677.16 6364.86 6364.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000512 4096 220 640 33680 6.60685 98.7248 209.461 314.836 314.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.001024 4096 245 1000 14080 3.25222 60.2658 104.485 168.055 168.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000256 1024 430 520 53760 6.08656 3.36934 30.4855 103.454 143.524 143.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 6.4e-05 2048 90 1440 294400 35.3158 28.3856 804.88 838.932 1707.62 1707.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.000512 1024 170 320 36800 1.67069 9.39213 90.723 101.829 101.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1480 0.000512 512 330 920 32640 1.14678 0.820256 15.0125 26.0252 43.1032 43.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 730 0.000256 4096 220 6440 47360 19.3844 13.8588 1125.67 416.76 1575.78 1575.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 0.000128 4096 370 3720 98560 38.7211 28.3037 1451.73 836.043 2354.9 2355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 0.000256 2048 80 840 29440 14.3596 6.93955 52.4946 206.742 280.665 280.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1850 3.2e-05 2048 190 2520 593920 83.9751 56.0113 3106.24 1677.3 4923.66 4923.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000512 4096 220 640 33600 6.60707 67.2235 209.459 283.335 283.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.001024 4096 245 1000 13920 3.24352 54.2219 103.965 161.483 161.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000256 1024 430 520 53760 6.09968 3.3761 25.7608 103.473 138.84 138.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 6.4e-05 2048 90 1440 293760 35.3884 28.4099 674.884 837.546 1576.33 1576.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.000512 1024 170 320 36720 1.66963 7.77421 90.5963 100.084 100.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1480 0.000512 512 330 920 32640 1.15114 0.81984 12.6236 26.0558 40.7514 40.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 730 0.000256 4096 220 6440 47040 19.5333 13.9494 935.304 418.547 1387.44 1387.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 0.000128 4096 370 3720 98880 38.8339 28.3582 1214.67 835.637 2117.6 2117.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 0.000256 2048 80 840 28800 14.4581 6.94435 44.6124 206.781 272.924 273.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1850 3.2e-05 2048 190 2520 593280 84.1302 56.0087 2603.2 1674.34 4417.81 4417.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000512 4096 220 640 33360 6.55565 55.9349 208.426 270.958 271.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.001024 4096 245 1000 13760 3.2304 47.8345 103.536 154.653 154.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000256 1024 430 520 53760 6.1039 3.3752 25.1004 103.58 138.292 138.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 6.4e-05 2048 90 1440 293120 35.2862 28.2852 664.294 835.218 1563.19 1563.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 0.000512 1024 170 320 36480 1.65888 7.68678 90.2269 99.6169 99.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1480 0.000512 512 330 920 32000 1.15856 0.82688 11.9911 26.1098 40.1817 40.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 730 0.000256 4096 220 6440 46080 19.3747 13.8097 927.078 413.998 1374.36 1374.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 970 0.000128 4096 370 3720 97280 38.7894 28.2896 1202.45 833.265 2102.9 2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 0.000256 2048 80 840 28160 14.5211 6.9576 41.7417 207.002 270.35 270.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1850 3.2e-05 2048 190 2520 593920 84.0889 56.1095 2569.48 1676.43 4386.25 4386.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000512 4096 220 640 33280 6.56147 57.1362 208.43 272.17 272.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.001024 4096 245 1000 14208 3.26118 77.6582 104.813 185.783 185.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000256 1024 430 520 54528 6.12547 3.40582 42.8497 104.378 156.885 156.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 6.4e-05 2048 90 1440 294528 35.3008 28.4754 1121.02 838.276 2023.18 2023.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.000512 1024 170 320 36864 1.67098 12.8984 91.1749 105.787 105.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1480 0.000512 512 330 920 33024 1.15504 0.82944 20.7877 26.2402 49.1104 49.2012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 730 0.000256 4096 220 6440 48000 19.4494 13.9448 1595.45 419.161 2048.1 2048.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 0.000128 4096 370 3720 99072 38.79 28.3259 2031.01 837.595 2935.82 2935.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 0.000256 2048 80 840 29952 14.4904 7.0041 73.56 208.606 303.791 303.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1850 3.2e-05 2048 190 2520 593664 84.0302 55.9407 4292.96 1676.2 6109.26 6109.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000512 4096 220 640 33696 6.60854 92.7216 209.602 308.976 309.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.001024 4096 245 1000 14016 3.25066 59.2671 104.18 166.754 166.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000256 1024 430 520 53760 6.09069 3.36931 30.6782 103.364 143.626 143.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 6.4e-05 2048 90 1440 294144 35.325 28.3075 795.615 836.58 1695.93 1696.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 0.000512 1024 170 320 36672 1.6616 9.18915 90.4071 101.3 101.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1480 0.000512 512 330 920 32256 1.15302 0.81808 14.552 26.0121 42.6357 42.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 730 0.000256 4096 220 6440 47616 19.4389 13.9066 1112.01 417.088 1562.54 1562.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 0.000128 4096 370 3720 99072 38.8216 28.3244 1434.18 837.207 2338.64 2338.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 0.000256 2048 80 840 29184 14.4257 6.97197 51.3566 206.568 279.448 279.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1850 3.2e-05 2048 190 2520 592896 84.0801 55.936 3058.62 1672.63 4871.4 4871.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000512 4096 220 640 33600 6.61078 66.8638 209.369 282.888 282.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.001024 4096 245 1000 13824 3.23894 49.9814 103.78 157.053 157.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000256 1024 430 520 52992 6.03981 3.34029 25.4543 102.584 137.545 137.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 6.4e-05 2048 90 1440 293760 35.3331 28.3238 654.819 838.808 1557.39 1557.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 0.000512 1024 170 320 36576 1.66256 7.42422 90.5764 99.7083 99.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1480 0.000512 512 330 920 32256 1.14906 0.814944 12.2055 25.8522 40.1261 40.2219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 730 0.000256 4096 220 6440 47232 19.349 13.8473 912.738 416.017 1362.06 1362.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 0.000128 4096 370 3720 97920 38.8075 28.3252 1165.33 836.5 2069.07 2069.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 0.000256 2048 80 840 27648 14.3814 6.89459 41.4543 205.002 267.858 267.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1850 3.2e-05 2048 190 2520 592128 84.2054 55.9992 2517.94 1676.7 4334.98 4335.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000512 4096 220 640 33408 6.6001 55.2029 209.092 270.939 270.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.001024 4096 245 1000 13824 3.25222 47.3659 104.288 154.957 155.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000256 1024 430 520 52224 6.17498 3.37306 23.1057 103.724 136.506 136.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 6.4e-05 2048 90 1440 293376 35.3585 28.2932 615.984 837.927 1517.67 1517.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 0.000512 1024 170 320 36480 1.66093 7.30102 90.4982 99.5025 99.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1480 0.000512 512 330 920 32256 1.16227 0.828224 11.5139 26.1691 39.7731 39.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 730 0.000256 4096 220 6440 46080 19.3803 13.8174 834.506 414.414 1282.23 1282.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 0.000128 4096 370 3720 98304 38.7972 28.3196 1100.52 834.845 2002.58 2002.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 0.000256 2048 80 840 27648 14.5721 6.94342 39.6691 207.296 268.613 268.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1850 3.2e-05 2048 190 2520 592896 84.1215 55.9638 2360.81 1674.7 4175.73 4175.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000512 4096 220 640 33408 6.616 51.9025 209.579 268.143 268.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.001024 4096 245 1000 14200 3.26451 79.455 104.706 187.478 187.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000256 1024 430 520 54400 6.16586 3.41402 43.8217 104.344 157.873 157.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 6.4e-05 2048 90 1440 294800 35.5643 28.576 1166.35 838.155 2068.75 2068.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.000512 1024 170 320 36800 1.66493 13.3746 91.254 106.336 106.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1480 0.000512 512 330 920 33200 1.16141 0.829216 21.7655 26.2331 50.09 50.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 730 0.000256 4096 220 6440 48000 19.6051 13.977 1637.55 419.116 2090.36 2090.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 0.000128 4096 370 3720 99200 39.0549 28.4193 2090.54 837.363 2995.48 2995.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.000256 2048 80 840 29600 14.6096 7.07808 75.673 208.531 306.023 306.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1850 3.2e-05 2048 190 2520 593600 84.5011 56.1483 4462.99 1676.06 6279.83 6279.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000512 4096 220 640 33700 6.6095 96.8724 209.473 312.999 313.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.001024 4096 245 1000 14000 3.24208 62.2858 104.268 169.849 169.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000256 1024 430 520 52800 6.14269 3.3792 29.753 103.503 142.905 143.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 6.4e-05 2048 90 1440 294400 35.4527 28.3955 790.77 838.158 1692.88 1692.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.000512 1024 170 320 36600 1.664 9.09798 90.4137 101.217 101.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1480 0.000512 512 330 920 32800 1.15206 0.821248 14.6799 26.0499 42.8042 42.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 730 0.000256 4096 220 6440 47200 19.5585 13.9366 1089.79 417.825 1541.22 1541.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 0.000128 4096 370 3720 99200 38.9361 28.4136 1420.08 838.793 2326.33 2326.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 0.000256 2048 80 840 28800 14.5 6.9449 51.1948 206.849 279.614 279.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1850 3.2e-05 2048 190 2520 592000 84.3897 56.0763 3023.57 1675.64 4839.81 4839.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000512 4096 220 640 33600 6.60883 65.9016 209.671 282.225 282.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.001024 4096 245 1000 13800 3.22813 52.1871 103.608 159.078 159.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000256 1024 430 520 52800 6.16909 3.38125 25.5733 103.514 138.769 138.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 6.4e-05 2048 90 1440 294000 35.5445 28.3587 685.323 837.431 1586.76 1586.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.000512 1024 170 320 36600 1.66502 8.02304 90.493 100.222 100.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1480 0.000512 512 330 920 32400 1.15795 0.825344 12.6361 26.0889 40.8085 40.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 730 0.000256 4096 220 6440 46800 19.4318 13.8404 963.672 413.569 1410.62 1410.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 0.000128 4096 370 3720 97200 38.955 28.3519 1236.11 831.819 2135.35 2135.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 0.000256 2048 80 840 28800 14.5436 6.96106 45.038 206.878 273.546 273.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1850 3.2e-05 2048 190 2520 592800 84.4741 56.1846 2643.84 1674.87 4459.51 4459.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000512 4096 220 640 33300 6.55974 57.9161 208.361 272.882 272.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.001024 4096 245 1000 13600 3.2105 48.7196 103.178 155.161 155.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000256 1024 430 520 51200 6.21667 3.38003 23.5773 103.762 137.064 137.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 6.4e-05 2048 90 1440 294400 35.3789 28.6267 629.18 838.587 1531.88 1531.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.000512 1024 170 320 36400 1.66298 7.26784 90.4848 99.4556 99.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1480 0.000512 512 330 920 32000 1.16374 0.827392 11.9115 26.1818 40.182 40.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 730 0.000256 4096 220 6440 46400 19.3618 13.8284 855.354 414.542 1303.19 1303.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 0.000128 4096 370 3720 97600 38.8424 28.3393 1110.94 835.361 2013.6 2013.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 0.000256 2048 80 840 28800 14.4773 6.96109 42.0756 207.532 271.177 271.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1850 3.2e-05 2048 190 2520 592000 84.2589 56.177 2411.01 1675.95 4227.53 4227.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000512 4096 220 640 33200 6.5577 52.8159 208.572 267.986 268.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.001024 4096 245 1008 14240 3.25011 70.7151 104.777 178.792 178.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1230 0.000256 1024 430 528 53760 6.21114 3.4199 56.3147 104.902 170.975 171.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 6.4e-05 2048 90 1440 295040 35.3078 28.3853 961.259 838.21 1863.27 1863.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1670 0.000512 1024 170 336 36832 1.67117 11.4668 91.3673 104.548 104.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1480 0.000512 512 330 960 33408 1.15226 0.82944 18.4394 26.2592 46.7784 46.8705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 730 0.000256 4096 220 6480 48128 19.4619 13.951 1356.82 419.23 1809.56 1809.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 970 0.000128 4096 370 3744 98688 38.8454 28.3341 1729.43 838.012 2634.72 2634.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 350 0.000256 2048 80 864 30720 14.5761 7.04861 118.91 209.641 350.307 350.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1850 3.2e-05 2048 190 2544 593408 84.145 56.2186 3714.15 1676.14 5530.79 5530.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1230 0.000512 4096 220 672 33536 6.62528 167.707 209.637 384.014 384.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 0.001024 4096 245 1008 14208 3.25325 46.3954 104.869 154.571 154.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000256 1024 430 528 53248 6.22563 3.40582 64.0255 104.693 178.478 178.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 6.4e-05 2048 90 1440 294912 35.3245 28.2849 615.871 838.628 1518.21 1518.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1670 0.000512 1024 170 336 36800 1.66982 7.53555 90.7183 99.9676 100.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1480 0.000512 512 330 960 33280 1.1553 0.829312 11.9073 26.3046 40.2976 40.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 730 0.000256 4096 220 6480 47872 19.423 13.9224 864.353 418.277 1316.09 1316.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 970 0.000128 4096 370 3744 98560 38.889 28.3474 1103.71 838.92 2009.96 2010.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 350 0.000256 2048 80 864 30208 14.5596 7.02166 116.234 209.226 347.185 347.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1850 3.2e-05 2048 190 2544 592896 84.1953 55.9633 2378.66 1676.93 4195.89 4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000512 4096 220 672 33472 6.61107 167.403 209.656 383.714 383.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 0.001024 4096 245 1008 14112 3.24784 38.4739 104.529 146.304 146.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000256 1024 430 528 52992 6.20387 3.39955 63.7702 104.395 177.9 178.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 6.4e-05 2048 90 1440 294528 35.2807 28.4611 509.658 838.379 1411.88 1411.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1670 0.000512 1024 170 336 36768 1.66877 20.7975 90.6428 113.152 113.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1480 0.000512 512 330 960 33024 1.1513 0.828064 9.94714 26.2429 38.2706 38.3637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 730 0.000256 4096 220 6480 48000 19.4482 13.9431 716.582 419.148 1169.23 1169.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 970 0.000128 4096 370 3744 98304 38.8338 28.3302 911.632 837.709 1816.62 1816.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 350 0.000256 2048 80 864 29952 14.5359 7.00842 115.717 208.632 346.028 346.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1850 3.2e-05 2048 190 2544 592896 84.0998 56.0046 1966.86 1676.37 3783.47 3783.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000512 4096 220 672 33408 6.61062 166.302 209.483 382.441 382.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.001024 4096 245 1008 14240 3.25427 67.4793 104.895 175.681 175.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000256 1024 430 528 53760 6.23427 3.42637 35.0057 104.982 149.773 149.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 6.4e-05 2048 90 1440 294880 35.4581 28.3956 926.427 838.469 1828.86 1828.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 0.000512 1024 170 336 36800 1.66858 10.89 91.0888 103.69 103.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1480 0.000512 512 330 960 33280 1.15453 0.82944 17.5944 26.2591 45.9358 46.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 730 0.000256 4096 220 6480 48000 19.5811 13.9786 1310.72 419.519 1763.9 1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 0.000128 4096 370 3744 98720 39.0101 28.389 1675.77 838.699 2581.98 2582.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 350 0.000256 2048 80 864 30720 14.6051 7.05168 65.1689 209.815 296.774 296.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1850 3.2e-05 2048 190 2544 593280 84.534 56.121 3600 1678.96 5419.75 5419.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000512 4096 220 672 33520 6.61914 80.562 214.384 301.608 301.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.001024 4096 245 1008 14160 3.24586 45.506 104.68 153.484 153.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000256 1024 430 528 53120 6.20122 3.39373 48.9403 104.175 162.844 162.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 6.4e-05 2048 90 1440 294720 35.3812 28.4017 607.547 838.48 1509.92 1510.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1670 0.000512 1024 170 336 36720 1.66698 7.28928 90.6255 99.6266 99.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1480 0.000512 512 330 960 32960 1.15715 0.82496 11.7038 26.1774 39.9636 40.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 730 0.000256 4096 220 6480 47680 19.4389 13.9226 850.065 417.933 1301.47 1301.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 970 0.000128 4096 370 3744 98560 38.9334 28.3709 1090.86 838.819 1997.09 1997.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 350 0.000256 2048 80 864 30080 14.4997 7.0288 93.3585 208.19 323.213 323.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1850 3.2e-05 2048 190 2544 592640 84.2051 56.1705 2347.3 1676.59 4164.4 4164.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000512 4096 220 672 33440 6.62522 53.2115 209.523 269.402 269.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.001024 4096 245 1008 14160 3.25549 38.0312 104.806 146.145 146.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000256 1024 430 528 52800 6.27258 3.41334 47.611 104.578 162.004 162.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 6.4e-05 2048 90 1440 294240 35.4379 28.3443 494.389 837.041 1395.31 1395.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1670 0.000512 1024 170 336 36720 1.6673 5.99283 90.563 98.2656 98.3317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1480 0.000512 512 330 960 33120 1.15738 0.82976 9.84643 26.2918 38.2244 38.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 730 0.000256 4096 220 6480 47520 19.5442 13.948 688.761 417.886 1140.24 1140.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 970 0.000128 4096 370 3744 98400 39.018 28.3794 888.623 837.437 1793.57 1793.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 350 0.000256 2048 80 864 29760 14.6621 7.0441 101.762 208.989 332.588 332.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1850 3.2e-05 2048 190 2544 592320 84.3896 56.0482 1919.32 1673.61 3733.51 3733.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1230 0.000512 4096 220 672 33360 6.6129 142.541 209.139 358.338 358.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.001024 4096 245 1008 14208 3.24621 83.4405 104.779 191.518 191.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000256 1024 430 528 53376 6.2136 3.41197 49.1143 104.89 163.758 163.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 6.4e-05 2048 90 1440 294912 35.348 28.31 1297.19 838.666 2199.62 2199.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 0.000512 1024 170 336 36816 1.66912 15.4788 91.9153 109.108 109.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1480 0.000512 512 330 960 33408 1.15302 0.830304 24.6865 26.3318 53.103 53.1953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 730 0.000256 4096 220 6480 48000 19.4762 13.9572 1807.07 418.907 2259.52 2259.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 0.000128 4096 370 3744 98496 38.8966 28.3548 2306.91 838.29 3212.56 3212.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 350 0.000256 2048 80 864 30336 14.5446 7.05402 89.8876 209.504 321.115 321.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1850 3.2e-05 2048 190 2544 593280 84.1433 56.151 5008.21 1677.09 6825.73 6825.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000512 4096 220 672 33504 6.61805 110.847 209.726 327.234 327.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.001024 4096 245 1008 14112 3.24384 58.0731 104.517 165.888 165.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000256 1024 430 528 52992 6.18742 3.40435 31.15 104.383 145.253 145.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 6.4e-05 2048 90 1440 294528 35.2825 28.457 814.157 838.288 1716.29 1716.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 0.000512 1024 170 336 36768 1.67037 9.76941 90.6383 102.12 102.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1480 0.000512 512 330 960 33024 1.156 0.82944 15.9103 26.2364 44.2296 44.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 730 0.000256 4096 220 6480 48000 19.4287 13.9378 1140.2 419.103 1592.77 1592.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 0.000128 4096 370 3744 98304 38.8475 28.3297 1453.32 837.552 2358.16 2358.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 350 0.000256 2048 80 864 29952 14.495 7.00416 57.8284 208.608 288.065 288.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1850 3.2e-05 2048 190 2544 592896 84.0701 55.9926 3144.32 1677.79 4962.31 4962.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000512 4096 220 672 33408 6.61786 70.1504 209.471 286.284 286.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.001024 4096 245 1008 14112 3.24582 50.2981 104.776 158.374 158.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000256 1024 430 528 51840 6.20502 3.38675 24.5009 103.939 138.158 138.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 6.4e-05 2048 90 1440 294336 35.3584 28.3789 656.824 838.425 1559.1 1559.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 0.000512 1024 170 336 36720 1.67171 8.01702 90.7183 100.45 100.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1480 0.000512 512 330 960 32832 1.15296 0.82544 12.9402 26.1369 41.1572 41.2488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 730 0.000256 4096 220 6480 47808 19.4622 13.947 917.899 418.329 1369.74 1369.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 0.000128 4096 370 3744 98496 38.9081 28.3743 1173.15 838.821 2079.36 2079.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 350 0.000256 2048 80 864 28800 14.5106 6.96083 123.959 207.708 353.269 353.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1850 3.2e-05 2048 190 2544 592128 84.2883 56.0573 2544.22 1677.51 4362.22 4362.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000512 4096 220 672 33408 6.62528 56.6886 209.724 273.079 273.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.001024 4096 245 1008 14016 3.24198 41.8546 104.508 149.656 149.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000256 1024 430 528 52224 6.15622 3.37101 62.292 103.474 175.425 175.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 6.4e-05 2048 90 1440 294144 35.3124 28.29 554.828 837.435 1455.97 1456.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1670 0.000512 1024 170 336 36672 1.67117 6.68698 90.5975 98.9988 99.0677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1480 0.000512 512 330 960 32256 1.15024 0.819296 10.7092 26.0402 38.8165 38.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 730 0.000256 4096 220 6480 47616 19.4369 13.9114 772.915 417.518 1223.88 1223.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 970 0.000128 4096 370 3744 98304 38.8916 28.328 988.605 837.969 1893.9 1893.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 350 0.000256 2048 80 864 29184 14.409 6.94678 116.213 206.781 344.479 344.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1850 3.2e-05 2048 190 2544 591360 84.2004 55.9329 2145.32 1674.22 3959.81 3959.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1230 0.000512 4096 220 672 33216 6.59053 212.324 208.929 427.89 427.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.001024 4096 245 1008 14224 3.256 80.9196 104.819 189.047 189.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000256 1024 430 528 53312 6.23347 3.42016 45.5146 104.758 160.059 160.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 6.4e-05 2048 90 1440 294784 35.4382 28.3607 1200.49 837.687 2102.08 2102.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 0.000512 1024 170 336 36792 1.6631 14.4587 91.1241 107.29 107.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1480 0.000512 512 330 960 33376 1.15763 0.833344 23.0828 26.3189 51.4945 51.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 730 0.000256 4096 220 6480 47936 19.5361 13.9694 1670.19 418.549 2122.35 2122.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 0.000128 4096 370 3744 98560 38.9963 28.3837 2133.42 838.319 3039.23 3039.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.000256 2048 80 864 30464 14.594 7.04157 81.0237 209.355 312.143 312.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1850 3.2e-05 2048 190 2544 592704 84.4158 56.2958 4618.83 1676.99 6436.68 6436.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000512 4096 220 672 33488 6.6159 103.282 209.512 319.456 319.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.001024 4096 245 1008 14112 3.24403 0 104.608 107.866 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.001024 4096 245 1008 14112 3.25472 46.8053 104.795 154.907 154.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000256 1024 430 528 52416 6.29293 3.42938 23.5995 104.882 138.332 138.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 6.4e-05 2048 90 1440 294336 35.4645 28.4012 621.517 836.551 1522.04 1522.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 0.000512 1024 170 336 36624 1.66314 7.57782 90.4481 99.7332 99.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1480 0.000512 512 330 960 32256 1.15267 0.8192 11.9766 25.9361 39.9863 40.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 730 0.000256 4096 220 6480 47712 19.5891 13.9736 867.595 419.037 1320.3 1320.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 0.000128 4096 370 3744 98112 39.0144 28.3843 1105.83 837.017 2010.35 2010.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 350 0.000256 2048 80 864 29568 14.6754 7.05469 45.4596 209.606 276.923 277.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1850 3.2e-05 2048 190 2544 591360 84.427 56.1637 2399.35 1674.06 4214.13 4214.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000512 4096 220 672 33264 6.60058 53.9461 208.858 269.449 269.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.001024 4096 245 1008 13888 3.22864 41.6903 103.989 148.963 149.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000256 1024 430 528 51968 6.18675 3.3792 21.7658 103.851 135.308 135.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 6.4e-05 2048 90 1440 293888 35.315 28.3095 561.215 837.497 1462.44 1462.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 0.000512 1024 170 336 36512 1.66198 6.77363 90.4249 98.9024 98.9614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1480 0.000512 512 330 960 32256 1.15917 0.824288 10.9544 26.1489 39.1828 39.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 730 0.000256 4096 220 6480 46592 19.3471 13.8244 766.8 414.931 1215.01 1215.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 0.000128 4096 370 3744 97664 38.8291 28.3279 993.41 838.115 1898.79 1898.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 350 0.000256 2048 80 864 28672 14.4887 6.95501 39.3438 207.55 268.464 268.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1850 3.2e-05 2048 190 2544 591360 84.1211 56.0845 2164.28 1674.27 3978.89 3979.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000512 4096 220 672 33152 6.57866 49.2711 208.755 264.648 264.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.001024 4096 245 1008 14208 3.24864 79.211 104.757 187.271 187.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000256 1024 430 528 53248 6.20534 3.40874 44.1088 104.572 158.424 158.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 6.4e-05 2048 90 1440 294912 35.3136 28.4224 1161.88 837.632 2063.36 2063.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 0.000512 1024 170 336 36800 1.67146 13.9817 90.6588 106.356 106.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1480 0.000512 512 330 960 33280 1.15571 0.830976 22.2452 26.2737 50.6062 50.6969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 730 0.000256 4096 220 6480 47872 19.4185 13.9222 1602.3 417.857 2053.6 2053.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 0.000128 4096 370 3744 98560 38.8861 28.3467 2064.03 837.991 2969.36 2969.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 0.000256 2048 80 864 30208 14.513 7.01584 78.8982 208.983 309.539 309.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1850 3.2e-05 2048 190 2544 592896 84.1824 56.1608 4466.12 1674.96 6281.56 6281.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000512 4096 220 672 33472 6.60976 100.378 209.407 316.439 316.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.001024 4096 245 1008 14080 3.24416 56.5125 104.43 164.241 164.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000256 1024 430 528 53248 6.20822 3.4055 29.0897 104.682 143.515 143.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 6.4e-05 2048 90 1440 294912 35.3312 28.2957 756.516 838.012 1658.26 1658.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 0.000512 1024 170 336 36736 1.67264 9.0567 90.6998 101.472 101.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1480 0.000512 512 330 960 33280 1.15843 0.83072 14.5556 26.323 42.9648 43.0554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 730 0.000256 4096 220 6480 47616 19.4714 13.9243 1024.59 418.236 1476.32 1476.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 0.000128 4096 370 3744 97792 38.8531 28.3502 1323.27 835.622 2226.2 2226.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 0.000256 2048 80 864 29696 14.5808 7.07584 50.7342 209.205 281.723 281.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1850 3.2e-05 2048 190 2544 592896 84.1845 56.0866 2886.45 1675.55 4702.41 4702.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000512 4096 220 672 33408 6.61027 65.532 209.459 281.643 281.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.001024 4096 245 1008 14016 3.24198 47.4449 104.428 155.167 155.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000256 1024 430 528 52224 6.1559 3.37315 23.9615 103.393 137.013 137.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 6.4e-05 2048 90 1440 294144 35.3292 28.2829 631.311 836.804 1531.83 1531.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 0.000512 1024 170 336 36672 1.66838 7.69024 91.6101 101.01 101.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1480 0.000512 512 330 960 32256 1.14902 0.8192 11.6624 26.0233 39.752 39.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 730 0.000256 4096 220 6480 47616 19.4294 13.9119 857.745 417.2 1308.39 1308.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 0.000128 4096 370 3744 98304 38.862 28.3341 1108.61 837.326 2013.23 2013.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 0.000256 2048 80 864 29184 14.4074 6.9343 42.8067 206.627 270.898 271.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1850 3.2e-05 2048 190 2544 591360 84.2125 55.978 2395.03 1672.97 4208.33 4208.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000512 4096 220 672 33216 6.58842 54.9105 208.777 270.317 270.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.001024 4096 245 1008 13824 3.22637 41.9039 103.743 148.925 148.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000256 1024 430 528 53248 6.22448 3.41197 21.7812 104.853 136.399 136.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 6.4e-05 2048 90 1440 293888 35.2203 28.2591 554.77 835.601 1453.96 1454.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 0.000512 1024 170 336 36608 1.67053 6.7353 90.4439 98.8916 98.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1480 0.000512 512 330 960 31744 1.14483 0.80896 10.155 25.7234 37.9342 38.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 730 0.000256 4096 220 6480 47104 19.5386 13.9367 751.987 418.913 1204.48 1204.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 0.000128 4096 370 3744 97280 38.8759 28.3177 967.887 836.297 1871.48 1871.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 350 0.000256 2048 80 864 28672 14.697 7.0384 38.8505 209.544 270.257 270.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1850 3.2e-05 2048 190 2544 591872 84.3472 56.0397 2109.76 1675.95 3926.24 3926.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000512 4096 220 672 33280 6.61683 48.475 209.459 264.597 264.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.001024 4096 245 1008 14184 3.24557 79.1758 104.775 187.248 187.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000256 1024 430 528 52992 6.22976 3.4128 42.8818 104.609 157.258 157.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 6.4e-05 2048 90 1440 294624 35.4275 28.3464 1138.57 838.228 2040.68 2040.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 0.000512 1024 170 336 36792 1.66954 13.7175 91.1887 106.618 106.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1480 0.000512 512 330 960 33120 1.16035 0.831456 22.2281 26.29 50.6084 50.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 730 0.000256 4096 220 6480 48096 19.5583 13.9735 1624.94 419.575 2078.15 2078.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 0.000128 4096 370 3744 98496 38.9833 28.3899 2063.73 838.508 2969.71 2969.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 0.000256 2048 80 864 29952 14.5605 7.01738 76.559 210.737 309.005 309.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1850 3.2e-05 2048 190 2544 592704 84.4656 56.084 4401.2 1676.12 6218.01 6218.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000512 4096 220 672 33480 6.62323 98.6784 209.727 315.071 315.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.001024 4096 245 1008 14112 3.24426 60.629 104.684 168.61 168.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000256 1024 430 528 51840 6.20262 3.38666 29.3546 103.838 142.911 143.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 6.4e-05 2048 90 1440 294336 35.3367 28.3481 788.519 837.653 1689.96 1690.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 0.000512 1024 170 336 36720 1.67139 9.54778 90.6711 101.936 101.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1480 0.000512 512 330 960 32832 1.15549 0.823296 15.3328 26.1163 43.5321 43.6279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 730 0.000256 4096 220 6480 47808 19.4586 13.9397 1107.56 417.943 1559 1559.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 0.000128 4096 370 3744 98496 38.9084 28.3744 1422.67 838.217 2328.28 2328.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 0.000256 2048 80 864 28800 14.5184 7.01498 51.0877 207.512 280.262 280.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1850 3.2e-05 2048 190 2544 592128 84.2835 56.0427 3043 1674.8 4858.27 4858.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000512 4096 220 672 33408 6.62877 68.0779 209.536 284.286 284.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.001024 4096 245 1008 14040 3.24499 52.8892 104.701 160.886 160.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000256 1024 430 528 51840 6.29699 3.41962 25.2876 104.729 139.864 139.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 6.4e-05 2048 90 1440 293760 35.4713 28.3556 665.702 837.254 1566.89 1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 0.000512 1024 170 336 36504 1.66045 8.13677 90.4085 100.249 100.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1480 0.000512 512 330 960 31968 1.15091 0.811008 12.7211 25.7857 40.571 40.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 730 0.000256 4096 220 6480 47520 19.5798 13.9611 935.45 418.419 1387.51 1387.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 0.000128 4096 370 3744 97632 38.9948 28.3868 1188.34 835.517 2091.35 2091.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 0.000256 2048 80 864 29376 14.6725 7.03491 44.7781 209.296 275.912 276.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1850 3.2e-05 2048 190 2544 590976 84.5607 56.1623 2580.77 1673.77 4395.41 4395.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000512 4096 220 672 33264 6.62 57.8171 209.189 273.669 273.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.001024 4096 245 1008 13824 3.22688 48.4099 103.914 155.606 155.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000256 1024 430 528 50688 6.1464 3.33526 24.6192 102.492 136.72 136.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 6.4e-05 2048 90 1440 293760 35.3139 28.34 667.621 838.097 1569.48 1569.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 0.000512 1024 170 336 36576 1.67078 8.42758 90.6732 100.816 100.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1480 0.000512 512 330 960 32256 1.15075 0.813056 12.7796 25.8275 40.6696 40.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 730 0.000256 4096 220 6480 47232 19.3494 13.8552 934.907 415.658 1383.88 1383.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 0.000128 4096 370 3744 97920 38.7996 28.3183 1197.91 835.783 2100.91 2101.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 0.000256 2048 80 864 27648 14.3836 6.88742 42.1886 204.875 268.463 268.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1850 3.2e-05 2048 190 2544 592128 84.1715 55.9858 2595.6 1675.27 4411.17 4411.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000512 4096 220 672 33120 6.58842 58.434 208.77 273.836 273.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.001024 4096 245 1008 14160 3.24682 79.2886 104.69 187.281 187.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000256 1024 430 528 53120 6.16797 3.3913 42.4428 104.192 156.321 156.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 6.4e-05 2048 90 1440 294720 35.3745 28.6228 1125.11 838.598 2027.82 2027.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 0.000512 1024 170 336 36720 1.66461 13.5278 91.1766 106.413 106.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1480 0.000512 512 330 960 32960 1.15507 0.827392 21.8379 26.1842 50.1055 50.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 730 0.000256 4096 220 6480 47680 19.4417 13.9284 1594.89 418.105 2046.48 2046.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 0.000128 4096 370 3744 98560 38.9176 28.3772 2039.93 838.951 2946.29 2946.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.000256 2048 80 864 30080 14.4458 6.98368 76.1283 208.224 305.911 306.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1850 3.2e-05 2048 190 2544 592640 84.2265 56.1234 4336.4 1679.74 6156.64 6156.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000512 4096 220 672 33440 6.61734 97.1225 209.55 313.334 313.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.001024 4096 245 1008 14080 3.24813 60.7703 104.613 168.687 168.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000256 1024 430 528 52480 6.12326 3.37082 30.6244 103.364 143.61 143.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 6.4e-05 2048 90 1440 294400 35.3189 28.2972 804.503 838.22 1706.44 1706.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 0.000512 1024 170 336 36640 1.66502 9.67018 90.5924 101.969 102.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1480 0.000512 512 330 960 32640 1.14829 0.819584 15.2655 26.0002 43.3337 43.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 730 0.000256 4096 220 6480 47360 19.3877 13.8566 1119.41 416.39 1569.15 1569.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 0.000128 4096 370 3744 97920 38.7608 28.311 1441.26 835.31 2343.75 2343.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 0.000256 2048 80 864 29440 14.3509 6.95501 53.97 206.569 281.976 282.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1850 3.2e-05 2048 190 2544 592640 84.0601 56.1668 3111.46 1676.74 4928.56 4928.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000512 4096 220 672 33280 6.5968 69.3189 208.981 284.941 284.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.001024 4096 245 1008 13920 3.2321 51.4728 104.248 159.009 159.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000256 1024 430 528 51840 6.18243 3.3792 24.837 103.535 138.058 138.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 6.4e-05 2048 90 1440 293760 35.3763 28.3469 661.985 838.059 1563.87 1563.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 0.000512 1024 170 336 36480 1.66122 7.98509 90.4438 100.131 100.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1480 0.000512 512 330 960 32640 1.15878 0.819072 12.715 26.0716 40.8607 40.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 730 0.000256 4096 220 6480 47040 19.5233 13.9553 920.285 418.792 1372.66 1372.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 0.000128 4096 370 3744 97920 38.8333 28.3497 1183.72 836.139 2087.15 2087.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 0.000256 2048 80 864 28800 14.465 6.94272 44.5926 206.903 273.027 273.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1850 3.2e-05 2048 190 2544 591360 84.3287 56.0412 2562.18 1676.28 4378.96 4379.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000512 4096 220 672 33120 6.57216 57.6594 208.668 272.942 272.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.001024 4096 245 1008 13760 3.2215 48.171 103.841 155.289 155.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000256 1024 430 528 51200 6.20502 3.37715 22.9571 103.662 136.325 136.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 6.4e-05 2048 90 1440 293120 35.2662 28.2774 618.132 835.891 1517.68 1517.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 0.000512 1024 170 336 36480 1.66707 7.44221 90.4124 99.5638 99.6221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1480 0.000512 512 330 960 32000 1.15872 0.825344 11.841 26.1316 40.058 40.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 730 0.000256 4096 220 6480 46080 19.3807 13.8131 839.053 414.164 1286.51 1286.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 0.000128 4096 370 3744 97280 38.8099 28.2846 1097.22 833.328 1997.75 1997.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 0.000256 2048 80 864 28160 14.526 6.94067 40.9295 207.174 269.703 269.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1850 3.2e-05 2048 190 2544 591360 84.4894 56.0824 2383.55 1678.48 4202.74 4202.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000512 4096 220 672 32960 6.54614 54.3171 208.294 269.203 269.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.001024 4096 245 1000 14304 3.27008 69.4589 104.993 177.778 177.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 0.000256 1024 430 500 57344 6.03875 3.41574 57.2522 104.996 171.834 171.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 6.4e-05 2048 90 1450 295168 35.2742 28.3791 1006.94 838.892 1909.59 1909.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1670 0.000512 1024 170 350 36736 1.66922 12.4792 91.2589 105.452 105.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1480 0.000512 512 330 950 33408 1.15274 0.832096 18.91 26.2908 47.281 47.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 730 0.000256 4096 220 6450 48128 19.47 13.9444 1409.74 419.805 1863.07 1863.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 970 0.000128 4096 370 3750 98432 38.873 28.3362 1811.26 838.769 2717.35 2717.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 350 0.000256 2048 80 850 29184 14.6952 7.07037 114.315 209.829 346.045 346.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1850 3.2e-05 2048 190 2550 594176 84.1199 55.9862 3894.76 1677.67 5712.68 5712.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1230 0.000512 4096 220 650 33696 6.61843 161.402 209.727 377.791 377.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 0.001024 4096 245 1000 14272 3.26656 49.0905 104.997 157.406 157.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000256 1024 430 500 56832 6.06294 3.40582 65.2138 104.697 179.507 179.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 6.4e-05 2048 90 1450 294912 35.3137 28.2898 636.986 838.654 1539.35 1539.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1670 0.000512 1024 170 350 36672 1.66742 8.03213 90.6697 100.413 100.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1480 0.000512 512 330 950 33280 1.15507 0.829472 12.1412 26.3025 40.5298 40.6206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 730 0.000256 4096 220 6450 47872 19.4372 13.9288 891.732 418.292 1343.5 1343.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 970 0.000128 4096 370 3750 98304 38.8887 28.3644 1145.7 839.016 2052.08 2052.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 350 0.000256 2048 80 850 28672 14.7017 7.05136 111.344 209.232 342.479 342.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1850 3.2e-05 2048 190 2550 593920 84.1193 55.9759 2474.61 1677.03 4291.87 4291.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000512 4096 220 650 33664 6.62323 161.839 209.728 378.236 378.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 0.001024 4096 245 1000 14208 3.2617 40.4409 104.826 148.58 148.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000256 1024 430 500 56832 6.00947 3.40685 65.4257 104.394 179.365 179.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 6.4e-05 2048 90 1450 294912 35.2505 28.4341 522.882 838.379 1425.05 1425.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1670 0.000512 1024 170 350 36672 1.67117 20.7606 90.6381 113.112 113.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1480 0.000512 512 330 950 33024 1.15683 0.829088 10.1151 26.2477 38.4515 38.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 730 0.000256 4096 220 6450 48000 19.4436 13.9384 732.638 419.14 1185.27 1185.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 970 0.000128 4096 370 3750 97920 38.8633 28.331 935.16 837.71 1840.17 1840.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 350 0.000256 2048 80 850 28416 14.6468 7.0144 111.079 208.632 341.502 341.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1850 3.2e-05 2048 190 2550 593664 84.0152 55.9616 2025.33 1676.36 3841.81 3841.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000512 4096 220 650 33600 6.61366 160.932 209.552 377.145 377.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.001024 4096 245 1000 14280 3.26861 67.3073 104.824 175.455 175.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000256 1024 430 500 57280 6.07594 3.4223 35.7652 104.918 150.31 150.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 6.4e-05 2048 90 1450 295040 35.4569 28.3674 932.589 837.876 1834.4 1834.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 0.000512 1024 170 350 36720 1.66768 11.4354 90.9931 104.141 104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1480 0.000512 512 330 950 33440 1.15718 0.831392 17.5212 26.2464 45.8583 45.9508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 730 0.000256 4096 220 6450 48000 19.5918 13.9674 1311.75 419.267 1764.68 1764.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 0.000128 4096 370 3750 98400 39.0889 28.4144 1680.69 838.253 2586.57 2586.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 350 0.000256 2048 80 850 29120 14.7254 7.05126 62.2056 209.69 293.808 293.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1850 3.2e-05 2048 190 2550 594240 84.5436 56.236 3622.7 1679.23 5442.85 5442.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000512 4096 220 650 33680 6.62371 78.5105 210.624 295.803 295.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.001024 4096 245 1000 14240 3.26352 45.4976 104.899 153.714 153.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000256 1024 430 500 56320 6.05114 3.38739 48.7582 104.191 162.518 162.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 6.4e-05 2048 90 1450 295040 35.3341 28.327 600.003 838.588 1502.36 1502.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1670 0.000512 1024 170 350 36640 1.66502 7.49798 90.6462 99.8523 99.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1480 0.000512 512 330 950 33280 1.1552 0.823168 11.4707 26.1821 39.733 39.8252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 730 0.000256 4096 220 6450 47680 19.4387 13.9233 836.391 417.986 1287.85 1287.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 970 0.000128 4096 370 3750 98240 38.8943 28.3784 1075.8 838.978 1982.16 1982.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 350 0.000256 2048 80 850 28160 14.6813 6.97344 86.0599 208.212 316.062 316.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1850 3.2e-05 2048 190 2550 593920 84.1472 56.0886 2322.69 1677.45 4140.52 4140.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000512 4096 220 650 33600 6.60691 50.9581 209.443 267.052 267.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.001024 4096 245 1000 14160 3.25427 38.0654 104.602 145.976 146.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000256 1024 430 500 56640 6.08893 3.41402 47.9648 104.586 162.183 162.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 6.4e-05 2048 90 1450 294720 35.3995 28.3799 499.422 837.12 1400.43 1400.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1670 0.000512 1024 170 350 36600 1.66912 6.2865 90.5228 98.5202 98.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1480 0.000512 512 330 950 33120 1.16032 0.832864 9.69971 26.2937 38.0871 38.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 730 0.000256 4096 220 6450 47520 19.527 13.9547 693.113 417.846 1144.54 1144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 970 0.000128 4096 370 3750 97920 39.0043 28.3873 892.465 837.546 1797.51 1797.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 350 0.000256 2048 80 850 28800 14.7631 7.02669 97.1309 209.009 328.059 328.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1850 3.2e-05 2048 190 2550 593280 84.3613 56.2099 1936.82 1673.86 3751.39 3751.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1230 0.000512 4096 220 650 33600 6.61398 139.149 209.48 355.287 355.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 0.001024 4096 245 1000 14080 3.25414 33.2956 104.452 141.055 141.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000256 1024 430 500 55040 6.02368 3.37046 56.869 103.426 169.82 169.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 6.4e-05 2048 90 1450 295040 35.2604 28.3724 430.024 838.842 1332.6 1332.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1670 0.000512 1024 170 350 36480 1.66195 5.45206 91.5864 98.7444 98.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1480 0.000512 512 330 950 32640 1.15402 0.819456 8.14202 26.0184 36.23 36.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 730 0.000256 4096 220 6450 47360 19.3779 13.8609 594.878 416.624 1044.85 1044.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 970 0.000128 4096 370 3750 97280 38.7994 28.3136 763.257 835.759 1666.23 1666.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 350 0.000256 2048 80 850 26880 14.6307 6.93248 90.0273 206.682 318.422 318.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1850 3.2e-05 2048 190 2550 593920 83.9775 55.9819 1667.21 1676.87 3484.18 3484.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000512 4096 220 650 33440 6.59194 137.386 208.987 353.009 353.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.001024 4096 245 1000 14256 3.26182 82.6943 104.819 190.827 190.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000256 1024 430 500 57216 6.02912 3.41197 49.0853 104.76 163.411 163.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 6.4e-05 2048 90 1450 295104 35.3203 28.3218 1277.01 838.078 2178.83 2178.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 0.000512 1024 170 350 36720 1.66883 15.8709 90.8246 108.407 108.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1480 0.000512 512 330 950 33408 1.15386 0.831616 23.7794 26.3171 52.1833 52.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 730 0.000256 4096 220 6450 48000 19.4733 13.9531 1774.61 418.611 2226.75 2226.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 0.000128 4096 370 3750 98304 38.9146 28.3602 2274.31 837.711 3179.39 3179.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 350 0.000256 2048 80 850 28800 14.6743 7.08029 83.4025 209.364 314.649 314.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1850 3.2e-05 2048 190 2550 594048 84.1127 56.1439 4933.14 1675.92 6749.45 6749.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000512 4096 220 650 33696 6.62122 106.922 209.652 323.241 323.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.001024 4096 245 1000 14208 3.26387 56.8586 104.81 164.983 165.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000256 1024 430 500 56832 5.99875 3.39968 30.7272 104.377 144.631 144.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 6.4e-05 2048 90 1450 294912 35.2429 28.329 793.817 838.262 1695.76 1695.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 0.000512 1024 170 350 36672 1.67014 9.91027 91.6871 103.311 103.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1480 0.000512 512 330 950 33024 1.15642 0.829632 15.1594 26.2367 43.4818 43.5718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 730 0.000256 4096 220 6450 48000 19.4322 13.9388 1108.89 419.093 1561.45 1561.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 0.000128 4096 370 3750 97920 38.8534 28.3279 1411.5 837.49 2316.27 2316.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 350 0.000256 2048 80 850 28416 14.6173 7.00208 53.0284 208.6 283.376 283.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1850 3.2e-05 2048 190 2550 593664 83.9851 55.9859 3057.33 1677.53 4874.96 4875.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000512 4096 220 650 33600 6.62032 66.1883 209.525 282.374 282.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.001024 4096 245 1000 14112 3.25427 47.6303 104.541 155.476 155.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000256 1024 430 500 56448 5.98371 3.38739 25.1116 103.917 138.531 138.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 6.4e-05 2048 90 1450 294912 35.2891 28.4245 647.345 838.305 1549.47 1549.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 0.000512 1024 170 350 36576 1.66787 8.18381 90.6446 100.546 100.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1480 0.000512 512 330 950 32832 1.152 0.825152 12.2704 26.1422 40.4887 40.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 730 0.000256 4096 220 6450 47808 19.4556 13.9384 899.539 418.268 1351.31 1351.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 0.000128 4096 370 3750 97920 38.8917 28.382 1150.38 838.706 2056.47 2056.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 350 0.000256 2048 80 850 27648 14.6313 6.95853 113.708 207.678 343.101 343.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1850 3.2e-05 2048 190 2550 593280 84.1546 56.0998 2499.48 1677.11 4316.98 4317.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000512 4096 220 650 33552 6.6193 54.4049 209.502 270.569 270.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.001024 4096 245 1000 14016 3.25632 41.1364 104.229 148.674 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000256 1024 430 500 55296 6.00547 3.3672 60.6914 103.412 173.611 173.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 6.4e-05 2048 90 1450 294144 35.3024 28.2706 549.465 836.944 1450.08 1450.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1670 0.000512 1024 170 350 36480 1.66358 6.8719 90.4297 99.0089 99.0745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1480 0.000512 512 330 950 32256 1.15254 0.82064 10.34 26.028 38.4395 38.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 730 0.000256 4096 220 6450 47616 19.4219 13.9154 762.646 417.27 1213.35 1213.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 970 0.000128 4096 370 3750 97536 38.865 28.3203 976.6 837.47 1881.36 1881.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 350 0.000256 2048 80 850 27648 14.5548 6.92931 108.416 206.66 336.692 336.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1850 3.2e-05 2048 190 2550 592896 84.0986 55.9607 2130.41 1674.22 3944.83 3944.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000512 4096 220 650 33408 6.59178 46.5618 208.876 262.072 262.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.001024 4096 245 1000 14280 3.26582 79.8105 105.921 189.051 189.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000256 1024 430 500 57344 6.05046 3.42016 45.4716 105.779 160.847 160.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 6.4e-05 2048 90 1450 295008 35.4435 28.3247 1177.45 845.853 2087.18 2087.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 0.000512 1024 170 350 36680 1.66803 14.7611 91.5933 108.066 108.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1480 0.000512 512 330 950 33376 1.16122 0.83376 21.9947 26.5731 50.6622 50.7556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 730 0.000256 4096 220 6450 47936 19.5246 13.9599 1628.29 422.658 2084.54 2084.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 0.000128 4096 370 3750 98336 39.0017 28.3803 2088.59 846.024 3002.1 3002.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 0.000256 2048 80 850 29120 14.6999 7.08813 76.2794 211.406 309.603 309.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1850 3.2e-05 2048 190 2550 593600 84.398 56.0906 4533.53 1691.49 6365.65 6365.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000512 4096 220 650 33656 6.61283 97.6384 211.488 315.781 315.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.001024 4096 245 1000 14224 3.26509 55.8323 104.898 164.047 164.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000256 1024 430 500 57344 6.03917 3.41421 29.1825 104.831 143.595 143.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 6.4e-05 2048 90 1450 294784 35.3347 28.4302 743.402 837.802 1645.08 1645.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 0.000512 1024 170 350 36624 1.66733 9.29904 90.6391 101.651 101.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1480 0.000512 512 330 950 32704 1.1529 0.822528 14.3233 26.0556 42.4536 42.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 730 0.000256 4096 220 6450 47936 19.4916 13.9546 1034.43 418.84 1486.83 1486.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 0.000128 4096 370 3750 98112 38.9403 28.3664 1327.27 836.969 2231.65 2231.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 0.000256 2048 80 850 28672 14.7109 7.03885 48.728 209.51 280.119 280.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1850 3.2e-05 2048 190 2550 593152 84.1734 56.0339 2871.38 1675.17 4686.9 4687.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000512 4096 220 650 33600 6.61709 62.9023 209.436 278.998 279.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.001024 4096 245 1000 14112 3.25824 45.5596 104.599 153.469 153.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000256 1024 430 500 56448 6.10717 3.42688 24.1516 104.905 138.717 138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 6.4e-05 2048 90 1450 294336 35.4654 28.4925 608.6 836.749 1509.41 1509.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 0.000512 1024 170 350 36456 1.6583 7.71482 90.3571 99.7737 99.8318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1480 0.000512 512 330 950 32256 1.1567 0.817152 11.3629 25.9442 39.3843 39.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 730 0.000256 4096 220 6450 47712 19.6126 13.9694 845.886 419.146 1298.72 1298.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 0.000128 4096 370 3750 98112 39.0163 28.3771 1083.34 837.208 1988.04 1988.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 350 0.000256 2048 80 850 28224 14.7949 7.05402 41.7075 209.656 273.345 273.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1850 3.2e-05 2048 190 2550 592704 84.3339 56.0287 2354.36 1672.91 4167.77 4167.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000512 4096 220 650 33432 6.59098 52.1981 208.84 267.674 267.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.001024 4096 245 1000 14112 3.2647 40.2657 104.896 148.479 148.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000256 1024 430 500 55552 6.0161 3.3808 21.3281 103.778 134.631 134.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 6.4e-05 2048 90 1450 293888 35.3265 28.2851 549.263 836.867 1449.85 1449.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 0.000512 1024 170 350 36512 1.67363 6.87514 90.5073 99.0999 99.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1480 0.000512 512 330 950 32256 1.15898 0.827168 10.5138 26.1265 38.7273 38.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 730 0.000256 4096 220 6450 46592 19.3372 13.8276 746.747 414.617 1194.63 1194.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 0.000128 4096 370 3750 97664 38.8298 28.3363 974.807 837.478 1879.57 1879.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 350 0.000256 2048 80 850 26880 14.6624 7.04227 36.4609 207.394 265.686 265.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1850 3.2e-05 2048 190 2550 591360 84.1076 56.0129 2114.13 1673.01 3927.39 3927.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000512 4096 220 650 33376 6.59552 46.7599 208.838 262.237 262.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.001024 4096 245 1000 14272 3.26861 76.8821 104.899 185.1 185.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000256 1024 430 500 56832 6.04512 3.40653 44.3995 104.602 158.583 158.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 6.4e-05 2048 90 1450 294912 35.3116 28.3119 1163.2 837.846 2064.78 2064.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 0.000512 1024 170 350 36672 1.6689 14.336 91.1722 107.221 107.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1480 0.000512 512 330 950 33280 1.1561 0.82976 21.9363 26.2855 50.3072 50.4033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 730 0.000256 4096 220 6450 47872 19.4375 13.9325 1599.56 417.886 2050.92 2051.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 0.000128 4096 370 3750 98304 38.8915 28.3466 2063.24 838.014 2968.6 2968.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 0.000256 2048 80 850 28672 14.6392 7.01075 75.2107 209.035 306.029 306.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1850 3.2e-05 2048 190 2550 593920 84.1254 55.9542 4466.91 1675.37 6282.49 6282.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000512 4096 220 650 33664 6.62083 97.8145 209.525 314.004 314.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.001024 4096 245 1000 14208 3.26864 56.66 104.987 164.968 165.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000256 1024 430 500 56320 6.07226 3.40896 29.1241 104.768 143.501 143.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 6.4e-05 2048 90 1450 294912 35.3168 28.2855 750.468 838.725 1652.9 1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 0.000512 1024 170 350 36608 1.67107 9.45923 90.6708 101.844 101.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1480 0.000512 512 330 950 33280 1.15334 0.833536 14.1791 26.3497 42.6145 42.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 730 0.000256 4096 220 6450 47616 19.482 13.9289 1035.35 418.583 1487.45 1487.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 0.000128 4096 370 3750 97792 38.8479 28.3521 1330.84 836.345 2234.49 2234.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 0.000256 2048 80 850 28672 14.6644 7.06221 49.1749 209.382 280.414 280.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1850 3.2e-05 2048 190 2550 593920 84.0627 56.1818 2889.65 1678.1 4708.12 4708.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000512 4096 220 650 33536 6.61101 64.0205 209.362 280.037 280.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.001024 4096 245 1000 14016 3.25101 48.5606 104.207 156.074 156.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000256 1024 430 500 55296 6.00208 3.3665 24.8838 103.394 137.78 137.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 6.4e-05 2048 90 1450 294144 35.323 28.3171 637.918 836.803 1538.47 1538.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 0.000512 1024 170 350 36480 1.66502 8.0471 90.4194 100.175 100.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1480 0.000512 512 330 950 32256 1.15741 0.823168 11.751 26.0259 39.8562 39.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 730 0.000256 4096 220 6450 47616 19.4199 13.91 865.941 417.2 1316.58 1316.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 0.000128 4096 370 3750 97536 38.8768 28.3235 1121.21 837.335 2025.86 2025.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 0.000256 2048 80 850 27648 14.5458 6.94995 41.1556 206.628 269.405 269.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1850 3.2e-05 2048 190 2550 592896 84.099 55.9921 2437.96 1672.97 4251.16 4251.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000512 4096 220 650 33408 6.6007 54.5382 208.84 270.021 270.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.001024 4096 245 1000 14080 3.26861 44.4621 104.976 152.761 152.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000256 1024 430 500 55296 6.1447 3.41171 21.1891 104.93 135.804 135.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 6.4e-05 2048 90 1450 293888 35.2503 28.342 563.984 836.203 1463.89 1464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 0.000512 1024 170 350 36352 1.6576 7.1209 90.2614 99.0826 99.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1480 0.000512 512 330 950 31744 1.14541 0.810624 10.0879 25.7431 37.8852 37.9761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 730 0.000256 4096 220 6450 47104 19.5233 13.9447 763.122 419.223 1215.92 1216.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 0.000128 4096 370 3750 97280 38.8604 28.33 987.593 836.896 1891.79 1891.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 350 0.000256 2048 80 850 28672 14.7123 7.0345 39.3152 209.698 270.894 271.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1850 3.2e-05 2048 190 2550 593920 84.1193 56.0783 2159.61 1678.41 3978.36 3978.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000512 4096 220 650 33280 6.57875 47.6531 208.644 262.924 262.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.001024 4096 245 1000 14256 3.26861 81.7928 104.853 189.966 190.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000256 1024 430 500 57024 6.03946 3.40787 45.6905 104.517 159.782 159.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 6.4e-05 2048 90 1450 294912 35.4148 28.3955 1187.74 837.495 2089.15 2089.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 0.000512 1024 170 350 36648 1.66707 14.7471 91.0787 107.536 107.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1480 0.000512 512 330 950 33408 1.15792 0.831584 22.584 26.2637 50.9404 51.0361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 730 0.000256 4096 220 6450 48096 19.5631 13.9717 1678.28 419.131 2131.06 2131.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 0.000128 4096 370 3750 98208 39.0101 28.3752 2140.1 837.712 3045.31 3045.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 0.000256 2048 80 850 28800 14.6671 7.05536 76.3804 208.873 307.107 307.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1850 3.2e-05 2048 190 2550 593280 84.3832 56.1148 4574.56 1674.68 6389.89 6390.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000512 4096 220 650 33624 6.61168 99.4678 209.353 315.479 315.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.001024 4096 245 1000 14112 3.25626 60.9629 104.546 168.817 168.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000256 1024 430 500 56448 5.98131 3.38691 32.6076 103.92 146.023 146.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 6.4e-05 2048 90 1450 294912 35.2962 28.3177 843.617 838.316 1745.65 1745.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 0.000512 1024 170 350 36576 1.66298 10.5788 90.6421 102.927 102.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1480 0.000512 512 330 950 32832 1.15181 0.823008 15.8957 26.1404 44.1131 44.2066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 730 0.000256 4096 220 6450 47808 19.469 13.9427 1183.98 418.281 1635.79 1635.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 0.000128 4096 370 3750 97920 38.9069 28.375 1515.62 838.843 2421.86 2421.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 0.000256 2048 80 850 27648 14.6339 6.99632 52.8232 207.681 282.268 282.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1850 3.2e-05 2048 190 2550 593280 84.1386 56.0246 3254.84 1677.4 5072.54 5072.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000512 4096 220 650 33552 6.61526 70.9345 214.341 291.934 291.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.001024 4096 245 1000 14040 3.2521 54.3709 104.474 162.15 162.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000256 1024 430 500 57024 6.06666 3.41382 26.7841 104.716 141.109 141.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 6.4e-05 2048 90 1450 294624 35.4073 28.3855 693.52 837.147 1594.57 1594.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 0.000512 1024 170 350 36504 1.6665 8.7424 90.5222 100.974 101.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1480 0.000512 512 330 950 31968 1.1537 0.811616 12.9857 25.8355 40.8871 41.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 730 0.000256 4096 220 6450 47520 19.5798 13.9517 970.476 418.379 1422.49 1422.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 0.000128 4096 370 3750 97632 39.0108 28.3892 1240.48 835.412 2143.4 2143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 0.000256 2048 80 850 27648 14.8415 7.04227 44.6033 209.269 275.888 276.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1850 3.2e-05 2048 190 2550 592704 84.3895 56.1024 2690.11 1674.26 4504.99 4505.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000512 4096 220 650 33480 6.6208 58.624 209.361 274.649 274.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.001024 4096 245 1000 13824 3.24035 49.819 103.715 156.829 156.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000256 1024 430 500 55296 5.92157 3.33962 25.8491 102.512 137.75 137.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 6.4e-05 2048 90 1450 294912 35.2911 28.5511 661.327 838.248 1563.52 1563.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 0.000512 1024 170 350 36288 1.6567 8.06298 90.4172 100.179 100.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1480 0.000512 512 330 950 32256 1.14893 0.813088 12.4139 25.8337 40.3088 40.3969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 730 0.000256 4096 220 6450 47232 19.3511 13.8486 912.181 415.74 1361.23 1361.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 0.000128 4096 370 3750 96768 38.8292 28.3321 1164.42 835.939 2067.63 2067.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 0.000256 2048 80 850 25344 14.6012 7.01645 38.3798 204.859 264.989 265.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1850 3.2e-05 2048 190 2550 592128 84.1782 56.052 2535.55 1676.27 4352.2 4352.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000512 4096 220 650 33408 6.61702 56.2019 209.389 272.255 272.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.001024 4096 245 1000 13680 3.22176 47.7666 103.307 154.35 154.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000256 1024 430 500 54720 6.19203 3.42138 23.3513 104.905 137.995 138.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 6.4e-05 2048 90 1450 293760 35.3724 28.424 601.493 835.194 1500.59 1500.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 0.000512 1024 170 350 36360 1.66502 7.82541 90.3728 99.906 99.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1480 0.000512 512 330 950 31680 1.14163 0.800768 11.468 25.4931 39.0016 39.0879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 730 0.000256 4096 220 6450 47520 19.6014 13.9749 840.81 419.146 1293.63 1293.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 0.000128 4096 370 3750 96480 39.137 28.3935 1062.68 836.247 1966.57 1966.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 350 0.000256 2048 80 850 28800 14.7502 7.0615 43.3587 209.659 274.961 275.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1850 3.2e-05 2048 190 2550 590400 84.3532 56.0278 2322.8 1670.43 4133.75 4133.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000512 4096 220 650 33120 6.5536 51.1549 208.201 265.95 266.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.001024 4096 245 1000 14240 3.26582 78.972 104.814 187.105 187.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000256 1024 430 500 56320 6.02477 3.38995 43.1589 104.105 156.807 156.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 6.4e-05 2048 90 1450 295040 35.32 28.3894 1155.28 837.9 2056.99 2057.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 0.000512 1024 170 350 36640 1.66352 14.4075 91.1542 107.269 107.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1480 0.000512 512 330 950 33280 1.15619 0.823264 22.1814 26.1601 50.4189 50.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 730 0.000256 4096 220 6450 47680 19.4475 13.9276 1609.2 417.742 2060.43 2060.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 0.000128 4096 370 3750 98240 38.9093 28.3875 2068.49 838.18 2974.07 2974.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 0.000256 2048 80 850 28160 14.6219 6.98605 73.2781 208.05 303.07 303.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1850 3.2e-05 2048 190 2550 593920 84.118 56.098 4455.05 1675.52 6270.93 6271.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000512 4096 220 650 33600 6.61709 96.5034 209.278 312.443 312.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.001024 4096 245 1000 14080 3.256 61.7103 104.478 169.5 169.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000256 1024 430 500 55040 6.00899 3.36896 30.0375 103.45 142.994 143.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 6.4e-05 2048 90 1450 295040 35.2652 28.4166 793.383 838.888 1696.07 1696.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 0.000512 1024 170 350 36480 1.66131 9.85907 90.5419 102.108 102.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1480 0.000512 512 330 950 32640 1.15142 0.821248 14.7067 26.025 42.8056 42.8949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 730 0.000256 4096 220 6450 47360 19.3838 13.8613 1096.37 416.742 1546.47 1546.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 0.000128 4096 370 3750 97280 38.7904 28.3136 1403.03 836.076 2306.31 2306.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 0.000256 2048 80 850 26880 14.5739 6.93062 47.8138 206.741 276.192 276.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1850 3.2e-05 2048 190 2550 593920 83.9701 55.9721 3051.82 1677.21 4869.12 4869.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000512 4096 220 650 33440 6.6007 65.8204 209.041 281.505 281.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.001024 4096 245 1000 13920 3.23946 52.7851 104.05 160.129 160.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000256 1024 430 500 55680 5.99437 3.3751 25.9106 103.556 138.966 139.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 6.4e-05 2048 90 1450 294720 35.2853 28.3491 671.91 838.25 1573.9 1574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 0.000512 1024 170 350 36480 1.66237 8.38083 90.5761 100.662 100.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1480 0.000512 512 330 950 32640 1.15536 0.819744 12.5389 26.0762 40.6916 40.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 730 0.000256 4096 220 6450 47040 19.5158 13.9469 936.111 418.89 1388.57 1388.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 0.000128 4096 370 3750 96960 38.8804 28.3653 1198.08 836.352 2101.79 2101.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 0.000256 2048 80 850 26880 14.6279 6.93658 42.2953 206.949 270.941 271.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1850 3.2e-05 2048 190 2550 593280 84.1392 56.0046 2598.13 1675.71 4414.12 4414.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000512 4096 220 650 33360 6.59235 56.4675 209.037 272.141 272.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.001024 4096 245 1000 13760 3.23024 47.6694 103.607 154.559 154.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000256 1024 430 500 53760 6.10112 3.3752 23.6662 103.649 136.921 137.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 6.4e-05 2048 90 1450 293120 35.2703 28.2684 616.412 835.783 1515.84 1515.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 0.000512 1024 170 350 36160 1.64544 7.75674 90.0914 99.5375 99.5987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1480 0.000512 512 330 950 32000 1.16054 0.825472 11.8039 26.1289 40.0186 40.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 730 0.000256 4096 220 6450 46080 19.373 13.8134 838.192 414.109 1285.59 1285.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 0.000128 4096 370 3750 96000 38.8366 28.2998 1084.7 833.236 1985.18 1985.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 0.000256 2048 80 850 25600 14.7564 6.99802 37.5045 207.144 266.527 266.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1850 3.2e-05 2048 190 2550 593920 84.0967 56.0722 2399.74 1677.42 4217.47 4217.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000512 4096 220 650 33280 6.59866 51.8215 209.014 267.478 267.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.001024 4096 245 1000 13600 3.21069 46.5838 103.185 153.032 153.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000256 1024 430 500 54400 6.0831 3.37946 22.2334 103.766 135.589 135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 6.4e-05 2048 90 1450 294400 35.3594 28.3611 592.778 838.653 1495.25 1495.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 0.000512 1024 170 350 36000 1.64048 7.73558 90.226 99.6454 99.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1480 0.000512 512 330 950 32000 1.1609 0.827136 11.5549 26.1836 39.8277 39.9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 730 0.000256 4096 220 6450 46400 19.3744 13.8281 815.988 414.586 1263.88 1263.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 0.000128 4096 370 3750 96000 38.9578 28.3466 1045.49 835.447 1948.35 1948.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 0.000256 2048 80 850 25600 14.7863 6.95434 35.3963 207.383 264.646 264.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1850 3.2e-05 2048 190 2550 592000 84.2787 56.0742 2297.63 1676.11 4114.22 4114.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000512 4096 220 650 33200 6.59866 49.7513 209.044 265.437 265.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.001024 4096 245 1020 14176 3.26403 67.9302 104.851 176.098 176.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000256 1024 430 540 54528 6.19283 3.41898 53.6517 104.984 168.38 168.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 6.4e-05 2048 90 1440 294016 35.3599 28.3018 932.703 838.8 1835.28 1835.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1670 0.000512 1024 170 360 36672 1.668 11.7617 91.3959 104.87 104.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1480 0.000512 512 330 960 33536 1.15274 0.83088 17.5352 26.2812 45.8992 45.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 730 0.000256 4096 220 6480 47744 19.5271 13.9485 1298.15 419.634 1751.36 1751.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 970 0.000128 4096 370 3720 99584 38.7691 28.3313 1666.31 838.643 2572.16 2572.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 350 0.000256 2048 80 840 29440 14.6792 7.10237 104.101 209.82 335.834 335.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1850 3.2e-05 2048 190 2520 593408 84.1317 56.0748 3568.63 1677.39 5386.37 5386.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1230 0.000512 4096 220 660 33632 6.61744 139.001 209.806 355.472 355.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 0.001024 4096 245 1020 14144 3.26131 44.5166 104.735 152.567 152.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000256 1024 430 540 54272 6.18944 3.40928 56.107 104.571 170.41 170.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 6.4e-05 2048 90 1440 293888 35.3842 28.2926 610.445 837.622 1511.85 1511.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1670 0.000512 1024 170 360 36608 1.67027 7.80186 90.6121 100.127 100.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1480 0.000512 512 330 960 33536 1.15536 0.830368 11.6472 26.2748 40.0104 40.1077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 730 0.000256 4096 220 6480 47360 19.4985 13.9284 840.269 417.787 1291.59 1291.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 970 0.000128 4096 370 3720 99584 38.7827 28.3372 1086.64 837.992 1991.86 1991.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 350 0.000256 2048 80 840 29184 14.6811 7.01325 101.883 208.98 332.691 332.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1850 3.2e-05 2048 190 2520 592896 84.207 56.041 2326.89 1674.94 4142.22 4142.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000512 4096 220 660 33600 6.60749 140.962 209.566 357.182 357.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 0.001024 4096 245 1020 14112 3.26 37.8251 104.762 145.9 145.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000256 1024 430 540 53760 6.16954 3.40298 58.7844 104.292 172.777 172.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 6.4e-05 2048 90 1440 293760 35.3158 28.3915 493.911 837.542 1395.27 1395.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1670 0.000512 1024 170 360 36576 1.66707 18.8644 90.5447 111.12 111.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1480 0.000512 512 330 960 33408 1.16115 0.828544 9.7169 26.2158 38.0193 38.1174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 730 0.000256 4096 220 6480 47616 19.4889 13.9294 681.566 418.742 1133.84 1133.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 970 0.000128 4096 370 3720 99072 38.8004 28.3445 873.881 836.92 1778.05 1778.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 350 0.000256 2048 80 840 28416 14.6737 7.01005 100.011 208.421 330.255 330.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1850 3.2e-05 2048 190 2520 592896 84.0872 56.034 1893.06 1674.72 3708.04 3708.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000512 4096 220 660 33504 6.6096 140.583 209.267 356.505 356.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 0.001024 4096 245 1020 14080 3.26429 33.6402 104.846 141.806 141.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000256 1024 430 540 54272 6.19504 3.40435 59.0335 104.77 173.537 173.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 6.4e-05 2048 90 1440 293888 35.3918 28.3726 428.332 838.717 1330.91 1331.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1670 0.000512 1024 170 360 36480 1.66739 18.8054 91.6359 112.153 112.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1480 0.000512 512 330 960 33280 1.15862 0.831008 8.38253 26.3483 36.8181 36.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 730 0.000256 4096 220 6480 47104 19.5279 13.9227 586.261 418.582 1038.4 1038.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 970 0.000128 4096 370 3720 98816 38.8043 28.3264 758.092 836.445 1661.77 1661.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 350 0.000256 2048 80 840 28672 14.7332 7.04058 99.9956 209.379 331.281 331.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1850 3.2e-05 2048 190 2520 592896 84.161 56.0799 1632.29 1679.59 3452.25 3452.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000512 4096 220 660 33536 6.62118 141.807 209.8 358.272 358.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.001024 4096 245 1020 14160 3.26042 83.3622 104.799 191.472 191.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000256 1024 430 540 54720 6.19059 3.42835 50.894 104.981 165.623 165.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 6.4e-05 2048 90 1440 293760 35.5169 28.3771 1289.47 838.37 2191.83 2191.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 0.000512 1024 170 360 36640 1.66864 16.2853 90.8513 108.847 108.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1480 0.000512 512 330 960 33600 1.15603 0.82704 23.9752 26.2708 52.3266 52.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 730 0.000256 4096 220 6480 47680 19.6015 13.9754 1769.42 419.439 2222.54 2222.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 0.000128 4096 370 3720 99520 38.9584 28.3883 2277.81 838.486 3183.75 3183.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 350 0.000256 2048 80 840 29440 14.6916 7.06515 85.7208 209.807 317.416 317.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1850 3.2e-05 2048 190 2520 593600 84.3559 56.1311 4915.64 1677.37 6733.64 6733.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000512 4096 220 660 33600 6.61789 107.759 209.646 324.069 324.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.001024 4096 245 1020 14080 3.24813 57.822 104.503 165.624 165.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000256 1024 430 540 53760 6.14326 3.38989 30.9519 104.102 144.714 144.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 6.4e-05 2048 90 1440 293760 35.3848 28.3873 800.46 837.885 1702.22 1702.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 0.000512 1024 170 360 36560 1.66547 10.1763 90.5869 102.472 102.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1480 0.000512 512 330 960 33280 1.15878 0.826016 15.3094 26.1619 43.555 43.6482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 730 0.000256 4096 220 6480 47360 19.4742 13.9289 1097.36 417.638 1548.51 1548.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 0.000128 4096 370 3720 99520 38.807 28.3817 1419.35 838.119 2324.77 2324.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 350 0.000256 2048 80 840 28800 14.5892 6.98163 118.825 208.043 348.576 348.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1850 3.2e-05 2048 190 2520 593280 84.1995 56.1764 3045.68 1675.44 4861.62 4861.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000512 4096 220 660 33520 6.61504 67.1484 209.278 283.085 283.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.001024 4096 245 1020 14040 3.24669 49.2564 104.594 157.149 157.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000256 1024 430 540 53760 6.20925 3.4176 68.9498 104.671 183.375 183.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 6.4e-05 2048 90 1440 293280 35.4978 28.3909 652.696 837.832 1554.52 1554.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1670 0.000512 1024 170 360 36480 1.66298 8.21043 90.497 100.413 100.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1480 0.000512 512 330 960 33600 1.16115 0.82944 12.7573 26.3193 41.1626 41.2539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 730 0.000256 4096 220 6480 47040 19.553 13.9472 887.604 418.198 1339.4 1339.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 970 0.000128 4096 370 3720 99360 38.9454 28.3816 1154.29 838.347 2060.06 2060.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 350 0.000256 2048 80 840 28800 14.7102 7.02528 119.913 209.187 350.966 351.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1850 3.2e-05 2048 190 2520 592320 84.3707 56.0681 2488.34 1675.21 4304.12 4304.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1230 0.000512 4096 220 660 33480 6.61149 202.996 209.456 419.111 419.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.001024 4096 245 1020 13920 3.244 41.1257 104.162 148.585 148.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1230 0.000256 1024 430 540 52480 6.13162 3.36941 62.0185 103.44 175.089 175.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 6.4e-05 2048 90 1440 293760 35.3205 28.3186 553.689 838.803 1456.24 1456.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1670 0.000512 1024 170 360 36480 1.66502 7.2016 90.626 99.5361 99.6063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1480 0.000512 512 330 960 32640 1.15306 0.817664 10.5422 26.0213 38.636 38.7281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 730 0.000256 4096 220 6480 46720 19.4457 13.8529 748.219 416.7 1198.32 1198.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 970 0.000128 4096 370 3720 98560 38.7124 28.3094 970.636 835.798 1873.56 1873.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 350 0.000256 2048 80 840 28160 14.4663 6.93453 132.128 206.717 360.378 360.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1850 3.2e-05 2048 190 2520 592640 84.0925 55.989 2110.24 1677.05 3927.51 3927.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1230 0.000512 4096 220 660 33440 6.60787 202.095 209.455 418.205 418.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.001024 4096 245 1020 14160 3.26083 79.5116 104.762 187.587 187.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000256 1024 430 540 54528 6.16547 3.41578 46.2596 104.743 160.713 160.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 6.4e-05 2048 90 1440 293952 35.3875 28.3226 1188.58 837.97 2090.37 2090.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 0.000512 1024 170 360 36624 1.66912 15.1145 92.2296 109.055 109.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1480 0.000512 512 330 960 33600 1.15328 0.831104 22.1002 26.3131 50.4998 50.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 730 0.000256 4096 220 6480 47616 19.5277 13.9461 1623.67 418.488 2075.73 2075.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 0.000128 4096 370 3720 99456 38.8526 28.3548 2093.46 837.673 2998.45 2998.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 350 0.000256 2048 80 840 29184 14.6372 7.04493 77.7109 209.335 308.856 308.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1850 3.2e-05 2048 190 2520 593280 84.1838 56.1478 4516.9 1678.91 6336.29 6336.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000512 4096 220 660 33600 6.62128 99.0827 209.538 315.287 315.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.001024 4096 245 1020 14112 3.25837 55.5909 104.76 163.661 163.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000256 1024 430 540 53760 6.14992 3.40038 29.1646 104.294 143.138 143.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 6.4e-05 2048 90 1440 293760 35.3144 28.4196 742.736 837.538 1644.11 1644.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 0.000512 1024 170 360 36576 1.6687 9.41229 90.5426 101.666 101.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1480 0.000512 512 330 960 33408 1.15504 0.828416 14.5129 26.2123 42.8061 42.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 730 0.000256 4096 220 6480 47616 19.4831 13.9294 1018.41 418.907 1470.83 1470.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 0.000128 4096 370 3720 99072 38.7824 28.3319 1307.41 837.462 2212.09 2212.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 350 0.000256 2048 80 840 28416 14.6058 6.98778 49.3905 208.419 279.531 279.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1850 3.2e-05 2048 190 2520 592896 84.1068 55.9578 2828.86 1674.67 4643.72 4643.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000512 4096 220 660 33504 6.60688 62.4968 209.268 278.415 278.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.001024 4096 245 1020 13968 3.24813 46.4606 104.323 154.084 154.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000256 1024 430 540 52992 6.1617 3.38739 23.3706 103.926 136.971 137.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 6.4e-05 2048 90 1440 293760 35.3873 28.3341 609.833 838.341 1511.99 1512.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 0.000512 1024 170 360 36432 1.66208 7.80259 90.5369 100.043 100.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1480 0.000512 512 330 960 32832 1.15331 0.825344 11.7509 26.1348 39.966 40.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 730 0.000256 4096 220 6480 47232 19.5083 13.945 831.962 418.284 1283.8 1283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 0.000128 4096 370 3720 99072 38.8267 28.3771 1072.7 838.733 1978.74 1978.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 350 0.000256 2048 80 840 27648 14.6246 6.98778 40.044 207.691 269.472 269.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1850 3.2e-05 2048 190 2520 592128 84.2416 56.0646 2321.8 1676.16 4138.4 4138.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000512 4096 220 660 33408 6.60646 51.2785 209.178 267.104 267.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.001024 4096 245 1020 14016 3.26022 41.458 104.77 149.539 149.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000256 1024 430 540 52224 6.14822 3.37101 20.401 103.399 133.451 133.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 6.4e-05 2048 90 1440 293376 35.3856 28.4066 550.136 836.824 1450.85 1450.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 0.000512 1024 170 360 36480 1.66858 6.94582 90.5113 99.1675 99.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1480 0.000512 512 330 960 33024 1.15194 0.818912 10.4956 26.0221 38.5876 38.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 730 0.000256 4096 220 6480 46848 19.4804 13.9115 746.264 417.206 1196.96 1197.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 0.000128 4096 370 3720 99072 38.8164 28.332 969.385 837.422 1874.06 1874.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 350 0.000256 2048 80 840 27648 14.5686 7.12874 100.121 206.632 328.579 328.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1850 3.2e-05 2048 190 2520 591360 84.1629 55.9626 2087.01 1673.01 3900.28 3900.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000512 4096 220 660 33408 6.61376 47.2701 211.216 265.143 265.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.001024 4096 245 1020 13920 3.25008 37.0422 104.48 144.822 144.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000256 1024 430 540 51840 6.18531 3.37706 57.0393 103.433 170.161 170.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 6.4e-05 2048 90 1440 292800 35.3775 28.3152 475.374 837.253 1376.42 1376.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1670 0.000512 1024 170 360 36240 1.65027 6.16573 90.2741 98.1333 98.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1480 0.000512 512 330 960 32640 1.15635 0.820768 8.97018 26.0471 37.0918 37.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 730 0.000256 4096 220 6480 47040 19.5243 13.9594 648.955 418.392 1100.94 1101.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 970 0.000128 4096 370 3720 98880 38.8076 28.3527 840.429 835.323 1743.01 1743.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 350 0.000256 2048 80 840 26880 14.645 6.94144 95.155 206.715 323.583 323.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1850 3.2e-05 2048 190 2520 591360 84.3252 56.0172 1816.14 1675.34 3631.96 3632.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1230 0.000512 4096 220 660 33360 6.61299 174.107 209.23 389.994 390.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.001024 4096 245 1020 14168 3.26317 76.1121 104.946 184.374 184.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000256 1024 430 540 54208 6.19725 3.41882 44.1016 104.858 158.708 158.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 6.4e-05 2048 90 1440 293664 35.5204 28.4645 1132.28 838.446 2034.81 2034.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 0.000512 1024 170 360 36624 1.66816 14.293 91.158 107.163 107.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1480 0.000512 512 330 960 33600 1.15955 0.8344 21.7349 26.3416 50.1703 50.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 730 0.000256 4096 220 6480 47488 19.5832 13.9592 1552.69 418.997 2005.34 2005.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 0.000128 4096 370 3720 99456 38.9435 28.3853 2004.02 838.669 2910.13 2910.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 0.000256 2048 80 840 29120 14.6957 7.04301 73.144 209.554 304.567 304.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1850 3.2e-05 2048 190 2520 593152 84.4252 56.1385 4299.52 1676.83 6117.05 6117.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000512 4096 220 660 33600 6.62384 95.7952 209.779 312.24 312.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.001024 4096 245 1020 14112 3.25875 54.0351 104.862 162.208 162.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000256 1024 430 540 53760 6.20675 3.41792 28.1072 104.849 142.712 142.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 6.4e-05 2048 90 1440 293440 35.3756 28.3466 716.84 837.893 1618.56 1618.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 0.000512 1024 170 360 36512 1.66698 9.07878 90.5708 101.359 101.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1480 0.000512 512 330 960 33152 1.15293 0.819904 13.877 26.0547 42.0068 42.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 730 0.000256 4096 220 6480 47488 19.5189 13.9526 985.966 418.879 1438.42 1438.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 0.000128 4096 370 3720 99008 38.8534 28.3684 1263.79 837.119 2168.24 2168.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 0.000256 2048 80 840 28672 14.7258 7.0439 46.3272 210.15 278.376 278.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1850 3.2e-05 2048 190 2520 593152 84.1754 56.2769 2721.01 1675.33 4536.93 4537.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000512 4096 220 660 33488 6.61094 61.061 209.304 277.017 277.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.001024 4096 245 1020 13944 3.2447 44.7078 105.243 153.249 153.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000256 1024 430 540 53760 6.22915 3.4263 24.0545 105.913 139.748 139.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 6.4e-05 2048 90 1440 292992 35.5164 28.4401 600.89 844.775 1509.73 1509.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 0.000512 1024 170 360 36456 1.66643 7.90134 90.9295 100.542 100.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1480 0.000512 512 330 960 32928 1.1543 0.826176 11.722 26.1897 39.9955 40.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 730 0.000256 4096 220 6480 47040 19.6285 13.9725 817.685 423.158 1274.55 1274.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 0.000128 4096 370 3720 98784 38.9945 28.3957 1054.72 845.247 1967.46 1967.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 350 0.000256 2048 80 840 28224 14.797 7.09891 41.3014 211.666 274.992 275.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1850 3.2e-05 2048 190 2520 591360 84.4249 56.0413 2290.4 1688.96 4119.96 4120.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000512 4096 220 660 33432 6.61478 52.1201 211.293 270.072 270.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.001024 4096 245 1020 13888 3.24426 39.5858 104.247 147.133 147.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000256 1024 430 540 51968 6.18525 3.38125 20.1575 103.782 133.637 133.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 6.4e-05 2048 90 1440 292992 35.3508 28.2972 528.909 836.904 1429.57 1429.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 0.000512 1024 170 360 36288 1.65987 6.9063 90.2967 98.9062 98.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1480 0.000512 512 330 960 33152 1.15859 0.827296 10.174 26.1284 38.391 38.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 730 0.000256 4096 220 6480 46592 19.3506 13.8189 713.475 414.634 1161.38 1161.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 0.000128 4096 370 3720 98560 38.8228 28.3441 926.612 837.5 1831.38 1831.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 350 0.000256 2048 80 840 26880 14.6566 6.96934 35.0966 207.404 264.254 264.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1850 3.2e-05 2048 190 2520 591360 84.1079 55.9372 2009.8 1673.26 3823.24 3823.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000512 4096 220 660 33376 6.61325 46.1169 209.281 262.054 262.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.001024 4096 245 1020 13720 3.22598 35.6235 103.721 142.624 142.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000256 1024 430 540 51520 6.14867 3.35082 18.4131 102.904 130.945 131.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 6.4e-05 2048 90 1440 292320 35.5308 28.3257 466.03 836.426 1366.41 1366.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 0.000512 1024 170 360 36400 1.66826 6.15862 91.5354 99.4069 99.4646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1480 0.000512 512 330 960 32480 1.1511 0.817376 9.20243 25.8861 37.1543 37.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 730 0.000256 4096 220 6480 45920 19.5644 13.8834 620.405 416.428 1070.39 1070.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 0.000128 4096 370 3720 98560 39.0304 28.4026 818.141 837.219 1722.9 1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 350 0.000256 2048 80 840 26880 14.5356 6.9169 31.7899 205.29 258.664 258.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1850 3.2e-05 2048 190 2520 591360 84.3824 55.9908 1775.05 1673.54 3589.1 3589.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000512 4096 220 660 33320 6.61709 41.3325 209.434 257.427 257.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.001024 4096 245 1020 14144 3.26058 75.2451 104.861 183.419 183.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000256 1024 430 540 54272 6.172 3.40966 41.8563 104.698 156.261 156.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 6.4e-05 2048 90 1440 293888 35.3732 28.3013 1075.3 838.629 1977.71 1977.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 0.000512 1024 170 360 36608 1.66973 13.7454 92.2774 107.735 107.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1480 0.000512 512 330 960 33536 1.15056 0.831264 20.5845 26.304 48.9698 49.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 730 0.000256 4096 220 6480 47360 19.5035 13.9161 1438.07 418.441 1890.04 1890.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 0.000128 4096 370 3720 99584 38.7873 28.3593 1882.46 838.966 2788.68 2788.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 0.000256 2048 80 840 29184 14.601 7.0144 69.754 209.225 300.721 300.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1850 3.2e-05 2048 190 2520 592896 84.1955 56.049 4066.48 1678.84 5885.7 5885.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000512 4096 220 660 33600 6.61658 91.2241 209.814 307.699 307.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.001024 4096 245 1020 14080 3.26234 55.5804 104.868 163.764 163.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000256 1024 430 540 54272 6.17517 3.40787 28.7956 104.787 143.294 143.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 6.4e-05 2048 90 1440 293888 35.3877 28.4358 731.707 838.856 1634.49 1634.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 0.000512 1024 170 360 36480 1.66877 9.43898 90.5931 101.743 101.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1480 0.000512 512 330 960 33280 1.15997 0.833152 13.6817 26.3497 42.1211 42.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 730 0.000256 4096 220 6480 47104 19.5134 13.9291 981.072 418.646 1433.27 1433.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 0.000128 4096 370 3720 98816 38.8054 28.3218 1277.76 836.612 2181.61 2181.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 0.000256 2048 80 840 28672 14.6692 7.0535 47.4105 209.413 278.679 278.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1850 3.2e-05 2048 190 2520 592896 84.1636 55.98 2755.56 1677.34 4573.19 4573.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000512 4096 220 660 33536 6.61226 62.7143 209.84 279.211 279.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.001024 4096 245 1020 14016 3.26192 47.743 104.752 155.812 155.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000256 1024 430 540 52224 6.16122 3.37101 22.7128 103.387 135.76 135.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 6.4e-05 2048 90 1440 293376 35.3835 28.2917 608.006 836.748 1508.53 1508.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 0.000512 1024 170 360 36480 1.66688 7.76099 90.5085 99.9785 100.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1480 0.000512 512 330 960 33024 1.15334 0.820992 11.2604 26.0204 39.3575 39.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 730 0.000256 4096 220 6480 46848 19.4924 13.9121 807.429 417.177 1258.11 1258.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 0.000128 4096 370 3720 99072 38.8367 28.3279 1058.92 837.28 1963.47 1963.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 0.000256 2048 80 840 27648 14.5629 6.93366 39.0355 206.617 267.276 267.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1850 3.2e-05 2048 190 2520 591360 84.195 55.9306 2281.6 1672.86 4094.73 4094.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000512 4096 220 660 33408 6.6121 52.7593 209.272 268.688 268.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.001024 4096 245 1020 13824 3.24803 42.1786 104.165 149.642 149.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000256 1024 430 540 53248 6.22762 3.41338 22.2662 104.943 136.975 137.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 6.4e-05 2048 90 1440 292864 35.3014 28.2522 562.798 836.311 1462.76 1462.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 0.000512 1024 170 360 36352 1.66554 7.34778 90.3541 99.4102 99.4673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1480 0.000512 512 330 960 31744 1.14582 0.80896 10.105 25.7452 37.905 37.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 730 0.000256 4096 220 6480 47104 19.5274 13.9346 744.214 419.278 1197.06 1197.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 0.000128 4096 370 3720 98304 38.8559 28.3244 965.605 837.005 1869.89 1869.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 0.000256 2048 80 840 28672 14.7228 7.03123 36.7919 209.72 268.39 268.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1850 3.2e-05 2048 190 2520 591872 84.3467 56.0739 2094.97 1677.33 3912.86 3912.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000512 4096 220 660 33280 6.59251 49.2114 209.111 264.957 265.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.001024 4096 245 1020 13760 3.24506 38.2136 104.164 145.676 145.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000256 1024 430 540 51200 6.21261 3.37472 19.7282 103.653 133.096 133.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 6.4e-05 2048 90 1440 291840 35.351 28.2524 511.89 835.834 1411.43 1411.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 0.000512 1024 170 360 36160 1.65069 6.46211 90.1806 98.3369 98.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1480 0.000512 512 330 960 32000 1.15862 0.824256 9.43827 26.1296 37.6492 37.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 730 0.000256 4096 220 6480 46080 19.3857 13.8116 665.674 414.12 1113.1 1113.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 0.000128 4096 370 3720 97280 38.8107 28.2871 872.241 833.227 1772.67 1772.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 350 0.000256 2048 80 840 28160 14.5175 6.93862 35.6416 207.158 264.382 264.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1850 3.2e-05 2048 190 2520 591360 84.4695 56.0091 1913.45 1677.47 3731.54 3731.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000512 4096 220 660 33280 6.61648 43.8415 209.459 259.96 260.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.001024 4096 245 1024 14176 3.26733 66.9123 104.951 175.185 175.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000256 1024 430 512 55552 6.15306 3.41606 50.7433 104.971 165.413 165.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 6.4e-05 2048 90 1472 294912 35.3069 28.2964 926.334 838.696 1828.74 1828.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1670 0.000512 1024 170 320 36928 1.66864 10.2976 91.0338 103.045 103.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1480 0.000512 512 330 960 33408 1.15322 0.830048 17.4159 26.2774 45.7776 45.8696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 730 0.000256 4096 220 6464 47488 19.5249 13.952 1269.15 419.39 1722.13 1722.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 970 0.000128 4096 370 3776 98560 38.8388 28.3339 1647.66 839.049 2553.99 2554.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 350 0.000256 2048 80 896 29184 14.722 7.0639 98.5372 209.795 330.248 330.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1850 3.2e-05 2048 190 2560 593152 84.1074 56.062 3530.42 1677.29 5348.02 5348.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1230 0.000512 4096 220 640 33792 6.61235 134.543 209.748 350.949 351.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.001024 4096 245 1024 14144 3.27005 45.4102 104.961 153.694 153.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1230 0.000256 1024 430 512 55296 6.15917 3.40787 52.7455 104.682 167.124 167.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 6.4e-05 2048 90 1472 294656 35.328 28.4679 594.24 838.54 1496.69 1496.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1670 0.000512 1024 170 320 36864 1.67085 6.78928 90.6629 99.1661 99.2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1480 0.000512 512 330 960 33280 1.1553 0.83088 11.2805 26.3034 39.6662 39.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 730 0.000256 4096 220 6464 47104 19.4901 13.9219 807.45 418.233 1259.21 1259.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 970 0.000128 4096 370 3776 98560 38.8765 28.3546 1055.6 838.829 1961.76 1961.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 350 0.000256 2048 80 896 28672 14.7135 7.01894 99.9751 209.207 331.05 331.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1850 3.2e-05 2048 190 2560 592896 84.1712 56.0026 2264.58 1676.87 4081.76 4081.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 0.000512 4096 220 640 33728 6.61203 133.691 209.606 349.952 350.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 0.001024 4096 245 1024 14112 3.26986 37.6463 104.891 145.86 145.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000256 1024 430 512 54528 6.14902 3.40173 55.3196 104.316 169.316 169.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 6.4e-05 2048 90 1472 294528 35.2801 28.3612 489.837 837.707 1391.29 1391.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1670 0.000512 1024 170 320 36864 1.67117 5.7448 90.5951 98.0543 98.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1480 0.000512 512 330 960 33024 1.1528 0.828128 9.44781 26.2169 37.7439 37.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 730 0.000256 4096 220 6464 47232 19.5003 13.9406 664.911 418.816 1117.28 1117.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 970 0.000128 4096 370 3776 98304 38.846 28.3366 870.428 837.118 1774.84 1774.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 350 0.000256 2048 80 896 28416 14.6867 7.08211 98.6482 208.47 329.035 329.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1850 3.2e-05 2048 190 2560 592128 84.1361 56.0104 1870.76 1675.04 3686.08 3686.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000512 4096 220 640 33696 6.6111 134.5 209.458 350.615 350.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 0.001024 4096 245 1024 14080 3.27066 33.3824 104.892 141.598 141.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000256 1024 430 512 55296 6.15235 3.40787 55.6808 104.7 170.077 170.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 6.4e-05 2048 90 1472 294400 35.3478 28.309 423.496 838.131 1325.39 1325.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1670 0.000512 1024 170 320 36736 1.66538 16.7795 90.5441 109.036 109.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1480 0.000512 512 330 960 33280 1.16038 0.83296 8.3159 26.3357 36.7472 36.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 730 0.000256 4096 220 6464 47104 19.4949 13.9316 574.677 418.292 1026.5 1026.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 970 0.000128 4096 370 3776 97792 38.8548 28.3218 745.926 835.844 1649.05 1649.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 350 0.000256 2048 80 896 28672 14.7572 7.0473 96.4957 209.235 327.669 327.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1850 3.2e-05 2048 190 2560 592896 84.1561 56.1822 1612.39 1676.41 3429.27 3429.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000512 4096 220 640 33664 6.60899 134.174 209.464 350.292 350.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.001024 4096 245 1024 14160 3.26307 82.3497 104.919 190.583 190.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000256 1024 430 512 55360 6.16643 3.42467 47.1905 104.994 161.907 162.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 6.4e-05 2048 90 1472 294720 35.4628 28.3745 1250.43 838.472 2152.85 2152.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 0.000512 1024 170 320 36920 1.66707 13.9711 90.8484 106.529 106.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1480 0.000512 512 330 960 33280 1.15869 0.830432 23.1264 26.2669 51.4829 51.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 730 0.000256 4096 220 6464 47520 19.6121 13.9739 1701.7 419.491 2154.89 2154.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 0.000128 4096 370 3776 98560 39.018 28.3879 2209.63 838.597 3115.75 3115.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 350 0.000256 2048 80 896 29120 14.7155 7.05517 83.5487 209.828 315.279 315.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1850 3.2e-05 2048 190 2560 593280 84.3838 56.1435 4743.92 1677.6 6562.18 6562.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000512 4096 220 640 33760 6.60909 101.964 209.65 318.266 318.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.001024 4096 245 1024 14080 3.2585 56.023 104.602 163.94 164.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000256 1024 430 512 54400 6.12592 3.39053 28.3518 104.089 142.086 142.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 6.4e-05 2048 90 1472 294720 35.3481 28.3526 762.815 837.758 1664.38 1664.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 0.000512 1024 170 320 36880 1.67075 8.5545 90.6531 100.923 100.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1480 0.000512 512 330 960 32960 1.15171 0.826592 14.7338 26.1557 42.9725 43.0653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 730 0.000256 4096 220 6464 47040 19.4848 13.9305 1027.59 417.568 1478.68 1478.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 0.000128 4096 370 3776 98560 38.9346 28.3787 1344.29 837.983 2249.7 2249.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 350 0.000256 2048 80 896 28160 14.6389 7.08608 116.748 208.009 346.615 346.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1850 3.2e-05 2048 190 2560 592640 84.2008 56.0394 2885.41 1676.74 4702.53 4702.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000512 4096 220 640 33680 6.61046 61.5615 209.224 277.439 277.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.001024 4096 245 1024 14040 3.25629 46.1677 104.632 154.109 154.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000256 1024 430 512 54720 6.16934 3.41773 63.631 104.764 178.112 178.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 6.4e-05 2048 90 1472 294240 35.4386 28.3844 630.36 837.24 1531.53 1531.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1670 0.000512 1024 170 320 36840 1.67165 7.12986 90.5917 99.4371 99.5039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1480 0.000512 512 330 960 33120 1.16106 0.831488 12.1836 26.2981 40.575 40.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 730 0.000256 4096 220 6464 47040 19.5668 13.9534 851.949 417.901 1303.48 1303.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 970 0.000128 4096 370 3776 98400 39.0042 28.3832 1112.35 837.571 2017.41 2017.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 350 0.000256 2048 80 896 28800 14.6935 7.04131 119.367 209.093 350.323 350.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1850 3.2e-05 2048 190 2560 592320 84.3898 56.1509 2385.57 1675.32 4201.57 4201.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000512 4096 220 640 33600 6.6007 51.8431 209.072 267.559 267.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.001024 4096 245 1024 13920 3.25114 40.8751 104.287 148.469 148.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000256 1024 430 512 53760 6.09261 3.37005 57.5215 103.448 170.562 170.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 6.4e-05 2048 90 1472 294400 35.3053 28.3218 541.129 838.91 1443.77 1443.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1670 0.000512 1024 170 320 36800 1.6689 6.06003 90.7096 98.4813 98.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1480 0.000512 512 330 960 32640 1.14762 0.817152 10.3774 26.026 38.4678 38.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 730 0.000256 4096 220 6464 46720 19.4311 13.8543 726.504 416.739 1176.63 1176.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 970 0.000128 4096 370 3776 97920 38.7646 28.3213 950.295 835.894 1853.38 1853.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 350 0.000256 2048 80 896 26880 14.5915 6.9329 117.828 206.736 346.224 346.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1850 3.2e-05 2048 190 2560 592640 84.0649 56.148 2050.6 1678.57 3869.52 3869.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1230 0.000512 4096 220 640 33600 6.6089 186.583 209.457 402.69 402.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 0.001024 4096 245 1024 14000 3.26166 36.4422 104.832 144.589 144.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000256 1024 430 512 52800 6.14954 3.37958 73.1714 103.405 186.237 186.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 6.4e-05 2048 90 1472 294400 35.4416 28.3608 494.21 837.346 1395.46 1395.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1670 0.000512 1024 170 320 36600 1.6575 5.67328 91.4229 98.7983 98.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1480 0.000512 512 330 960 32800 1.15882 0.820032 9.6193 26.0253 37.7233 37.8143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 730 0.000256 4096 220 6464 46400 19.5952 13.9366 657.015 417.416 1108.07 1108.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 970 0.000128 4096 370 3776 98400 39.0314 28.398 869.292 837.891 1774.72 1774.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 350 0.000256 2048 80 896 27200 14.6541 6.94634 135.299 206.656 363.684 363.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1850 3.2e-05 2048 190 2560 592000 84.422 56.1891 1875.41 1674.02 3690.18 3690.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000512 4096 220 640 33600 6.61091 182.021 209.468 398.149 398.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.001024 4096 245 1024 14160 3.26794 78.599 104.973 186.894 186.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000256 1024 430 512 55296 6.14064 3.4097 43.4027 104.847 157.932 158.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 6.4e-05 2048 90 1472 294912 35.3643 28.396 1156.82 838.767 2059.45 2059.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 0.000512 1024 170 320 36912 1.6673 13.0472 91.2556 106.016 106.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1480 0.000512 512 330 960 33408 1.15597 0.833536 21.6051 26.3364 50.0316 50.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 730 0.000256 4096 220 6464 47424 19.5229 13.9549 1565.78 419.161 2018.52 2018.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 0.000128 4096 370 3776 98496 38.9074 28.3692 2033.06 838.89 2939.34 2939.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 350 0.000256 2048 80 896 28800 14.6807 7.076 76.3387 209.526 307.751 307.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1850 3.2e-05 2048 190 2560 592896 84.2355 56.0717 4381.5 1680.61 6202.55 6202.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000512 4096 220 640 33744 6.61296 93.6436 209.687 309.988 310.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.001024 4096 245 1024 14112 3.26835 54.0448 104.875 162.242 162.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000256 1024 430 512 54528 6.11862 3.40288 27.2525 104.294 141.191 141.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 6.4e-05 2048 90 1472 294528 35.2727 28.2853 719.971 837.572 1621.21 1621.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 0.000512 1024 170 320 36864 1.67078 8.26966 90.5854 100.569 100.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1480 0.000512 512 330 960 33024 1.15158 0.826208 14.0594 26.2169 42.3526 42.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 730 0.000256 4096 220 6464 47232 19.4999 13.9292 970.44 418.75 1422.72 1422.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 0.000128 4096 370 3776 98304 38.8322 28.3397 1268.12 836.88 2172.28 2172.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 350 0.000256 2048 80 896 28416 14.6085 6.9905 48.3705 208.434 278.531 278.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1850 3.2e-05 2048 190 2560 592128 84.1491 55.9822 2741.4 1674.78 4556.45 4556.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000512 4096 220 640 33696 6.61107 58.4396 209.434 274.526 274.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.001024 4096 245 1024 13968 3.26032 44.0033 104.445 151.761 151.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000256 1024 430 512 54144 6.11232 3.39706 22.5905 103.934 136.16 136.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 6.4e-05 2048 90 1472 294336 35.3357 28.3361 591.156 838.415 1493.34 1493.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 0.000512 1024 170 320 36720 1.66666 6.64074 90.5764 98.9266 98.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1480 0.000512 512 330 960 32832 1.15264 0.823584 11.5171 26.1384 39.7295 39.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 730 0.000256 4096 220 6464 47232 19.4903 13.9391 801.616 418.333 1253.48 1253.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 0.000128 4096 370 3776 98496 38.9346 28.3914 1043.42 838.807 1949.66 1949.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 350 0.000256 2048 80 896 27648 14.6206 6.96733 40.1285 207.706 269.545 269.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1850 3.2e-05 2048 190 2560 592128 84.2613 56.095 2248.9 1677.12 4066.5 4066.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000512 4096 220 640 33552 6.59709 48.6277 209.1 264.369 264.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.001024 4096 245 1024 14016 3.26998 40.6323 104.971 148.927 148.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000256 1024 430 512 53760 6.09162 3.36896 20.269 103.494 133.353 133.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 6.4e-05 2048 90 1472 294144 35.3401 28.2952 525.52 837.58 1426.85 1426.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 0.000512 1024 170 320 36672 1.66093 6.20906 90.4662 98.3783 98.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1480 0.000512 512 330 960 32256 1.15235 0.821248 10.0054 26.0471 38.126 38.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 730 0.000256 4096 220 6464 46848 19.4859 13.9149 709.152 417.598 1160.26 1160.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 0.000128 4096 370 3776 98304 38.8742 28.3229 929.642 838.102 1835.04 1835.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 350 0.000256 2048 80 896 27648 14.5657 6.93046 101.185 206.816 329.628 329.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1850 3.2e-05 2048 190 2560 591360 84.2189 55.9199 1984.42 1675.69 3800.38 3800.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000512 4096 220 640 33600 6.61021 42.8269 209.621 259.102 259.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.001024 4096 245 1024 13920 3.25648 34.6142 104.722 142.645 142.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000256 1024 430 512 53760 6.10621 3.37466 53.9211 103.559 167.088 167.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 6.4e-05 2048 90 1472 293760 35.3792 28.3281 461.26 838.258 1363.33 1363.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1670 0.000512 1024 170 320 36720 1.66522 5.41286 90.6324 97.7544 97.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1480 0.000512 512 330 960 32640 1.1536 0.821696 8.77216 26.0779 36.9239 37.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 730 0.000256 4096 220 6464 47040 19.5421 13.9551 624.926 418.895 1077.42 1077.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 970 0.000128 4096 370 3776 97920 38.8342 28.3628 811.089 836.337 1714.73 1714.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 350 0.000256 2048 80 896 26880 14.6425 7.09837 97.7516 206.958 326.581 326.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1850 3.2e-05 2048 190 2560 591360 84.3562 56.0676 1756.56 1675.74 3572.86 3572.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000512 4096 220 640 33360 6.55744 37.8429 208.604 253.047 253.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.001024 4096 245 1024 14112 3.25632 73.2573 104.751 181.32 181.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000256 1024 430 512 55104 6.16656 3.41843 40.6239 104.843 155.186 155.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 6.4e-05 2048 90 1472 294784 35.4679 28.3505 1083.92 838.34 1986.19 1986.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 0.000512 1024 170 320 36904 1.66922 12.2188 91.1798 105.113 105.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1480 0.000512 512 330 960 33376 1.16125 0.835584 20.7842 26.3415 49.2199 49.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 730 0.000256 4096 220 6464 47264 19.5753 13.9619 1470.03 419.046 1922.72 1922.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 0.000128 4096 370 3776 98560 39.0014 28.3932 1913.98 838.566 2820.05 2820.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 0.000256 2048 80 896 29120 14.7032 7.06995 71.4238 209.528 302.854 302.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1850 3.2e-05 2048 190 2560 592704 84.4374 56.1499 4101.14 1676.49 5918.36 5918.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000512 4096 220 640 33768 6.61891 88.0508 209.899 304.613 304.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.001024 4096 245 1024 14000 3.25242 51.6454 104.378 159.328 159.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000256 1024 430 512 54656 6.16605 3.41002 26.3309 104.856 140.889 140.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 6.4e-05 2048 90 1472 294784 35.3304 28.4611 687.641 838.26 1589.8 1589.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 0.000512 1024 170 320 36848 1.66736 7.93222 90.6694 100.313 100.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1480 0.000512 512 330 960 32704 1.15277 0.821248 13.1626 26.0568 41.2941 41.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 730 0.000256 4096 220 6464 47040 19.5524 13.951 928.719 418.909 1381.24 1381.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 0.000128 4096 370 3776 98112 38.9358 28.3709 1212.66 837.153 2117.23 2117.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 0.000256 2048 80 896 28672 14.7055 7.08077 45.2186 209.536 276.673 276.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1850 3.2e-05 2048 190 2560 592256 84.252 56.0655 2605.02 1676.29 4421.77 4421.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000512 4096 220 640 33712 6.61952 57.0368 209.632 273.333 273.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.001024 4096 245 1024 13944 3.25168 43.3643 104.373 151.043 151.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000256 1024 430 512 55104 6.18022 3.42835 22.5393 104.924 137.198 137.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 6.4e-05 2048 90 1472 294336 35.4671 28.3648 581.904 836.876 1482.72 1482.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 0.000512 1024 170 320 36792 1.6696 6.83693 90.5548 99.1049 99.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1480 0.000512 512 330 960 32256 1.15302 0.817408 11.132 25.9449 39.1499 39.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 730 0.000256 4096 220 6464 47040 19.6286 13.9749 786.831 419.195 1239.73 1239.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 0.000128 4096 370 3776 98112 39.0209 28.3945 1022.76 837.339 1927.63 1927.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 350 0.000256 2048 80 896 28224 14.8054 7.05005 40.3973 209.689 272.072 272.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1850 3.2e-05 2048 190 2560 591360 84.4203 56.0947 2206.91 1674.81 4022.37 4022.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000512 4096 220 640 33600 6.6073 48.2939 209.343 264.287 264.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.001024 4096 245 1024 13888 3.25254 37.5235 104.364 145.191 145.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000256 1024 430 512 53760 6.11376 3.38406 19.7526 103.782 133.162 133.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 6.4e-05 2048 90 1472 293888 35.3331 28.5 509.862 836.928 1410.73 1410.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 0.000512 1024 170 320 36736 1.66707 6.12966 90.5468 98.3856 98.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1480 0.000512 512 330 960 32256 1.15728 0.823456 9.71674 26.1283 37.9212 38.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 730 0.000256 4096 220 6464 45696 19.4214 13.8194 669.878 414.642 1117.86 1117.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 0.000128 4096 370 3776 97664 38.8355 28.3331 893.974 837.579 1798.82 1798.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 350 0.000256 2048 80 896 26880 14.6776 6.99027 34.1692 207.413 263.379 263.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1850 3.2e-05 2048 190 2560 591360 84.1204 56.0011 1934.31 1673.1 3747.66 3747.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000512 4096 220 640 33600 6.61914 43.4332 209.606 259.699 259.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.001024 4096 245 1024 13720 3.23606 33.7422 103.777 140.808 140.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000256 1024 430 512 51520 6.14496 3.35274 16.8652 102.673 129.166 129.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 6.4e-05 2048 90 1472 293440 35.427 28.3588 452.516 835.972 1352.38 1352.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 0.000512 1024 170 320 36680 1.66899 5.28518 90.4841 97.4802 97.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1480 0.000512 512 330 960 32480 1.15597 0.815104 8.8985 25.8728 36.8383 36.9352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 730 0.000256 4096 220 6464 45920 19.562 13.8839 596.547 416.203 1046.3 1046.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 0.000128 4096 370 3776 97440 39.0671 28.3877 789.621 836.909 1694.1 1694.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 350 0.000256 2048 80 896 26880 14.5387 6.91888 31.5994 205.179 258.368 258.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1850 3.2e-05 2048 190 2560 589120 84.6117 55.9976 1710.98 1671.08 3522.81 3522.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000512 4096 220 640 33320 6.56282 38.2961 208.434 253.339 253.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.001024 4096 245 1024 14144 3.26669 75.1511 104.896 183.367 183.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000256 1024 430 512 55296 6.12883 3.4072 40.543 104.609 154.819 154.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 6.4e-05 2048 90 1472 294656 35.3602 28.3812 1075.32 837.961 1977.13 1977.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 0.000512 1024 170 320 36864 1.66906 12.2647 91.1821 105.16 105.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1480 0.000512 512 330 960 33280 1.15853 0.831968 20.3694 26.286 48.746 48.8443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 730 0.000256 4096 220 6464 47104 19.507 13.9325 1434.35 418.028 1885.92 1886.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 0.000128 4096 370 3776 98560 38.9078 28.3486 1885.94 838.213 2791.52 2791.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 0.000256 2048 80 896 28672 14.6425 7.01584 70.1572 210.131 302.077 302.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1850 3.2e-05 2048 190 2560 592896 84.1698 56.049 4049.86 1675.7 5865.93 5866.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000512 4096 220 640 33728 6.61299 87.6135 209.461 303.731 303.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.001024 4096 245 1024 14080 3.2727 54.1288 104.888 162.345 162.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000256 1024 430 512 55296 6.1313 3.41085 27.6264 104.701 141.999 142.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 6.4e-05 2048 90 1472 294400 35.3447 28.335 721.929 838.137 1623.86 1623.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 0.000512 1024 170 320 36736 1.66589 8.35789 90.5386 100.607 100.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1480 0.000512 512 330 960 33280 1.15507 0.831488 13.5093 26.3296 41.9252 42.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 730 0.000256 4096 220 6464 47104 19.497 13.9342 955.017 418.296 1406.85 1406.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 0.000128 4096 370 3776 97792 38.8502 28.326 1252.77 835.865 2155.92 2156.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 0.000256 2048 80 896 28672 14.6716 7.03696 47.8475 209.236 278.923 279.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1850 3.2e-05 2048 190 2560 592896 84.1513 55.9984 2702.24 1675.79 4518.32 4518.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000512 4096 220 640 33664 6.61094 59.4403 209.461 275.555 275.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.001024 4096 245 1024 14016 3.26803 46.932 104.95 155.204 155.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000256 1024 430 512 53760 6.08592 3.37142 22.9384 103.471 135.993 136.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 6.4e-05 2048 90 1472 294144 35.3467 28.2788 597.424 837.418 1498.57 1498.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 0.000512 1024 170 320 36672 1.66714 7.04992 90.4596 99.2196 99.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1480 0.000512 512 330 960 32256 1.15414 0.8192 10.9439 26.0398 39.0566 39.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 730 0.000256 4096 220 6464 46848 19.4872 13.9141 786.196 417.517 1237.22 1237.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 0.000128 4096 370 3776 98304 38.9008 28.3286 1039.9 837.946 1945.19 1945.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 0.000256 2048 80 896 27648 14.5565 6.92736 39.6737 206.776 268.061 268.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1850 3.2e-05 2048 190 2560 591360 84.1941 55.9323 2234.68 1674.2 4049.14 4049.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000512 4096 220 640 33600 6.60362 49.387 209.591 265.626 265.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.001024 4096 245 1024 13824 3.24966 40.6783 104.189 148.171 148.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000256 1024 430 512 55296 6.14342 3.40992 21.7946 104.854 136.325 136.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 6.4e-05 2048 90 1472 292864 35.3004 28.3254 548.781 835.616 1448.13 1448.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 0.000512 1024 170 320 36608 1.66061 6.40928 91.359 99.4705 99.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1480 0.000512 512 330 960 31744 1.14483 0.806912 9.9417 25.7194 37.713 37.8073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 730 0.000256 4096 220 6464 47104 19.5166 13.9405 720.547 418.921 1173.03 1173.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 0.000128 4096 370 3776 97280 38.8776 28.3279 940.672 836.307 1844.29 1844.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 0.000256 2048 80 896 28672 14.6985 7.03466 37.8574 209.546 269.265 269.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1850 3.2e-05 2048 190 2560 591872 84.3453 56.0048 2047.3 1675.89 3863.68 3863.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000512 4096 220 640 33536 6.61094 46.6591 211.891 265.202 265.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.001024 4096 245 1024 13760 3.25171 39.6083 104.202 147.113 147.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000256 1024 430 512 53760 6.11181 3.37344 19.3217 103.585 132.52 132.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 6.4e-05 2048 90 1472 293120 35.2646 28.3182 505.585 835.199 1404.47 1404.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 0.000512 1024 170 320 36480 1.66083 6.05949 90.2267 97.9884 98.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1480 0.000512 512 330 960 32000 1.1592 0.823104 9.47712 26.111 37.67 37.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 730 0.000256 4096 220 6464 46080 19.3763 13.8138 653.413 413.831 1100.54 1100.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 0.000128 4096 370 3776 97280 38.7968 28.28 865.744 832.633 1765.56 1765.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 350 0.000256 2048 80 896 25600 14.7675 7.0185 32.0057 207.009 260.93 261.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1850 3.2e-05 2048 190 2560 591360 84.4955 56.0417 1885.05 1676.29 3702.01 3702.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000512 4096 220 640 33280 6.56176 43.1535 208.429 258.187 258.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.001024 4096 245 1024 13824 3.2705 37.8773 104.877 146.076 146.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000256 1024 430 512 52224 6.17174 3.37379 17.4308 103.655 130.76 130.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 6.4e-05 2048 90 1472 293376 35.3695 28.287 481.056 837.324 1382.15 1382.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 0.000512 1024 170 320 36480 1.66336 5.39648 91.517 98.6207 98.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1480 0.000512 512 330 960 32256 1.16074 0.82944 8.55658 26.1501 36.7984 36.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 730 0.000256 4096 220 6464 46080 19.3922 13.8088 613.973 414.12 1061.4 1061.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 0.000128 4096 370 3776 96768 38.8623 28.3158 813.153 834.24 1714.68 1714.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 350 0.000256 2048 80 896 27648 14.5946 6.94538 33.3092 207.15 262.127 262.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1850 3.2e-05 2048 190 2560 589824 84.5825 55.9698 1774.48 1673.47 3588.64 3588.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000512 4096 220 640 33408 6.6089 39.9667 209.43 256.049 256.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 910 0.001024 4096 245 1024 14192 3.26861 99.1069 104.964 207.393 207.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000256 1024 430 512 55552 6.16573 3.41635 56.8611 104.963 171.54 171.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1190 6.4e-05 2048 90 1536 292736 35.6269 28.3795 1709.97 838.955 2613.04 2613.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1670 0.000512 1024 170 384 36528 1.69274 19.1752 93.9486 114.858 114.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1480 0.000512 512 330 1024 32768 1.16502 0.833536 18.4152 26.3599 46.8765 46.9704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 730 0.000256 4096 220 6528 46528 19.6359 13.9507 1252.5 419.367 1705.55 1705.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 970 0.000128 4096 370 3840 96384 39.158 28.3844 2799.33 838.817 3705.8 3705.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 0.000256 2048 80 896 28160 14.8322 7.03837 102.714 209.77 334.484 334.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1850 3.2e-05 2048 190 2560 591232 84.5996 56.0907 3525.49 1677.35 5343.66 5343.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000512 4096 220 640 33808 6.61709 152.822 209.781 369.262 369.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.001024 4096 245 1024 14176 3.26538 72.3184 104.972 180.609 180.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000256 1024 430 512 55552 6.13651 3.41613 52.6214 104.996 167.298 167.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 6.4e-05 2048 90 1536 292736 35.3874 28.4283 1091.28 838.913 1994.11 1994.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1670 0.000512 1024 170 384 36512 1.67296 14.0452 91.501 107.262 107.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1480 0.000512 512 330 1024 32640 1.15632 0.831808 20.233 26.2799 48.6032 48.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 730 0.000256 4096 220 6528 46464 19.6058 13.9393 1392.31 419.662 1845.62 1845.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 970 0.000128 4096 370 3840 96256 38.9571 28.338 1828.03 838.818 2734.25 2734.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 350 0.000256 2048 80 896 28160 14.7848 7.16422 101.193 211.324 334.595 334.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1850 3.2e-05 2048 190 2560 591104 84.4609 56.0681 3943.31 1677.68 5761.66 5761.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1230 0.000512 4096 220 640 33792 6.61709 139.974 209.806 356.439 356.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.001024 4096 245 1024 14144 3.26656 50.3645 104.954 158.639 158.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 0.000256 1024 430 512 55296 6.15146 3.40858 48.9506 104.672 163.315 163.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 6.4e-05 2048 90 1536 292608 35.412 28.3039 706.167 838.442 1608.43 1608.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1670 0.000512 1024 170 384 36480 1.66922 9.22605 90.6993 101.638 101.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1480 0.000512 512 330 1024 32512 1.16541 0.830816 13.5706 26.2985 41.9631 42.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 730 0.000256 4096 220 6528 46080 19.5843 13.9205 894.098 418.192 1345.9 1346.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 970 0.000128 4096 370 3840 96256 39.0198 28.3478 1183.91 838.737 2090.12 2090.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 350 0.000256 2048 80 896 27648 14.8023 7.01485 106.458 209.184 337.596 337.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1850 3.2e-05 2048 190 2560 590848 84.5669 56.0415 2551.16 1676.58 4368.48 4368.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1230 0.000512 4096 220 640 33728 6.61222 138.952 209.58 355.19 355.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.001024 4096 245 1024 14112 3.26861 43.0463 104.856 151.225 151.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1230 0.000256 1024 430 512 54528 6.13594 3.40032 47.4817 104.275 161.42 161.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 6.4e-05 2048 90 1536 292224 35.3844 28.4504 574.019 837.478 1475.43 1475.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1670 0.000512 1024 170 384 36384 1.66304 7.42195 90.4915 99.6216 99.6883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1480 0.000512 512 330 1024 32256 1.16166 0.830112 11.1376 26.2083 39.4418 39.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 730 0.000256 4096 220 6528 46080 19.6207 13.9386 729.597 418.667 1181.92 1182.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 970 0.000128 4096 370 3840 96000 38.9693 28.3316 959.655 836.722 1863.78 1863.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 350 0.000256 2048 80 896 27648 14.7105 7.00781 106.621 208.391 336.855 336.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1850 3.2e-05 2048 190 2560 590592 84.4455 55.9636 2082.06 1674.52 3897.12 3897.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 0.000512 4096 220 640 33696 6.60915 139.284 209.389 355.327 355.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 0.001024 4096 245 1024 14080 3.2727 36.9923 104.96 145.279 145.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000256 1024 430 512 55296 6.16218 3.40582 54.6815 104.768 169.151 169.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 6.4e-05 2048 90 1536 292352 35.4222 28.3281 512.89 838.701 1415.45 1415.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1670 0.000512 1024 170 384 36352 1.66694 6.75021 91.6691 100.129 100.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1480 0.000512 512 330 1024 32256 1.17018 0.834848 9.8248 26.3455 38.2793 38.3773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 730 0.000256 4096 220 6528 46080 19.6133 13.9241 651.47 418.58 1103.7 1103.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 970 0.000128 4096 370 3840 95744 38.9697 28.3284 857.886 836.304 1761.6 1761.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 350 0.000256 2048 80 896 27648 14.8227 7.02669 106.148 209.381 337.511 337.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1850 3.2e-05 2048 190 2560 590848 84.5947 55.9956 1862.35 1677.67 3680.75 3680.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000512 4096 220 640 33664 6.61155 138.406 209.601 354.666 354.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 0.001024 4096 245 1024 13920 3.25626 35.4381 104.276 143.024 143.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 0.000256 1024 430 512 53760 6.1031 3.37101 56.9941 103.436 170.033 170.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 6.4e-05 2048 90 1536 292480 35.3799 28.3197 471.927 838.786 1374.51 1374.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1670 0.000512 1024 170 384 36320 1.66448 6.53606 90.6197 98.8816 98.9286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1480 0.000512 512 330 1024 32000 1.15363 0.82112 9.25478 26.0221 37.3456 37.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 730 0.000256 4096 220 6528 45440 19.5181 13.8609 592.081 416.691 1042.26 1042.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 970 0.000128 4096 370 3840 95360 38.8942 28.3165 785.081 835.959 1688.35 1688.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 350 0.000256 2048 80 896 26880 14.6344 6.92858 103.63 206.71 332.062 332.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1850 3.2e-05 2048 190 2560 590080 84.5973 55.9759 1703.66 1677.16 3521.53 3521.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 0.000512 4096 220 640 33600 6.60685 138.181 209.433 354.266 354.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 0.001024 4096 245 1024 14016 3.26656 32.5212 104.967 140.809 140.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000256 1024 430 512 53760 6.10851 3.37046 56.7535 103.483 169.848 169.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 6.4e-05 2048 90 1536 291840 35.4396 28.2821 435.374 837.517 1336.72 1336.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1670 0.000512 1024 170 384 36288 1.66502 5.92528 90.5047 98.158 98.2045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1480 0.000512 512 330 1024 31488 1.16122 0.821248 8.50317 26.0447 36.6338 36.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 730 0.000256 4096 220 6528 45312 19.6382 13.9141 544.583 417.558 995.802 995.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 970 0.000128 4096 370 3840 96000 39.0296 28.3439 730.865 838.04 1636.39 1636.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 350 0.000256 2048 80 896 26112 14.7417 6.92694 100.275 206.801 328.898 329.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1850 3.2e-05 2048 190 2560 589824 84.5012 55.9549 1575.71 1674.4 3390.7 3390.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000512 4096 220 640 33600 6.61709 137.825 209.608 354.096 354.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 0.001024 4096 245 1024 13888 3.25277 31.3733 104.335 139.015 139.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000256 1024 430 512 53760 6.12931 3.37731 56.6786 103.759 170.083 170.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 6.4e-05 2048 90 1536 292096 35.3766 28.2802 409.324 836.675 1309.76 1309.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1670 0.000512 1024 170 384 36288 1.66896 20.3107 91.5437 113.585 113.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1480 0.000512 512 330 1024 32256 1.16122 0.827488 8.3249 26.1244 36.5409 36.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 730 0.000256 4096 220 6528 44800 19.5052 13.8228 505.768 414.522 953.73 953.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 970 0.000128 4096 370 3840 95872 38.98 28.3224 683.899 837.304 1588.61 1588.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 350 0.000256 2048 80 896 26880 14.7091 6.99178 104.42 207.349 333.605 333.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1850 3.2e-05 2048 190 2560 589568 84.4475 55.9556 1477.45 1672.62 3290.6 3290.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000512 4096 220 640 33600 6.61328 139.04 209.544 355.246 355.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 0.001024 4096 245 1024 13824 3.2543 29.7056 104.181 137.194 137.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000256 1024 430 512 55296 6.17075 3.41014 57.6792 104.845 172.237 172.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 6.4e-05 2048 90 1536 290816 35.4042 28.2654 388.288 835.554 1287.62 1287.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1670 0.000512 1024 170 384 36096 1.65683 20.2316 90.171 112.124 112.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1480 0.000512 512 330 1024 30720 1.15712 0.812544 7.42413 25.719 35.2112 35.3034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 730 0.000256 4096 220 6528 46080 19.6446 13.9393 496.206 418.892 948.794 948.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 970 0.000128 4096 370 3840 95232 39.0165 28.3339 651.012 836.244 1554.71 1554.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 350 0.000256 2048 80 896 26624 14.9085 7.04941 101.982 209.53 333.606 333.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1850 3.2e-05 2048 190 2560 589824 84.8539 56.0618 1406.81 1676.35 3224.21 3224.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000512 4096 220 640 33536 6.60944 140.093 209.411 356.161 356.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 910 0.001024 4096 245 1020 13888 3.25178 97.9547 104.322 205.581 205.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000256 1024 430 540 51968 6.21536 3.3855 56.7022 103.858 170.29 170.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1190 6.4e-05 2048 90 1440 292992 35.503 28.2816 1594.4 837.498 2495.79 2495.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1670 0.000512 1024 170 360 36288 1.67661 18.8816 93.745 114.345 114.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1480 0.000512 512 330 960 33152 1.15802 0.827392 7.05034 26.147 35.2807 35.3721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 730 0.000256 4096 220 6480 46592 19.7868 13.8183 485.638 414.934 934.282 934.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 970 0.000128 4096 370 3720 98560 38.818 28.3218 785.208 838.369 1690.82 1690.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 0.000256 2048 80 840 26880 14.7213 6.95856 94.3922 207.55 323.755 323.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1850 3.2e-05 2048 190 2520 591360 84.1509 55.908 1355.93 1674.41 3170.54 3170.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000512 4096 220 660 33376 6.61318 138.055 209.425 354.136 354.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 910 0.001024 4096 245 1024 13888 3.25197 98.0447 104.461 205.811 205.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000256 1024 430 512 53760 6.13354 3.38102 54.7041 103.887 168.237 168.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1190 6.4e-05 2048 90 1472 293888 35.4628 28.3438 1559.14 837.702 2460.76 2460.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1670 0.000512 1024 170 320 36736 1.68989 16.9201 93.6149 112.27 112.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1480 0.000512 512 330 960 32256 1.1584 0.828672 6.83427 26.1561 35.0759 35.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 730 0.000256 4096 220 6464 45696 19.4143 13.8241 466.883 415.031 915.258 915.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 970 0.000128 4096 370 3776 97664 38.826 28.3144 777.669 838.32 1683.24 1683.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 0.000256 2048 80 896 26880 14.7332 6.95296 93.2825 207.599 322.7 322.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1850 3.2e-05 2048 190 2560 591360 84.1208 56.0111 1337.33 1674.65 3152.25 3152.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000512 4096 220 640 33600 6.62048 133.665 209.8 350.132 350.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 910 0.001024 4096 245 1000 14000 3.25837 97.0241 104.701 205.038 205.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000256 1024 430 500 53760 6.07098 3.34842 56.1521 102.755 168.46 168.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1190 6.4e-05 2048 90 1450 293440 35.6213 28.3329 1614.55 836.64 2515.25 2515.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1670 0.000512 1024 170 350 36400 1.68768 18.8469 92.9116 113.488 113.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1480 0.000512 512 330 950 32480 1.15805 0.818016 6.908 25.897 34.8823 34.9741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 730 0.000256 4096 220 6450 47040 19.5054 13.8834 491.053 416.526 941.071 941.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 970 0.000128 4096 370 3750 97440 39.0817 28.3882 793.914 837.404 1698.89 1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 0.000256 2048 80 850 26880 14.6164 7.02429 96.2758 205.792 323.839 323.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1850 3.2e-05 2048 190 2550 591360 84.3598 56.0332 1372.97 1672.39 3185.88 3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000512 4096 220 650 33320 6.59357 136.712 209.134 352.482 352.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 910 0.001024 4096 245 1008 14000 3.25702 99.1949 104.918 207.42 207.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000256 1024 430 528 51520 6.17325 3.34643 57.0612 102.757 169.467 169.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1190 6.4e-05 2048 90 1440 293440 35.6068 28.3284 1620.19 836.628 2520.87 2520.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1670 0.000512 1024 170 336 36400 1.67872 17.833 92.882 112.435 112.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1480 0.000512 512 330 960 32480 1.15578 0.813312 6.99606 25.8931 34.9558 35.0478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 730 0.000256 4096 220 6480 47040 19.4765 13.8778 490.321 416.523 940.303 940.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 970 0.000128 4096 370 3744 97440 39.0724 28.3909 783.229 837.397 1688.2 1688.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 0.000256 2048 80 864 26880 14.6089 6.96234 97.3281 205.343 324.375 324.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1850 3.2e-05 2048 190 2544 589120 84.6605 56.1157 1361.29 1673.65 3175.84 3175.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000512 4096 220 672 33040 6.55363 142.082 208.503 357.186 357.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 910 0.001024 4096 245 992 14208 3.25763 96.5629 104.675 204.549 204.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000256 1024 430 512 55296 6.1671 3.40992 55.998 104.695 170.4 170.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1190 6.4e-05 2048 90 1440 294912 35.5423 28.3262 1572.26 838.04 2474.27 2474.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1670 0.000512 1024 170 320 36736 1.68538 17.0435 93.1401 111.913 111.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1480 0.000512 512 330 928 33280 1.15594 0.832512 7.68848 26.3254 36.1027 36.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 730 0.000256 4096 220 6464 47616 19.4864 13.9346 568.264 418.253 1020.04 1020.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 970 0.000128 4096 370 3744 98816 38.8035 28.318 877.251 835.648 1780.12 1780.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 0.000256 2048 80 864 31744 14.4687 7.02275 109.438 209.208 340.27 340.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1850 3.2e-05 2048 190 2528 593920 84.1793 55.9759 1564 1677.21 3381.5 3381.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000512 4096 220 640 33664 6.61293 128.512 209.443 344.613 344.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 910 0.001024 4096 245 992 13440 3.1897 130.139 102.44 235.823 235.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000256 1024 430 512 53760 6.11165 3.38445 77.1825 103.785 190.593 190.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 6.4e-05 2048 90 1440 291840 35.3202 28.3593 1949.72 835.535 2849.04 2849.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1670 0.000512 1024 170 320 36480 1.6887 25.534 90.9843 118.25 118.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1480 0.000512 512 330 928 32640 1.15834 0.828224 11.5306 26.2102 39.8252 39.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 730 0.000256 4096 220 6464 46080 19.395 13.8203 833.77 414.63 1281.72 1281.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 970 0.000128 4096 370 3744 97920 38.8671 28.3392 1298.44 836.837 2202.59 2202.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 0.000256 2048 80 864 30720 14.3218 6.97203 154.45 207.401 383.273 383.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1850 3.2e-05 2048 190 2528 591360 83.9929 55.8485 2339.52 1671.13 4150.62 4150.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000512 4096 220 640 33120 6.56122 185.435 208.417 400.457 400.516
