# FPGA
My FPGA exercise with verilog
