#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Sep  9 16:54:47 2024
# Process ID: 16605
# Current directory: /home/hamada/K_Pro/firmware/MikumariPrim/MikumariPrim-Ex
# Command line: vivado
# Log file: /home/hamada/K_Pro/firmware/MikumariPrim/MikumariPrim-Ex/vivado.log
# Journal file: /home/hamada/K_Pro/firmware/MikumariPrim/MikumariPrim-Ex/vivado.jou
# Running On: daqmwpc4.kek.jp, OS: Linux, CPU Frequency: 2499.847 MHz, CPU Physical cores: 6, Host memory: 33538 MB
#-----------------------------------------------------------
start_gui
open_project /home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run synth_1 -name synth_1
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list u_MMCM_CDCM/inst/clk_slow ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[4]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[5]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[6]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[7]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[8]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[9]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[10]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[11]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[12]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[13]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[14]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[15]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[16]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[17]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[18]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[19]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[20]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[21]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[22]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[23]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[24]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[25]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[26]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[27]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[28]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[29]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[30]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[4]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[5]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[6]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[7]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[8]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check[4]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_bitslip[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_bitslip[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_bitslip[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/status_init[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/status_init[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/status_init[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[4]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[5]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[6]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[7]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[8]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[9]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[10]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[11]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[12]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[13]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[14]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[15]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[16]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[17]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[18]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[19]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[20]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[21]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[22]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[23]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[24]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[25]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[26]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[27]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[28]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[29]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[30]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_in[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_in[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_in[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_in[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_in[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 5 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_out[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_out[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_out[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_out[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_out[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/back_ch_inst[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/back_ch_inst[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/back_ch_inst[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[1]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[2]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[3]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[4]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[5]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[6]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_header[0]} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_header[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[0]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[1]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[2]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[3]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[4]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[5]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[6]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[7]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[8]} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {miku_data_rx[0]} {miku_data_rx[1]} {miku_data_rx[2]} {miku_data_rx[3]} {miku_data_rx[4]} {miku_data_rx[5]} {miku_data_rx[6]} {miku_data_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {miku_data_tx[0]} {miku_data_tx[1]} {miku_data_tx[2]} {miku_data_tx[3]} {miku_data_tx[4]} {miku_data_tx[5]} {miku_data_tx[6]} {miku_data_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {pulse_type_out[0]} {pulse_type_out[1]} {pulse_type_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_is_collapsed ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_is_idle ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_is_ktype ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list cbt_lane_up ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_rx_up ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbttx/cbt_tx_up ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/cdcm_patt_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list checksum_err ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list u_Miku_Inst/u_CbtLane/clock_lost ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbttx/data_ack ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/decoder_bit_aligned ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbttx/encoder_beat ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list frame_broken ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list u_Miku_Inst/u_CbtLane/init_cdcm_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list u_Miku_Inst/u_CbtLane/init_from_rxquality ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list u_Miku_Inst/u_CbtLane/lane_up ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list miku_last_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list miku_last_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list miku_tx_ack ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list miku_valid_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list miku_valid_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list mikumari_link_up ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list pattern_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list pulse_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list recv_terminated ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbttx/send_ttype_char ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/valid_out ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbttx/valid_to_encoder ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list watchdog_error ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list u_Miku_Inst/u_CbtLane/u_cbtrx/watchdog_timeout ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/hamada/K_Pro/firmware/MikumariPrim/MikumariPrim-Ex/build/MikumariPrim-Ex.runs/impl_1/toplevel.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {/home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.runs/impl_1/toplevel.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {/home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.runs/impl_1/toplevel.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {/home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.runs/impl_1/toplevel.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u_Miku_Inst/u_CbtLane/u_cbtrx/back_ch_inst} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_data} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_header} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_is_collapsed} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_is_idle} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_char_is_ktype} {u_Miku_Inst/u_CbtLane/u_cbtrx/cbt_rx_up} {u_Miku_Inst/u_CbtLane/u_cbtrx/cdcm_patt_error} {u_Miku_Inst/u_CbtLane/u_cbtrx/decoder_bit_aligned} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/boudary_vector} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/reg_dout_serdes} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/sig_idelay_check} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_bitslip} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/status_init} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/success_vector} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_in} {u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/tap_value_out} {u_Miku_Inst/u_CbtLane/u_cbtrx/valid_out} {u_Miku_Inst/u_CbtLane/u_cbtrx/watchdog_timeout} {u_Miku_Inst/u_CbtLane/u_cbttx/cbt_tx_up} {u_Miku_Inst/u_CbtLane/u_cbttx/char_in_encoder} {u_Miku_Inst/u_CbtLane/u_cbttx/data_ack} {u_Miku_Inst/u_CbtLane/u_cbttx/encoder_beat} {u_Miku_Inst/u_CbtLane/u_cbttx/send_ttype_char} {u_Miku_Inst/u_CbtLane/u_cbttx/valid_to_encoder} }
set_property TRIGGER_COMPARE_VALUE eq4'h7 [get_hw_probes u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'h7 [get_hw_probes u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property PROBES.FILE {/home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.runs/impl_1/toplevel.ltx} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {/home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.runs/impl_1/toplevel.ltx} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {/home/hamada/K_Pro/firmware/MikumariSecnd/MikumariSecnd-Ex/build/MikumariSecnd-Ex.runs/impl_1/toplevel.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq4'h7 [get_hw_probes u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
undo
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'hX [get_hw_probes u_Miku_Inst/u_CbtLane/u_cbtrx/u_cdcm_rx/state_idelay -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k160t_0] -filter {CELL_NAME=~"u_ila_0"}]]
open_project /home/hamada/K_Pro/firmware/MikumariPrim/MikumariPrim-Ex/build/MikumariPrim-Ex.xpr
update_compile_order -fileset sources_1
current_project MikumariSecnd-Ex
