$date
  Thu Mar  5 09:35:34 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module t_func $end
$var reg 4 ! i_t[3:0] $end
$var reg 1 " y_t $end
$scope module module_func $end
$var reg 4 # i[3:0] $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
1"
b0000 #
1$
#1000000000000
b0001 !
b0001 #
#2000000000000
b0100 !
b0100 #
#3000000000000
b1001 !
b1001 #
#4000000000000
b1110 !
b1110 #
#5000000000000
b0010 !
0"
b0010 #
0$
#6000000000000
b0011 !
b0011 #
#7000000000000
b0101 !
b0101 #
#8000000000000
b0110 !
b0110 #
#9000000000000
b0111 !
b0111 #
#10000000000000
b1000 !
b1000 #
#11000000000000
b1010 !
b1010 #
#12000000000000
b1011 !
b1011 #
#13000000000000
b1100 !
b1100 #
#14000000000000
b1101 !
b1101 #
#15000000000000
b1111 !
b1111 #
#16000000000000
