read -sv run_verilog_mid/adder_32b_9_72_9f73e34157ee8724a9bc6524fe0b104f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_72_9f73e34157ee8724a9bc6524fe0b104f_yosys.v
