#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Nov 21 09:01:39 2025
# Process ID         : 41652
# Current directory  : C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent22644 C:\Users\fulbr\Documents\School Documents\ENEL453_2025\ENEL-453\lab7\lab7\lab7.xpr
# Log file           : C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/vivado.log
# Journal file       : C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7\vivado.jou
# Running On         : Chloes_Laptop
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 8840U w/ Radeon 780M Graphics      
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16398 MB
# Swap memory        : 36507 MB
# Total Virtual      : 52905 MB
# Available Virtual  : 21811 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab7/lab7' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 1650.262 ; gain = 198.965
update_compile_order -fileset sources_1
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
Command: synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12588
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2124.055 ; gain = 473.793
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (3#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (4#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (5#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (7#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (8#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (10#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (12#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (13#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (15#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (16#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (17#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (18#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (19#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (20#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.980 ; gain = 596.719
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 09:03:04 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 6            | 0        |
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 6            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ADC_select' are not read. First unread bit index is 0. 
RTL Name 'ADC_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 9.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'adc_method_select' are not read. First unread bit index is 0. 
RTL Name 'adc_method_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 10.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'overflow_error' was assigned but not read. 
RTL Name 'overflow_error', Hierarchy 'bin_to_bcd', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv', Line 52.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sar_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sar_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sar_ready' declared and are not set.
RTL Name 'pwm_adc_sar_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sweep_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sweep_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sweep_ready' declared and are not set.
RTL Name 'pwm_adc_sweep_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sar' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sar', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sweep' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sweep', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scalar', File 'scalar.sv', Line 6.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scalar', File 'scalar.sv', Line 7.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 2.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 3.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.980 ; gain = 596.719
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2246.980 ; gain = 596.719
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.srcs/utils_1/imports/synth_1/r2r_adc_sar.dcp with file C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1/lab_7_new_top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Nov 21 09:03:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1/runme.log
[Fri Nov 21 09:03:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-13:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.617 ; gain = 6.637
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636562A
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab_7_new_top_level
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2589.906 ; gain = 105.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.777 ; gain = 223.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.777 ; gain = 223.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.777 ; gain = 223.234
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XADC_INST'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2728.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_INST/inst'
Finished Parsing XDC File [c:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_INST/inst'
Parsing XDC File [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]
WARNING: [Vivado 12-584] No ports matched 'buzzer_out'. [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc:112]
Finished Parsing XDC File [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lab_7_new_top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2842.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2891.180 ; gain = 406.637
63 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2891.180 ; gain = 468.023
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3497.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3497.730 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3497.730 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3497.730 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3497.730 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.730 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3497.730 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3497.730 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3497.730 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3497.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3560.234 ; gain = 62.504
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Nov 21 09:19:39 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Nov 21 09:21:49 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
close_design
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
Command: synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (3#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (4#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (5#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (7#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (8#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (10#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (12#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (13#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (15#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (16#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (17#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (18#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (19#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (20#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 09:22:51 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 6            | 0        |
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 6            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ADC_select' are not read. First unread bit index is 0. 
RTL Name 'ADC_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 9.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'adc_method_select' are not read. First unread bit index is 0. 
RTL Name 'adc_method_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 10.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'overflow_error' was assigned but not read. 
RTL Name 'overflow_error', Hierarchy 'bin_to_bcd', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv', Line 52.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sar_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sar_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sar_ready' declared and are not set.
RTL Name 'pwm_adc_sar_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sweep_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sweep_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sweep_ready' declared and are not set.
RTL Name 'pwm_adc_sweep_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sar' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sar', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sweep' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sweep', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scalar', File 'scalar.sv', Line 6.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scalar', File 'scalar.sv', Line 7.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 2.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 3.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
reset_run impl_1
launch_runs impl_1 -jobs 16
[Fri Nov 21 09:23:22 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Nov 21 09:23:48 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
close_project
open_project {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-13:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636562A
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4440.148 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4440.148 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4440.148 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4440.148 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4440.148 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 4440.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 4440.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4440.148 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
close_hw_manager
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
Command: synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (3#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (4#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (5#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (7#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (8#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (10#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (12#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (13#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (15#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (16#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (17#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (18#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (19#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (20#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 09:34:52 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 6            | 0        |
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 6            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ADC_select' are not read. First unread bit index is 0. 
RTL Name 'ADC_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 9.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'adc_method_select' are not read. First unread bit index is 0. 
RTL Name 'adc_method_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 10.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'overflow_error' was assigned but not read. 
RTL Name 'overflow_error', Hierarchy 'bin_to_bcd', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv', Line 52.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sar_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sar_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sar_ready' declared and are not set.
RTL Name 'pwm_adc_sar_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sweep_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sweep_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sweep_ready' declared and are not set.
RTL Name 'pwm_adc_sweep_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sar' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sar', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sweep' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sweep', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scalar', File 'scalar.sv', Line 6.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scalar', File 'scalar.sv', Line 7.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 2.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 3.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.srcs/utils_1/imports/synth_1/r2r_adc_sar.dcp with file C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1/lab_7_new_top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Nov 21 09:35:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1/runme.log
[Fri Nov 21 09:35:09 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-13:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183636562A
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
<<<<<<< HEAD
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183636562A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 21 00:40:01 2025...
=======
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4440.148 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4440.148 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4440.148 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4440.148 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 4440.148 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4440.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4440.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4440.148 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
Command: synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (3#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (4#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (5#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (7#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (8#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (10#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (12#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (13#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (15#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (16#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (17#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (18#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (19#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (20#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 09:42:05 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 6            | 0        |
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 6            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ADC_select' are not read. First unread bit index is 0. 
RTL Name 'ADC_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 9.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'adc_method_select' are not read. First unread bit index is 0. 
RTL Name 'adc_method_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 10.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'overflow_error' was assigned but not read. 
RTL Name 'overflow_error', Hierarchy 'bin_to_bcd', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv', Line 52.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sar_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sar_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sar_ready' declared and are not set.
RTL Name 'pwm_adc_sar_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sweep_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sweep_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sweep_ready' declared and are not set.
RTL Name 'pwm_adc_sweep_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sar' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sar', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sweep' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sweep', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scalar', File 'scalar.sv', Line 6.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scalar', File 'scalar.sv', Line 7.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 2.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 3.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4440.148 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab_7_new_top_level
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (0#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XADC_INST'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_INST/inst'
Finished Parsing XDC File [c:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_INST/inst'
Parsing XDC File [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]
WARNING: [Vivado 12-584] No ports matched 'buzzer_out'. [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc:112]
Finished Parsing XDC File [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/Basys3_Lab_7.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/lab_7_new_top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
62 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4440.148 ; gain = 0.000
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint 
Command: synth_design -top lab_7_new_top_level -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:9]
INFO: [Synth 8-6157] synthesizing module 'lab_7_new_top_level' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (1#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/synchronizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (2#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/.Xil/Vivado-41652-Chloes_Laptop/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sweep' (3#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'r2r_adc_sar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mydowncounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010011100010000 
INFO: [Synth 8-6155] done synthesizing module 'mydowncounter' (4#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/mydowncounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'r2r_adc_sar' (5#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/r2r_adc_sar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'muxS_W' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized0' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized0' (6#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm_adc_sweep' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6155] done synthesizing module 'pwm' (7#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'downcounter' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
	Parameter PERIOD bound to: 32'sb00000000000000000010100000000000 
INFO: [Synth 8-6155] done synthesizing module 'downcounter' (8#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/downcounter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pwm_adc_sweep' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/pwm_adc_sweep.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized1' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized1' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized2' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized2' (9#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adc_averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001000 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (10#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/averager.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adc_averager' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/adc_averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scaling_calibrator' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized3' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized3' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized4' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 3 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized4' (11#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'scaling_calibrator' (12#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scaling_calibrator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'scalar' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
	Parameter IN_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SCALAR_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter SHIFT_WIDTH bound to: 32'sb00000000000000000000000000000101 
INFO: [Synth 8-6155] done synthesizing module 'scalar' (13#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/scalar.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'muxS_W__parameterized5' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
	Parameter S bound to: 1 - type: integer 
	Parameter W bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'muxS_W__parameterized5' (14#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/muxS_W.sv:1]
INFO: [Synth 8-6157] synthesizing module 'basys_display' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (15#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (16#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (17#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (18#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'basys_display' (19#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/basys_display.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'lab_7_new_top_level' (20#1) [C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4440.148 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 10:10:08 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-5  | WARNING  | 6            | 0        |
| ASSIGN-6  | WARNING  | 1            | 0        |
| ASSIGN-10 | WARNING  | 6            | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'ADC_select' are not read. First unread bit index is 0. 
RTL Name 'ADC_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 9.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'adc_method_select' are not read. First unread bit index is 0. 
RTL Name 'adc_method_select', Hierarchy 'basys_display', File 'basys_display.sv', Line 10.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'overflow_error' was assigned but not read. 
RTL Name 'overflow_error', Hierarchy 'bin_to_bcd', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/bin_to_bcd.sv', Line 52.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sar_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sar_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sar_ready' declared and are not set.
RTL Name 'pwm_adc_sar_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_adc_sweep_raw_data' are not set. First unset bit index is 0. 
RTL Name 'pwm_adc_sweep_raw_data', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 28.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'pwm_adc_sweep_ready' declared and are not set.
RTL Name 'pwm_adc_sweep_ready', Hierarchy 'lab_7_new_top_level', File 'C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab_7_new_top_level.sv', Line 27.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sar' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sar', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'pwm_out_sweep' are not set. First unset bit index is 0. 
RTL Name 'pwm_out_sweep', Hierarchy 'lab_7_new_top_level', File 'lab_7_new_top_level.sv', Line 26.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scalar', File 'scalar.sv', Line 6.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scalar', File 'scalar.sv', Line 7.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'clk' are not read. First unread bit index is 0. 
RTL Name 'clk', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 2.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'reset' are not read. First unread bit index is 0. 
RTL Name 'reset', Hierarchy 'scaling_calibrator', File 'scaling_calibrator.sv', Line 3.
INFO: [Synth 37-85] Total of 13 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4440.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4440.148 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.srcs/utils_1/imports/synth_1/r2r_adc_sar.dcp with file C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1/lab_7_new_top_level.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Nov 21 10:10:15 2025] Launched synth_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/synth_1/runme.log
[Fri Nov 21 10:10:16 2025] Launched impl_1...
Run output will be captured here: C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/fulbr/Documents/School Documents/ENEL453_2025/ENEL-453/lab7/lab7/lab7.runs/impl_1/lab_7_new_top_level.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
>>>>>>> 8a18416313710f7f9fa36a6f5e9690dfb417dc3c
