{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 17:53:47 2024 " "Info: Processing started: Mon Mar 18 17:53:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course_work -c course_work" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course_work EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course_work" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1869 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "144 144 " "Critical Warning: No exact pin location assignment(s) for 144 pins of 144 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[14\] " "Info: Pin registers_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[13\] " "Info: Pin registers_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[12\] " "Info: Pin registers_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[11\] " "Info: Pin registers_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[10\] " "Info: Pin registers_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[9\] " "Info: Pin registers_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[8\] " "Info: Pin registers_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[7\] " "Info: Pin registers_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[6\] " "Info: Pin registers_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[5\] " "Info: Pin registers_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[4\] " "Info: Pin registers_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[3\] " "Info: Pin registers_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[2\] " "Info: Pin registers_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[1\] " "Info: Pin registers_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_data_out\[0\] " "Info: Pin registers_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 392 136 353 408 "registers_data_out\[14..0\]" "" } { 448 1464 1592 464 "registers_data_out\[14..0\]" "" } { 256 512 664 272 "registers_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 522 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[3\] " "Info: Pin registers_address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 1088 1248 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 525 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[2\] " "Info: Pin registers_address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 1088 1248 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 526 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[1\] " "Info: Pin registers_address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 1088 1248 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 527 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_address\[0\] " "Info: Pin registers_address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_address[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 368 136 344 384 "registers_address\[3..0\]" "" } { 496 1088 1248 512 "registers_address\[3..0\]" "" } { 272 968 1128 288 "registers_address\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 528 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF_new " "Info: Pin OF_new not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OF_new } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 592 136 312 608 "OF_new" "" } { 912 624 704 928 "OF_new" "" } { 576 912 968 592 "OF_new" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[11\] " "Info: Pin memory_addreass\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 531 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[10\] " "Info: Pin memory_addreass\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 532 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[9\] " "Info: Pin memory_addreass\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 533 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[8\] " "Info: Pin memory_addreass\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 534 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[7\] " "Info: Pin memory_addreass\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 535 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[6\] " "Info: Pin memory_addreass\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 536 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[5\] " "Info: Pin memory_addreass\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 537 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[4\] " "Info: Pin memory_addreass\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 538 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[3\] " "Info: Pin memory_addreass\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[2\] " "Info: Pin memory_addreass\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 540 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[1\] " "Info: Pin memory_addreass\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_addreass\[0\] " "Info: Pin memory_addreass\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_addreass[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 264 136 354 280 "memory_addreass\[11..0\]" "" } { 240 968 1128 256 "memory_addreass\[11..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_addreass[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 542 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[14\] " "Info: Pin memory_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 545 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[13\] " "Info: Pin memory_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 546 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[12\] " "Info: Pin memory_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 547 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[11\] " "Info: Pin memory_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 548 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[10\] " "Info: Pin memory_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 549 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[9\] " "Info: Pin memory_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 550 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[8\] " "Info: Pin memory_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 551 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[7\] " "Info: Pin memory_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 552 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[6\] " "Info: Pin memory_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 553 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[5\] " "Info: Pin memory_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[4\] " "Info: Pin memory_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[3\] " "Info: Pin memory_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[2\] " "Info: Pin memory_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[1\] " "Info: Pin memory_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_out\[0\] " "Info: Pin memory_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 288 136 352 304 "memory_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[14\] " "Info: Pin stack_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[13\] " "Info: Pin stack_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[12\] " "Info: Pin stack_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[11\] " "Info: Pin stack_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[10\] " "Info: Pin stack_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[9\] " "Info: Pin stack_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[8\] " "Info: Pin stack_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[7\] " "Info: Pin stack_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[6\] " "Info: Pin stack_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[5\] " "Info: Pin stack_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[4\] " "Info: Pin stack_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[3\] " "Info: Pin stack_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[2\] " "Info: Pin stack_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[1\] " "Info: Pin stack_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_data_out\[0\] " "Info: Pin stack_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_data_out[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 656 1608 1810 672 "stack_data_out\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF_current " "Info: Pin ZF_current not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ZF_current } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 472 136 312 488 "ZF_current" "" } { 592 632 696 608 "ZF_current" "" } { 304 608 664 320 "ZF_current" "" } { 832 896 960 848 "ZF_current" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF_current } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZF_new " "Info: Pin ZF_new not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ZF_new } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 544 136 312 560 "ZF_new" "" } { 544 912 968 560 "ZF_new" "" } { 848 624 704 864 "ZF_new" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ZF_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[7\] " "Info: Pin ALU_control\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 485 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[6\] " "Info: Pin ALU_control\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 486 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[5\] " "Info: Pin ALU_control\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 487 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[4\] " "Info: Pin ALU_control\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 488 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[3\] " "Info: Pin ALU_control\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 489 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[2\] " "Info: Pin ALU_control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 490 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[1\] " "Info: Pin ALU_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 491 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_control\[0\] " "Info: Pin ALU_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ALU_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 448 136 317 464 "ALU_control\[7..0\]" "" } { 560 592 696 576 "ALU_control\[0\]" "" } { 576 592 696 592 "ALU_control\[1\]" "" } { 640 592 696 656 "ALU_control\[2\]" "" } { 656 592 696 672 "ALU_control\[3\]" "" } { 672 592 696 688 "ALU_control\[4\]" "" } { 688 592 696 704 "ALU_control\[5\]" "" } { 704 592 696 720 "ALU_control\[6\]" "" } { 720 592 696 736 "ALU_control\[7\]" "" } { 288 968 1128 304 "ALU_control\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 492 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SF_current " "Info: Pin SF_current not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SF_current } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 496 136 312 512 "SF_current" "" } { 608 632 696 624 "SF_current" "" } { 320 608 664 336 "SF_current" "" } { 848 896 960 864 "SF_current" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF_current } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF_current " "Info: Pin OF_current not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OF_current } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 520 136 312 536 "OF_current" "" } { 864 896 960 880 "OF_current" "" } { 624 632 696 640 "OF_current" "" } { 336 608 665 352 "OF_current" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF_current } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[1\] " "Info: Pin registers_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 344 136 338 360 "registers_control\[1..0\]" "" } { 464 1144 1248 480 "registers_control\[0\]" "" } { 480 1144 1248 496 "registers_control\[1\]" "" } { 256 968 1128 272 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 523 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "registers_control\[0\] " "Info: Pin registers_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { registers_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 344 136 338 360 "registers_control\[1..0\]" "" } { 464 1144 1248 480 "registers_control\[0\]" "" } { 480 1144 1248 496 "registers_control\[1\]" "" } { 256 968 1128 272 "registers_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { registers_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 524 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_control\[1\] " "Info: Pin stack_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 323 432 "stack_control\[1..0\]" "" } { 616 1160 1255 632 "stack_control\[0\]" "" } { 632 1160 1255 648 "stack_control\[1\]" "" } { 304 968 1128 320 "stack_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 529 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_control\[0\] " "Info: Pin stack_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 416 136 323 432 "stack_control\[1..0\]" "" } { 616 1160 1255 632 "stack_control\[0\]" "" } { 632 1160 1255 648 "stack_control\[1\]" "" } { 304 968 1128 320 "stack_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 530 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SF_new " "Info: Pin SF_new not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SF_new } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 568 136 312 584 "SF_new" "" } { 560 912 968 576 "SF_new" "" } { 880 624 704 896 "SF_new" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SF_new } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "long_push " "Info: Pin long_push not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { long_push } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 704 1552 1728 720 "long_push" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { long_push } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "long_pop " "Info: Pin long_pop not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { long_pop } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 720 1552 1728 736 "long_pop" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { long_pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[1\] " "Info: Pin memory_control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 240 136 337 256 "memory_control\[1..0\]" "" } { 224 968 1128 240 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 543 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_control\[0\] " "Info: Pin memory_control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_control[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 240 136 337 256 "memory_control\[1..0\]" "" } { 224 968 1128 240 "memory_control\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 544 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[14\] " "Info: Pin stack_reg_0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[13\] " "Info: Pin stack_reg_0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[12\] " "Info: Pin stack_reg_0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[11\] " "Info: Pin stack_reg_0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[10\] " "Info: Pin stack_reg_0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[9\] " "Info: Pin stack_reg_0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[8\] " "Info: Pin stack_reg_0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[7\] " "Info: Pin stack_reg_0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[6\] " "Info: Pin stack_reg_0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[5\] " "Info: Pin stack_reg_0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[4\] " "Info: Pin stack_reg_0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[3\] " "Info: Pin stack_reg_0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[2\] " "Info: Pin stack_reg_0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[1\] " "Info: Pin stack_reg_0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_0\[0\] " "Info: Pin stack_reg_0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_0[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 608 1616 1803 624 "stack_reg_0\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[14\] " "Info: Pin stack_reg_1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[13\] " "Info: Pin stack_reg_1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[12\] " "Info: Pin stack_reg_1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[11\] " "Info: Pin stack_reg_1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[10\] " "Info: Pin stack_reg_1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[9\] " "Info: Pin stack_reg_1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[8\] " "Info: Pin stack_reg_1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[7\] " "Info: Pin stack_reg_1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[6\] " "Info: Pin stack_reg_1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[5\] " "Info: Pin stack_reg_1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[4\] " "Info: Pin stack_reg_1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[3\] " "Info: Pin stack_reg_1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[2\] " "Info: Pin stack_reg_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[1\] " "Info: Pin stack_reg_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_1\[0\] " "Info: Pin stack_reg_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_1[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 624 1616 1803 640 "stack_reg_1\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[14\] " "Info: Pin stack_reg_2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[13\] " "Info: Pin stack_reg_2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[12\] " "Info: Pin stack_reg_2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[11\] " "Info: Pin stack_reg_2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[10\] " "Info: Pin stack_reg_2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[9\] " "Info: Pin stack_reg_2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[8\] " "Info: Pin stack_reg_2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[7\] " "Info: Pin stack_reg_2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[6\] " "Info: Pin stack_reg_2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[5\] " "Info: Pin stack_reg_2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 614 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[4\] " "Info: Pin stack_reg_2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[3\] " "Info: Pin stack_reg_2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[2\] " "Info: Pin stack_reg_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 617 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[1\] " "Info: Pin stack_reg_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stack_reg_2\[0\] " "Info: Pin stack_reg_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { stack_reg_2[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 640 1616 1803 656 "stack_reg_2\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack_reg_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 448 1192 1248 464 "clk" "" } { 224 608 664 240 "clk" "" } { 528 632 696 544 "clk" "" } { 832 608 704 848 "clk" "" } { 600 1160 1248 616 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[12\] " "Info: Pin memory_data_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[12] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 495 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[10\] " "Info: Pin memory_data_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[10] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[11\] " "Info: Pin memory_data_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[11] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[14\] " "Info: Pin memory_data_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[14] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 493 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[13\] " "Info: Pin memory_data_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[13] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 494 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[5\] " "Info: Pin memory_data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[5] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[4\] " "Info: Pin memory_data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[4] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[7\] " "Info: Pin memory_data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[7] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 500 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[6\] " "Info: Pin memory_data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[6] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[9\] " "Info: Pin memory_data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[9] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 498 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[8\] " "Info: Pin memory_data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[8] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 499 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[1\] " "Info: Pin memory_data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[1] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[3\] " "Info: Pin memory_data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[3] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[2\] " "Info: Pin memory_data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[2] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memory_data_in\[0\] " "Info: Pin memory_data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { memory_data_in[0] } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 200 136 336 216 "memory_data_in\[14..0\]" "" } { 240 512 664 256 "memory_data_in\[14..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory_data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Destination node control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[14\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1080 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Destination node control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[13\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1081 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Destination node control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[12\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1082 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Destination node control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[11\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1083 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node control_block:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 1084 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flags:inst1\|inst5 " "Info: Destination node flags:inst1\|inst5" {  } { { "flags.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/flags.bdf" { { 56 568 632 104 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { flags:inst1|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 467 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "cpu.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/cpu.bdf" { { 176 168 336 192 "clk" "" } { 448 1192 1248 464 "clk" "" } { 224 608 664 240 "clk" "" } { 528 632 696 544 "clk" "" } { 832 608 704 848 "clk" "" } { 600 1160 1248 616 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "143 unused 3.3V 15 128 0 " "Info: Number of I/O pins in group: 143 (unused VREF, 3.3V VCCIO, 15 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "8.795 ns register register " "Info: Estimated most critical path is register to register delay of 8.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 1 REG LAB_X14_Y17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y17; Fanout = 16; REG Node = 'control_block:inst\|takt:inst\|lpm_counter3:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 0.810 ns control_block:inst\|inst34~0 2 COMB LAB_X14_Y14 1 " "Info: 2: + IC(0.538 ns) + CELL(0.272 ns) = 0.810 ns; Loc. = LAB_X14_Y14; Fanout = 1; COMB Node = 'control_block:inst\|inst34~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] control_block:inst|inst34~0 } "NODE_NAME" } } { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 1224 1680 1744 1272 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.053 ns) 1.584 ns control_block:inst\|inst34 3 COMB LAB_X14_Y13 7 " "Info: 3: + IC(0.721 ns) + CELL(0.053 ns) = 1.584 ns; Loc. = LAB_X14_Y13; Fanout = 7; COMB Node = 'control_block:inst\|inst34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { control_block:inst|inst34~0 control_block:inst|inst34 } "NODE_NAME" } } { "control_block.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/control_block.bdf" { { 1224 1680 1744 1272 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.272 ns) 2.629 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~20 4 COMB LAB_X14_Y17 1 " "Info: 4: + IC(0.773 ns) + CELL(0.272 ns) = 2.629 ns; Loc. = LAB_X14_Y17; Fanout = 1; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { control_block:inst|inst34 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~20 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 3.602 ns control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~22 5 COMB LAB_X17_Y16 22 " "Info: 5: + IC(0.819 ns) + CELL(0.154 ns) = 3.602 ns; Loc. = LAB_X17_Y16; Fanout = 22; COMB Node = 'control_block:inst\|lpm_bustri2:inst18\|lpm_bustri:lpm_bustri_component\|dout\[3\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~20 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.003 ns registers:inst2\|inst37~1 6 COMB LAB_X17_Y16 30 " "Info: 6: + IC(0.129 ns) + CELL(0.272 ns) = 4.003 ns; Loc. = LAB_X17_Y16; Fanout = 30; COMB Node = 'registers:inst2\|inst37~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~22 registers:inst2|inst37~1 } "NODE_NAME" } } { "registers.bdf" "" { Schematic "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/registers.bdf" { { 512 1048 1112 560 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.154 ns) 4.829 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~125 7 COMB LAB_X17_Y12 1 " "Info: 7: + IC(0.672 ns) + CELL(0.154 ns) = 4.829 ns; Loc. = LAB_X17_Y12; Fanout = 1; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { registers:inst2|inst37~1 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~125 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.053 ns) 5.835 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~39 8 COMB LAB_X15_Y15 3 " "Info: 8: + IC(0.953 ns) + CELL(0.053 ns) = 5.835 ns; Loc. = LAB_X15_Y15; Fanout = 3; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~125 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~39 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.154 ns) 6.558 ns registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~40 9 COMB LAB_X13_Y15 2 " "Info: 9: + IC(0.569 ns) + CELL(0.154 ns) = 6.558 ns; Loc. = LAB_X13_Y15; Fanout = 2; COMB Node = 'registers:inst2\|lpm_bustri1:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~39 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~40 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.536 ns) + CELL(0.272 ns) 7.366 ns control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[9\]~30 10 COMB LAB_X14_Y18 23 " "Info: 10: + IC(0.536 ns) + CELL(0.272 ns) = 7.366 ns; Loc. = LAB_X14_Y18; Fanout = 23; COMB Node = 'control_block:inst\|lpm_bustri1:inst41\|lpm_bustri:lpm_bustri_component\|dout\[9\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~40 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.155 ns) 8.795 ns registers:inst2\|lpm_dff0:register_8\|lpm_ff:lpm_ff_component\|dffs\[9\] 11 REG LAB_X17_Y12 1 " "Info: 11: + IC(1.274 ns) + CELL(0.155 ns) = 8.795 ns; Loc. = LAB_X17_Y12; Fanout = 1; REG Node = 'registers:inst2\|lpm_dff0:register_8\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]~30 registers:inst2|lpm_dff0:register_8|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 20.59 % ) " "Info: Total cell delay = 1.811 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.984 ns ( 79.41 % ) " "Info: Total interconnect delay = 6.984 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.795 ns" { control_block:inst|takt:inst|lpm_counter3:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] control_block:inst|inst34~0 control_block:inst|inst34 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~20 control_block:inst|lpm_bustri2:inst18|lpm_bustri:lpm_bustri_component|dout[3]~22 registers:inst2|inst37~1 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~125 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~39 registers:inst2|lpm_bustri1:inst|lpm_bustri:lpm_bustri_component|dout[9]~40 control_block:inst|lpm_bustri1:inst41|lpm_bustri:lpm_bustri_component|dout[9]~30 registers:inst2|lpm_dff0:register_8|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Warning: Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[14\] 0 " "Info: Pin \"registers_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[13\] 0 " "Info: Pin \"registers_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[12\] 0 " "Info: Pin \"registers_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[11\] 0 " "Info: Pin \"registers_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[10\] 0 " "Info: Pin \"registers_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[9\] 0 " "Info: Pin \"registers_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[8\] 0 " "Info: Pin \"registers_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[7\] 0 " "Info: Pin \"registers_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[6\] 0 " "Info: Pin \"registers_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[5\] 0 " "Info: Pin \"registers_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[4\] 0 " "Info: Pin \"registers_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[3\] 0 " "Info: Pin \"registers_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[2\] 0 " "Info: Pin \"registers_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[1\] 0 " "Info: Pin \"registers_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_data_out\[0\] 0 " "Info: Pin \"registers_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[3\] 0 " "Info: Pin \"registers_address\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[2\] 0 " "Info: Pin \"registers_address\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[1\] 0 " "Info: Pin \"registers_address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_address\[0\] 0 " "Info: Pin \"registers_address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF_new 0 " "Info: Pin \"OF_new\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[11\] 0 " "Info: Pin \"memory_addreass\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[10\] 0 " "Info: Pin \"memory_addreass\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[9\] 0 " "Info: Pin \"memory_addreass\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[8\] 0 " "Info: Pin \"memory_addreass\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[7\] 0 " "Info: Pin \"memory_addreass\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[6\] 0 " "Info: Pin \"memory_addreass\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[5\] 0 " "Info: Pin \"memory_addreass\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[4\] 0 " "Info: Pin \"memory_addreass\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[3\] 0 " "Info: Pin \"memory_addreass\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[2\] 0 " "Info: Pin \"memory_addreass\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[1\] 0 " "Info: Pin \"memory_addreass\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_addreass\[0\] 0 " "Info: Pin \"memory_addreass\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[14\] 0 " "Info: Pin \"memory_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[13\] 0 " "Info: Pin \"memory_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[12\] 0 " "Info: Pin \"memory_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[11\] 0 " "Info: Pin \"memory_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[10\] 0 " "Info: Pin \"memory_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[9\] 0 " "Info: Pin \"memory_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[8\] 0 " "Info: Pin \"memory_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[7\] 0 " "Info: Pin \"memory_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[6\] 0 " "Info: Pin \"memory_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[5\] 0 " "Info: Pin \"memory_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[4\] 0 " "Info: Pin \"memory_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[3\] 0 " "Info: Pin \"memory_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[2\] 0 " "Info: Pin \"memory_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[1\] 0 " "Info: Pin \"memory_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_data_out\[0\] 0 " "Info: Pin \"memory_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[14\] 0 " "Info: Pin \"stack_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[13\] 0 " "Info: Pin \"stack_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[12\] 0 " "Info: Pin \"stack_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[11\] 0 " "Info: Pin \"stack_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[10\] 0 " "Info: Pin \"stack_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[9\] 0 " "Info: Pin \"stack_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[8\] 0 " "Info: Pin \"stack_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[7\] 0 " "Info: Pin \"stack_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[6\] 0 " "Info: Pin \"stack_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[5\] 0 " "Info: Pin \"stack_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[4\] 0 " "Info: Pin \"stack_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[3\] 0 " "Info: Pin \"stack_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[2\] 0 " "Info: Pin \"stack_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[1\] 0 " "Info: Pin \"stack_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_data_out\[0\] 0 " "Info: Pin \"stack_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF_current 0 " "Info: Pin \"ZF_current\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZF_new 0 " "Info: Pin \"ZF_new\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[7\] 0 " "Info: Pin \"ALU_control\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[6\] 0 " "Info: Pin \"ALU_control\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[5\] 0 " "Info: Pin \"ALU_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[4\] 0 " "Info: Pin \"ALU_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[3\] 0 " "Info: Pin \"ALU_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[2\] 0 " "Info: Pin \"ALU_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[1\] 0 " "Info: Pin \"ALU_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_control\[0\] 0 " "Info: Pin \"ALU_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SF_current 0 " "Info: Pin \"SF_current\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF_current 0 " "Info: Pin \"OF_current\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[1\] 0 " "Info: Pin \"registers_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "registers_control\[0\] 0 " "Info: Pin \"registers_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_control\[1\] 0 " "Info: Pin \"stack_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_control\[0\] 0 " "Info: Pin \"stack_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SF_new 0 " "Info: Pin \"SF_new\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "long_push 0 " "Info: Pin \"long_push\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "long_pop 0 " "Info: Pin \"long_pop\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[1\] 0 " "Info: Pin \"memory_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memory_control\[0\] 0 " "Info: Pin \"memory_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[14\] 0 " "Info: Pin \"stack_reg_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[13\] 0 " "Info: Pin \"stack_reg_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[12\] 0 " "Info: Pin \"stack_reg_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[11\] 0 " "Info: Pin \"stack_reg_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[10\] 0 " "Info: Pin \"stack_reg_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[9\] 0 " "Info: Pin \"stack_reg_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[8\] 0 " "Info: Pin \"stack_reg_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[7\] 0 " "Info: Pin \"stack_reg_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[6\] 0 " "Info: Pin \"stack_reg_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[5\] 0 " "Info: Pin \"stack_reg_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[4\] 0 " "Info: Pin \"stack_reg_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[3\] 0 " "Info: Pin \"stack_reg_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[2\] 0 " "Info: Pin \"stack_reg_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[1\] 0 " "Info: Pin \"stack_reg_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_0\[0\] 0 " "Info: Pin \"stack_reg_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[14\] 0 " "Info: Pin \"stack_reg_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[13\] 0 " "Info: Pin \"stack_reg_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[12\] 0 " "Info: Pin \"stack_reg_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[11\] 0 " "Info: Pin \"stack_reg_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[10\] 0 " "Info: Pin \"stack_reg_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[9\] 0 " "Info: Pin \"stack_reg_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[8\] 0 " "Info: Pin \"stack_reg_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[7\] 0 " "Info: Pin \"stack_reg_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[6\] 0 " "Info: Pin \"stack_reg_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[5\] 0 " "Info: Pin \"stack_reg_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[4\] 0 " "Info: Pin \"stack_reg_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[3\] 0 " "Info: Pin \"stack_reg_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[2\] 0 " "Info: Pin \"stack_reg_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[1\] 0 " "Info: Pin \"stack_reg_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_1\[0\] 0 " "Info: Pin \"stack_reg_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[14\] 0 " "Info: Pin \"stack_reg_2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[13\] 0 " "Info: Pin \"stack_reg_2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[12\] 0 " "Info: Pin \"stack_reg_2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[11\] 0 " "Info: Pin \"stack_reg_2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[10\] 0 " "Info: Pin \"stack_reg_2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[9\] 0 " "Info: Pin \"stack_reg_2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[8\] 0 " "Info: Pin \"stack_reg_2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[7\] 0 " "Info: Pin \"stack_reg_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[6\] 0 " "Info: Pin \"stack_reg_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[5\] 0 " "Info: Pin \"stack_reg_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[4\] 0 " "Info: Pin \"stack_reg_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[3\] 0 " "Info: Pin \"stack_reg_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[2\] 0 " "Info: Pin \"stack_reg_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[1\] 0 " "Info: Pin \"stack_reg_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stack_reg_2\[0\] 0 " "Info: Pin \"stack_reg_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 17:53:53 2024 " "Info: Processing ended: Mon Mar 18 17:53:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
