111111111100_00000_000_00110_0010011 //addi -4 with rx0 => rx6 (-4)  
000000001100_00110_000_00111_0010011 //addi 12 with rx6 => rx7 (8)
0000000_00110_00111_110_01000_0110011 //or rx6 with rx7 => rx8 
0000000_01000_01000_010_01000_0100011 // store rx8 in mem[rx9 + imm]
000000000100_00000_010_00000_0000011 // load from mem[rx0 + imm] to rx0 
0000000_00000_00000_000_01000_1100011 //branch to [pc+imm] then (sub)
000000000100_11000_010_11111_0000011 // load from mem[rx16 + imm] to rx32 
0100000_00110_00111_000_00001_0110011 // sub rx7-rx6 => rx1 
1_1111111100_1_11111111_10000_1101111 // jal to [pc+imm] then (load to rx32)









