{"vcs1":{"timestamp_begin":1747135329.529587697, "rt":11.18, "ut":11.19, "st":0.71}}
{"vcselab":{"timestamp_begin":1747135340.790565203, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747135341.230822536, "rt":0.40, "ut":0.19, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747135328.907264512}
{"VCS_COMP_START_TIME": 1747135328.907264512}
{"VCS_COMP_END_TIME": 1747135341.778984434}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486956}}
{"vcselab": {"peak_mem": 183884}}
