INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/£¨non£©blocking/£¨non£©blocking.srcs/sources_1/new/blocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocking
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/£¨non£©blocking/£¨non£©blocking.srcs/sources_1/new/non_blocking.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module non_blocking
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/£¨non£©blocking/£¨non£©blocking.srcs/sim_1/new/compareTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compareTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/£¨non£©blocking/£¨non£©blocking.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
