<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>conv_1</TopModelName>
<TargetClockPeriod>40.00</TargetClockPeriod>
<ClockUncertainty>5.00</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>36.162</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>952537</Best-caseLatency>
<Average-caseLatency>952537</Average-caseLatency>
<Worst-caseLatency>952537</Worst-caseLatency>
<Interval-min>952538</Interval-min>
<Interval-max>952538</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Row_Loop>
<TripCount>26</TripCount>
<Latency>952536</Latency>
<IterationLatency>36636</IterationLatency>
<Col_Loop>
<TripCount>26</TripCount>
<Latency>36634</Latency>
<IterationLatency>1409</IterationLatency>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
<W_Row_Loop>
<TripCount>3</TripCount>
<Latency>42</Latency>
<IterationLatency>14</IterationLatency>
<W_Col_Loop>
<TripCount>3</TripCount>
<Latency>12</Latency>
<IterationLatency>4</IterationLatency>
</W_Col_Loop>
</W_Row_Loop>
</Col_Loop>
</Row_Loop>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<DSP48E>5</DSP48E>
<FF>4702</FF>
<LUT>10703</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>conv_1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>conv_input_address0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_ce0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_input_q0</name>
<Object>conv_input</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_address0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_ce0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_we0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_d0</name>
<Object>conv_out</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
