

================================================================
== Vitis HLS Report for 'conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2'
================================================================
* Date:           Wed Mar  6 03:04:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.295 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       15|  46.662 ns|  49.995 ns|   14|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |                                                                                |                                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min    |    max    | min | max |                   Type                   |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+
        |grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97  |conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |       10|       11|  33.330 ns|  36.663 ns|    9|    9|  loop rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|     1091|     1120|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       49|    -|
|Register             |        -|     -|      839|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     1930|     1171|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97  |conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|   2|  1091|  1120|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                           |                                                                      |        0|   2|  1091|  1120|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  31|          6|    1|          6|
    |ap_done      |   9|          2|    1|          2|
    |i_c_i_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  49|         10|    3|         10|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                             Name                                            |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |    5|   0|    5|          0|
    |ap_done_reg                                                                                  |    1|   0|    1|          0|
    |grp_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_97_ap_start_reg  |    1|   0|    1|          0|
    |in_buf_load_reg_207                                                                          |  768|   0|  768|          0|
    |layer2_out_V_1_i_copy_i_fu_62                                                                |   16|   0|   16|          0|
    |layer2_out_V_3_i_copy_i_fu_54                                                                |   16|   0|   16|          0|
    |layer2_out_V_4_i_copy_i_fu_50                                                                |   16|   0|   16|          0|
    |layer2_out_V_i_copy_i_fu_66                                                                  |   16|   0|   16|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                        |  839|   0|  839|          0|
    +---------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_0           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_1           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_2           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|ap_return_3           |  out|   16|  ap_ctrl_hs|  conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>2|  return value|
|in_buf_address0       |  out|   13|   ap_memory|                                                                    in_buf|         array|
|in_buf_ce0            |  out|    1|   ap_memory|                                                                    in_buf|         array|
|in_buf_q0             |   in|  768|   ap_memory|                                                                    in_buf|         array|
|i                     |   in|   13|     ap_none|                                                                         i|        scalar|
|i_c_i_din             |  out|   13|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_num_data_valid  |   in|    4|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_fifo_cap        |   in|    4|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_full_n          |   in|    1|     ap_fifo|                                                                     i_c_i|       pointer|
|i_c_i_write           |  out|    1|     ap_fifo|                                                                     i_c_i|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

