
main course2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a94  080001c8  080001c8  000101c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000c5c  08000c5c  00010c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000c6c  08000c6c  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000c6c  08000c6c  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000c6c  08000c6c  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c6c  08000c6c  00010c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c70  08000c70  00010c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000c74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000080c  20000004  08000c78  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000810  08000c78  00020810  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002ef9  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000b65  00000000  00000000  00022f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001c8  00000000  00000000  00023a98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000120  00000000  00000000  00023c60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c903  00000000  00000000  00023d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003709  00000000  00000000  00040683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009edd6  00000000  00000000  00043d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2b62  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003d8  00000000  00000000  000e2bb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000004 	.word	0x20000004
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000c44 	.word	0x08000c44

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000008 	.word	0x20000008
 8000204:	08000c44 	.word	0x08000c44

08000208 <init_ADC>:
#include "stm32f7xx.h"
#include "adc.h"

void init_ADC(void)
{
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
	//
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800020c:	4b61      	ldr	r3, [pc, #388]	; (8000394 <init_ADC+0x18c>)
 800020e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000210:	4a60      	ldr	r2, [pc, #384]	; (8000394 <init_ADC+0x18c>)
 8000212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000216:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->APB2ENR |= RCC_APB2ENR_ADC2EN;
 8000218:	4b5e      	ldr	r3, [pc, #376]	; (8000394 <init_ADC+0x18c>)
 800021a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800021c:	4a5d      	ldr	r2, [pc, #372]	; (8000394 <init_ADC+0x18c>)
 800021e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000222:	6453      	str	r3, [r2, #68]	; 0x44
	RCC->APB2ENR |= RCC_APB2ENR_ADC3EN;
 8000224:	4b5b      	ldr	r3, [pc, #364]	; (8000394 <init_ADC+0x18c>)
 8000226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000228:	4a5a      	ldr	r2, [pc, #360]	; (8000394 <init_ADC+0x18c>)
 800022a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800022e:	6453      	str	r3, [r2, #68]	; 0x44

	//Вкл АЦП 1 2 3
	ADC1->CR2 |= ADC_CR2_ADON;
 8000230:	4b59      	ldr	r3, [pc, #356]	; (8000398 <init_ADC+0x190>)
 8000232:	689b      	ldr	r3, [r3, #8]
 8000234:	4a58      	ldr	r2, [pc, #352]	; (8000398 <init_ADC+0x190>)
 8000236:	f043 0301 	orr.w	r3, r3, #1
 800023a:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;
 800023c:	4b57      	ldr	r3, [pc, #348]	; (800039c <init_ADC+0x194>)
 800023e:	689b      	ldr	r3, [r3, #8]
 8000240:	4a56      	ldr	r2, [pc, #344]	; (800039c <init_ADC+0x194>)
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	6093      	str	r3, [r2, #8]
	ADC3->CR2 |= ADC_CR2_ADON;
 8000248:	4b55      	ldr	r3, [pc, #340]	; (80003a0 <init_ADC+0x198>)
 800024a:	689b      	ldr	r3, [r3, #8]
 800024c:	4a54      	ldr	r2, [pc, #336]	; (80003a0 <init_ADC+0x198>)
 800024e:	f043 0301 	orr.w	r3, r3, #1
 8000252:	6093      	str	r3, [r2, #8]

	// Выбираем 18 канал ADC1(датчик температуры)
	ADC1->SQR3|= 3; // Cигнал инжекции
 8000254:	4b50      	ldr	r3, [pc, #320]	; (8000398 <init_ADC+0x190>)
 8000256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000258:	4a4f      	ldr	r2, [pc, #316]	; (8000398 <init_ADC+0x190>)
 800025a:	f043 0303 	orr.w	r3, r3, #3
 800025e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3|= 0; //Выходное напряжение
 8000260:	4b4e      	ldr	r3, [pc, #312]	; (800039c <init_ADC+0x194>)
 8000262:	4a4e      	ldr	r2, [pc, #312]	; (800039c <init_ADC+0x194>)
 8000264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000266:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3|= 14; //Ток реактора
 8000268:	4b4d      	ldr	r3, [pc, #308]	; (80003a0 <init_ADC+0x198>)
 800026a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800026c:	4a4c      	ldr	r2, [pc, #304]	; (80003a0 <init_ADC+0x198>)
 800026e:	f043 030e 	orr.w	r3, r3, #14
 8000272:	6353      	str	r3, [r2, #52]	; 0x34

	//Выбираем каналы
	ADC1->SQR3|= 18<<5; //Температура
 8000274:	4b48      	ldr	r3, [pc, #288]	; (8000398 <init_ADC+0x190>)
 8000276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000278:	4a47      	ldr	r2, [pc, #284]	; (8000398 <init_ADC+0x190>)
 800027a:	f443 7310 	orr.w	r3, r3, #576	; 0x240
 800027e:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3|= 13<<5;//Выходное напряжение
 8000280:	4b46      	ldr	r3, [pc, #280]	; (800039c <init_ADC+0x194>)
 8000282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000284:	4a45      	ldr	r2, [pc, #276]	; (800039c <init_ADC+0x194>)
 8000286:	f443 73d0 	orr.w	r3, r3, #416	; 0x1a0
 800028a:	6353      	str	r3, [r2, #52]	; 0x34
	ADC3->SQR3|= 12<<5;//Выходной ток
 800028c:	4b44      	ldr	r3, [pc, #272]	; (80003a0 <init_ADC+0x198>)
 800028e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000290:	4a43      	ldr	r2, [pc, #268]	; (80003a0 <init_ADC+0x198>)
 8000292:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000296:	6353      	str	r3, [r2, #52]	; 0x34
	//Выбираем
	ADC1->SQR1|= 1<<20;
 8000298:	4b3f      	ldr	r3, [pc, #252]	; (8000398 <init_ADC+0x190>)
 800029a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800029c:	4a3e      	ldr	r2, [pc, #248]	; (8000398 <init_ADC+0x190>)
 800029e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002a2:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC2->SQR1|= 1<<20;
 80002a4:	4b3d      	ldr	r3, [pc, #244]	; (800039c <init_ADC+0x194>)
 80002a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002a8:	4a3c      	ldr	r2, [pc, #240]	; (800039c <init_ADC+0x194>)
 80002aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002ae:	62d3      	str	r3, [r2, #44]	; 0x2c
	ADC3->SQR1|= 1<<20;
 80002b0:	4b3b      	ldr	r3, [pc, #236]	; (80003a0 <init_ADC+0x198>)
 80002b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002b4:	4a3a      	ldr	r2, [pc, #232]	; (80003a0 <init_ADC+0x198>)
 80002b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002ba:	62d3      	str	r3, [r2, #44]	; 0x2c

	//Включение режима сканирования
	ADC1->CR1 |= ADC_CR1_SCAN;
 80002bc:	4b36      	ldr	r3, [pc, #216]	; (8000398 <init_ADC+0x190>)
 80002be:	685b      	ldr	r3, [r3, #4]
 80002c0:	4a35      	ldr	r2, [pc, #212]	; (8000398 <init_ADC+0x190>)
 80002c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002c6:	6053      	str	r3, [r2, #4]
	ADC2->CR1 |= ADC_CR1_SCAN;
 80002c8:	4b34      	ldr	r3, [pc, #208]	; (800039c <init_ADC+0x194>)
 80002ca:	685b      	ldr	r3, [r3, #4]
 80002cc:	4a33      	ldr	r2, [pc, #204]	; (800039c <init_ADC+0x194>)
 80002ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002d2:	6053      	str	r3, [r2, #4]
	ADC3->CR1 |= ADC_CR1_SCAN;
 80002d4:	4b32      	ldr	r3, [pc, #200]	; (80003a0 <init_ADC+0x198>)
 80002d6:	685b      	ldr	r3, [r3, #4]
 80002d8:	4a31      	ldr	r2, [pc, #196]	; (80003a0 <init_ADC+0x198>)
 80002da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002de:	6053      	str	r3, [r2, #4]

	// ВКл режим преобразования непрерывный
	ADC1->CR2 |= ADC_CR2_CONT;
 80002e0:	4b2d      	ldr	r3, [pc, #180]	; (8000398 <init_ADC+0x190>)
 80002e2:	689b      	ldr	r3, [r3, #8]
 80002e4:	4a2c      	ldr	r2, [pc, #176]	; (8000398 <init_ADC+0x190>)
 80002e6:	f043 0302 	orr.w	r3, r3, #2
 80002ea:	6093      	str	r3, [r2, #8]


	//Устанавливаем циклов 480
	ADC1->SMPR1 |= ADC_SMPR1_SMP18_0;
 80002ec:	4b2a      	ldr	r3, [pc, #168]	; (8000398 <init_ADC+0x190>)
 80002ee:	68db      	ldr	r3, [r3, #12]
 80002f0:	4a29      	ldr	r2, [pc, #164]	; (8000398 <init_ADC+0x190>)
 80002f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002f6:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR1 |= ADC_SMPR2_SMP3_0;
 80002f8:	4b27      	ldr	r3, [pc, #156]	; (8000398 <init_ADC+0x190>)
 80002fa:	68db      	ldr	r3, [r3, #12]
 80002fc:	4a26      	ldr	r2, [pc, #152]	; (8000398 <init_ADC+0x190>)
 80002fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000302:	60d3      	str	r3, [r2, #12]

	ADC2->SMPR1 |= ADC_SMPR2_SMP0_0;
 8000304:	4b25      	ldr	r3, [pc, #148]	; (800039c <init_ADC+0x194>)
 8000306:	68db      	ldr	r3, [r3, #12]
 8000308:	4a24      	ldr	r2, [pc, #144]	; (800039c <init_ADC+0x194>)
 800030a:	f043 0301 	orr.w	r3, r3, #1
 800030e:	60d3      	str	r3, [r2, #12]
	ADC2->SMPR1 |= ADC_SMPR1_SMP13_0;
 8000310:	4b22      	ldr	r3, [pc, #136]	; (800039c <init_ADC+0x194>)
 8000312:	68db      	ldr	r3, [r3, #12]
 8000314:	4a21      	ldr	r2, [pc, #132]	; (800039c <init_ADC+0x194>)
 8000316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800031a:	60d3      	str	r3, [r2, #12]

	ADC3->SMPR1 |= ADC_SMPR1_SMP14_0;
 800031c:	4b20      	ldr	r3, [pc, #128]	; (80003a0 <init_ADC+0x198>)
 800031e:	68db      	ldr	r3, [r3, #12]
 8000320:	4a1f      	ldr	r2, [pc, #124]	; (80003a0 <init_ADC+0x198>)
 8000322:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000326:	60d3      	str	r3, [r2, #12]
	ADC1->SMPR1 |= ADC_SMPR1_SMP12_0;
 8000328:	4b1b      	ldr	r3, [pc, #108]	; (8000398 <init_ADC+0x190>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	4a1a      	ldr	r2, [pc, #104]	; (8000398 <init_ADC+0x190>)
 800032e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000332:	60d3      	str	r3, [r2, #12]


	// Вкл запуск ацп от сигнала Tim8 TRG0
	ADC1->CR2 |= ADC_CR2_EXTSEL_0|ADC_CR2_EXTSEL_1|ADC_CR2_EXTSEL_2;
 8000334:	4b18      	ldr	r3, [pc, #96]	; (8000398 <init_ADC+0x190>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	4a17      	ldr	r2, [pc, #92]	; (8000398 <init_ADC+0x190>)
 800033a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800033e:	6093      	str	r3, [r2, #8]

	ADC1->CR2 |= ADC_CCR_TSVREFE;
 8000340:	4b15      	ldr	r3, [pc, #84]	; (8000398 <init_ADC+0x190>)
 8000342:	689b      	ldr	r3, [r3, #8]
 8000344:	4a14      	ldr	r2, [pc, #80]	; (8000398 <init_ADC+0x190>)
 8000346:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800034a:	6093      	str	r3, [r2, #8]

	// Датчика температуры включение
	ADC->CCR |= ADC_CR2_EXTEN_0;
 800034c:	4b15      	ldr	r3, [pc, #84]	; (80003a4 <init_ADC+0x19c>)
 800034e:	685b      	ldr	r3, [r3, #4]
 8000350:	4a14      	ldr	r2, [pc, #80]	; (80003a4 <init_ADC+0x19c>)
 8000352:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000356:	6053      	str	r3, [r2, #4]

	//Режим работы с ДМА 1
	ADC->CCR |= ADC_CCR_DMA_0;
 8000358:	4b12      	ldr	r3, [pc, #72]	; (80003a4 <init_ADC+0x19c>)
 800035a:	685b      	ldr	r3, [r3, #4]
 800035c:	4a11      	ldr	r2, [pc, #68]	; (80003a4 <init_ADC+0x19c>)
 800035e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000362:	6053      	str	r3, [r2, #4]
	//Вкл запуск запрооса дма по окончанию преобразования
	ADC->CCR |= ADC_CCR_DDS;
 8000364:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <init_ADC+0x19c>)
 8000366:	685b      	ldr	r3, [r3, #4]
 8000368:	4a0e      	ldr	r2, [pc, #56]	; (80003a4 <init_ADC+0x19c>)
 800036a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800036e:	6053      	str	r3, [r2, #4]

	//Прерывание при окончании преобразования
	ADC1->CR1 |= ADC_CR1_EOCIE;
 8000370:	4b09      	ldr	r3, [pc, #36]	; (8000398 <init_ADC+0x190>)
 8000372:	685b      	ldr	r3, [r3, #4]
 8000374:	4a08      	ldr	r2, [pc, #32]	; (8000398 <init_ADC+0x190>)
 8000376:	f043 0320 	orr.w	r3, r3, #32
 800037a:	6053      	str	r3, [r2, #4]
		ADC1->SQR3|= 18<<(5*(num-1)); //передвигать на пять битов и выбрать нужный регистр SQR
	if else (num<=12)
		ADC1->SQR2|= 18<<(5*(num-1));
	*/
	//
	ADC->CCR |= ADC_CCR_MULTI_1|ADC_CCR_MULTI_2|ADC_CCR_MULTI_3;
 800037c:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <init_ADC+0x19c>)
 800037e:	685b      	ldr	r3, [r3, #4]
 8000380:	4a08      	ldr	r2, [pc, #32]	; (80003a4 <init_ADC+0x19c>)
 8000382:	f043 030e 	orr.w	r3, r3, #14
 8000386:	6053      	str	r3, [r2, #4]





}
 8000388:	bf00      	nop
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	40023800 	.word	0x40023800
 8000398:	40012000 	.word	0x40012000
 800039c:	40012100 	.word	0x40012100
 80003a0:	40012200 	.word	0x40012200
 80003a4:	40012300 	.word	0x40012300

080003a8 <init_DAC>:

#include "stm32f7xx.h"
#include "dac.h"

void init_DAC(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
    // Вкл. тактирование ЦАП.
    RCC->APB1ENR |= RCC_APB1ENR_DACEN;
 80003ac:	4b08      	ldr	r3, [pc, #32]	; (80003d0 <init_DAC+0x28>)
 80003ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003b0:	4a07      	ldr	r2, [pc, #28]	; (80003d0 <init_DAC+0x28>)
 80003b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80003b6:	6413      	str	r3, [r2, #64]	; 0x40

    // Вкл. ЦАП1 и ЦАП2.
    DAC->CR |= DAC_CR_EN1 | DAC_CR_EN2;
 80003b8:	4b06      	ldr	r3, [pc, #24]	; (80003d4 <init_DAC+0x2c>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4a05      	ldr	r2, [pc, #20]	; (80003d4 <init_DAC+0x2c>)
 80003be:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80003c2:	6013      	str	r3, [r2, #0]
}
 80003c4:	bf00      	nop
 80003c6:	46bd      	mov	sp, r7
 80003c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	40023800 	.word	0x40023800
 80003d4:	40007400 	.word	0x40007400

080003d8 <init_DMA>:
#include "dma.h"

unsigned int ADC_Buffer[6];

void init_DMA(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
	//Включение тактирования ДМА
	RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 80003dc:	4b1d      	ldr	r3, [pc, #116]	; (8000454 <init_DMA+0x7c>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e0:	4a1c      	ldr	r2, [pc, #112]	; (8000454 <init_DMA+0x7c>)
 80003e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003e6:	6313      	str	r3, [r2, #48]	; 0x30

	//настраиваем адрес источника данных
	DMA2_Stream0->PAR = (unsigned int)&ADC->CDR;
 80003e8:	4b1b      	ldr	r3, [pc, #108]	; (8000458 <init_DMA+0x80>)
 80003ea:	4a1c      	ldr	r2, [pc, #112]	; (800045c <init_DMA+0x84>)
 80003ec:	609a      	str	r2, [r3, #8]

	//Адрес места записи данных ацп , назначение массива

	DMA2_Stream0->M0AR = (unsigned int)&ADC_Buffer[0];
 80003ee:	4b1a      	ldr	r3, [pc, #104]	; (8000458 <init_DMA+0x80>)
 80003f0:	4a1b      	ldr	r2, [pc, #108]	; (8000460 <init_DMA+0x88>)
 80003f2:	60da      	str	r2, [r3, #12]

	//Колличество
	DMA2_Stream0->NDTR = 6;
 80003f4:	4b18      	ldr	r3, [pc, #96]	; (8000458 <init_DMA+0x80>)
 80003f6:	2206      	movs	r2, #6
 80003f8:	605a      	str	r2, [r3, #4]
	//Выбираем канал 0 , из таблиы 26 ДМА2  стрим 0 --> каналу о, нам надо 0 в регистре сдвинуть на 25
	DMA2_Stream0->CR|= 0<<25;
 80003fa:	4b17      	ldr	r3, [pc, #92]	; (8000458 <init_DMA+0x80>)
 80003fc:	4a16      	ldr	r2, [pc, #88]	; (8000458 <init_DMA+0x80>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	6013      	str	r3, [r2, #0]

	// Установка приоритета при выборе потоков ДМА для передачи
	//данных по шине данных = very high.

	DMA2_Stream0->CR|=DMA_SxCR_PL_0|DMA_SxCR_PL_1;
 8000402:	4b15      	ldr	r3, [pc, #84]	; (8000458 <init_DMA+0x80>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	4a14      	ldr	r2, [pc, #80]	; (8000458 <init_DMA+0x80>)
 8000408:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800040c:	6013      	str	r3, [r2, #0]

	// Размер данных в месте назначения(ADC) = 32 бита
	DMA2_Stream0->CR|=DMA_SxCR_PSIZE_1;
 800040e:	4b12      	ldr	r3, [pc, #72]	; (8000458 <init_DMA+0x80>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a11      	ldr	r2, [pc, #68]	; (8000458 <init_DMA+0x80>)
 8000414:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000418:	6013      	str	r3, [r2, #0]

	// Размер данных в месте назначения(массив) = 32 бита
	DMA2_Stream0->CR|=DMA_SxCR_MSIZE_1;
 800041a:	4b0f      	ldr	r3, [pc, #60]	; (8000458 <init_DMA+0x80>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a0e      	ldr	r2, [pc, #56]	; (8000458 <init_DMA+0x80>)
 8000420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000424:	6013      	str	r3, [r2, #0]

	// Вкл режим  циклической передачи
	DMA2_Stream0->CR|=DMA_SxCR_CIRC;
 8000426:	4b0c      	ldr	r3, [pc, #48]	; (8000458 <init_DMA+0x80>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	4a0b      	ldr	r2, [pc, #44]	; (8000458 <init_DMA+0x80>)
 800042c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000430:	6013      	str	r3, [r2, #0]

	//ВКл. прерывание по окончанию передачи
	DMA2_Stream0->CR|=DMA_SxCR_TCIE;
 8000432:	4b09      	ldr	r3, [pc, #36]	; (8000458 <init_DMA+0x80>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4a08      	ldr	r2, [pc, #32]	; (8000458 <init_DMA+0x80>)
 8000438:	f043 0310 	orr.w	r3, r3, #16
 800043c:	6013      	str	r3, [r2, #0]

	//ВКл. DMA2 Stream0
	DMA2_Stream0->CR|=DMA_SxCR_EN;
 800043e:	4b06      	ldr	r3, [pc, #24]	; (8000458 <init_DMA+0x80>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4a05      	ldr	r2, [pc, #20]	; (8000458 <init_DMA+0x80>)
 8000444:	f043 0301 	orr.w	r3, r3, #1
 8000448:	6013      	str	r3, [r2, #0]





}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr
 8000454:	40023800 	.word	0x40023800
 8000458:	40026410 	.word	0x40026410
 800045c:	40012308 	.word	0x40012308
 8000460:	20000020 	.word	0x20000020

08000464 <MovingFloatFilter>:
 *
 *\return y: среднее значение
 */

float MovingFloatFilter(MovingFloatFilter_Struct * filter, float x)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	ed87 0a00 	vstr	s0, [r7]
	//отнимаем от суммы н-1 точку и прибавляем х0ъ точку.
	filter->sum = filter->sum - filter->buf[filter->pointer]+x;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 8000476:	ed93 7a00 	vldr	s14, [r3]
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	f8d3 37d0 	ldr.w	r3, [r3, #2000]	; 0x7d0
 8000480:	687a      	ldr	r2, [r7, #4]
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	4413      	add	r3, r2
 8000486:	edd3 7a00 	vldr	s15, [r3]
 800048a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800048e:	edd7 7a00 	vldr	s15, [r7]
 8000492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 800049c:	edc3 7a00 	vstr	s15, [r3]
	//добавляем новую точку в массив точек.
	filter->buf[filter->pointer]=x;
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	f8d3 37d0 	ldr.w	r3, [r3, #2000]	; 0x7d0
 80004a6:	687a      	ldr	r2, [r7, #4]
 80004a8:	009b      	lsls	r3, r3, #2
 80004aa:	4413      	add	r3, r2
 80004ac:	683a      	ldr	r2, [r7, #0]
 80004ae:	601a      	str	r2, [r3, #0]

	//инкриментируем указатель счетчика
	if(++filter->pointer>= MAX_MOVING_FLOAT_SIZE)
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	f8d3 37d0 	ldr.w	r3, [r3, #2000]	; 0x7d0
 80004b6:	1c5a      	adds	r2, r3, #1
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	f8c3 27d0 	str.w	r2, [r3, #2000]	; 0x7d0
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	f8d3 37d0 	ldr.w	r3, [r3, #2000]	; 0x7d0
 80004c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80004c8:	d303      	bcc.n	80004d2 <MovingFloatFilter+0x6e>
		filter->pointer=0;
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	2200      	movs	r2, #0
 80004ce:	f8c3 27d0 	str.w	r2, [r3, #2000]	; 0x7d0

	//Вычисляем среднее значение
	return filter->sum*(1.f/MAX_MOVING_FLOAT_SIZE);
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	f203 73d4 	addw	r3, r3, #2004	; 0x7d4
 80004d8:	edd3 7a00 	vldr	s15, [r3]
 80004dc:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80004f4 <MovingFloatFilter+0x90>
 80004e0:	ee67 7a87 	vmul.f32	s15, s15, s14





}
 80004e4:	eeb0 0a67 	vmov.f32	s0, s15
 80004e8:	370c      	adds	r7, #12
 80004ea:	46bd      	mov	sp, r7
 80004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	3b03126f 	.word	0x3b03126f

080004f8 <init_GPIO>:
//	gpio->MODER |= 2 << (2*pin);
//	gpio ->OSPEEDR |= 3 << (2*pin);
//}

void init_GPIO(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 80004fc:	4b0d      	ldr	r3, [pc, #52]	; (8000534 <init_GPIO+0x3c>)
 80004fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000500:	4a0c      	ldr	r2, [pc, #48]	; (8000534 <init_GPIO+0x3c>)
 8000502:	f043 0304 	orr.w	r3, r3, #4
 8000506:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000508:	4b0a      	ldr	r3, [pc, #40]	; (8000534 <init_GPIO+0x3c>)
 800050a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800050c:	4a09      	ldr	r2, [pc, #36]	; (8000534 <init_GPIO+0x3c>)
 800050e:	f043 0308 	orr.w	r3, r3, #8
 8000512:	6313      	str	r3, [r2, #48]	; 0x30

	init_GPIO_Output(GPIOD, 1);
 8000514:	2101      	movs	r1, #1
 8000516:	4808      	ldr	r0, [pc, #32]	; (8000538 <init_GPIO+0x40>)
 8000518:	f000 f812 	bl	8000540 <init_GPIO_Output>
	init_GPIO_AFunction(GPIOC,6,3);
 800051c:	2203      	movs	r2, #3
 800051e:	2106      	movs	r1, #6
 8000520:	4806      	ldr	r0, [pc, #24]	; (800053c <init_GPIO+0x44>)
 8000522:	f000 f822 	bl	800056a <init_GPIO_AFunction>
	//init_GPIO_Output(GPIOD, 1);
	init_GPIO_AFunction(GPIOC,7,3);
 8000526:	2203      	movs	r2, #3
 8000528:	2107      	movs	r1, #7
 800052a:	4804      	ldr	r0, [pc, #16]	; (800053c <init_GPIO+0x44>)
 800052c:	f000 f81d 	bl	800056a <init_GPIO_AFunction>
}
 8000530:	bf00      	nop
 8000532:	bd80      	pop	{r7, pc}
 8000534:	40023800 	.word	0x40023800
 8000538:	40020c00 	.word	0x40020c00
 800053c:	40020800 	.word	0x40020800

08000540 <init_GPIO_Output>:



void init_GPIO_Output(GPIO_TypeDef *gpio, unsigned int pin)//инициализации установки порта
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
	gpio->MODER |= 1<<(2*pin);//выставляем порт в General purpose output mode, 2*(pin=1) или сдвиг на 1 << (1 << 1)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	683a      	ldr	r2, [r7, #0]
 8000550:	0052      	lsls	r2, r2, #1
 8000552:	2101      	movs	r1, #1
 8000554:	fa01 f202 	lsl.w	r2, r1, r2
 8000558:	431a      	orrs	r2, r3
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	601a      	str	r2, [r3, #0]

}
 800055e:	bf00      	nop
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr

0800056a <init_GPIO_AFunction>:

void init_GPIO_AFunction(GPIO_TypeDef *gpio, unsigned int pin, unsigned int AF)//инициализации установки порта в альтернативную функцию page 148 max speed table 58
{
 800056a:	b480      	push	{r7}
 800056c:	b085      	sub	sp, #20
 800056e:	af00      	add	r7, sp, #0
 8000570:	60f8      	str	r0, [r7, #12]
 8000572:	60b9      	str	r1, [r7, #8]
 8000574:	607a      	str	r2, [r7, #4]
	if (pin < 8)
 8000576:	68bb      	ldr	r3, [r7, #8]
 8000578:	2b07      	cmp	r3, #7
 800057a:	d80a      	bhi.n	8000592 <init_GPIO_AFunction+0x28>
		gpio->AFR[0]|= AF<<(4*pin);//в таблице номер порта AF6  в данном случае тройку в шестой порт
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	6a1a      	ldr	r2, [r3, #32]
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	fa01 f303 	lsl.w	r3, r1, r3
 800058a:	431a      	orrs	r2, r3
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	621a      	str	r2, [r3, #32]
 8000590:	e00a      	b.n	80005a8 <init_GPIO_AFunction+0x3e>
	else gpio->AFR[1]|= AF<<(4*(pin - 8));//c,hjc lj gthdjuj gbyf
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	3b08      	subs	r3, #8
 800059a:	009b      	lsls	r3, r3, #2
 800059c:	6879      	ldr	r1, [r7, #4]
 800059e:	fa01 f303 	lsl.w	r3, r1, r3
 80005a2:	431a      	orrs	r2, r3
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	625a      	str	r2, [r3, #36]	; 0x24

	gpio->MODER |= 2 << (2*pin);//выставляем порт в 10: Alternate function mode 2*(pin=1) или сдвиг на 1 << (1 << 1)
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	68ba      	ldr	r2, [r7, #8]
 80005ae:	0052      	lsls	r2, r2, #1
 80005b0:	2102      	movs	r1, #2
 80005b2:	fa01 f202 	lsl.w	r2, r1, r2
 80005b6:	431a      	orrs	r2, r3
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	601a      	str	r2, [r3, #0]
	gpio->OSPEEDR |= 3 << (2*pin);// page 148 max speed table 58
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	689b      	ldr	r3, [r3, #8]
 80005c0:	68ba      	ldr	r2, [r7, #8]
 80005c2:	0052      	lsls	r2, r2, #1
 80005c4:	2103      	movs	r1, #3
 80005c6:	fa01 f202 	lsl.w	r2, r1, r2
 80005ca:	431a      	orrs	r2, r3
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	609a      	str	r2, [r3, #8]
}
 80005d0:	bf00      	nop
 80005d2:	3714      	adds	r7, #20
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f003 0307 	and.w	r3, r3, #7
 80005ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ec:	4b0b      	ldr	r3, [pc, #44]	; (800061c <__NVIC_SetPriorityGrouping+0x40>)
 80005ee:	68db      	ldr	r3, [r3, #12]
 80005f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005f8:	4013      	ands	r3, r2
 80005fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000604:	4b06      	ldr	r3, [pc, #24]	; (8000620 <__NVIC_SetPriorityGrouping+0x44>)
 8000606:	4313      	orrs	r3, r2
 8000608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800060a:	4a04      	ldr	r2, [pc, #16]	; (800061c <__NVIC_SetPriorityGrouping+0x40>)
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	60d3      	str	r3, [r2, #12]
}
 8000610:	bf00      	nop
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	e000ed00 	.word	0xe000ed00
 8000620:	05fa0000 	.word	0x05fa0000

08000624 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000628:	4b04      	ldr	r3, [pc, #16]	; (800063c <__NVIC_GetPriorityGrouping+0x18>)
 800062a:	68db      	ldr	r3, [r3, #12]
 800062c:	0a1b      	lsrs	r3, r3, #8
 800062e:	f003 0307 	and.w	r3, r3, #7
}
 8000632:	4618      	mov	r0, r3
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr
 800063c:	e000ed00 	.word	0xe000ed00

08000640 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	2b00      	cmp	r3, #0
 8000650:	db0b      	blt.n	800066a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	f003 021f 	and.w	r2, r3, #31
 8000658:	4907      	ldr	r1, [pc, #28]	; (8000678 <__NVIC_EnableIRQ+0x38>)
 800065a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065e:	095b      	lsrs	r3, r3, #5
 8000660:	2001      	movs	r0, #1
 8000662:	fa00 f202 	lsl.w	r2, r0, r2
 8000666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop
 8000678:	e000e100 	.word	0xe000e100

0800067c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	6039      	str	r1, [r7, #0]
 8000686:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068c:	2b00      	cmp	r3, #0
 800068e:	db0a      	blt.n	80006a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	b2da      	uxtb	r2, r3
 8000694:	490c      	ldr	r1, [pc, #48]	; (80006c8 <__NVIC_SetPriority+0x4c>)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	0112      	lsls	r2, r2, #4
 800069c:	b2d2      	uxtb	r2, r2
 800069e:	440b      	add	r3, r1
 80006a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006a4:	e00a      	b.n	80006bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a6:	683b      	ldr	r3, [r7, #0]
 80006a8:	b2da      	uxtb	r2, r3
 80006aa:	4908      	ldr	r1, [pc, #32]	; (80006cc <__NVIC_SetPriority+0x50>)
 80006ac:	79fb      	ldrb	r3, [r7, #7]
 80006ae:	f003 030f 	and.w	r3, r3, #15
 80006b2:	3b04      	subs	r3, #4
 80006b4:	0112      	lsls	r2, r2, #4
 80006b6:	b2d2      	uxtb	r2, r2
 80006b8:	440b      	add	r3, r1
 80006ba:	761a      	strb	r2, [r3, #24]
}
 80006bc:	bf00      	nop
 80006be:	370c      	adds	r7, #12
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	e000e100 	.word	0xe000e100
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b089      	sub	sp, #36	; 0x24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60f8      	str	r0, [r7, #12]
 80006d8:	60b9      	str	r1, [r7, #8]
 80006da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	f003 0307 	and.w	r3, r3, #7
 80006e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006e4:	69fb      	ldr	r3, [r7, #28]
 80006e6:	f1c3 0307 	rsb	r3, r3, #7
 80006ea:	2b04      	cmp	r3, #4
 80006ec:	bf28      	it	cs
 80006ee:	2304      	movcs	r3, #4
 80006f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006f2:	69fb      	ldr	r3, [r7, #28]
 80006f4:	3304      	adds	r3, #4
 80006f6:	2b06      	cmp	r3, #6
 80006f8:	d902      	bls.n	8000700 <NVIC_EncodePriority+0x30>
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3b03      	subs	r3, #3
 80006fe:	e000      	b.n	8000702 <NVIC_EncodePriority+0x32>
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000704:	f04f 32ff 	mov.w	r2, #4294967295
 8000708:	69bb      	ldr	r3, [r7, #24]
 800070a:	fa02 f303 	lsl.w	r3, r2, r3
 800070e:	43da      	mvns	r2, r3
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	401a      	ands	r2, r3
 8000714:	697b      	ldr	r3, [r7, #20]
 8000716:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000718:	f04f 31ff 	mov.w	r1, #4294967295
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	fa01 f303 	lsl.w	r3, r1, r3
 8000722:	43d9      	mvns	r1, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000728:	4313      	orrs	r3, r2
         );
}
 800072a:	4618      	mov	r0, r3
 800072c:	3724      	adds	r7, #36	; 0x24
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <init_INTERRUPT>:


//volatile float TEMPERATURA;
//extern volatile float TEMPERATURE;
void init_INTERRUPT(void)
{
 8000736:	b580      	push	{r7, lr}
 8000738:	af00      	add	r7, sp, #0
	//Выбор варианта группирования прерывания 3 ( 16 групп по 16 подприоритет)
	NVIC_SetPriorityGrouping(3);
 800073a:	2003      	movs	r0, #3
 800073c:	f7ff ff4e 	bl	80005dc <__NVIC_SetPriorityGrouping>
	//Установка приоретета прерывания TIM8_UP_TIM13: группа 1, подприоритет 1.
	NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1,1));
 8000740:	f7ff ff70 	bl	8000624 <__NVIC_GetPriorityGrouping>
 8000744:	4603      	mov	r3, r0
 8000746:	2201      	movs	r2, #1
 8000748:	2101      	movs	r1, #1
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff ffc0 	bl	80006d0 <NVIC_EncodePriority>
 8000750:	4603      	mov	r3, r0
 8000752:	4619      	mov	r1, r3
 8000754:	202c      	movs	r0, #44	; 0x2c
 8000756:	f7ff ff91 	bl	800067c <__NVIC_SetPriority>

	//Включаем прерываний TIM8_UP_TIM13 в NVIC
	NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800075a:	202c      	movs	r0, #44	; 0x2c
 800075c:	f7ff ff70 	bl	8000640 <__NVIC_EnableIRQ>


	//Установка приоретета прерывания TIM8_UP_TIM13: группа 1, подприоритет 1.
	NVIC_SetPriority(ADC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),1,1));
 8000760:	f7ff ff60 	bl	8000624 <__NVIC_GetPriorityGrouping>
 8000764:	4603      	mov	r3, r0
 8000766:	2201      	movs	r2, #1
 8000768:	2101      	movs	r1, #1
 800076a:	4618      	mov	r0, r3
 800076c:	f7ff ffb0 	bl	80006d0 <NVIC_EncodePriority>
 8000770:	4603      	mov	r3, r0
 8000772:	4619      	mov	r1, r3
 8000774:	2012      	movs	r0, #18
 8000776:	f7ff ff81 	bl	800067c <__NVIC_SetPriority>

	//Включаем прерываний TADC в NVIC
	NVIC_EnableIRQ(ADC_IRQn);
 800077a:	2012      	movs	r0, #18
 800077c:	f7ff ff60 	bl	8000640 <__NVIC_EnableIRQ>

    // Включаем прерываний DMA2_Stream0_IRQn в NVIC.
    NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000780:	2038      	movs	r0, #56	; 0x38
 8000782:	f7ff ff5d 	bl	8000640 <__NVIC_EnableIRQ>

}
 8000786:	bf00      	nop
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <TIM8_UP_TIM13_IRQHandler>:

void TIM8_UP_TIM13_IRQHandler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
    // Сброс флага прерывания TIM8 по обновлению.
    TIM8->SR &= ~TIM_SR_UIF;
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <TIM8_UP_TIM13_IRQHandler+0x20>)
 8000792:	691b      	ldr	r3, [r3, #16]
 8000794:	4a05      	ldr	r2, [pc, #20]	; (80007ac <TIM8_UP_TIM13_IRQHandler+0x20>)
 8000796:	f023 0301 	bic.w	r3, r3, #1
 800079a:	6113      	str	r3, [r2, #16]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800079c:	f3bf 8f6f 	isb	sy
}
 80007a0:	bf00      	nop
    __ISB();

    //GPIOD->ODR ^= 1 << 6;
    //GPIOD->ODR ^= GPIO_ODR_OD6;
    //GPIOD->ODR = GPIOD->ODR ^ (1 << 6);
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	40010400 	.word	0x40010400

080007b0 <DMA2_Stream0_IRQHandler>:
	TEMPERATURE = (v_sense - v25)/av_slope * 25.f;

}*/

void DMA2_Stream0_IRQHandler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b086      	sub	sp, #24
 80007b4:	af00      	add	r7, sp, #0
    // Сброс флага прерывания DMA2_Stream0 по окончанию передачи данных.
    DMA2->LIFCR |= DMA_LIFCR_CTCIF0;
 80007b6:	4b28      	ldr	r3, [pc, #160]	; (8000858 <DMA2_Stream0_IRQHandler+0xa8>)
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	4a27      	ldr	r2, [pc, #156]	; (8000858 <DMA2_Stream0_IRQHandler+0xa8>)
 80007bc:	f043 0320 	orr.w	r3, r3, #32
 80007c0:	6093      	str	r3, [r2, #8]
  __ASM volatile ("isb 0xF":::"memory");
 80007c2:	f3bf 8f6f 	isb	sy
}
 80007c6:	bf00      	nop

    // Ожидание выполнения всех инструкций в конвейере (pipeline).
    __ISB();

    const float av_slope = 2.5 * 0.001;
 80007c8:	4b24      	ldr	r3, [pc, #144]	; (800085c <DMA2_Stream0_IRQHandler+0xac>)
 80007ca:	617b      	str	r3, [r7, #20]
    const float v25 = 0.76;
 80007cc:	4b24      	ldr	r3, [pc, #144]	; (8000860 <DMA2_Stream0_IRQHandler+0xb0>)
 80007ce:	613b      	str	r3, [r7, #16]

    extern volatile unsigned int ADC_Buffer[];

    float v_sense = (float)ADC_Buffer[3] * (3.3f/4095.f);
 80007d0:	4b24      	ldr	r3, [pc, #144]	; (8000864 <DMA2_Stream0_IRQHandler+0xb4>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	ee07 3a90 	vmov	s15, r3
 80007d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007dc:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8000868 <DMA2_Stream0_IRQHandler+0xb8>
 80007e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007e4:	edc7 7a03 	vstr	s15, [r7, #12]

    volatile float TEMPERATURE;

    TEMPERATURE = (v_sense - v25)/av_slope + 25.f;
 80007e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80007ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80007f0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80007f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80007f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007fc:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8000800:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000804:	edc7 7a00 	vstr	s15, [r7]

    unsigned int dac1, dac2;
    // вывод температуры
    dac1 = TEMPERATURE*(4095.f/100.f);
 8000808:	edd7 7a00 	vldr	s15, [r7]
 800080c:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800086c <DMA2_Stream0_IRQHandler+0xbc>
 8000810:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000814:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000818:	ee17 3a90 	vmov	r3, s15
 800081c:	60bb      	str	r3, [r7, #8]

    dac2 = MovingFloatFilter(&TEMPERATURE_MOV, TEMPERATURE) * (4095.f/100.f);
 800081e:	edd7 7a00 	vldr	s15, [r7]
 8000822:	eeb0 0a67 	vmov.f32	s0, s15
 8000826:	4812      	ldr	r0, [pc, #72]	; (8000870 <DMA2_Stream0_IRQHandler+0xc0>)
 8000828:	f7ff fe1c 	bl	8000464 <MovingFloatFilter>
 800082c:	eef0 7a40 	vmov.f32	s15, s0
 8000830:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800086c <DMA2_Stream0_IRQHandler+0xbc>
 8000834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000838:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800083c:	ee17 3a90 	vmov	r3, s15
 8000840:	607b      	str	r3, [r7, #4]



    // Запись чисел в ЦАП1 и ЦАП2.
    DAC->DHR12RD = dac1 | (dac2 << 16);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	041a      	lsls	r2, r3, #16
 8000846:	490b      	ldr	r1, [pc, #44]	; (8000874 <DMA2_Stream0_IRQHandler+0xc4>)
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	4313      	orrs	r3, r2
 800084c:	620b      	str	r3, [r1, #32]

}
 800084e:	bf00      	nop
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40026400 	.word	0x40026400
 800085c:	3b23d70a 	.word	0x3b23d70a
 8000860:	3f428f5c 	.word	0x3f428f5c
 8000864:	20000020 	.word	0x20000020
 8000868:	3a534067 	.word	0x3a534067
 800086c:	4223cccd 	.word	0x4223cccd
 8000870:	20000038 	.word	0x20000038
 8000874:	40007400 	.word	0x40007400

08000878 <main>:
#include "dma.h"
#include "dac.h"


int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
	init_INTERRUPT();
 800087e:	f7ff ff5a 	bl	8000736 <init_INTERRUPT>
	init_RCC();
 8000882:	f000 f821 	bl	80008c8 <init_RCC>
	init_GPIO();
 8000886:	f7ff fe37 	bl	80004f8 <init_GPIO>
	init_DMA();
 800088a:	f7ff fda5 	bl	80003d8 <init_DMA>
	init_ADC();
 800088e:	f7ff fcbb 	bl	8000208 <init_ADC>
	init_TIMER8();
 8000892:	f000 f93b 	bl	8000b0c <init_TIMER8>
	init_DAC();
 8000896:	f7ff fd87 	bl	80003a8 <init_DAC>
	init_RCC();
 800089a:	f000 f815 	bl	80008c8 <init_RCC>


    /* Loop forever */
    for(;;)
    {
        for(int i = 0; i < 100000; i++);
 800089e:	2300      	movs	r3, #0
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	e002      	b.n	80008aa <main+0x32>
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3301      	adds	r3, #1
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4a04      	ldr	r2, [pc, #16]	; (80008c0 <main+0x48>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	ddf8      	ble.n	80008a4 <main+0x2c>
        GPIOD->ODR ^= 1 << 1;
 80008b2:	4b04      	ldr	r3, [pc, #16]	; (80008c4 <main+0x4c>)
 80008b4:	695b      	ldr	r3, [r3, #20]
 80008b6:	4a03      	ldr	r2, [pc, #12]	; (80008c4 <main+0x4c>)
 80008b8:	f083 0302 	eor.w	r3, r3, #2
 80008bc:	6153      	str	r3, [r2, #20]
        for(int i = 0; i < 100000; i++);
 80008be:	e7ee      	b.n	800089e <main+0x26>
 80008c0:	0001869f 	.word	0x0001869f
 80008c4:	40020c00 	.word	0x40020c00

080008c8 <init_RCC>:

#include "stm32f7xx.h"
#include "rcc.h"

void init_RCC(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
    RCC->AHB1RSTR = 0xFFFFFFFF;
 80008ce:	4b43      	ldr	r3, [pc, #268]	; (80009dc <init_RCC+0x114>)
 80008d0:	f04f 32ff 	mov.w	r2, #4294967295
 80008d4:	611a      	str	r2, [r3, #16]
    RCC->AHB1RSTR = 0x00000000;
 80008d6:	4b41      	ldr	r3, [pc, #260]	; (80009dc <init_RCC+0x114>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]

    RCC->AHB2RSTR = 0xFFFFFFFF;
 80008dc:	4b3f      	ldr	r3, [pc, #252]	; (80009dc <init_RCC+0x114>)
 80008de:	f04f 32ff 	mov.w	r2, #4294967295
 80008e2:	615a      	str	r2, [r3, #20]
    RCC->AHB2RSTR = 0x00000000;
 80008e4:	4b3d      	ldr	r3, [pc, #244]	; (80009dc <init_RCC+0x114>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	615a      	str	r2, [r3, #20]

    RCC->APB1RSTR = 0xFFFFFFFF;
 80008ea:	4b3c      	ldr	r3, [pc, #240]	; (80009dc <init_RCC+0x114>)
 80008ec:	f04f 32ff 	mov.w	r2, #4294967295
 80008f0:	621a      	str	r2, [r3, #32]
    RCC->APB1RSTR = 0x00000000;
 80008f2:	4b3a      	ldr	r3, [pc, #232]	; (80009dc <init_RCC+0x114>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]

    RCC->APB2RSTR = 0xFFFFFFFF;
 80008f8:	4b38      	ldr	r3, [pc, #224]	; (80009dc <init_RCC+0x114>)
 80008fa:	f04f 32ff 	mov.w	r2, #4294967295
 80008fe:	625a      	str	r2, [r3, #36]	; 0x24
    RCC->APB2RSTR = 0x00000000;
 8000900:	4b36      	ldr	r3, [pc, #216]	; (80009dc <init_RCC+0x114>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	; 0x24

    // Обновление переменной с частотой тактирования

    SystemCoreClockUpdate();
 8000906:	f000 f881 	bl	8000a0c <SystemCoreClockUpdate>

   // return;

    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800090a:	4b34      	ldr	r3, [pc, #208]	; (80009dc <init_RCC+0x114>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	4a33      	ldr	r2, [pc, #204]	; (80009dc <init_RCC+0x114>)
 8000910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000914:	6413      	str	r3, [r2, #64]	; 0x40
    // включение внешенего тактирования
    RCC->CR |= RCC_CR_HSEBYP;
 8000916:	4b31      	ldr	r3, [pc, #196]	; (80009dc <init_RCC+0x114>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a30      	ldr	r2, [pc, #192]	; (80009dc <init_RCC+0x114>)
 800091c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000920:	6013      	str	r3, [r2, #0]
    RCC->CR |= RCC_CR_HSEON;//переключение тактирования на внутреннее
 8000922:	4b2e      	ldr	r3, [pc, #184]	; (80009dc <init_RCC+0x114>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a2d      	ldr	r2, [pc, #180]	; (80009dc <init_RCC+0x114>)
 8000928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800092c:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_HSERDY));
 800092e:	bf00      	nop
 8000930:	4b2a      	ldr	r3, [pc, #168]	; (80009dc <init_RCC+0x114>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000938:	2b00      	cmp	r3, #0
 800093a:	d0f9      	beq.n	8000930 <init_RCC+0x68>

    //Выключение PLL  пред делитель
    RCC->CR &= ~RCC_CR_PLLON;
 800093c:	4b27      	ldr	r3, [pc, #156]	; (80009dc <init_RCC+0x114>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a26      	ldr	r2, [pc, #152]	; (80009dc <init_RCC+0x114>)
 8000942:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000946:	6013      	str	r3, [r2, #0]
    while(RCC->CR & RCC_CR_PLLRDY);
 8000948:	bf00      	nop
 800094a:	4b24      	ldr	r3, [pc, #144]	; (80009dc <init_RCC+0x114>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000952:	2b00      	cmp	r3, #0
 8000954:	d1f9      	bne.n	800094a <init_RCC+0x82>

    RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV4 | RCC_CFGR_PPRE2_DIV2;//настройки делителей на выходе
 8000956:	4b21      	ldr	r3, [pc, #132]	; (80009dc <init_RCC+0x114>)
 8000958:	689b      	ldr	r3, [r3, #8]
 800095a:	4a20      	ldr	r2, [pc, #128]	; (80009dc <init_RCC+0x114>)
 800095c:	f443 4314 	orr.w	r3, r3, #37888	; 0x9400
 8000960:	6093      	str	r3, [r2, #8]

    //Настройка предделителя PLL
    uint32_t pllcfgr = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	607b      	str	r3, [r7, #4]
    //пред делитель ноль это два
    pllcfgr |= RCC_PLLCFGR_PLLSRC_HSE;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800096c:	607b      	str	r3, [r7, #4]
    pllcfgr |= 25 << RCC_PLLCFGR_PLLM_Pos;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	f043 0319 	orr.w	r3, r3, #25
 8000974:	607b      	str	r3, [r7, #4]
    pllcfgr |= 432 << RCC_PLLCFGR_PLLN_Pos;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	f443 43d8 	orr.w	r3, r3, #27648	; 0x6c00
 800097c:	607b      	str	r3, [r7, #4]
    pllcfgr |= 0 << RCC_PLLCFGR_PLLP_Pos;

    RCC->PLLCFGR = pllcfgr;
 800097e:	4a17      	ldr	r2, [pc, #92]	; (80009dc <init_RCC+0x114>)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6053      	str	r3, [r2, #4]

    //Настройка latency  на 1  для 32 МГц
    FLASH->ACR |= (7 << FLASH_ACR_LATENCY_Pos);
 8000984:	4b16      	ldr	r3, [pc, #88]	; (80009e0 <init_RCC+0x118>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a15      	ldr	r2, [pc, #84]	; (80009e0 <init_RCC+0x118>)
 800098a:	f043 0307 	orr.w	r3, r3, #7
 800098e:	6013      	str	r3, [r2, #0]

    RCC->CR |= RCC_CR_PLLON;
 8000990:	4b12      	ldr	r3, [pc, #72]	; (80009dc <init_RCC+0x114>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a11      	ldr	r2, [pc, #68]	; (80009dc <init_RCC+0x114>)
 8000996:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800099a:	6013      	str	r3, [r2, #0]
    while(!(RCC->CR & RCC_CR_PLLRDY));
 800099c:	bf00      	nop
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <init_RCC+0x114>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d0f9      	beq.n	800099e <init_RCC+0xd6>

    //включение овердрайв нужен для максимальной частоте, НЕОБХОДИМО СДЕЛАТЬ РАНЬШЕ ЧЕМ ПЕРЕХОД PLL
    PWR->CR1 |= (uint32_t)PWR_CR1_ODEN;
 80009aa:	4b0e      	ldr	r3, [pc, #56]	; (80009e4 <init_RCC+0x11c>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	4a0d      	ldr	r2, [pc, #52]	; (80009e4 <init_RCC+0x11c>)
 80009b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009b4:	6013      	str	r3, [r2, #0]
    PWR->CR1 |= (uint32_t)PWR_CR1_ODSWEN;
 80009b6:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <init_RCC+0x11c>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <init_RCC+0x11c>)
 80009bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c0:	6013      	str	r3, [r2, #0]

    //Выбор PLL  как основного источника тактирования
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80009c2:	4b06      	ldr	r3, [pc, #24]	; (80009dc <init_RCC+0x114>)
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	4a05      	ldr	r2, [pc, #20]	; (80009dc <init_RCC+0x114>)
 80009c8:	f043 0302 	orr.w	r3, r3, #2
 80009cc:	6093      	str	r3, [r2, #8]



    SystemCoreClockUpdate();
 80009ce:	f000 f81d 	bl	8000a0c <SystemCoreClockUpdate>
}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40023c00 	.word	0x40023c00
 80009e4:	40007000 	.word	0x40007000

080009e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <SystemInit+0x20>)
 80009ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009f2:	4a05      	ldr	r2, [pc, #20]	; (8000a08 <SystemInit+0x20>)
 80009f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b087      	sub	sp, #28
 8000a10:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
 8000a16:	2300      	movs	r3, #0
 8000a18:	617b      	str	r3, [r7, #20]
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	60fb      	str	r3, [r7, #12]
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60bb      	str	r3, [r7, #8]
 8000a22:	2302      	movs	r3, #2
 8000a24:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000a26:	4b34      	ldr	r3, [pc, #208]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	f003 030c 	and.w	r3, r3, #12
 8000a2e:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	2b08      	cmp	r3, #8
 8000a34:	d011      	beq.n	8000a5a <SystemCoreClockUpdate+0x4e>
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	2b08      	cmp	r3, #8
 8000a3a:	d844      	bhi.n	8000ac6 <SystemCoreClockUpdate+0xba>
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <SystemCoreClockUpdate+0x3e>
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	2b04      	cmp	r3, #4
 8000a46:	d004      	beq.n	8000a52 <SystemCoreClockUpdate+0x46>
 8000a48:	e03d      	b.n	8000ac6 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000a4a:	4b2c      	ldr	r3, [pc, #176]	; (8000afc <SystemCoreClockUpdate+0xf0>)
 8000a4c:	4a2c      	ldr	r2, [pc, #176]	; (8000b00 <SystemCoreClockUpdate+0xf4>)
 8000a4e:	601a      	str	r2, [r3, #0]
      break;
 8000a50:	e03d      	b.n	8000ace <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000a52:	4b2a      	ldr	r3, [pc, #168]	; (8000afc <SystemCoreClockUpdate+0xf0>)
 8000a54:	4a2b      	ldr	r2, [pc, #172]	; (8000b04 <SystemCoreClockUpdate+0xf8>)
 8000a56:	601a      	str	r2, [r3, #0]
      break;
 8000a58:	e039      	b.n	8000ace <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000a5a:	4b27      	ldr	r3, [pc, #156]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	0d9b      	lsrs	r3, r3, #22
 8000a60:	f003 0301 	and.w	r3, r3, #1
 8000a64:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a66:	4b24      	ldr	r3, [pc, #144]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a6e:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d00c      	beq.n	8000a90 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000a76:	4a23      	ldr	r2, [pc, #140]	; (8000b04 <SystemCoreClockUpdate+0xf8>)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a7e:	4a1e      	ldr	r2, [pc, #120]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000a80:	6852      	ldr	r2, [r2, #4]
 8000a82:	0992      	lsrs	r2, r2, #6
 8000a84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a88:	fb02 f303 	mul.w	r3, r2, r3
 8000a8c:	617b      	str	r3, [r7, #20]
 8000a8e:	e00b      	b.n	8000aa8 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000a90:	4a1b      	ldr	r2, [pc, #108]	; (8000b00 <SystemCoreClockUpdate+0xf4>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a98:	4a17      	ldr	r2, [pc, #92]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000a9a:	6852      	ldr	r2, [r2, #4]
 8000a9c:	0992      	lsrs	r2, r2, #6
 8000a9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000aa2:	fb02 f303 	mul.w	r3, r2, r3
 8000aa6:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000aa8:	4b13      	ldr	r3, [pc, #76]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	0c1b      	lsrs	r3, r3, #16
 8000aae:	f003 0303 	and.w	r3, r3, #3
 8000ab2:	3301      	adds	r3, #1
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000ab8:	697a      	ldr	r2, [r7, #20]
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac0:	4a0e      	ldr	r2, [pc, #56]	; (8000afc <SystemCoreClockUpdate+0xf0>)
 8000ac2:	6013      	str	r3, [r2, #0]
      break;
 8000ac4:	e003      	b.n	8000ace <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8000ac6:	4b0d      	ldr	r3, [pc, #52]	; (8000afc <SystemCoreClockUpdate+0xf0>)
 8000ac8:	4a0d      	ldr	r2, [pc, #52]	; (8000b00 <SystemCoreClockUpdate+0xf4>)
 8000aca:	601a      	str	r2, [r3, #0]
      break;
 8000acc:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000ace:	4b0a      	ldr	r3, [pc, #40]	; (8000af8 <SystemCoreClockUpdate+0xec>)
 8000ad0:	689b      	ldr	r3, [r3, #8]
 8000ad2:	091b      	lsrs	r3, r3, #4
 8000ad4:	f003 030f 	and.w	r3, r3, #15
 8000ad8:	4a0b      	ldr	r2, [pc, #44]	; (8000b08 <SystemCoreClockUpdate+0xfc>)
 8000ada:	5cd3      	ldrb	r3, [r2, r3]
 8000adc:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000ade:	4b07      	ldr	r3, [pc, #28]	; (8000afc <SystemCoreClockUpdate+0xf0>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ae8:	4a04      	ldr	r2, [pc, #16]	; (8000afc <SystemCoreClockUpdate+0xf0>)
 8000aea:	6013      	str	r3, [r2, #0]
}
 8000aec:	bf00      	nop
 8000aee:	371c      	adds	r7, #28
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	40023800 	.word	0x40023800
 8000afc:	20000000 	.word	0x20000000
 8000b00:	00f42400 	.word	0x00f42400
 8000b04:	017d7840 	.word	0x017d7840
 8000b08:	08000c5c 	.word	0x08000c5c

08000b0c <init_TIMER8>:

#include "stm32f7xx.h"
#include "timer.h"

void init_TIMER8(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
    // Вкл. тактирование модуля TIM8.
    RCC->APB2ENR |= RCC_APB2ENR_TIM8EN;
 8000b10:	4b23      	ldr	r3, [pc, #140]	; (8000ba0 <init_TIMER8+0x94>)
 8000b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b14:	4a22      	ldr	r2, [pc, #136]	; (8000ba0 <init_TIMER8+0x94>)
 8000b16:	f043 0302 	orr.w	r3, r3, #2
 8000b1a:	6453      	str	r3, [r2, #68]	; 0x44

    // Настраиваем:
    //      Предделитель: 1
    //      Макс. счёт: 1080 (100 кГц)
    TIM8->PSC = 0;
 8000b1c:	4b21      	ldr	r3, [pc, #132]	; (8000ba4 <init_TIMER8+0x98>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	629a      	str	r2, [r3, #40]	; 0x28
    TIM8->ARR = 216000000/100000/2;
 8000b22:	4b20      	ldr	r3, [pc, #128]	; (8000ba4 <init_TIMER8+0x98>)
 8000b24:	f44f 6287 	mov.w	r2, #1080	; 0x438
 8000b28:	62da      	str	r2, [r3, #44]	; 0x2c

    // Регистр сравнения: 540 (50% заполнение).
    TIM8->CCR1 = TIM8->ARR / 2;
 8000b2a:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <init_TIMER8+0x98>)
 8000b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b2e:	4a1d      	ldr	r2, [pc, #116]	; (8000ba4 <init_TIMER8+0x98>)
 8000b30:	085b      	lsrs	r3, r3, #1
 8000b32:	6353      	str	r3, [r2, #52]	; 0x34

    // Симметричный счёт (режим 2).
    TIM8->CR1 |= TIM_CR1_CMS_1;
 8000b34:	4b1b      	ldr	r3, [pc, #108]	; (8000ba4 <init_TIMER8+0x98>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a1a      	ldr	r2, [pc, #104]	; (8000ba4 <init_TIMER8+0x98>)
 8000b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b3e:	6013      	str	r3, [r2, #0]

    // Вкл. канал сравнения.
    TIM8->CCER |= TIM_CCER_CC1E;
 8000b40:	4b18      	ldr	r3, [pc, #96]	; (8000ba4 <init_TIMER8+0x98>)
 8000b42:	6a1b      	ldr	r3, [r3, #32]
 8000b44:	4a17      	ldr	r2, [pc, #92]	; (8000ba4 <init_TIMER8+0x98>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	6213      	str	r3, [r2, #32]

    // Режим ШИМ 1.
    TIM8->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 8000b4c:	4b15      	ldr	r3, [pc, #84]	; (8000ba4 <init_TIMER8+0x98>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a14      	ldr	r2, [pc, #80]	; (8000ba4 <init_TIMER8+0x98>)
 8000b52:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000b56:	6193      	str	r3, [r2, #24]

    // Вкл. буферизацию.
    TIM8->CCMR1 |= TIM_CCMR1_OC1PE;
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <init_TIMER8+0x98>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a11      	ldr	r2, [pc, #68]	; (8000ba4 <init_TIMER8+0x98>)
 8000b5e:	f043 0308 	orr.w	r3, r3, #8
 8000b62:	6193      	str	r3, [r2, #24]

    // Вкл. физический канал выхода.
    TIM8->BDTR |= TIM_BDTR_MOE;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <init_TIMER8+0x98>)
 8000b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b68:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <init_TIMER8+0x98>)
 8000b6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b6e:	6453      	str	r3, [r2, #68]	; 0x44

    // Включение прерывания по обновлению.
    TIM8->DIER |= TIM_DIER_UIE;
 8000b70:	4b0c      	ldr	r3, [pc, #48]	; (8000ba4 <init_TIMER8+0x98>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	4a0b      	ldr	r2, [pc, #44]	; (8000ba4 <init_TIMER8+0x98>)
 8000b76:	f043 0301 	orr.w	r3, r3, #1
 8000b7a:	60d3      	str	r3, [r2, #12]

    // Вкл. генерацию TRGO по событию обновления (Update).
    TIM8->CR2 |= TIM_CR2_MMS_1;
 8000b7c:	4b09      	ldr	r3, [pc, #36]	; (8000ba4 <init_TIMER8+0x98>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	4a08      	ldr	r2, [pc, #32]	; (8000ba4 <init_TIMER8+0x98>)
 8000b82:	f043 0320 	orr.w	r3, r3, #32
 8000b86:	6053      	str	r3, [r2, #4]

    // Вкл. счёт таймера.
    TIM8->CR1 |= TIM_CR1_CEN;
 8000b88:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <init_TIMER8+0x98>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a05      	ldr	r2, [pc, #20]	; (8000ba4 <init_TIMER8+0x98>)
 8000b8e:	f043 0301 	orr.w	r3, r3, #1
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40010400 	.word	0x40010400

08000ba8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ba8:	480d      	ldr	r0, [pc, #52]	; (8000be0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000baa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bac:	f7ff ff1c 	bl	80009e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb0:	480c      	ldr	r0, [pc, #48]	; (8000be4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bb2:	490d      	ldr	r1, [pc, #52]	; (8000be8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb4:	4a0d      	ldr	r2, [pc, #52]	; (8000bec <LoopForever+0xe>)
  movs r3, #0
 8000bb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb8:	e002      	b.n	8000bc0 <LoopCopyDataInit>

08000bba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bbe:	3304      	adds	r3, #4

08000bc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc4:	d3f9      	bcc.n	8000bba <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	; (8000bf0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bc8:	4c0a      	ldr	r4, [pc, #40]	; (8000bf4 <LoopForever+0x16>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bcc:	e001      	b.n	8000bd2 <LoopFillZerobss>

08000bce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd0:	3204      	adds	r2, #4

08000bd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd4:	d3fb      	bcc.n	8000bce <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000bd6:	f000 f811 	bl	8000bfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bda:	f7ff fe4d 	bl	8000878 <main>

08000bde <LoopForever>:

LoopForever:
    b LoopForever
 8000bde:	e7fe      	b.n	8000bde <LoopForever>
  ldr   r0, =_estack
 8000be0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000be4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000bec:	08000c74 	.word	0x08000c74
  ldr r2, =_sbss
 8000bf0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000bf4:	20000810 	.word	0x20000810

08000bf8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000bf8:	e7fe      	b.n	8000bf8 <ADC_IRQHandler>
	...

08000bfc <__libc_init_array>:
 8000bfc:	b570      	push	{r4, r5, r6, lr}
 8000bfe:	4d0d      	ldr	r5, [pc, #52]	; (8000c34 <__libc_init_array+0x38>)
 8000c00:	4c0d      	ldr	r4, [pc, #52]	; (8000c38 <__libc_init_array+0x3c>)
 8000c02:	1b64      	subs	r4, r4, r5
 8000c04:	10a4      	asrs	r4, r4, #2
 8000c06:	2600      	movs	r6, #0
 8000c08:	42a6      	cmp	r6, r4
 8000c0a:	d109      	bne.n	8000c20 <__libc_init_array+0x24>
 8000c0c:	4d0b      	ldr	r5, [pc, #44]	; (8000c3c <__libc_init_array+0x40>)
 8000c0e:	4c0c      	ldr	r4, [pc, #48]	; (8000c40 <__libc_init_array+0x44>)
 8000c10:	f000 f818 	bl	8000c44 <_init>
 8000c14:	1b64      	subs	r4, r4, r5
 8000c16:	10a4      	asrs	r4, r4, #2
 8000c18:	2600      	movs	r6, #0
 8000c1a:	42a6      	cmp	r6, r4
 8000c1c:	d105      	bne.n	8000c2a <__libc_init_array+0x2e>
 8000c1e:	bd70      	pop	{r4, r5, r6, pc}
 8000c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c24:	4798      	blx	r3
 8000c26:	3601      	adds	r6, #1
 8000c28:	e7ee      	b.n	8000c08 <__libc_init_array+0xc>
 8000c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c2e:	4798      	blx	r3
 8000c30:	3601      	adds	r6, #1
 8000c32:	e7f2      	b.n	8000c1a <__libc_init_array+0x1e>
 8000c34:	08000c6c 	.word	0x08000c6c
 8000c38:	08000c6c 	.word	0x08000c6c
 8000c3c:	08000c6c 	.word	0x08000c6c
 8000c40:	08000c70 	.word	0x08000c70

08000c44 <_init>:
 8000c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c46:	bf00      	nop
 8000c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c4a:	bc08      	pop	{r3}
 8000c4c:	469e      	mov	lr, r3
 8000c4e:	4770      	bx	lr

08000c50 <_fini>:
 8000c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c52:	bf00      	nop
 8000c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c56:	bc08      	pop	{r3}
 8000c58:	469e      	mov	lr, r3
 8000c5a:	4770      	bx	lr
