

================================================================
== Vitis HLS Report for 'decrypt'
================================================================
* Date:           Wed Jul  9 03:26:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.978 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1572|     1572|  12.576 us|  12.576 us|  1572|  1572|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeySchedule_fu_54                  |KeySchedule                  |      562|      562|  4.496 us|  4.496 us|  562|  562|       no|
        |grp_AddRoundKey_fu_66                  |AddRoundKey                  |       17|       17|  0.136 us|  0.136 us|   17|   17|       no|
        |grp_InversShiftRow_ByteSub_fu_77       |InversShiftRow_ByteSub       |       15|       15|  0.120 us|  0.120 us|   15|   15|       no|
        |grp_AddRoundKey_InversMixColumn_fu_85  |AddRoundKey_InversMixColumn  |       87|       87|  0.696 us|  0.696 us|   87|   87|       no|
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decrypt_label4  |      954|      954|       106|          -|          -|     9|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1" [data/benchmarks/aes/aes_dec.c:67]   --->   Operation 12 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln72 = call void @KeySchedule, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0" [data/benchmarks/aes/aes_dec.c:72]   --->   Operation 13 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln67 = store i4 9, i4 %i_01" [data/benchmarks/aes/aes_dec.c:67]   --->   Operation 14 'store' 'store_ln67' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln72 = call void @KeySchedule, i32 %key, i32 %word, i8 %Sbox, i8 %Rcon0" [data/benchmarks/aes/aes_dec.c:72]   --->   Operation 15 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln109 = call void @AddRoundKey, i32 %statemt, i4 10, i32 %word" [data/benchmarks/aes/aes_dec.c:109]   --->   Operation 16 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln109 = call void @AddRoundKey, i32 %statemt, i4 10, i32 %word" [data/benchmarks/aes/aes_dec.c:109]   --->   Operation 17 'call' 'call_ln109' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln112 = call void @InversShiftRow_ByteSub, i32 %statemt, i8 %invSbox" [data/benchmarks/aes/aes_dec.c:112]   --->   Operation 18 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %statemt, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [data/benchmarks/aes/aes_dec.c:72]   --->   Operation 21 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln112 = call void @InversShiftRow_ByteSub, i32 %statemt, i8 %invSbox" [data/benchmarks/aes/aes_dec.c:112]   --->   Operation 22 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc" [data/benchmarks/aes/aes_dec.c:116]   --->   Operation 23 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.09>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%i_4 = load i4 %i_01" [data/benchmarks/aes/aes_dec.c:116]   --->   Operation 24 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln116 = icmp_eq  i4 %i_4, i4 0" [data/benchmarks/aes/aes_dec.c:116]   --->   Operation 25 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc.split, void %for.end" [data/benchmarks/aes/aes_dec.c:116]   --->   Operation 26 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln118 = call void @AddRoundKey_InversMixColumn, i32 %statemt, i4 %i_4, i32 %word" [data/benchmarks/aes/aes_dec.c:118]   --->   Operation 27 'call' 'call_ln118' <Predicate = (!icmp_ln116)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 28 [1/1] (0.70ns)   --->   "%i = add i4 %i_4, i4 15" [data/benchmarks/aes/aes_dec.c:116]   --->   Operation 28 'add' 'i' <Predicate = (!icmp_ln116)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln67 = store i4 %i, i4 %i_01" [data/benchmarks/aes/aes_dec.c:67]   --->   Operation 29 'store' 'store_ln67' <Predicate = (!icmp_ln116)> <Delay = 0.38>
ST_7 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln123 = call void @AddRoundKey, i32 %statemt, i4 0, i32 %word" [data/benchmarks/aes/aes_dec.c:123]   --->   Operation 30 'call' 'call_ln123' <Predicate = (icmp_ln116)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln118 = call void @AddRoundKey_InversMixColumn, i32 %statemt, i4 %i_4, i32 %word" [data/benchmarks/aes/aes_dec.c:118]   --->   Operation 31 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln119 = call void @InversShiftRow_ByteSub, i32 %statemt, i8 %invSbox" [data/benchmarks/aes/aes_dec.c:119]   --->   Operation 32 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [data/benchmarks/aes/aes_dec.c:67]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/aes/aes_dec.c:120]   --->   Operation 34 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln119 = call void @InversShiftRow_ByteSub, i32 %statemt, i8 %invSbox" [data/benchmarks/aes/aes_dec.c:119]   --->   Operation 35 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc" [data/benchmarks/aes/aes_dec.c:116]   --->   Operation 36 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln123 = call void @AddRoundKey, i32 %statemt, i4 0, i32 %word" [data/benchmarks/aes/aes_dec.c:123]   --->   Operation 37 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ statemt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ word]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invSbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_01                   (alloca           ) [ 011111111110]
store_ln67             (store            ) [ 000000000000]
call_ln72              (call             ) [ 000000000000]
call_ln109             (call             ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specpipeline_ln72      (specpipeline     ) [ 000000000000]
call_ln112             (call             ) [ 000000000000]
br_ln116               (br               ) [ 000000000000]
i_4                    (load             ) [ 000000001000]
icmp_ln116             (icmp             ) [ 000000011110]
br_ln116               (br               ) [ 000000000000]
i                      (add              ) [ 000000000000]
store_ln67             (store            ) [ 000000000000]
call_ln118             (call             ) [ 000000000000]
speclooptripcount_ln67 (speclooptripcount) [ 000000000000]
specloopname_ln120     (specloopname     ) [ 000000000000]
call_ln119             (call             ) [ 000000000000]
br_ln116               (br               ) [ 000000000000]
call_ln123             (call             ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="statemt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="word">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Rcon0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invSbox">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invSbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeySchedule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="InversShiftRow_ByteSub"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AddRoundKey_InversMixColumn"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_01_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_01/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_KeySchedule_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="0" index="3" bw="8" slack="0"/>
<pin id="59" dir="0" index="4" bw="8" slack="0"/>
<pin id="60" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_AddRoundKey_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/3 call_ln123/7 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_InversShiftRow_ByteSub_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/5 call_ln119/9 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_AddRoundKey_InversMixColumn_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="0" index="3" bw="32" slack="0"/>
<pin id="90" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln118/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln67_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_4_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="6"/>
<pin id="101" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln116_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/7 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln67_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="6"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/7 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_01_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_01 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_4_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="99" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="99" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="50" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="99" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: statemt | {3 4 5 6 7 8 9 10 11 }
	Port: word | {1 2 }
 - Input state : 
	Port: decrypt : statemt | {3 4 5 6 7 8 9 10 11 }
	Port: decrypt : key | {1 2 }
	Port: decrypt : word | {1 2 3 4 7 8 11 }
	Port: decrypt : Sbox | {1 2 }
	Port: decrypt : Rcon0 | {1 2 }
	Port: decrypt : invSbox | {5 6 9 10 }
  - Chain level:
	State 1
		store_ln67 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln116 : 1
		br_ln116 : 2
		call_ln118 : 1
		i : 1
		store_ln67 : 2
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_KeySchedule_fu_54         |    0    | 3.87729 |   385   |   896   |    0    |
|   call   |         grp_AddRoundKey_fu_66         |    0    | 1.81086 |   139   |   224   |    0    |
|          |    grp_InversShiftRow_ByteSub_fu_77   |    0    | 3.14029 |   336   |   346   |    0    |
|          | grp_AddRoundKey_InversMixColumn_fu_85 |    0    |  3.9181 |   622   |   2018  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |           icmp_ln116_fu_103           |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|    add   |                i_fu_109               |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                       |    0    | 12.7465 |   1482  |   3508  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_01_reg_120|    4   |
| i_4_reg_127|    4   |
+------------+--------+
|    Total   |    8   |
+------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
|         grp_AddRoundKey_fu_66         |  p2  |   2  |   4  |    8   |
| grp_AddRoundKey_InversMixColumn_fu_85 |  p2  |   2  |   4  |    8   ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   16   ||  0.774  ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   12   |  1482  |  3508  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    8   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   13   |  1490  |  3517  |    0   |
+-----------+--------+--------+--------+--------+--------+
