/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADR0 */
#define ADR0__0__INTTYPE CYREG_PICU12_INTTYPE4
#define ADR0__0__MASK 0x10u
#define ADR0__0__PC CYREG_PRT12_PC4
#define ADR0__0__PORT 12u
#define ADR0__0__SHIFT 4u
#define ADR0__AG CYREG_PRT12_AG
#define ADR0__BIE CYREG_PRT12_BIE
#define ADR0__BIT_MASK CYREG_PRT12_BIT_MASK
#define ADR0__BYP CYREG_PRT12_BYP
#define ADR0__DM0 CYREG_PRT12_DM0
#define ADR0__DM1 CYREG_PRT12_DM1
#define ADR0__DM2 CYREG_PRT12_DM2
#define ADR0__DR CYREG_PRT12_DR
#define ADR0__INP_DIS CYREG_PRT12_INP_DIS
#define ADR0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ADR0__MASK 0x10u
#define ADR0__PORT 12u
#define ADR0__PRT CYREG_PRT12_PRT
#define ADR0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ADR0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ADR0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ADR0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ADR0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ADR0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ADR0__PS CYREG_PRT12_PS
#define ADR0__SHIFT 4u
#define ADR0__SIO_CFG CYREG_PRT12_SIO_CFG
#define ADR0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ADR0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ADR0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ADR0__SLW CYREG_PRT12_SLW

/* ADR1 */
#define ADR1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define ADR1__0__MASK 0x20u
#define ADR1__0__PC CYREG_PRT12_PC5
#define ADR1__0__PORT 12u
#define ADR1__0__SHIFT 5u
#define ADR1__AG CYREG_PRT12_AG
#define ADR1__BIE CYREG_PRT12_BIE
#define ADR1__BIT_MASK CYREG_PRT12_BIT_MASK
#define ADR1__BYP CYREG_PRT12_BYP
#define ADR1__DM0 CYREG_PRT12_DM0
#define ADR1__DM1 CYREG_PRT12_DM1
#define ADR1__DM2 CYREG_PRT12_DM2
#define ADR1__DR CYREG_PRT12_DR
#define ADR1__INP_DIS CYREG_PRT12_INP_DIS
#define ADR1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ADR1__MASK 0x20u
#define ADR1__PORT 12u
#define ADR1__PRT CYREG_PRT12_PRT
#define ADR1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ADR1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ADR1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ADR1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ADR1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ADR1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ADR1__PS CYREG_PRT12_PS
#define ADR1__SHIFT 5u
#define ADR1__SIO_CFG CYREG_PRT12_SIO_CFG
#define ADR1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ADR1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ADR1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ADR1__SLW CYREG_PRT12_SLW

/* ADR2 */
#define ADR2__0__INTTYPE CYREG_PICU1_INTTYPE2
#define ADR2__0__MASK 0x04u
#define ADR2__0__PC CYREG_PRT1_PC2
#define ADR2__0__PORT 1u
#define ADR2__0__SHIFT 2u
#define ADR2__AG CYREG_PRT1_AG
#define ADR2__AMUX CYREG_PRT1_AMUX
#define ADR2__BIE CYREG_PRT1_BIE
#define ADR2__BIT_MASK CYREG_PRT1_BIT_MASK
#define ADR2__BYP CYREG_PRT1_BYP
#define ADR2__CTL CYREG_PRT1_CTL
#define ADR2__DM0 CYREG_PRT1_DM0
#define ADR2__DM1 CYREG_PRT1_DM1
#define ADR2__DM2 CYREG_PRT1_DM2
#define ADR2__DR CYREG_PRT1_DR
#define ADR2__INP_DIS CYREG_PRT1_INP_DIS
#define ADR2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ADR2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ADR2__LCD_EN CYREG_PRT1_LCD_EN
#define ADR2__MASK 0x04u
#define ADR2__PORT 1u
#define ADR2__PRT CYREG_PRT1_PRT
#define ADR2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ADR2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ADR2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ADR2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ADR2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ADR2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ADR2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ADR2__PS CYREG_PRT1_PS
#define ADR2__SHIFT 2u
#define ADR2__SLW CYREG_PRT1_SLW

/* BurstTimeout_1 */
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__0__POS 0
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__2__POS 2
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__3__POS 3
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define BurstTimeout_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB00_01_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB00_01_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB00_01_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB00_01_MSK
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB00_01_MSK
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB00_01_MSK
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB00_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB00_ST_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB00_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB00_ST_CTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define BurstTimeout_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB00_MSK
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define BurstTimeout_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* BurstTimeout_2 */
#define BurstTimeout_2_TimerHW__CAP0 CYREG_TMR0_CAP0
#define BurstTimeout_2_TimerHW__CAP1 CYREG_TMR0_CAP1
#define BurstTimeout_2_TimerHW__CFG0 CYREG_TMR0_CFG0
#define BurstTimeout_2_TimerHW__CFG1 CYREG_TMR0_CFG1
#define BurstTimeout_2_TimerHW__CFG2 CYREG_TMR0_CFG2
#define BurstTimeout_2_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define BurstTimeout_2_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define BurstTimeout_2_TimerHW__PER0 CYREG_TMR0_PER0
#define BurstTimeout_2_TimerHW__PER1 CYREG_TMR0_PER1
#define BurstTimeout_2_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BurstTimeout_2_TimerHW__PM_ACT_MSK 0x01u
#define BurstTimeout_2_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BurstTimeout_2_TimerHW__PM_STBY_MSK 0x01u
#define BurstTimeout_2_TimerHW__RT0 CYREG_TMR0_RT0
#define BurstTimeout_2_TimerHW__RT1 CYREG_TMR0_RT1
#define BurstTimeout_2_TimerHW__SR0 CYREG_TMR0_SR0

/* BurstTimeout_3 */
#define BurstTimeout_3_TimerHW__CAP0 CYREG_TMR1_CAP0
#define BurstTimeout_3_TimerHW__CAP1 CYREG_TMR1_CAP1
#define BurstTimeout_3_TimerHW__CFG0 CYREG_TMR1_CFG0
#define BurstTimeout_3_TimerHW__CFG1 CYREG_TMR1_CFG1
#define BurstTimeout_3_TimerHW__CFG2 CYREG_TMR1_CFG2
#define BurstTimeout_3_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define BurstTimeout_3_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define BurstTimeout_3_TimerHW__PER0 CYREG_TMR1_PER0
#define BurstTimeout_3_TimerHW__PER1 CYREG_TMR1_PER1
#define BurstTimeout_3_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BurstTimeout_3_TimerHW__PM_ACT_MSK 0x02u
#define BurstTimeout_3_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BurstTimeout_3_TimerHW__PM_STBY_MSK 0x02u
#define BurstTimeout_3_TimerHW__RT0 CYREG_TMR1_RT0
#define BurstTimeout_3_TimerHW__RT1 CYREG_TMR1_RT1
#define BurstTimeout_3_TimerHW__SR0 CYREG_TMR1_SR0

/* BurstTimeout_4 */
#define BurstTimeout_4_TimerHW__CAP0 CYREG_TMR2_CAP0
#define BurstTimeout_4_TimerHW__CAP1 CYREG_TMR2_CAP1
#define BurstTimeout_4_TimerHW__CFG0 CYREG_TMR2_CFG0
#define BurstTimeout_4_TimerHW__CFG1 CYREG_TMR2_CFG1
#define BurstTimeout_4_TimerHW__CFG2 CYREG_TMR2_CFG2
#define BurstTimeout_4_TimerHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define BurstTimeout_4_TimerHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define BurstTimeout_4_TimerHW__PER0 CYREG_TMR2_PER0
#define BurstTimeout_4_TimerHW__PER1 CYREG_TMR2_PER1
#define BurstTimeout_4_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define BurstTimeout_4_TimerHW__PM_ACT_MSK 0x04u
#define BurstTimeout_4_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define BurstTimeout_4_TimerHW__PM_STBY_MSK 0x04u
#define BurstTimeout_4_TimerHW__RT0 CYREG_TMR2_RT0
#define BurstTimeout_4_TimerHW__RT1 CYREG_TMR2_RT1
#define BurstTimeout_4_TimerHW__SR0 CYREG_TMR2_SR0

/* DIO1 */
#define DIO1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define DIO1__0__MASK 0x02u
#define DIO1__0__PC CYREG_PRT0_PC1
#define DIO1__0__PORT 0u
#define DIO1__0__SHIFT 1u
#define DIO1__AG CYREG_PRT0_AG
#define DIO1__AMUX CYREG_PRT0_AMUX
#define DIO1__BIE CYREG_PRT0_BIE
#define DIO1__BIT_MASK CYREG_PRT0_BIT_MASK
#define DIO1__BYP CYREG_PRT0_BYP
#define DIO1__CTL CYREG_PRT0_CTL
#define DIO1__DM0 CYREG_PRT0_DM0
#define DIO1__DM1 CYREG_PRT0_DM1
#define DIO1__DM2 CYREG_PRT0_DM2
#define DIO1__DR CYREG_PRT0_DR
#define DIO1__INP_DIS CYREG_PRT0_INP_DIS
#define DIO1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DIO1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DIO1__LCD_EN CYREG_PRT0_LCD_EN
#define DIO1__MASK 0x02u
#define DIO1__PORT 0u
#define DIO1__PRT CYREG_PRT0_PRT
#define DIO1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DIO1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DIO1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DIO1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DIO1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DIO1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DIO1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DIO1__PS CYREG_PRT0_PS
#define DIO1__SHIFT 1u
#define DIO1__SLW CYREG_PRT0_SLW

/* DIO2 */
#define DIO2__0__INTTYPE CYREG_PICU12_INTTYPE0
#define DIO2__0__MASK 0x01u
#define DIO2__0__PC CYREG_PRT12_PC0
#define DIO2__0__PORT 12u
#define DIO2__0__SHIFT 0u
#define DIO2__AG CYREG_PRT12_AG
#define DIO2__BIE CYREG_PRT12_BIE
#define DIO2__BIT_MASK CYREG_PRT12_BIT_MASK
#define DIO2__BYP CYREG_PRT12_BYP
#define DIO2__DM0 CYREG_PRT12_DM0
#define DIO2__DM1 CYREG_PRT12_DM1
#define DIO2__DM2 CYREG_PRT12_DM2
#define DIO2__DR CYREG_PRT12_DR
#define DIO2__INP_DIS CYREG_PRT12_INP_DIS
#define DIO2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define DIO2__MASK 0x01u
#define DIO2__PORT 12u
#define DIO2__PRT CYREG_PRT12_PRT
#define DIO2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define DIO2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define DIO2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define DIO2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define DIO2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define DIO2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define DIO2__PS CYREG_PRT12_PS
#define DIO2__SHIFT 0u
#define DIO2__SIO_CFG CYREG_PRT12_SIO_CFG
#define DIO2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define DIO2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define DIO2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define DIO2__SLW CYREG_PRT12_SLW

/* DIO3 */
#define DIO3__0__INTTYPE CYREG_PICU5_INTTYPE4
#define DIO3__0__MASK 0x10u
#define DIO3__0__PC CYREG_PRT5_PC4
#define DIO3__0__PORT 5u
#define DIO3__0__SHIFT 4u
#define DIO3__AG CYREG_PRT5_AG
#define DIO3__AMUX CYREG_PRT5_AMUX
#define DIO3__BIE CYREG_PRT5_BIE
#define DIO3__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIO3__BYP CYREG_PRT5_BYP
#define DIO3__CTL CYREG_PRT5_CTL
#define DIO3__DM0 CYREG_PRT5_DM0
#define DIO3__DM1 CYREG_PRT5_DM1
#define DIO3__DM2 CYREG_PRT5_DM2
#define DIO3__DR CYREG_PRT5_DR
#define DIO3__INP_DIS CYREG_PRT5_INP_DIS
#define DIO3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DIO3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIO3__LCD_EN CYREG_PRT5_LCD_EN
#define DIO3__MASK 0x10u
#define DIO3__PORT 5u
#define DIO3__PRT CYREG_PRT5_PRT
#define DIO3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIO3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIO3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIO3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIO3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIO3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIO3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIO3__PS CYREG_PRT5_PS
#define DIO3__SHIFT 4u
#define DIO3__SLW CYREG_PRT5_SLW

/* DIO4 */
#define DIO4__0__INTTYPE CYREG_PICU5_INTTYPE7
#define DIO4__0__MASK 0x80u
#define DIO4__0__PC CYREG_PRT5_PC7
#define DIO4__0__PORT 5u
#define DIO4__0__SHIFT 7u
#define DIO4__AG CYREG_PRT5_AG
#define DIO4__AMUX CYREG_PRT5_AMUX
#define DIO4__BIE CYREG_PRT5_BIE
#define DIO4__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIO4__BYP CYREG_PRT5_BYP
#define DIO4__CTL CYREG_PRT5_CTL
#define DIO4__DM0 CYREG_PRT5_DM0
#define DIO4__DM1 CYREG_PRT5_DM1
#define DIO4__DM2 CYREG_PRT5_DM2
#define DIO4__DR CYREG_PRT5_DR
#define DIO4__INP_DIS CYREG_PRT5_INP_DIS
#define DIO4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DIO4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIO4__LCD_EN CYREG_PRT5_LCD_EN
#define DIO4__MASK 0x80u
#define DIO4__PORT 5u
#define DIO4__PRT CYREG_PRT5_PRT
#define DIO4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIO4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIO4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIO4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIO4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIO4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIO4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIO4__PS CYREG_PRT5_PS
#define DIO4__SHIFT 7u
#define DIO4__SLW CYREG_PRT5_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED1__0__MASK 0x02u
#define LED1__0__PC CYREG_PRT2_PC1
#define LED1__0__PORT 2u
#define LED1__0__SHIFT 1u
#define LED1__AG CYREG_PRT2_AG
#define LED1__AMUX CYREG_PRT2_AMUX
#define LED1__BIE CYREG_PRT2_BIE
#define LED1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED1__BYP CYREG_PRT2_BYP
#define LED1__CTL CYREG_PRT2_CTL
#define LED1__DM0 CYREG_PRT2_DM0
#define LED1__DM1 CYREG_PRT2_DM1
#define LED1__DM2 CYREG_PRT2_DM2
#define LED1__DR CYREG_PRT2_DR
#define LED1__INP_DIS CYREG_PRT2_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT2_LCD_EN
#define LED1__MASK 0x02u
#define LED1__PORT 2u
#define LED1__PRT CYREG_PRT2_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED1__PS CYREG_PRT2_PS
#define LED1__SHIFT 1u
#define LED1__SLW CYREG_PRT2_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define LED2__0__MASK 0x20u
#define LED2__0__PC CYREG_PRT1_PC5
#define LED2__0__PORT 1u
#define LED2__0__SHIFT 5u
#define LED2__AG CYREG_PRT1_AG
#define LED2__AMUX CYREG_PRT1_AMUX
#define LED2__BIE CYREG_PRT1_BIE
#define LED2__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED2__BYP CYREG_PRT1_BYP
#define LED2__CTL CYREG_PRT1_CTL
#define LED2__DM0 CYREG_PRT1_DM0
#define LED2__DM1 CYREG_PRT1_DM1
#define LED2__DM2 CYREG_PRT1_DM2
#define LED2__DR CYREG_PRT1_DR
#define LED2__INP_DIS CYREG_PRT1_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT1_LCD_EN
#define LED2__MASK 0x20u
#define LED2__PORT 1u
#define LED2__PRT CYREG_PRT1_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED2__PS CYREG_PRT1_PS
#define LED2__SHIFT 5u
#define LED2__SLW CYREG_PRT1_SLW

/* MIS_Debug */
#define MIS_Debug_Sync_ctrl_reg__REMOVED 1u

/* MIS_Reg */
#define MIS_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define MIS_Reg_Sync_ctrl_reg__0__POS 0
#define MIS_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define MIS_Reg_Sync_ctrl_reg__1__POS 1
#define MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define MIS_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define MIS_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define MIS_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define MIS_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define MIS_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define MIS_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define MIS_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define MIS_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define MIS_Reg_Sync_ctrl_reg__2__POS 2
#define MIS_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define MIS_Reg_Sync_ctrl_reg__3__POS 3
#define MIS_Reg_Sync_ctrl_reg__4__MASK 0x10u
#define MIS_Reg_Sync_ctrl_reg__4__POS 4
#define MIS_Reg_Sync_ctrl_reg__5__MASK 0x20u
#define MIS_Reg_Sync_ctrl_reg__5__POS 5
#define MIS_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define MIS_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define MIS_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define MIS_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define MIS_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define MIS_Reg_Sync_ctrl_reg__MASK 0x3Fu
#define MIS_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIS_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define MIS_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* MIS_Stat */
#define MIS_Stat_sts_sts_reg__0__MASK 0x01u
#define MIS_Stat_sts_sts_reg__0__POS 0
#define MIS_Stat_sts_sts_reg__1__MASK 0x02u
#define MIS_Stat_sts_sts_reg__1__POS 1
#define MIS_Stat_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define MIS_Stat_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define MIS_Stat_sts_sts_reg__2__MASK 0x04u
#define MIS_Stat_sts_sts_reg__2__POS 2
#define MIS_Stat_sts_sts_reg__3__MASK 0x08u
#define MIS_Stat_sts_sts_reg__3__POS 3
#define MIS_Stat_sts_sts_reg__4__MASK 0x10u
#define MIS_Stat_sts_sts_reg__4__POS 4
#define MIS_Stat_sts_sts_reg__5__MASK 0x20u
#define MIS_Stat_sts_sts_reg__5__POS 5
#define MIS_Stat_sts_sts_reg__6__MASK 0x40u
#define MIS_Stat_sts_sts_reg__6__POS 6
#define MIS_Stat_sts_sts_reg__7__MASK 0x80u
#define MIS_Stat_sts_sts_reg__7__POS 7
#define MIS_Stat_sts_sts_reg__MASK 0xFFu
#define MIS_Stat_sts_sts_reg__MASK_REG CYREG_B0_UDB04_MSK
#define MIS_Stat_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define MIS_Stat_sts_sts_reg__STATUS_REG CYREG_B0_UDB04_ST

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT2_PC6
#define Pin_1__0__PORT 2u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT2_AG
#define Pin_1__AMUX CYREG_PRT2_AMUX
#define Pin_1__BIE CYREG_PRT2_BIE
#define Pin_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__BYP CYREG_PRT2_BYP
#define Pin_1__CTL CYREG_PRT2_CTL
#define Pin_1__DM0 CYREG_PRT2_DM0
#define Pin_1__DM1 CYREG_PRT2_DM1
#define Pin_1__DM2 CYREG_PRT2_DM2
#define Pin_1__DR CYREG_PRT2_DR
#define Pin_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 2u
#define Pin_1__PRT CYREG_PRT2_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__PS CYREG_PRT2_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT2_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_2__0__MASK 0x80u
#define Pin_2__0__PC CYREG_PRT2_PC7
#define Pin_2__0__PORT 2u
#define Pin_2__0__SHIFT 7u
#define Pin_2__AG CYREG_PRT2_AG
#define Pin_2__AMUX CYREG_PRT2_AMUX
#define Pin_2__BIE CYREG_PRT2_BIE
#define Pin_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_2__BYP CYREG_PRT2_BYP
#define Pin_2__CTL CYREG_PRT2_CTL
#define Pin_2__DM0 CYREG_PRT2_DM0
#define Pin_2__DM1 CYREG_PRT2_DM1
#define Pin_2__DM2 CYREG_PRT2_DM2
#define Pin_2__DR CYREG_PRT2_DR
#define Pin_2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_2__MASK 0x80u
#define Pin_2__PORT 2u
#define Pin_2__PRT CYREG_PRT2_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_2__PS CYREG_PRT2_PS
#define Pin_2__SHIFT 7u
#define Pin_2__SLW CYREG_PRT2_SLW

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Pin_3__0__MASK 0x04u
#define Pin_3__0__PC CYREG_PRT12_PC2
#define Pin_3__0__PORT 12u
#define Pin_3__0__SHIFT 2u
#define Pin_3__AG CYREG_PRT12_AG
#define Pin_3__BIE CYREG_PRT12_BIE
#define Pin_3__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_3__BYP CYREG_PRT12_BYP
#define Pin_3__DM0 CYREG_PRT12_DM0
#define Pin_3__DM1 CYREG_PRT12_DM1
#define Pin_3__DM2 CYREG_PRT12_DM2
#define Pin_3__DR CYREG_PRT12_DR
#define Pin_3__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_3__MASK 0x04u
#define Pin_3__PORT 12u
#define Pin_3__PRT CYREG_PRT12_PRT
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_3__PS CYREG_PRT12_PS
#define Pin_3__SHIFT 2u
#define Pin_3__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_3__SLW CYREG_PRT12_SLW

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Pin_4__0__MASK 0x08u
#define Pin_4__0__PC CYREG_PRT12_PC3
#define Pin_4__0__PORT 12u
#define Pin_4__0__SHIFT 3u
#define Pin_4__AG CYREG_PRT12_AG
#define Pin_4__BIE CYREG_PRT12_BIE
#define Pin_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_4__BYP CYREG_PRT12_BYP
#define Pin_4__DM0 CYREG_PRT12_DM0
#define Pin_4__DM1 CYREG_PRT12_DM1
#define Pin_4__DM2 CYREG_PRT12_DM2
#define Pin_4__DR CYREG_PRT12_DR
#define Pin_4__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_4__MASK 0x08u
#define Pin_4__PORT 12u
#define Pin_4__PRT CYREG_PRT12_PRT
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_4__PS CYREG_PRT12_PS
#define Pin_4__SHIFT 3u
#define Pin_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_4__SLW CYREG_PRT12_SLW

/* Pin_5 */
#define Pin_5__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_5__0__MASK 0x80u
#define Pin_5__0__PC CYREG_PRT3_PC7
#define Pin_5__0__PORT 3u
#define Pin_5__0__SHIFT 7u
#define Pin_5__AG CYREG_PRT3_AG
#define Pin_5__AMUX CYREG_PRT3_AMUX
#define Pin_5__BIE CYREG_PRT3_BIE
#define Pin_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_5__BYP CYREG_PRT3_BYP
#define Pin_5__CTL CYREG_PRT3_CTL
#define Pin_5__DM0 CYREG_PRT3_DM0
#define Pin_5__DM1 CYREG_PRT3_DM1
#define Pin_5__DM2 CYREG_PRT3_DM2
#define Pin_5__DR CYREG_PRT3_DR
#define Pin_5__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_5__MASK 0x80u
#define Pin_5__PORT 3u
#define Pin_5__PRT CYREG_PRT3_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_5__PS CYREG_PRT3_PS
#define Pin_5__SHIFT 7u
#define Pin_5__SLW CYREG_PRT3_SLW

/* Pin_6 */
#define Pin_6__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Pin_6__0__MASK 0x02u
#define Pin_6__0__PC CYREG_PRT5_PC1
#define Pin_6__0__PORT 5u
#define Pin_6__0__SHIFT 1u
#define Pin_6__AG CYREG_PRT5_AG
#define Pin_6__AMUX CYREG_PRT5_AMUX
#define Pin_6__BIE CYREG_PRT5_BIE
#define Pin_6__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_6__BYP CYREG_PRT5_BYP
#define Pin_6__CTL CYREG_PRT5_CTL
#define Pin_6__DM0 CYREG_PRT5_DM0
#define Pin_6__DM1 CYREG_PRT5_DM1
#define Pin_6__DM2 CYREG_PRT5_DM2
#define Pin_6__DR CYREG_PRT5_DR
#define Pin_6__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_6__MASK 0x02u
#define Pin_6__PORT 5u
#define Pin_6__PRT CYREG_PRT5_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_6__PS CYREG_PRT5_PS
#define Pin_6__SHIFT 1u
#define Pin_6__SLW CYREG_PRT5_SLW

/* Pin_7 */
#define Pin_7__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Pin_7__0__MASK 0x08u
#define Pin_7__0__PC CYREG_PRT5_PC3
#define Pin_7__0__PORT 5u
#define Pin_7__0__SHIFT 3u
#define Pin_7__AG CYREG_PRT5_AG
#define Pin_7__AMUX CYREG_PRT5_AMUX
#define Pin_7__BIE CYREG_PRT5_BIE
#define Pin_7__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_7__BYP CYREG_PRT5_BYP
#define Pin_7__CTL CYREG_PRT5_CTL
#define Pin_7__DM0 CYREG_PRT5_DM0
#define Pin_7__DM1 CYREG_PRT5_DM1
#define Pin_7__DM2 CYREG_PRT5_DM2
#define Pin_7__DR CYREG_PRT5_DR
#define Pin_7__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_7__MASK 0x08u
#define Pin_7__PORT 5u
#define Pin_7__PRT CYREG_PRT5_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_7__PS CYREG_PRT5_PS
#define Pin_7__SHIFT 3u
#define Pin_7__SLW CYREG_PRT5_SLW

/* Pin_8 */
#define Pin_8__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Pin_8__0__MASK 0x10u
#define Pin_8__0__PC CYREG_PRT1_PC4
#define Pin_8__0__PORT 1u
#define Pin_8__0__SHIFT 4u
#define Pin_8__AG CYREG_PRT1_AG
#define Pin_8__AMUX CYREG_PRT1_AMUX
#define Pin_8__BIE CYREG_PRT1_BIE
#define Pin_8__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_8__BYP CYREG_PRT1_BYP
#define Pin_8__CTL CYREG_PRT1_CTL
#define Pin_8__DM0 CYREG_PRT1_DM0
#define Pin_8__DM1 CYREG_PRT1_DM1
#define Pin_8__DM2 CYREG_PRT1_DM2
#define Pin_8__DR CYREG_PRT1_DR
#define Pin_8__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_8__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_8__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_8__MASK 0x10u
#define Pin_8__PORT 1u
#define Pin_8__PRT CYREG_PRT1_PRT
#define Pin_8__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_8__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_8__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_8__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_8__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_8__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_8__PS CYREG_PRT1_PS
#define Pin_8__SHIFT 4u
#define Pin_8__SLW CYREG_PRT1_SLW

/* PulseCounter_1_CounterUDB */
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB07_A0
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB07_A1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB07_D0
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB07_D1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB07_F0
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB07_F1
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PulseCounter_1_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define PulseCounter_1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define PulseCounter_1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB07_ST

/* PulseCounter_2_CounterUDB */
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB03_A0
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB03_A1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB03_D0
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB03_D1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB03_F0
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB03_F1
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PulseCounter_2_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB07_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB07_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define PulseCounter_2_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB07_MSK
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB00_MSK_ACTL
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB00_ST_CTL
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB00_ST_CTL
#define PulseCounter_2_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB00_ST

/* PulseCounter_3_CounterUDB */
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PulseCounter_3_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PulseCounter_3_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PulseCounter_3_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB08_ST

/* PulseCounter_4_CounterUDB */
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__A0_REG CYREG_B0_UDB11_A0
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__A1_REG CYREG_B0_UDB11_A1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__D0_REG CYREG_B0_UDB11_D0
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__D1_REG CYREG_B0_UDB11_D1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__F0_REG CYREG_B0_UDB11_F0
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__F1_REG CYREG_B0_UDB11_F1
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PulseCounter_4_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PulseCounter_4_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__0__POS 0
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__1__POS 1
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__2__POS 2
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__5__POS 5
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__6__POS 6
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define PulseCounter_4_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB11_ST

/* QuadDec_1 */
#define QuadDec_1_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_1_bQuadDec_Stsreg__0__POS 0
#define QuadDec_1_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_1_bQuadDec_Stsreg__1__POS 1
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define QuadDec_1_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_1_bQuadDec_Stsreg__2__POS 2
#define QuadDec_1_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_1_bQuadDec_Stsreg__3__POS 3
#define QuadDec_1_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_1_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define QuadDec_1_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB14_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB14_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB14_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB14_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB14_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB14_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB15_A0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB15_A1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB15_D0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB15_D1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB15_F0
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB15_F1
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* QuadDec_2 */
#define QuadDec_2_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_2_bQuadDec_Stsreg__0__POS 0
#define QuadDec_2_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_2_bQuadDec_Stsreg__1__POS 1
#define QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define QuadDec_2_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define QuadDec_2_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_2_bQuadDec_Stsreg__2__POS 2
#define QuadDec_2_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_2_bQuadDec_Stsreg__3__POS 3
#define QuadDec_2_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_2_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define QuadDec_2_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define QuadDec_2_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define QuadDec_2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define QuadDec_2_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define QuadDec_2_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define QuadDec_2_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB13_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB13_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB13_MSK
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB12_MSK
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define QuadDec_2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB12_ST

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* SIG1 */
#define SIG1__0__INTTYPE CYREG_PICU4_INTTYPE3
#define SIG1__0__MASK 0x08u
#define SIG1__0__PC CYREG_PRT4_PC3
#define SIG1__0__PORT 4u
#define SIG1__0__SHIFT 3u
#define SIG1__AG CYREG_PRT4_AG
#define SIG1__AMUX CYREG_PRT4_AMUX
#define SIG1__BIE CYREG_PRT4_BIE
#define SIG1__BIT_MASK CYREG_PRT4_BIT_MASK
#define SIG1__BYP CYREG_PRT4_BYP
#define SIG1__CTL CYREG_PRT4_CTL
#define SIG1__DM0 CYREG_PRT4_DM0
#define SIG1__DM1 CYREG_PRT4_DM1
#define SIG1__DM2 CYREG_PRT4_DM2
#define SIG1__DR CYREG_PRT4_DR
#define SIG1__INP_DIS CYREG_PRT4_INP_DIS
#define SIG1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SIG1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SIG1__LCD_EN CYREG_PRT4_LCD_EN
#define SIG1__MASK 0x08u
#define SIG1__PORT 4u
#define SIG1__PRT CYREG_PRT4_PRT
#define SIG1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SIG1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SIG1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SIG1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SIG1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SIG1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SIG1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SIG1__PS CYREG_PRT4_PS
#define SIG1__SHIFT 3u
#define SIG1__SLW CYREG_PRT4_SLW

/* SPIM_BSPIM */
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_BitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define SPIM_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define SPIM_BSPIM_BitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define SPIM_BSPIM_BitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define SPIM_BSPIM_BitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define SPIM_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_RxStsReg__4__POS 4
#define SPIM_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_BSPIM_RxStsReg__5__POS 5
#define SPIM_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_BSPIM_RxStsReg__6__POS 6
#define SPIM_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB06_MSK
#define SPIM_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define SPIM_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define SPIM_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB06_ST
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define SPIM_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB06_A0
#define SPIM_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB06_A1
#define SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define SPIM_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB06_D0
#define SPIM_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB06_D1
#define SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define SPIM_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB06_F0
#define SPIM_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB06_F1
#define SPIM_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_BSPIM_TxStsReg__0__POS 0
#define SPIM_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_BSPIM_TxStsReg__1__POS 1
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define SPIM_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_BSPIM_TxStsReg__2__POS 2
#define SPIM_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_BSPIM_TxStsReg__3__POS 3
#define SPIM_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_BSPIM_TxStsReg__4__POS 4
#define SPIM_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB06_MSK
#define SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define SPIM_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB06_ST

/* SPIM_RxInternalInterrupt */
#define SPIM_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_RxInternalInterrupt__INTC_MASK 0x01u
#define SPIM_RxInternalInterrupt__INTC_NUMBER 0u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define SPIM_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIM_TxInternalInterrupt */
#define SPIM_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIM_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIM_TxInternalInterrupt__INTC_MASK 0x02u
#define SPIM_TxInternalInterrupt__INTC_NUMBER 1u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIM_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define SPIM_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIM_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIS_BSPIS */
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIS_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define SPIS_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPIS_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define SPIS_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIS_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPIS_BSPIS_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define SPIS_BSPIS_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIS_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_BSPIS_RxStsReg__3__POS 3
#define SPIS_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_BSPIS_RxStsReg__4__POS 4
#define SPIS_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_BSPIS_RxStsReg__5__POS 5
#define SPIS_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_RxStsReg__6__POS 6
#define SPIS_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_BSPIS_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIS_BSPIS_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SPIS_BSPIS_sR8_Dp_u0__A0_REG CYREG_B0_UDB04_A0
#define SPIS_BSPIS_sR8_Dp_u0__A1_REG CYREG_B0_UDB04_A1
#define SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SPIS_BSPIS_sR8_Dp_u0__D0_REG CYREG_B0_UDB04_D0
#define SPIS_BSPIS_sR8_Dp_u0__D1_REG CYREG_B0_UDB04_D1
#define SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SPIS_BSPIS_sR8_Dp_u0__F0_REG CYREG_B0_UDB04_F0
#define SPIS_BSPIS_sR8_Dp_u0__F1_REG CYREG_B0_UDB04_F1
#define SPIS_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_BSPIS_TxStsReg__0__POS 0
#define SPIS_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_BSPIS_TxStsReg__1__POS 1
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SPIS_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_BSPIS_TxStsReg__2__POS 2
#define SPIS_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_BSPIS_TxStsReg__6__POS 6
#define SPIS_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB02_MSK
#define SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SPIS_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB02_ST

/* SPIS_RxInternalInterrupt */
#define SPIS_RxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIS_RxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIS_RxInternalInterrupt__INTC_MASK 0x04u
#define SPIS_RxInternalInterrupt__INTC_NUMBER 2u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_RxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define SPIS_RxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIS_RxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIS_TxInternalInterrupt */
#define SPIS_TxInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define SPIS_TxInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define SPIS_TxInternalInterrupt__INTC_MASK 0x08u
#define SPIS_TxInternalInterrupt__INTC_NUMBER 3u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_NUM 7u
#define SPIS_TxInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define SPIS_TxInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define SPIS_TxInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SW1_LED2 */
#define SW1_LED2__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SW1_LED2__0__MASK 0x04u
#define SW1_LED2__0__PC CYREG_PRT2_PC2
#define SW1_LED2__0__PORT 2u
#define SW1_LED2__0__SHIFT 2u
#define SW1_LED2__AG CYREG_PRT2_AG
#define SW1_LED2__AMUX CYREG_PRT2_AMUX
#define SW1_LED2__BIE CYREG_PRT2_BIE
#define SW1_LED2__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW1_LED2__BYP CYREG_PRT2_BYP
#define SW1_LED2__CTL CYREG_PRT2_CTL
#define SW1_LED2__DM0 CYREG_PRT2_DM0
#define SW1_LED2__DM1 CYREG_PRT2_DM1
#define SW1_LED2__DM2 CYREG_PRT2_DM2
#define SW1_LED2__DR CYREG_PRT2_DR
#define SW1_LED2__INP_DIS CYREG_PRT2_INP_DIS
#define SW1_LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW1_LED2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW1_LED2__LCD_EN CYREG_PRT2_LCD_EN
#define SW1_LED2__MASK 0x04u
#define SW1_LED2__PORT 2u
#define SW1_LED2__PRT CYREG_PRT2_PRT
#define SW1_LED2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW1_LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW1_LED2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW1_LED2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW1_LED2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW1_LED2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW1_LED2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW1_LED2__PS CYREG_PRT2_PS
#define SW1_LED2__SHIFT 2u
#define SW1_LED2__SLW CYREG_PRT2_SLW

/* T2 */
#define T2__0__INTTYPE CYREG_PICU4_INTTYPE4
#define T2__0__MASK 0x10u
#define T2__0__PC CYREG_PRT4_PC4
#define T2__0__PORT 4u
#define T2__0__SHIFT 4u
#define T2__AG CYREG_PRT4_AG
#define T2__AMUX CYREG_PRT4_AMUX
#define T2__BIE CYREG_PRT4_BIE
#define T2__BIT_MASK CYREG_PRT4_BIT_MASK
#define T2__BYP CYREG_PRT4_BYP
#define T2__CTL CYREG_PRT4_CTL
#define T2__DM0 CYREG_PRT4_DM0
#define T2__DM1 CYREG_PRT4_DM1
#define T2__DM2 CYREG_PRT4_DM2
#define T2__DR CYREG_PRT4_DR
#define T2__INP_DIS CYREG_PRT4_INP_DIS
#define T2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define T2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define T2__LCD_EN CYREG_PRT4_LCD_EN
#define T2__MASK 0x10u
#define T2__PORT 4u
#define T2__PRT CYREG_PRT4_PRT
#define T2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define T2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define T2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define T2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define T2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define T2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define T2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define T2__PS CYREG_PRT4_PS
#define T2__SHIFT 4u
#define T2__SLW CYREG_PRT4_SLW

/* Timestamp */
#define Timestamp_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timestamp_TimerUDB_rstSts_stsreg__0__POS 0
#define Timestamp_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timestamp_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Timestamp_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timestamp_TimerUDB_rstSts_stsreg__2__POS 2
#define Timestamp_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timestamp_TimerUDB_rstSts_stsreg__3__POS 3
#define Timestamp_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timestamp_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Timestamp_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timestamp_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timestamp_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timestamp_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Timestamp_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Timestamp_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timestamp_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Timestamp_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Timestamp_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Timestamp_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB09_A0
#define Timestamp_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB09_A1
#define Timestamp_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Timestamp_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB09_D0
#define Timestamp_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB09_D1
#define Timestamp_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timestamp_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Timestamp_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB09_F0
#define Timestamp_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB09_F1
#define Timestamp_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timestamp_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB15_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB15_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB15_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB15_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB15_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB11_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* ctl6 */
#define ctl6__0__INTTYPE CYREG_PICU4_INTTYPE5
#define ctl6__0__MASK 0x20u
#define ctl6__0__PC CYREG_PRT4_PC5
#define ctl6__0__PORT 4u
#define ctl6__0__SHIFT 5u
#define ctl6__AG CYREG_PRT4_AG
#define ctl6__AMUX CYREG_PRT4_AMUX
#define ctl6__BIE CYREG_PRT4_BIE
#define ctl6__BIT_MASK CYREG_PRT4_BIT_MASK
#define ctl6__BYP CYREG_PRT4_BYP
#define ctl6__CTL CYREG_PRT4_CTL
#define ctl6__DM0 CYREG_PRT4_DM0
#define ctl6__DM1 CYREG_PRT4_DM1
#define ctl6__DM2 CYREG_PRT4_DM2
#define ctl6__DR CYREG_PRT4_DR
#define ctl6__INP_DIS CYREG_PRT4_INP_DIS
#define ctl6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define ctl6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ctl6__LCD_EN CYREG_PRT4_LCD_EN
#define ctl6__MASK 0x20u
#define ctl6__PORT 4u
#define ctl6__PRT CYREG_PRT4_PRT
#define ctl6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ctl6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ctl6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ctl6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ctl6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ctl6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ctl6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ctl6__PS CYREG_PRT4_PS
#define ctl6__SHIFT 5u
#define ctl6__SLW CYREG_PRT4_SLW

/* ctl9 */
#define ctl9__0__INTTYPE CYREG_PICU4_INTTYPE2
#define ctl9__0__MASK 0x04u
#define ctl9__0__PC CYREG_PRT4_PC2
#define ctl9__0__PORT 4u
#define ctl9__0__SHIFT 2u
#define ctl9__AG CYREG_PRT4_AG
#define ctl9__AMUX CYREG_PRT4_AMUX
#define ctl9__BIE CYREG_PRT4_BIE
#define ctl9__BIT_MASK CYREG_PRT4_BIT_MASK
#define ctl9__BYP CYREG_PRT4_BYP
#define ctl9__CTL CYREG_PRT4_CTL
#define ctl9__DM0 CYREG_PRT4_DM0
#define ctl9__DM1 CYREG_PRT4_DM1
#define ctl9__DM2 CYREG_PRT4_DM2
#define ctl9__DR CYREG_PRT4_DR
#define ctl9__INP_DIS CYREG_PRT4_INP_DIS
#define ctl9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define ctl9__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define ctl9__LCD_EN CYREG_PRT4_LCD_EN
#define ctl9__MASK 0x04u
#define ctl9__PORT 4u
#define ctl9__PRT CYREG_PRT4_PRT
#define ctl9__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define ctl9__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define ctl9__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define ctl9__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define ctl9__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define ctl9__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define ctl9__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define ctl9__PS CYREG_PRT4_PS
#define ctl9__SHIFT 2u
#define ctl9__SLW CYREG_PRT4_SLW

/* ctrl_in2 */
#define ctrl_in2__0__INTTYPE CYREG_PICU2_INTTYPE3
#define ctrl_in2__0__MASK 0x08u
#define ctrl_in2__0__PC CYREG_PRT2_PC3
#define ctrl_in2__0__PORT 2u
#define ctrl_in2__0__SHIFT 3u
#define ctrl_in2__AG CYREG_PRT2_AG
#define ctrl_in2__AMUX CYREG_PRT2_AMUX
#define ctrl_in2__BIE CYREG_PRT2_BIE
#define ctrl_in2__BIT_MASK CYREG_PRT2_BIT_MASK
#define ctrl_in2__BYP CYREG_PRT2_BYP
#define ctrl_in2__CTL CYREG_PRT2_CTL
#define ctrl_in2__DM0 CYREG_PRT2_DM0
#define ctrl_in2__DM1 CYREG_PRT2_DM1
#define ctrl_in2__DM2 CYREG_PRT2_DM2
#define ctrl_in2__DR CYREG_PRT2_DR
#define ctrl_in2__INP_DIS CYREG_PRT2_INP_DIS
#define ctrl_in2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ctrl_in2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ctrl_in2__LCD_EN CYREG_PRT2_LCD_EN
#define ctrl_in2__MASK 0x08u
#define ctrl_in2__PORT 2u
#define ctrl_in2__PRT CYREG_PRT2_PRT
#define ctrl_in2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ctrl_in2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ctrl_in2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ctrl_in2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ctrl_in2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ctrl_in2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ctrl_in2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ctrl_in2__PS CYREG_PRT2_PS
#define ctrl_in2__SHIFT 3u
#define ctrl_in2__SLW CYREG_PRT2_SLW

/* ctrl_in3 */
#define ctrl_in3__0__INTTYPE CYREG_PICU2_INTTYPE0
#define ctrl_in3__0__MASK 0x01u
#define ctrl_in3__0__PC CYREG_PRT2_PC0
#define ctrl_in3__0__PORT 2u
#define ctrl_in3__0__SHIFT 0u
#define ctrl_in3__AG CYREG_PRT2_AG
#define ctrl_in3__AMUX CYREG_PRT2_AMUX
#define ctrl_in3__BIE CYREG_PRT2_BIE
#define ctrl_in3__BIT_MASK CYREG_PRT2_BIT_MASK
#define ctrl_in3__BYP CYREG_PRT2_BYP
#define ctrl_in3__CTL CYREG_PRT2_CTL
#define ctrl_in3__DM0 CYREG_PRT2_DM0
#define ctrl_in3__DM1 CYREG_PRT2_DM1
#define ctrl_in3__DM2 CYREG_PRT2_DM2
#define ctrl_in3__DR CYREG_PRT2_DR
#define ctrl_in3__INP_DIS CYREG_PRT2_INP_DIS
#define ctrl_in3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ctrl_in3__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ctrl_in3__LCD_EN CYREG_PRT2_LCD_EN
#define ctrl_in3__MASK 0x01u
#define ctrl_in3__PORT 2u
#define ctrl_in3__PRT CYREG_PRT2_PRT
#define ctrl_in3__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ctrl_in3__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ctrl_in3__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ctrl_in3__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ctrl_in3__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ctrl_in3__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ctrl_in3__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ctrl_in3__PS CYREG_PRT2_PS
#define ctrl_in3__SHIFT 0u
#define ctrl_in3__SLW CYREG_PRT2_SLW

/* ctrl_in4 */
#define ctrl_in4__0__INTTYPE CYREG_PICU15_INTTYPE5
#define ctrl_in4__0__MASK 0x20u
#define ctrl_in4__0__PC CYREG_IO_PC_PRT15_PC5
#define ctrl_in4__0__PORT 15u
#define ctrl_in4__0__SHIFT 5u
#define ctrl_in4__AG CYREG_PRT15_AG
#define ctrl_in4__AMUX CYREG_PRT15_AMUX
#define ctrl_in4__BIE CYREG_PRT15_BIE
#define ctrl_in4__BIT_MASK CYREG_PRT15_BIT_MASK
#define ctrl_in4__BYP CYREG_PRT15_BYP
#define ctrl_in4__CTL CYREG_PRT15_CTL
#define ctrl_in4__DM0 CYREG_PRT15_DM0
#define ctrl_in4__DM1 CYREG_PRT15_DM1
#define ctrl_in4__DM2 CYREG_PRT15_DM2
#define ctrl_in4__DR CYREG_PRT15_DR
#define ctrl_in4__INP_DIS CYREG_PRT15_INP_DIS
#define ctrl_in4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ctrl_in4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ctrl_in4__LCD_EN CYREG_PRT15_LCD_EN
#define ctrl_in4__MASK 0x20u
#define ctrl_in4__PORT 15u
#define ctrl_in4__PRT CYREG_PRT15_PRT
#define ctrl_in4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ctrl_in4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ctrl_in4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ctrl_in4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ctrl_in4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ctrl_in4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ctrl_in4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ctrl_in4__PS CYREG_PRT15_PS
#define ctrl_in4__SHIFT 5u
#define ctrl_in4__SLW CYREG_PRT15_SLW

/* ctrl_in5 */
#define ctrl_in5__0__INTTYPE CYREG_PICU15_INTTYPE4
#define ctrl_in5__0__MASK 0x10u
#define ctrl_in5__0__PC CYREG_IO_PC_PRT15_PC4
#define ctrl_in5__0__PORT 15u
#define ctrl_in5__0__SHIFT 4u
#define ctrl_in5__AG CYREG_PRT15_AG
#define ctrl_in5__AMUX CYREG_PRT15_AMUX
#define ctrl_in5__BIE CYREG_PRT15_BIE
#define ctrl_in5__BIT_MASK CYREG_PRT15_BIT_MASK
#define ctrl_in5__BYP CYREG_PRT15_BYP
#define ctrl_in5__CTL CYREG_PRT15_CTL
#define ctrl_in5__DM0 CYREG_PRT15_DM0
#define ctrl_in5__DM1 CYREG_PRT15_DM1
#define ctrl_in5__DM2 CYREG_PRT15_DM2
#define ctrl_in5__DR CYREG_PRT15_DR
#define ctrl_in5__INP_DIS CYREG_PRT15_INP_DIS
#define ctrl_in5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ctrl_in5__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ctrl_in5__LCD_EN CYREG_PRT15_LCD_EN
#define ctrl_in5__MASK 0x10u
#define ctrl_in5__PORT 15u
#define ctrl_in5__PRT CYREG_PRT15_PRT
#define ctrl_in5__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ctrl_in5__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ctrl_in5__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ctrl_in5__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ctrl_in5__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ctrl_in5__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ctrl_in5__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ctrl_in5__PS CYREG_PRT15_PS
#define ctrl_in5__SHIFT 4u
#define ctrl_in5__SLW CYREG_PRT15_SLW

/* ctrl_out0 */
#define ctrl_out0__0__INTTYPE CYREG_PICU1_INTTYPE6
#define ctrl_out0__0__MASK 0x40u
#define ctrl_out0__0__PC CYREG_PRT1_PC6
#define ctrl_out0__0__PORT 1u
#define ctrl_out0__0__SHIFT 6u
#define ctrl_out0__AG CYREG_PRT1_AG
#define ctrl_out0__AMUX CYREG_PRT1_AMUX
#define ctrl_out0__BIE CYREG_PRT1_BIE
#define ctrl_out0__BIT_MASK CYREG_PRT1_BIT_MASK
#define ctrl_out0__BYP CYREG_PRT1_BYP
#define ctrl_out0__CTL CYREG_PRT1_CTL
#define ctrl_out0__DM0 CYREG_PRT1_DM0
#define ctrl_out0__DM1 CYREG_PRT1_DM1
#define ctrl_out0__DM2 CYREG_PRT1_DM2
#define ctrl_out0__DR CYREG_PRT1_DR
#define ctrl_out0__INP_DIS CYREG_PRT1_INP_DIS
#define ctrl_out0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ctrl_out0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ctrl_out0__LCD_EN CYREG_PRT1_LCD_EN
#define ctrl_out0__MASK 0x40u
#define ctrl_out0__PORT 1u
#define ctrl_out0__PRT CYREG_PRT1_PRT
#define ctrl_out0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ctrl_out0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ctrl_out0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ctrl_out0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ctrl_out0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ctrl_out0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ctrl_out0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ctrl_out0__PS CYREG_PRT1_PS
#define ctrl_out0__SHIFT 6u
#define ctrl_out0__SLW CYREG_PRT1_SLW

/* ctrl_out1 */
#define ctrl_out1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define ctrl_out1__0__MASK 0x80u
#define ctrl_out1__0__PC CYREG_PRT1_PC7
#define ctrl_out1__0__PORT 1u
#define ctrl_out1__0__SHIFT 7u
#define ctrl_out1__AG CYREG_PRT1_AG
#define ctrl_out1__AMUX CYREG_PRT1_AMUX
#define ctrl_out1__BIE CYREG_PRT1_BIE
#define ctrl_out1__BIT_MASK CYREG_PRT1_BIT_MASK
#define ctrl_out1__BYP CYREG_PRT1_BYP
#define ctrl_out1__CTL CYREG_PRT1_CTL
#define ctrl_out1__DM0 CYREG_PRT1_DM0
#define ctrl_out1__DM1 CYREG_PRT1_DM1
#define ctrl_out1__DM2 CYREG_PRT1_DM2
#define ctrl_out1__DR CYREG_PRT1_DR
#define ctrl_out1__INP_DIS CYREG_PRT1_INP_DIS
#define ctrl_out1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define ctrl_out1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define ctrl_out1__LCD_EN CYREG_PRT1_LCD_EN
#define ctrl_out1__MASK 0x80u
#define ctrl_out1__PORT 1u
#define ctrl_out1__PRT CYREG_PRT1_PRT
#define ctrl_out1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define ctrl_out1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define ctrl_out1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define ctrl_out1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define ctrl_out1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define ctrl_out1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define ctrl_out1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define ctrl_out1__PS CYREG_PRT1_PS
#define ctrl_out1__SHIFT 7u
#define ctrl_out1__SLW CYREG_PRT1_SLW

/* ctrl_out2 */
#define ctrl_out2__0__INTTYPE CYREG_PICU15_INTTYPE6
#define ctrl_out2__0__MASK 0x40u
#define ctrl_out2__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define ctrl_out2__0__PORT 15u
#define ctrl_out2__0__SHIFT 6u
#define ctrl_out2__AG CYREG_PRT15_AG
#define ctrl_out2__AMUX CYREG_PRT15_AMUX
#define ctrl_out2__BIE CYREG_PRT15_BIE
#define ctrl_out2__BIT_MASK CYREG_PRT15_BIT_MASK
#define ctrl_out2__BYP CYREG_PRT15_BYP
#define ctrl_out2__CTL CYREG_PRT15_CTL
#define ctrl_out2__DM0 CYREG_PRT15_DM0
#define ctrl_out2__DM1 CYREG_PRT15_DM1
#define ctrl_out2__DM2 CYREG_PRT15_DM2
#define ctrl_out2__DR CYREG_PRT15_DR
#define ctrl_out2__INP_DIS CYREG_PRT15_INP_DIS
#define ctrl_out2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ctrl_out2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ctrl_out2__LCD_EN CYREG_PRT15_LCD_EN
#define ctrl_out2__MASK 0x40u
#define ctrl_out2__PORT 15u
#define ctrl_out2__PRT CYREG_PRT15_PRT
#define ctrl_out2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ctrl_out2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ctrl_out2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ctrl_out2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ctrl_out2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ctrl_out2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ctrl_out2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ctrl_out2__PS CYREG_PRT15_PS
#define ctrl_out2__SHIFT 6u
#define ctrl_out2__SLW CYREG_PRT15_SLW

/* ctrl_out3 */
#define ctrl_out3__0__INTTYPE CYREG_PICU15_INTTYPE7
#define ctrl_out3__0__MASK 0x80u
#define ctrl_out3__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define ctrl_out3__0__PORT 15u
#define ctrl_out3__0__SHIFT 7u
#define ctrl_out3__AG CYREG_PRT15_AG
#define ctrl_out3__AMUX CYREG_PRT15_AMUX
#define ctrl_out3__BIE CYREG_PRT15_BIE
#define ctrl_out3__BIT_MASK CYREG_PRT15_BIT_MASK
#define ctrl_out3__BYP CYREG_PRT15_BYP
#define ctrl_out3__CTL CYREG_PRT15_CTL
#define ctrl_out3__DM0 CYREG_PRT15_DM0
#define ctrl_out3__DM1 CYREG_PRT15_DM1
#define ctrl_out3__DM2 CYREG_PRT15_DM2
#define ctrl_out3__DR CYREG_PRT15_DR
#define ctrl_out3__INP_DIS CYREG_PRT15_INP_DIS
#define ctrl_out3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define ctrl_out3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ctrl_out3__LCD_EN CYREG_PRT15_LCD_EN
#define ctrl_out3__MASK 0x80u
#define ctrl_out3__PORT 15u
#define ctrl_out3__PRT CYREG_PRT15_PRT
#define ctrl_out3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ctrl_out3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ctrl_out3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ctrl_out3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ctrl_out3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ctrl_out3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ctrl_out3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ctrl_out3__PS CYREG_PRT15_PS
#define ctrl_out3__SHIFT 7u
#define ctrl_out3__SLW CYREG_PRT15_SLW

/* ctrl_out4 */
#define ctrl_out4__0__INTTYPE CYREG_PICU3_INTTYPE0
#define ctrl_out4__0__MASK 0x01u
#define ctrl_out4__0__PC CYREG_PRT3_PC0
#define ctrl_out4__0__PORT 3u
#define ctrl_out4__0__SHIFT 0u
#define ctrl_out4__AG CYREG_PRT3_AG
#define ctrl_out4__AMUX CYREG_PRT3_AMUX
#define ctrl_out4__BIE CYREG_PRT3_BIE
#define ctrl_out4__BIT_MASK CYREG_PRT3_BIT_MASK
#define ctrl_out4__BYP CYREG_PRT3_BYP
#define ctrl_out4__CTL CYREG_PRT3_CTL
#define ctrl_out4__DM0 CYREG_PRT3_DM0
#define ctrl_out4__DM1 CYREG_PRT3_DM1
#define ctrl_out4__DM2 CYREG_PRT3_DM2
#define ctrl_out4__DR CYREG_PRT3_DR
#define ctrl_out4__INP_DIS CYREG_PRT3_INP_DIS
#define ctrl_out4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ctrl_out4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ctrl_out4__LCD_EN CYREG_PRT3_LCD_EN
#define ctrl_out4__MASK 0x01u
#define ctrl_out4__PORT 3u
#define ctrl_out4__PRT CYREG_PRT3_PRT
#define ctrl_out4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ctrl_out4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ctrl_out4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ctrl_out4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ctrl_out4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ctrl_out4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ctrl_out4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ctrl_out4__PS CYREG_PRT3_PS
#define ctrl_out4__SHIFT 0u
#define ctrl_out4__SLW CYREG_PRT3_SLW

/* ctrl_out5 */
#define ctrl_out5__0__INTTYPE CYREG_PICU3_INTTYPE1
#define ctrl_out5__0__MASK 0x02u
#define ctrl_out5__0__PC CYREG_PRT3_PC1
#define ctrl_out5__0__PORT 3u
#define ctrl_out5__0__SHIFT 1u
#define ctrl_out5__AG CYREG_PRT3_AG
#define ctrl_out5__AMUX CYREG_PRT3_AMUX
#define ctrl_out5__BIE CYREG_PRT3_BIE
#define ctrl_out5__BIT_MASK CYREG_PRT3_BIT_MASK
#define ctrl_out5__BYP CYREG_PRT3_BYP
#define ctrl_out5__CTL CYREG_PRT3_CTL
#define ctrl_out5__DM0 CYREG_PRT3_DM0
#define ctrl_out5__DM1 CYREG_PRT3_DM1
#define ctrl_out5__DM2 CYREG_PRT3_DM2
#define ctrl_out5__DR CYREG_PRT3_DR
#define ctrl_out5__INP_DIS CYREG_PRT3_INP_DIS
#define ctrl_out5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ctrl_out5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ctrl_out5__LCD_EN CYREG_PRT3_LCD_EN
#define ctrl_out5__MASK 0x02u
#define ctrl_out5__PORT 3u
#define ctrl_out5__PRT CYREG_PRT3_PRT
#define ctrl_out5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ctrl_out5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ctrl_out5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ctrl_out5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ctrl_out5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ctrl_out5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ctrl_out5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ctrl_out5__PS CYREG_PRT3_PS
#define ctrl_out5__SHIFT 1u
#define ctrl_out5__SLW CYREG_PRT3_SLW

/* isr_CS_Rise */
#define isr_CS_Rise__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_CS_Rise__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_CS_Rise__INTC_MASK 0x10u
#define isr_CS_Rise__INTC_NUMBER 4u
#define isr_CS_Rise__INTC_PRIOR_NUM 7u
#define isr_CS_Rise__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_CS_Rise__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_CS_Rise__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Capture_1 */
#define isr_Capture_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Capture_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Capture_1__INTC_MASK 0x20u
#define isr_Capture_1__INTC_NUMBER 5u
#define isr_Capture_1__INTC_PRIOR_NUM 7u
#define isr_Capture_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_Capture_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Capture_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Capture_2 */
#define isr_Capture_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Capture_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Capture_2__INTC_MASK 0x40u
#define isr_Capture_2__INTC_NUMBER 6u
#define isr_Capture_2__INTC_PRIOR_NUM 7u
#define isr_Capture_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_Capture_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Capture_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Capture_3 */
#define isr_Capture_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Capture_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Capture_3__INTC_MASK 0x80u
#define isr_Capture_3__INTC_NUMBER 7u
#define isr_Capture_3__INTC_PRIOR_NUM 7u
#define isr_Capture_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Capture_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Capture_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Capture_4 */
#define isr_Capture_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Capture_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Capture_4__INTC_MASK 0x100u
#define isr_Capture_4__INTC_NUMBER 8u
#define isr_Capture_4__INTC_PRIOR_NUM 7u
#define isr_Capture_4__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_Capture_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Capture_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_PulseCounter_1 */
#define isr_PulseCounter_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_PulseCounter_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_PulseCounter_1__INTC_MASK 0x200u
#define isr_PulseCounter_1__INTC_NUMBER 9u
#define isr_PulseCounter_1__INTC_PRIOR_NUM 7u
#define isr_PulseCounter_1__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_PulseCounter_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_PulseCounter_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_PulseCounter_2 */
#define isr_PulseCounter_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_PulseCounter_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_PulseCounter_2__INTC_MASK 0x400u
#define isr_PulseCounter_2__INTC_NUMBER 10u
#define isr_PulseCounter_2__INTC_PRIOR_NUM 7u
#define isr_PulseCounter_2__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_PulseCounter_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_PulseCounter_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_PulseCounter_3 */
#define isr_PulseCounter_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_PulseCounter_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_PulseCounter_3__INTC_MASK 0x800u
#define isr_PulseCounter_3__INTC_NUMBER 11u
#define isr_PulseCounter_3__INTC_PRIOR_NUM 7u
#define isr_PulseCounter_3__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_PulseCounter_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_PulseCounter_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_PulseCounter_4 */
#define isr_PulseCounter_4__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_PulseCounter_4__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_PulseCounter_4__INTC_MASK 0x1000u
#define isr_PulseCounter_4__INTC_NUMBER 12u
#define isr_PulseCounter_4__INTC_PRIOR_NUM 7u
#define isr_PulseCounter_4__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define isr_PulseCounter_4__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_PulseCounter_4__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_QuadDec_1 */
#define isr_QuadDec_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_QuadDec_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_QuadDec_1__INTC_MASK 0x2000u
#define isr_QuadDec_1__INTC_NUMBER 13u
#define isr_QuadDec_1__INTC_PRIOR_NUM 7u
#define isr_QuadDec_1__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define isr_QuadDec_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_QuadDec_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_QuadDec_2 */
#define isr_QuadDec_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_QuadDec_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_QuadDec_2__INTC_MASK 0x4000u
#define isr_QuadDec_2__INTC_NUMBER 14u
#define isr_QuadDec_2__INTC_PRIOR_NUM 7u
#define isr_QuadDec_2__INTC_PRIOR_REG CYREG_NVIC_PRI_14
#define isr_QuadDec_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_QuadDec_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_START */
#define isr_START__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_START__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_START__INTC_MASK 0x8000u
#define isr_START__INTC_NUMBER 15u
#define isr_START__INTC_PRIOR_NUM 7u
#define isr_START__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define isr_START__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_START__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_STOP */
#define isr_STOP__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_STOP__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_STOP__INTC_MASK 0x10000u
#define isr_STOP__INTC_NUMBER 16u
#define isr_STOP__INTC_PRIOR_NUM 7u
#define isr_STOP__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define isr_STOP__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_STOP__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_TURN_CONT_MODE */
#define isr_TURN_CONT_MODE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_TURN_CONT_MODE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_TURN_CONT_MODE__INTC_MASK 0x20000u
#define isr_TURN_CONT_MODE__INTC_NUMBER 17u
#define isr_TURN_CONT_MODE__INTC_PRIOR_NUM 7u
#define isr_TURN_CONT_MODE__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_TURN_CONT_MODE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_TURN_CONT_MODE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_TURN_OFF_CONT_MODE */
#define isr_TURN_OFF_CONT_MODE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_TURN_OFF_CONT_MODE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_TURN_OFF_CONT_MODE__INTC_MASK 0x40000u
#define isr_TURN_OFF_CONT_MODE__INTC_NUMBER 18u
#define isr_TURN_OFF_CONT_MODE__INTC_PRIOR_NUM 7u
#define isr_TURN_OFF_CONT_MODE__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_TURN_OFF_CONT_MODE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_TURN_OFF_CONT_MODE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Timestamp */
#define isr_Timestamp__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Timestamp__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Timestamp__INTC_MASK 0x80000u
#define isr_Timestamp__INTC_NUMBER 19u
#define isr_Timestamp__INTC_PRIOR_NUM 7u
#define isr_Timestamp__INTC_PRIOR_REG CYREG_NVIC_PRI_19
#define isr_Timestamp__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Timestamp__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* mst_clk */
#define mst_clk__0__INTTYPE CYREG_PICU3_INTTYPE3
#define mst_clk__0__MASK 0x08u
#define mst_clk__0__PC CYREG_PRT3_PC3
#define mst_clk__0__PORT 3u
#define mst_clk__0__SHIFT 3u
#define mst_clk__AG CYREG_PRT3_AG
#define mst_clk__AMUX CYREG_PRT3_AMUX
#define mst_clk__BIE CYREG_PRT3_BIE
#define mst_clk__BIT_MASK CYREG_PRT3_BIT_MASK
#define mst_clk__BYP CYREG_PRT3_BYP
#define mst_clk__CTL CYREG_PRT3_CTL
#define mst_clk__DM0 CYREG_PRT3_DM0
#define mst_clk__DM1 CYREG_PRT3_DM1
#define mst_clk__DM2 CYREG_PRT3_DM2
#define mst_clk__DR CYREG_PRT3_DR
#define mst_clk__INP_DIS CYREG_PRT3_INP_DIS
#define mst_clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mst_clk__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mst_clk__LCD_EN CYREG_PRT3_LCD_EN
#define mst_clk__MASK 0x08u
#define mst_clk__PORT 3u
#define mst_clk__PRT CYREG_PRT3_PRT
#define mst_clk__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mst_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mst_clk__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mst_clk__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mst_clk__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mst_clk__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mst_clk__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mst_clk__PS CYREG_PRT3_PS
#define mst_clk__SHIFT 3u
#define mst_clk__SLW CYREG_PRT3_SLW

/* mst_cs */
#define mst_cs__0__INTTYPE CYREG_PICU3_INTTYPE2
#define mst_cs__0__MASK 0x04u
#define mst_cs__0__PC CYREG_PRT3_PC2
#define mst_cs__0__PORT 3u
#define mst_cs__0__SHIFT 2u
#define mst_cs__AG CYREG_PRT3_AG
#define mst_cs__AMUX CYREG_PRT3_AMUX
#define mst_cs__BIE CYREG_PRT3_BIE
#define mst_cs__BIT_MASK CYREG_PRT3_BIT_MASK
#define mst_cs__BYP CYREG_PRT3_BYP
#define mst_cs__CTL CYREG_PRT3_CTL
#define mst_cs__DM0 CYREG_PRT3_DM0
#define mst_cs__DM1 CYREG_PRT3_DM1
#define mst_cs__DM2 CYREG_PRT3_DM2
#define mst_cs__DR CYREG_PRT3_DR
#define mst_cs__INP_DIS CYREG_PRT3_INP_DIS
#define mst_cs__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mst_cs__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mst_cs__LCD_EN CYREG_PRT3_LCD_EN
#define mst_cs__MASK 0x04u
#define mst_cs__PORT 3u
#define mst_cs__PRT CYREG_PRT3_PRT
#define mst_cs__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mst_cs__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mst_cs__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mst_cs__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mst_cs__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mst_cs__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mst_cs__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mst_cs__PS CYREG_PRT3_PS
#define mst_cs__SHIFT 2u
#define mst_cs__SLW CYREG_PRT3_SLW

/* mst_miso */
#define mst_miso__0__INTTYPE CYREG_PICU3_INTTYPE4
#define mst_miso__0__MASK 0x10u
#define mst_miso__0__PC CYREG_PRT3_PC4
#define mst_miso__0__PORT 3u
#define mst_miso__0__SHIFT 4u
#define mst_miso__AG CYREG_PRT3_AG
#define mst_miso__AMUX CYREG_PRT3_AMUX
#define mst_miso__BIE CYREG_PRT3_BIE
#define mst_miso__BIT_MASK CYREG_PRT3_BIT_MASK
#define mst_miso__BYP CYREG_PRT3_BYP
#define mst_miso__CTL CYREG_PRT3_CTL
#define mst_miso__DM0 CYREG_PRT3_DM0
#define mst_miso__DM1 CYREG_PRT3_DM1
#define mst_miso__DM2 CYREG_PRT3_DM2
#define mst_miso__DR CYREG_PRT3_DR
#define mst_miso__INP_DIS CYREG_PRT3_INP_DIS
#define mst_miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mst_miso__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mst_miso__LCD_EN CYREG_PRT3_LCD_EN
#define mst_miso__MASK 0x10u
#define mst_miso__PORT 3u
#define mst_miso__PRT CYREG_PRT3_PRT
#define mst_miso__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mst_miso__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mst_miso__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mst_miso__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mst_miso__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mst_miso__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mst_miso__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mst_miso__PS CYREG_PRT3_PS
#define mst_miso__SHIFT 4u
#define mst_miso__SLW CYREG_PRT3_SLW

/* mst_mosi */
#define mst_mosi__0__INTTYPE CYREG_PICU3_INTTYPE5
#define mst_mosi__0__MASK 0x20u
#define mst_mosi__0__PC CYREG_PRT3_PC5
#define mst_mosi__0__PORT 3u
#define mst_mosi__0__SHIFT 5u
#define mst_mosi__AG CYREG_PRT3_AG
#define mst_mosi__AMUX CYREG_PRT3_AMUX
#define mst_mosi__BIE CYREG_PRT3_BIE
#define mst_mosi__BIT_MASK CYREG_PRT3_BIT_MASK
#define mst_mosi__BYP CYREG_PRT3_BYP
#define mst_mosi__CTL CYREG_PRT3_CTL
#define mst_mosi__DM0 CYREG_PRT3_DM0
#define mst_mosi__DM1 CYREG_PRT3_DM1
#define mst_mosi__DM2 CYREG_PRT3_DM2
#define mst_mosi__DR CYREG_PRT3_DR
#define mst_mosi__INP_DIS CYREG_PRT3_INP_DIS
#define mst_mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define mst_mosi__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define mst_mosi__LCD_EN CYREG_PRT3_LCD_EN
#define mst_mosi__MASK 0x20u
#define mst_mosi__PORT 3u
#define mst_mosi__PRT CYREG_PRT3_PRT
#define mst_mosi__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define mst_mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define mst_mosi__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define mst_mosi__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define mst_mosi__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define mst_mosi__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define mst_mosi__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define mst_mosi__PS CYREG_PRT3_PS
#define mst_mosi__SHIFT 5u
#define mst_mosi__SLW CYREG_PRT3_SLW

/* slc_cs */
#define slc_cs__0__INTTYPE CYREG_PICU0_INTTYPE7
#define slc_cs__0__MASK 0x80u
#define slc_cs__0__PC CYREG_PRT0_PC7
#define slc_cs__0__PORT 0u
#define slc_cs__0__SHIFT 7u
#define slc_cs__AG CYREG_PRT0_AG
#define slc_cs__AMUX CYREG_PRT0_AMUX
#define slc_cs__BIE CYREG_PRT0_BIE
#define slc_cs__BIT_MASK CYREG_PRT0_BIT_MASK
#define slc_cs__BYP CYREG_PRT0_BYP
#define slc_cs__CTL CYREG_PRT0_CTL
#define slc_cs__DM0 CYREG_PRT0_DM0
#define slc_cs__DM1 CYREG_PRT0_DM1
#define slc_cs__DM2 CYREG_PRT0_DM2
#define slc_cs__DR CYREG_PRT0_DR
#define slc_cs__INP_DIS CYREG_PRT0_INP_DIS
#define slc_cs__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define slc_cs__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define slc_cs__LCD_EN CYREG_PRT0_LCD_EN
#define slc_cs__MASK 0x80u
#define slc_cs__PORT 0u
#define slc_cs__PRT CYREG_PRT0_PRT
#define slc_cs__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define slc_cs__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define slc_cs__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define slc_cs__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define slc_cs__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define slc_cs__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define slc_cs__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define slc_cs__PS CYREG_PRT0_PS
#define slc_cs__SHIFT 7u
#define slc_cs__SLW CYREG_PRT0_SLW

/* slv_clk */
#define slv_clk__0__INTTYPE CYREG_PICU0_INTTYPE6
#define slv_clk__0__MASK 0x40u
#define slv_clk__0__PC CYREG_PRT0_PC6
#define slv_clk__0__PORT 0u
#define slv_clk__0__SHIFT 6u
#define slv_clk__AG CYREG_PRT0_AG
#define slv_clk__AMUX CYREG_PRT0_AMUX
#define slv_clk__BIE CYREG_PRT0_BIE
#define slv_clk__BIT_MASK CYREG_PRT0_BIT_MASK
#define slv_clk__BYP CYREG_PRT0_BYP
#define slv_clk__CTL CYREG_PRT0_CTL
#define slv_clk__DM0 CYREG_PRT0_DM0
#define slv_clk__DM1 CYREG_PRT0_DM1
#define slv_clk__DM2 CYREG_PRT0_DM2
#define slv_clk__DR CYREG_PRT0_DR
#define slv_clk__INP_DIS CYREG_PRT0_INP_DIS
#define slv_clk__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define slv_clk__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define slv_clk__LCD_EN CYREG_PRT0_LCD_EN
#define slv_clk__MASK 0x40u
#define slv_clk__PORT 0u
#define slv_clk__PRT CYREG_PRT0_PRT
#define slv_clk__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define slv_clk__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define slv_clk__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define slv_clk__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define slv_clk__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define slv_clk__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define slv_clk__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define slv_clk__PS CYREG_PRT0_PS
#define slv_clk__SHIFT 6u
#define slv_clk__SLW CYREG_PRT0_SLW

/* slv_miso */
#define slv_miso__0__INTTYPE CYREG_PICU0_INTTYPE5
#define slv_miso__0__MASK 0x20u
#define slv_miso__0__PC CYREG_PRT0_PC5
#define slv_miso__0__PORT 0u
#define slv_miso__0__SHIFT 5u
#define slv_miso__AG CYREG_PRT0_AG
#define slv_miso__AMUX CYREG_PRT0_AMUX
#define slv_miso__BIE CYREG_PRT0_BIE
#define slv_miso__BIT_MASK CYREG_PRT0_BIT_MASK
#define slv_miso__BYP CYREG_PRT0_BYP
#define slv_miso__CTL CYREG_PRT0_CTL
#define slv_miso__DM0 CYREG_PRT0_DM0
#define slv_miso__DM1 CYREG_PRT0_DM1
#define slv_miso__DM2 CYREG_PRT0_DM2
#define slv_miso__DR CYREG_PRT0_DR
#define slv_miso__INP_DIS CYREG_PRT0_INP_DIS
#define slv_miso__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define slv_miso__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define slv_miso__LCD_EN CYREG_PRT0_LCD_EN
#define slv_miso__MASK 0x20u
#define slv_miso__PORT 0u
#define slv_miso__PRT CYREG_PRT0_PRT
#define slv_miso__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define slv_miso__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define slv_miso__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define slv_miso__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define slv_miso__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define slv_miso__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define slv_miso__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define slv_miso__PS CYREG_PRT0_PS
#define slv_miso__SHIFT 5u
#define slv_miso__SLW CYREG_PRT0_SLW

/* slv_mosi */
#define slv_mosi__0__INTTYPE CYREG_PICU0_INTTYPE4
#define slv_mosi__0__MASK 0x10u
#define slv_mosi__0__PC CYREG_PRT0_PC4
#define slv_mosi__0__PORT 0u
#define slv_mosi__0__SHIFT 4u
#define slv_mosi__AG CYREG_PRT0_AG
#define slv_mosi__AMUX CYREG_PRT0_AMUX
#define slv_mosi__BIE CYREG_PRT0_BIE
#define slv_mosi__BIT_MASK CYREG_PRT0_BIT_MASK
#define slv_mosi__BYP CYREG_PRT0_BYP
#define slv_mosi__CTL CYREG_PRT0_CTL
#define slv_mosi__DM0 CYREG_PRT0_DM0
#define slv_mosi__DM1 CYREG_PRT0_DM1
#define slv_mosi__DM2 CYREG_PRT0_DM2
#define slv_mosi__DR CYREG_PRT0_DR
#define slv_mosi__INP_DIS CYREG_PRT0_INP_DIS
#define slv_mosi__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define slv_mosi__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define slv_mosi__LCD_EN CYREG_PRT0_LCD_EN
#define slv_mosi__MASK 0x10u
#define slv_mosi__PORT 0u
#define slv_mosi__PRT CYREG_PRT0_PRT
#define slv_mosi__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define slv_mosi__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define slv_mosi__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define slv_mosi__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define slv_mosi__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define slv_mosi__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define slv_mosi__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define slv_mosi__PS CYREG_PRT0_PS
#define slv_mosi__SHIFT 4u
#define slv_mosi__SLW CYREG_PRT0_SLW

/* spiclk */
#define spiclk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define spiclk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define spiclk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define spiclk__CFG2_SRC_SEL_MASK 0x07u
#define spiclk__INDEX 0x00u
#define spiclk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define spiclk__PM_ACT_MSK 0x01u
#define spiclk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define spiclk__PM_STBY_MSK 0x01u

/* timer_clock_7 */
#define timer_clock_7__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define timer_clock_7__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define timer_clock_7__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define timer_clock_7__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_7__INDEX 0x01u
#define timer_clock_7__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_7__PM_ACT_MSK 0x02u
#define timer_clock_7__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_7__PM_STBY_MSK 0x02u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "stendo_MIS"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E16A069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x000FFFFFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
