TimeQuest Timing Analyzer report for VGA
Sun Aug  5 23:55:27 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 14. Slow 1200mV 85C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 17. Slow 1200mV 85C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'clk'
 33. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 34. Slow 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 35. Slow 1200mV 0C Model Hold: 'clk'
 36. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 37. Slow 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'clk'
 52. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 53. Fast 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 54. Fast 1200mV 0C Model Hold: 'clk'
 55. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 56. Fast 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; clk                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                            ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line } ;
; divisor_clock:divisor_clock|clk_out                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out }                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 264.62 MHz ; 250.0 MHz       ; clk                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 276.93 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out                            ; limit due to minimum period restriction (tmin)                ;
; 449.24 MHz ; 402.09 MHz      ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -2.779 ; -52.035       ;
; divisor_clock:divisor_clock|clk_out                            ; -2.611 ; -68.952       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.226 ; -5.859        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.063 ; -0.063        ;
; divisor_clock:divisor_clock|clk_out                            ; 0.452  ; 0.000         ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.465  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out                            ; -3.201 ; -67.823       ;
; clk                                                            ; -3.000 ; -40.175       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.487 ; -10.409       ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.779 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.699      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.764 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.684      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.741 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.660      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.649      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.603 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.523      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.593 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.082     ; 3.512      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.509      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.579 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.499      ;
; -2.463 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.081     ; 3.383      ;
; -2.463 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.383      ;
; -2.463 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.383      ;
; -2.463 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.081     ; 3.383      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.113 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.033      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -2.106 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.026      ;
; -1.983 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.903      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.892      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.892      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.973 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.399      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.971 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.891      ;
; -1.966 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.885      ;
; -1.966 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.885      ;
; -1.952 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.872      ;
; -1.945 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.865      ;
; -1.945 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.865      ;
; -1.942 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.101     ; 2.842      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.905 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.825      ;
; -1.877 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.302      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.865 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.784      ;
; -1.849 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.275      ;
; -1.836 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.756      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.750      ;
; -1.831 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.750      ;
; -1.829 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.576     ; 2.254      ;
; -1.821 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.741      ;
; -1.821 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.575     ; 2.247      ;
; -1.811 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.393      ; 3.205      ;
; -1.810 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.730      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.393      ; 3.203      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.788 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.102     ; 2.687      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.704      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.771 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.691      ;
; -1.769 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.086      ; 2.856      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.687      ;
; -1.766 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.686      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                         ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.226 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.146      ;
; -1.224 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.144      ;
; -1.195 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.115      ;
; -1.165 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.085      ;
; -1.105 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.025      ;
; -1.097 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.017      ;
; -1.080 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 2.000      ;
; -1.078 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.998      ;
; -1.077 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.997      ;
; -1.049 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.969      ;
; -1.049 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.969      ;
; -1.019 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.939      ;
; -1.019 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.939      ;
; -0.959 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.879      ;
; -0.959 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.879      ;
; -0.951 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.871      ;
; -0.934 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.854      ;
; -0.932 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.852      ;
; -0.931 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.851      ;
; -0.931 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.851      ;
; -0.375 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.295      ;
; -0.375 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.295      ;
; -0.374 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.294      ;
; -0.366 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.286      ;
; -0.350 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.270      ;
; -0.350 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 1.270      ;
; 0.001  ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 0.919      ;
; 0.062  ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.081     ; 0.858      ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.063 ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                            ; clk         ; 0.000        ; 2.617      ; 3.057      ;
; 0.000  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; 0.000        ; 2.606      ; 3.109      ;
; 0.295  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; -0.500       ; 2.606      ; 2.904      ;
; 0.453  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.474  ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                            ; clk         ; -0.500       ; 2.617      ; 3.094      ;
; 0.509  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.631  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 0.924      ;
; 0.745  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.762  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.787  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.080      ;
; 0.807  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.100      ;
; 0.812  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.105      ;
; 0.820  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.113      ;
; 0.841  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.134      ;
; 0.869  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.162      ;
; 1.100  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.107  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.400      ;
; 1.110  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.116  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.118  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.411      ;
; 1.119  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.412      ;
; 1.125  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.130  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.423      ;
; 1.134  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.136  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.141  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.434      ;
; 1.181  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.474      ;
; 1.231  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.524      ;
; 1.232  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.525      ;
; 1.240  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.533      ;
; 1.241  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.534      ;
; 1.247  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.247  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.540      ;
; 1.248  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.249  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.250  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.543      ;
; 1.254  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.083      ; 1.549      ;
; 1.254  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.083      ; 1.549      ;
; 1.256  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.256  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.549      ;
; 1.257  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.259  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.552      ;
; 1.265  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.558      ;
; 1.265  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.558      ;
; 1.267  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.560      ;
; 1.274  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.567      ;
; 1.274  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.567      ;
; 1.292  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.585      ;
; 1.299  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.080      ; 1.591      ;
; 1.310  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.603      ;
; 1.326  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.080      ; 1.618      ;
; 1.371  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.664      ;
; 1.372  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.665      ;
; 1.380  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.673      ;
; 1.387  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.680      ;
; 1.387  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.680      ;
; 1.388  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.681      ;
; 1.390  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.683      ;
; 1.396  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.689      ;
; 1.396  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.689      ;
; 1.397  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.690      ;
; 1.405  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.080      ; 1.697      ;
; 1.405  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.698      ;
; 1.405  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.698      ;
; 1.407  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ; clk                                                            ; clk         ; 0.000        ; 0.104      ; 1.723      ;
; 1.414  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.707      ;
; 1.414  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.707      ;
; 1.430  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.723      ;
; 1.438  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.080      ; 1.730      ;
; 1.450  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.743      ;
; 1.475  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.768      ;
; 1.482  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.081      ; 1.775      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
; 1.500  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.082      ; 1.794      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.452 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.746      ;
; 0.491 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.785      ;
; 0.516 ; hvsync_generator:hvsync|CounterY[8]                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 0.810      ;
; 0.548 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0] ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                 ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.304      ; 1.136      ;
; 0.723 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.016      ;
; 0.741 ; contador_end[1]                                                ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; contador_end[3]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; contador_end[9]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.056      ;
; 0.743 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; contador_end[11]                                               ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; contador_end[7]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; contador_end[5]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; contador_end[4]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; contador_end[2]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; contador_end[10]                                               ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; contador_end[8]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; contador_end[6]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.040      ;
; 0.748 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.042      ;
; 0.752 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.045      ;
; 0.765 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; contador_end[0]                                                ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.080      ;
; 0.771 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; hvsync_generator:hvsync|CounterY[7]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.066      ;
; 0.779 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.073      ;
; 0.794 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.087      ;
; 0.794 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.088      ;
; 0.944 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.083      ; 1.239      ;
; 0.954 ; hvsync_generator:hvsync|CounterY[6]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.248      ;
; 1.019 ; contador_end[4]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.080     ; 1.193      ;
; 1.022 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.316      ;
; 1.023 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.316      ;
; 1.053 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.576      ; 1.841      ;
; 1.054 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.576      ; 1.842      ;
; 1.055 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.083      ; 1.350      ;
; 1.059 ; contador_end[1]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.080     ; 1.233      ;
; 1.079 ; contador_end[2]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.080     ; 1.253      ;
; 1.087 ; contador_end[0]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.080     ; 1.261      ;
; 1.096 ; contador_end[1]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.409      ;
; 1.097 ; contador_end[3]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.410      ;
; 1.097 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; contador_end[9]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; contador_end[7]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; contador_end[5]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.411      ;
; 1.098 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.394      ;
; 1.105 ; contador_end[0]                                                ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.418      ;
; 1.105 ; contador_end[4]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.418      ;
; 1.106 ; contador_end[2]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.419      ;
; 1.106 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; contador_end[8]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.420      ;
; 1.107 ; contador_end[10]                                               ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.420      ;
; 1.107 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; contador_end[6]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.420      ;
; 1.108 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; hvsync_generator:hvsync|CounterX[0]                            ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.403      ;
; 1.114 ; contador_end[0]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.427      ;
; 1.114 ; contador_end[4]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.427      ;
; 1.115 ; contador_end[2]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.428      ;
; 1.115 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; contador_end[8]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.429      ;
; 1.116 ; contador_end[6]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.429      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.411      ;
; 1.118 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.412      ;
; 1.118 ; hvsync_generator:hvsync|CounterX[0]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.412      ;
; 1.118 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.412      ;
; 1.133 ; hvsync_generator:hvsync|CounterY[7]                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.427      ;
; 1.140 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.435      ;
; 1.145 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.576      ; 1.933      ;
; 1.165 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.459      ;
; 1.177 ; hvsync_generator:hvsync|CounterX[8]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.490      ;
; 1.186 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.576      ; 1.974      ;
; 1.192 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.486      ;
; 1.227 ; contador_end[1]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.540      ;
; 1.228 ; contador_end[3]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.541      ;
; 1.228 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.522      ;
; 1.229 ; contador_end[7]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.542      ;
; 1.229 ; contador_end[9]                                                ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.542      ;
; 1.229 ; contador_end[5]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.542      ;
; 1.230 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.525      ;
; 1.236 ; contador_end[1]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.549      ;
; 1.237 ; contador_end[3]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.550      ;
; 1.237 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; contador_end[7]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.551      ;
; 1.238 ; contador_end[5]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.551      ;
; 1.238 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.532      ;
; 1.239 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.534      ;
; 1.245 ; contador_end[0]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.101      ; 1.558      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                         ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.465 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 0.758      ;
; 0.508 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 0.801      ;
; 0.764 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.057      ;
; 0.784 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.077      ;
; 1.118 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.429      ;
; 1.249 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.542      ;
; 1.258 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.559      ;
; 1.267 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.560      ;
; 1.275 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.569      ;
; 1.389 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.682      ;
; 1.406 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.699      ;
; 1.407 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.081      ; 1.700      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.172  ; 0.407        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.174  ; 0.409        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.189  ; 0.424        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; 0.190  ; 0.425        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; 0.305  ; 0.493        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|clk_line|clk                                      ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[0]|clk                                 ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[1]|clk                                 ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[2]|clk                                 ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.calculate|clk                               ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.getRow|clk                                  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[0]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[10]|clk                        ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[11]|clk                        ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[1]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[2]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[3]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[4]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[5]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[6]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[7]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[8]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[9]|clk                         ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|clk_done|clk                                      ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|row_out[0]|clk                                    ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.000|clk                                     ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.finish|clk                                  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.start|clk                                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk                                                    ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.203  ; 0.423        ; 0.220          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.387  ; 0.575        ; 0.188          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.527  ; 0.527        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 4.361 ; 4.820 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -1.832 ; -2.111 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.211 ; 7.313 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.114 ; 7.955 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 8.114 ; 7.955 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.471 ; 7.307 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.525 ; 7.330 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.385 ; 7.558 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.930 ; 7.028 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.177 ; 7.018 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.800 ; 7.645 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.177 ; 7.018 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.236 ; 7.047 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.096 ; 7.263 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 285.14 MHz ; 250.0 MHz       ; clk                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 305.34 MHz ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out                            ; limit due to minimum period restriction (tmin)                ;
; 496.52 MHz ; 402.09 MHz      ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -2.507 ; -46.701       ;
; divisor_clock:divisor_clock|clk_out                            ; -2.275 ; -61.504       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.014 ; -4.711        ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.026 ; -0.026        ;
; divisor_clock:divisor_clock|clk_out                            ; 0.401  ; 0.000         ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.417  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out                            ; -3.201 ; -67.823       ;
; clk                                                            ; -3.000 ; -40.175       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.487 ; -10.409       ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.507 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.437      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.500 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.430      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.452 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.382      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.442 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.371      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.330 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.260      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.329 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.259      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.307 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.073     ; 3.236      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.294 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.224      ;
; -2.192 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.072     ; 3.122      ;
; -2.192 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.122      ;
; -2.192 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.122      ;
; -2.192 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.072     ; 3.122      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.811      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.806      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.252      ;
; -1.763 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.692      ;
; -1.763 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.692      ;
; -1.758 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.687      ;
; -1.758 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.687      ;
; -1.745 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.675      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.733 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.663      ;
; -1.727 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.657      ;
; -1.722 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.652      ;
; -1.721 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.651      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.092     ; 2.616      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.706 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.636      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.689 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.618      ;
; -1.669 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.538     ; 2.133      ;
; -1.669 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.538     ; 2.133      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.641 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.093     ; 2.550      ;
; -1.633 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.098      ;
; -1.632 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.537     ; 2.097      ;
; -1.618 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.548      ;
; -1.605 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.534      ;
; -1.605 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.534      ;
; -1.602 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.109      ; 2.713      ;
; -1.596 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.526      ;
; -1.588 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.517      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.583 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.513      ;
; -1.573 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.503      ;
; -1.571 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.499      ;
; -1.571 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.499      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                          ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.014 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.944      ;
; -1.010 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.940      ;
; -0.967 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.897      ;
; -0.928 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.858      ;
; -0.888 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.818      ;
; -0.885 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.815      ;
; -0.884 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.814      ;
; -0.884 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.814      ;
; -0.877 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.807      ;
; -0.841 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.771      ;
; -0.841 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.771      ;
; -0.802 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.732      ;
; -0.802 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.732      ;
; -0.762 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.692      ;
; -0.759 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.689      ;
; -0.759 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.689      ;
; -0.758 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.688      ;
; -0.758 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.688      ;
; -0.757 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.687      ;
; -0.751 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.681      ;
; -0.239 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.169      ;
; -0.239 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.169      ;
; -0.238 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.168      ;
; -0.231 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.161      ;
; -0.218 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.148      ;
; -0.218 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 1.148      ;
; 0.094  ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 0.836      ;
; 0.160  ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.072     ; 0.770      ;
+--------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.026 ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                            ; clk         ; 0.000        ; 2.404      ; 2.843      ;
; 0.124  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; 0.000        ; 2.395      ; 2.984      ;
; 0.222  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; -0.500       ; 2.395      ; 2.582      ;
; 0.401  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.470  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.501  ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                            ; clk         ; -0.500       ; 2.404      ; 2.870      ;
; 0.585  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 0.853      ;
; 0.692  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.695  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.697  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.699  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.708  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.713  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.735  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.002      ;
; 0.755  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.022      ;
; 0.757  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.024      ;
; 0.760  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.028      ;
; 0.787  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.055      ;
; 0.807  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.075      ;
; 1.007  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.014  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.014  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.281      ;
; 1.018  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.285      ;
; 1.019  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.286      ;
; 1.021  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.027  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.031  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.032  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.299      ;
; 1.033  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.034  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.301      ;
; 1.042  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.309      ;
; 1.045  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.312      ;
; 1.047  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.072  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.339      ;
; 1.110  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.377      ;
; 1.114  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 1.383      ;
; 1.115  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.074      ; 1.384      ;
; 1.118  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.385      ;
; 1.127  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.394      ;
; 1.128  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.395      ;
; 1.129  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.396      ;
; 1.136  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.403      ;
; 1.136  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.403      ;
; 1.140  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.407      ;
; 1.143  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.410      ;
; 1.149  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.416      ;
; 1.150  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.151  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.418      ;
; 1.152  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.420      ;
; 1.153  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.420      ;
; 1.154  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.421      ;
; 1.155  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.422      ;
; 1.155  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.422      ;
; 1.164  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.431      ;
; 1.167  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.434      ;
; 1.169  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.436      ;
; 1.200  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.467      ;
; 1.220  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.487      ;
; 1.232  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.499      ;
; 1.240  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.507      ;
; 1.249  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.516      ;
; 1.250  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.517      ;
; 1.253  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ; clk                                                            ; clk         ; 0.000        ; 0.093      ; 1.541      ;
; 1.258  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.525      ;
; 1.258  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.525      ;
; 1.262  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.529      ;
; 1.271  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.538      ;
; 1.272  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.539      ;
; 1.273  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.540      ;
; 1.276  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.543      ;
; 1.277  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.544      ;
; 1.286  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.553      ;
; 1.289  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.556      ;
; 1.291  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.558      ;
; 1.298  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.565      ;
; 1.307  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.574      ;
; 1.328  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.595      ;
; 1.354  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.621      ;
; 1.363  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.072      ; 1.630      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
; 1.367  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.073      ; 1.635      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.401 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.669      ;
; 0.456 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.724      ;
; 0.476 ; hvsync_generator:hvsync|CounterY[8]                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.744      ;
; 0.545 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0] ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                 ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.235      ; 1.040      ;
; 0.669 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 0.936      ;
; 0.686 ; contador_end[3]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.973      ;
; 0.686 ; contador_end[1]                                                ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; contador_end[9]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.974      ;
; 0.688 ; contador_end[11]                                               ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.975      ;
; 0.689 ; contador_end[4]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.976      ;
; 0.690 ; contador_end[7]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; contador_end[5]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.977      ;
; 0.690 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; contador_end[2]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.979      ;
; 0.692 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; contador_end[10]                                               ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; contador_end[8]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; contador_end[6]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 0.980      ;
; 0.693 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.967      ;
; 0.701 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.969      ;
; 0.715 ; contador_end[0]                                                ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.002      ;
; 0.716 ; hvsync_generator:hvsync|CounterY[7]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.986      ;
; 0.725 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.993      ;
; 0.739 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.007      ;
; 0.739 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.007      ;
; 0.861 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.074      ; 1.130      ;
; 0.875 ; hvsync_generator:hvsync|CounterY[6]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.143      ;
; 0.917 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.072      ; 1.184      ;
; 0.943 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.074      ; 1.212      ;
; 0.945 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.213      ;
; 0.951 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.538      ; 1.684      ;
; 0.954 ; contador_end[4]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.101     ; 1.083      ;
; 0.955 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.538      ; 1.688      ;
; 0.990 ; contador_end[1]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.101     ; 1.119      ;
; 1.007 ; contador_end[2]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.101     ; 1.136      ;
; 1.008 ; contador_end[3]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; contador_end[1]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.295      ;
; 1.008 ; contador_end[4]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.295      ;
; 1.009 ; contador_end[0]                                                ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.296      ;
; 1.009 ; contador_end[9]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.296      ;
; 1.010 ; contador_end[2]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.297      ;
; 1.010 ; contador_end[10]                                               ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.297      ;
; 1.011 ; contador_end[8]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.298      ;
; 1.011 ; contador_end[6]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.298      ;
; 1.012 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.280      ;
; 1.012 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.280      ;
; 1.014 ; contador_end[7]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.301      ;
; 1.014 ; contador_end[5]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.301      ;
; 1.015 ; contador_end[0]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.101     ; 1.144      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.284      ;
; 1.016 ; hvsync_generator:hvsync|CounterX[0]                            ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.287      ;
; 1.023 ; contador_end[4]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.310      ;
; 1.025 ; contador_end[0]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.312      ;
; 1.026 ; contador_end[2]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.313      ;
; 1.027 ; contador_end[8]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.314      ;
; 1.027 ; contador_end[6]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.314      ;
; 1.027 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; hvsync_generator:hvsync|CounterX[0]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.300      ;
; 1.033 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.301      ;
; 1.035 ; hvsync_generator:hvsync|CounterY[7]                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.539      ; 1.770      ;
; 1.044 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.312      ;
; 1.052 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.320      ;
; 1.066 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.538      ; 1.799      ;
; 1.077 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.345      ;
; 1.086 ; hvsync_generator:hvsync|CounterX[8]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.373      ;
; 1.100 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.368      ;
; 1.101 ; contador_end[1]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.388      ;
; 1.102 ; contador_end[3]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.389      ;
; 1.103 ; contador_end[9]                                                ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.390      ;
; 1.109 ; contador_end[7]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.396      ;
; 1.109 ; contador_end[5]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.396      ;
; 1.112 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.380      ;
; 1.113 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.381      ;
; 1.115 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.383      ;
; 1.130 ; contador_end[3]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.417      ;
; 1.130 ; contador_end[1]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.417      ;
; 1.130 ; contador_end[4]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.417      ;
; 1.131 ; contador_end[0]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.418      ;
; 1.132 ; contador_end[2]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.419      ;
; 1.133 ; contador_end[8]                                                ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.420      ;
; 1.133 ; contador_end[6]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.092      ; 1.420      ;
; 1.134 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.402      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                          ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.417 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.684      ;
; 0.469 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.736      ;
; 0.709 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.977      ;
; 0.732 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.999      ;
; 0.732 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 0.999      ;
; 1.028 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.295      ;
; 1.031 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.301      ;
; 1.043 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.310      ;
; 1.043 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.310      ;
; 1.047 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.314      ;
; 1.128 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.396      ;
; 1.150 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.417      ;
; 1.150 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.417      ;
; 1.153 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.423      ;
; 1.165 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.432      ;
; 1.169 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.436      ;
; 1.251 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.518      ;
; 1.272 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.539      ;
; 1.275 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.072      ; 1.542      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.179  ; 0.409        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.195  ; 0.425        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; 0.195  ; 0.425        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.222  ; 0.438        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[0]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[10]|clk                        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[11]|clk                        ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[1]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[2]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[3]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[4]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[5]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[6]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[7]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[8]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[9]|clk                         ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|clk_line|clk                                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[0]|clk                                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[1]|clk                                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[2]|clk                                 ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.calculate|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.getRow|clk                                  ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk                                                    ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|clk_done|clk                                      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|row_out[0]|clk                                    ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.000|clk                                     ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.finish|clk                                  ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.start|clk                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.114  ; 0.330        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.384  ; 0.384        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.479  ; 0.663        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.631  ; 0.631        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.631  ; 0.631        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 3.909 ; 4.318 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -1.620 ; -1.747 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.466 ; 6.692 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.441 ; 7.165 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.441 ; 7.165 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.837 ; 6.552 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.887 ; 6.582 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.613 ; 6.947 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 6.194 ; 6.413 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 6.548 ; 6.273 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.131 ; 6.865 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 6.548 ; 6.273 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 6.600 ; 6.306 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 6.335 ; 6.657 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.602 ; -9.543        ;
; divisor_clock:divisor_clock|clk_out                            ; -0.314 ; -6.801        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.043  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -0.217 ; -0.368        ;
; divisor_clock:divisor_clock|clk_out                            ; 0.186  ; 0.000         ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.194  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -3.000 ; -29.617       ;
; divisor_clock:divisor_clock|clk_out                            ; -1.000 ; -41.000       ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.000 ; -7.000        ;
+----------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.602 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.552      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.580 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.531      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.574 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.525      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.573 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.524      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.524 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.037     ; 1.474      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.520 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.471      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.514 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.465      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.511 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.462      ;
; -0.467 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.418      ;
; -0.467 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.418      ;
; -0.467 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.418      ;
; -0.467 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk          ; clk         ; 1.000        ; -0.036     ; 1.418      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.298 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.249      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.295 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.246      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.294 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.044      ;
; -0.278 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.229      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.272 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.223      ;
; -0.267 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.218      ;
; -0.259 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.209      ;
; -0.253 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 1.003      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.202      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.247 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.198      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.196      ;
; -0.240 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.237     ; 0.990      ;
; -0.236 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.020      ; 1.243      ;
; -0.232 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.045     ; 1.174      ;
; -0.218 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.238     ; 0.967      ;
; -0.217 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.238     ; 0.966      ;
; -0.215 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.165      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.162      ;
; -0.211 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.161      ;
; -0.207 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.158      ;
; -0.207 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.156      ;
; -0.203 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.154      ;
; -0.203 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.154      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.201 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.152      ;
; -0.198 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.148      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.195 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.146      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.190 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.046     ; 1.131      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.332      ;
; -0.189 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.139      ;
; -0.188 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.138      ;
; -0.188 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.138      ;
; -0.186 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; 0.156      ; 1.329      ;
; -0.176 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.126      ;
; -0.176 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.038     ; 1.125      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.123      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.123      ;
; -0.172 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.123      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                         ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.043 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.908      ;
; 0.047 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.904      ;
; 0.056 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.895      ;
; 0.057 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.894      ;
; 0.093 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.858      ;
; 0.095 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.856      ;
; 0.111 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.840      ;
; 0.111 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.840      ;
; 0.115 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.836      ;
; 0.115 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.836      ;
; 0.124 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.827      ;
; 0.125 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.826      ;
; 0.125 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.826      ;
; 0.161 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.790      ;
; 0.163 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.788      ;
; 0.164 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.787      ;
; 0.192 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.759      ;
; 0.193 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.758      ;
; 0.193 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.758      ;
; 0.396 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.555      ;
; 0.398 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.553      ;
; 0.399 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.552      ;
; 0.399 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.552      ;
; 0.408 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.543      ;
; 0.408 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.543      ;
; 0.567 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.384      ;
; 0.592 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.217 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; 0.000        ; 1.185      ; 1.187      ;
; -0.151 ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                            ; clk         ; 0.000        ; 1.193      ; 1.261      ;
; 0.187  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.205  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.256  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.376      ;
; 0.298  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.306  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.317  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.437      ;
; 0.326  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.446      ;
; 0.333  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.335  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.455      ;
; 0.342  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.462      ;
; 0.348  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.468      ;
; 0.370  ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                                          ; divisor_clock:divisor_clock|clk_out                            ; clk         ; -0.500       ; 1.193      ; 1.282      ;
; 0.402  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk         ; -0.500       ; 1.185      ; 1.306      ;
; 0.440  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.560      ;
; 0.442  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.562      ;
; 0.447  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.455  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.576      ;
; 0.458  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.461  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.461  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.581      ;
; 0.464  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.466  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.467  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.587      ;
; 0.469  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.477  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.597      ;
; 0.508  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.038      ; 0.630      ;
; 0.508  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.038      ; 0.630      ;
; 0.509  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.629      ;
; 0.510  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.630      ;
; 0.511  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.631      ;
; 0.513  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.633      ;
; 0.514  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.634      ;
; 0.518  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.518  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.638      ;
; 0.519  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.639      ;
; 0.521  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.521  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.641      ;
; 0.523  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.643      ;
; 0.524  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.524  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.644      ;
; 0.527  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.527  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.647      ;
; 0.530  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.530  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.650      ;
; 0.532  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.652      ;
; 0.533  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.653      ;
; 0.535  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.035      ; 0.654      ;
; 0.571  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.691      ;
; 0.575  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.695      ;
; 0.576  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.696      ;
; 0.576  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.035      ; 0.695      ;
; 0.577  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.697      ;
; 0.579  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.699      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.582  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.037      ; 0.703      ;
; 0.584  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.704      ;
; 0.584  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.704      ;
; 0.586  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ; clk                                                            ; clk         ; 0.000        ; 0.047      ; 0.717      ;
; 0.586  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ; clk                                                            ; clk         ; 0.000        ; 0.035      ; 0.705      ;
; 0.587  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.707      ;
; 0.587  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.707      ;
; 0.590  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.710      ;
; 0.590  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.710      ;
; 0.593  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.713      ;
; 0.596  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.716      ;
; 0.596  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.716      ;
; 0.599  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.719      ;
; 0.599  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.719      ;
; 0.599  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ; clk                                                            ; clk         ; 0.000        ; 0.036      ; 0.719      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                        ; Launch Clock                                                   ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.186 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.197 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0] ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk                                                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.129      ; 0.460      ;
; 0.202 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.323      ;
; 0.208 ; hvsync_generator:hvsync|CounterY[8]                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.329      ;
; 0.282 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.402      ;
; 0.296 ; contador_end[11]                                               ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; contador_end[9]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; contador_end[3]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; contador_end[1]                                                ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; contador_end[5]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; contador_end[4]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; contador_end[7]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; contador_end[6]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; contador_end[2]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; contador_end[10]                                               ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; contador_end[8]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.426      ;
; 0.309 ; contador_end[0]                                                ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.438      ;
; 0.311 ; hvsync_generator:hvsync|CounterY[7]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.442      ;
; 0.360 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.482      ;
; 0.371 ; hvsync_generator:hvsync|CounterY[6]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.492      ;
; 0.394 ; contador_end[4]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.018     ; 0.480      ;
; 0.399 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.519      ;
; 0.411 ; contador_end[1]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.018     ; 0.497      ;
; 0.413 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.038      ; 0.535      ;
; 0.416 ; contador_end[2]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.018     ; 0.502      ;
; 0.419 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; contador_end[0]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.018     ; 0.506      ;
; 0.421 ; hvsync_generator:hvsync|CounterX[7]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.743      ;
; 0.427 ; hvsync_generator:hvsync|inDisplayArea                          ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.239      ; 0.750      ;
; 0.427 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.749      ;
; 0.445 ; contador_end[3]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; contador_end[1]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; contador_end[9]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.574      ;
; 0.445 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; contador_end[5]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.575      ;
; 0.446 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; contador_end[7]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.576      ;
; 0.447 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; contador_end[4]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.584      ;
; 0.456 ; contador_end[2]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; contador_end[0]                                                ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; contador_end[6]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; contador_end[10]                                               ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; contador_end[8]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.586      ;
; 0.457 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; contador_end[4]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.587      ;
; 0.458 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; contador_end[2]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; contador_end[0]                                                ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; contador_end[6]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.588      ;
; 0.459 ; hvsync_generator:hvsync|CounterY[1]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; hvsync_generator:hvsync|CounterX[0]                            ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; contador_end[8]                                                ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.589      ;
; 0.460 ; hvsync_generator:hvsync|CounterX[2]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[5]                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; hvsync_generator:hvsync|CounterY[0]                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.582      ;
; 0.463 ; hvsync_generator:hvsync|CounterX[0]                            ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.584      ;
; 0.467 ; hvsync_generator:hvsync|CounterX[8]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.596      ;
; 0.469 ; hvsync_generator:hvsync|CounterY[7]                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; hvsync_generator:hvsync|CounterX[6]                            ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; hvsync_generator:hvsync|CounterY[3]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; hvsync_generator:hvsync|CounterX[9]                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.595      ;
; 0.489 ; hvsync_generator:hvsync|CounterX[4]                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.238      ; 0.811      ;
; 0.504 ; hvsync_generator:hvsync|CounterY[8]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.625      ;
; 0.507 ; img_base_out[5]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.156     ; 0.475      ;
; 0.508 ; contador_end[3]                                                ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.637      ;
; 0.508 ; contador_end[1]                                                ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.637      ;
; 0.508 ; contador_end[9]                                                ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.637      ;
; 0.509 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; contador_end[5]                                                ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.638      ;
; 0.509 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; img_base_out[3]                                                ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; divisor_clock:divisor_clock|clk_out ; 0.000        ; -0.156     ; 0.477      ;
; 0.510 ; contador_end[7]                                                ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.639      ;
; 0.510 ; hvsync_generator:hvsync|CounterY[2]                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; hvsync_generator:hvsync|CounterY[4]                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; contador_end[3]                                                ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.640      ;
; 0.511 ; contador_end[1]                                                ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.640      ;
; 0.511 ; hvsync_generator:hvsync|CounterX[3]                            ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; contador_end[5]                                                ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.045      ; 0.641      ;
; 0.512 ; hvsync_generator:hvsync|CounterX[1]                            ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.037      ; 0.633      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                                                          ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node         ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.194 ; img_base_out[0] ; img_base_out[0] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; img_base_out[6] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.324      ;
; 0.306 ; img_base_out[5] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; img_base_out[3] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; img_base_out[4] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; img_base_out[2] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.427      ;
; 0.312 ; img_base_out[1] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; img_base_out[0] ; img_base_out[1] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.433      ;
; 0.456 ; img_base_out[4] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; img_base_out[2] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; img_base_out[5] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; img_base_out[3] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; img_base_out[0] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; img_base_out[1] ; img_base_out[2] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; img_base_out[3] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; img_base_out[0] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; img_base_out[1] ; img_base_out[3] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.588      ;
; 0.519 ; img_base_out[4] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; img_base_out[2] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.639      ;
; 0.522 ; img_base_out[2] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.642      ;
; 0.530 ; img_base_out[3] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; img_base_out[0] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; img_base_out[1] ; img_base_out[4] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; img_base_out[0] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; img_base_out[1] ; img_base_out[5] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.654      ;
; 0.585 ; img_base_out[2] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.705      ;
; 0.597 ; img_base_out[0] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; img_base_out[1] ; img_base_out[6] ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 0.000        ; 0.036      ; 0.717      ;
+-------+-----------------+-----------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_done               ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.000              ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.finish           ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.start            ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out                                          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|row_out[0]             ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[0]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[10]|clk                        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[11]|clk                        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[1]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[2]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[3]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[4]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[5]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[6]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[7]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[8]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|address_pixel_base[9]|clk                         ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|clk_done|clk                                      ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.000|clk                                     ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.finish|clk                                  ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.start|clk                                   ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk                                                    ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|clk_line|clk                                      ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[0]|clk                                 ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[1]|clk                                 ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|count_line[2]|clk                                 ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|pixel[0]|clk                                      ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|row_out[0]|clk                                    ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.calculate|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; Coprocessor_Edge_Detection|state.getRow|clk                                  ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                  ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                    ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                  ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|pixel[0]               ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line               ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[0]          ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[1]          ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|count_line[2]          ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.calculate        ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|state.getRow           ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[0]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[10] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[11] ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[1]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[2]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[3]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[4]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[5]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[6]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[7]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[8]  ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|address_pixel_base[9]  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.270  ; 0.454        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.271  ; 0.455        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.324  ; 0.554        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|q_b[0]                          ;
; 0.325  ; 0.555        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_2kn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line'                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]                                      ;
; 0.377  ; 0.593        ; 0.216          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]                                      ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line|q                ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|inclk[0] ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; Coprocessor_Edge_Detection|clk_line~clkctrl|outclk   ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[0]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[1]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[2]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[3]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[4]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[5]|clk                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Rise       ; img_base_out[6]|clk                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 2.058 ; 2.595 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -0.874 ; -1.470 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.502 ; 3.394 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.723 ; 3.823 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.723 ; 3.823 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.437 ; 3.532 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.477 ; 3.565 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.588 ; 3.465 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.379 ; 3.275 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.314 ; 3.405 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.587 ; 3.684 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.314 ; 3.405 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.351 ; 3.436 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.461 ; 3.343 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                ; -2.779   ; -0.217 ; N/A      ; N/A     ; -3.201              ;
;  Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -1.226   ; 0.194  ; N/A      ; N/A     ; -1.487              ;
;  clk                                                            ; -2.779   ; -0.217 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out                            ; -2.611   ; 0.186  ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                                 ; -126.846 ; -0.368 ; 0.0      ; 0.0     ; -118.407            ;
;  Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; -5.859   ; 0.000  ; N/A      ; N/A     ; -10.409             ;
;  clk                                                            ; -52.035  ; -0.368 ; N/A      ; N/A     ; -40.175             ;
;  divisor_clock:divisor_clock|clk_out                            ; -68.952  ; 0.000  ; N/A      ; N/A     ; -67.823             ;
+-----------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; reset     ; clk        ; 4.361 ; 4.820 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; reset     ; clk        ; -0.874 ; -1.470 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.211 ; 7.313 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.114 ; 7.955 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 8.114 ; 7.955 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.471 ; 7.307 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.525 ; 7.330 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.385 ; 7.558 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.379 ; 3.275 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.314 ; 3.405 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.587 ; 3.684 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.314 ; 3.405 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.351 ; 3.436 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 3.461 ; 3.343 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; leds[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 436      ; 0        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk                                                            ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; clk                                                            ; 1        ; 1        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 28       ; 0        ; 0        ; 0        ;
; clk                                                            ; divisor_clock:divisor_clock|clk_out                            ; 1        ; 0        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; divisor_clock:divisor_clock|clk_out                            ; 7        ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out                            ; 458      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 436      ; 0        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; clk                                                            ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; clk                                                            ; 1        ; 1        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; 28       ; 0        ; 0        ; 0        ;
; clk                                                            ; divisor_clock:divisor_clock|clk_out                            ; 1        ; 0        ; 0        ; 0        ;
; Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line ; divisor_clock:divisor_clock|clk_out                            ; 7        ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out                            ; divisor_clock:divisor_clock|clk_out                            ; 458      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Aug  5 23:55:17 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.779             -52.035 clk 
    Info (332119):    -2.611             -68.952 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.226              -5.859 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332146): Worst-case hold slack is -0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.063              -0.063 clk 
    Info (332119):     0.452               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.465               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -67.823 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000             -40.175 clk 
    Info (332119):    -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.507             -46.701 clk 
    Info (332119):    -2.275             -61.504 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.014              -4.711 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332146): Worst-case hold slack is -0.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.026              -0.026 clk 
    Info (332119):     0.401               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.417               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -67.823 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000             -40.175 clk 
    Info (332119):    -1.487             -10.409 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.602              -9.543 clk 
    Info (332119):    -0.314              -6.801 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.043               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332146): Worst-case hold slack is -0.217
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.217              -0.368 clk 
    Info (332119):     0.186               0.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.194               0.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.617 clk 
    Info (332119):    -1.000             -41.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -1.000              -7.000 Coprocessor_Edge_Detection:Coprocessor_Edge_Detection|clk_line 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 605 megabytes
    Info: Processing ended: Sun Aug  5 23:55:27 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


