<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › gma500 › psb_irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>psb_irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**************************************************************************</span>
<span class="cm"> * Copyright (c) 2007, Intel Corporation.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to</span>
<span class="cm"> * develop this driver.</span>
<span class="cm"> *</span>
<span class="cm"> **************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;drm/drmP.h&gt;</span>
<span class="cp">#include &quot;psb_drv.h&quot;</span>
<span class="cp">#include &quot;psb_reg.h&quot;</span>
<span class="cp">#include &quot;psb_intel_reg.h&quot;</span>
<span class="cp">#include &quot;power.h&quot;</span>
<span class="cp">#include &quot;psb_irq.h&quot;</span>
<span class="cp">#include &quot;mdfld_output.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * inline functions</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">psb_pipestat</span><span class="p">(</span><span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PIPEASTAT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PIPEBSTAT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PIPECSTAT</span><span class="p">;</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">mid_pipe_event</span><span class="p">(</span><span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">_PSB_PIPEA_EVENT_FLAG</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">_MDFLD_PIPEB_EVENT_FLAG</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">_MDFLD_PIPEC_EVENT_FLAG</span><span class="p">;</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">mid_pipe_vsync</span><span class="p">(</span><span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">_PSB_VSYNC_PIPEA_FLAG</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">_PSB_VSYNC_PIPEB_FLAG</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">_MDFLD_PIPEC_VBLANK_FLAG</span><span class="p">;</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span>
<span class="nf">mid_pipeconf</span><span class="p">(</span><span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PIPEACONF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PIPEBCONF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">PIPECCONF</span><span class="p">;</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">psb_enable_pipestat</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">!=</span> <span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">psb_pipestat</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
		<span class="cm">/* Enable the interrupt, clear any pending status */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">writeVal</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">writeVal</span> <span class="o">|=</span> <span class="p">(</span><span class="n">mask</span> <span class="o">|</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
			<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">writeVal</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">psb_disable_pipestat</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">psb_pipestat</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">writeVal</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">writeVal</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
			<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">writeVal</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
			<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mid_enable_pipe_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pipe_event</span> <span class="o">=</span> <span class="n">mid_pipe_event</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">pipe_event</span><span class="p">;</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="o">~</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_MASK_R</span><span class="p">);</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_ENABLE_R</span><span class="p">);</span>
		<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">mid_disable_pipe_event</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">pipe_event</span> <span class="o">=</span> <span class="n">mid_pipe_event</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">pipe_event</span><span class="p">;</span>
			<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="o">~</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_MASK_R</span><span class="p">);</span>
			<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_ENABLE_R</span><span class="p">);</span>
			<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Display controller interrupt handler for pipe event.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mid_pipe_event_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">pipe_stat_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_stat_reg</span> <span class="o">=</span> <span class="n">psb_pipestat</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_enable</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_status</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pipestat</span><span class="p">[</span><span class="n">pipe</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pipe_clear</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">pipe_stat_val</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">pipe_stat_reg</span><span class="p">);</span>
	<span class="n">pipe_stat_val</span> <span class="o">&amp;=</span> <span class="n">pipe_enable</span> <span class="o">|</span> <span class="n">pipe_status</span><span class="p">;</span>
	<span class="n">pipe_stat_val</span> <span class="o">&amp;=</span> <span class="n">pipe_stat_val</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="cm">/* Clear the 2nd level interrupt status bits</span>
<span class="cm">	 * Sometimes the bits are very sticky so we repeat until they unstick */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0xffff</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">pipe_stat_reg</span><span class="p">),</span> <span class="n">pipe_stat_reg</span><span class="p">);</span>
		<span class="n">pipe_clear</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">pipe_stat_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">pipe_status</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pipe_clear</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe_clear</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
		<span class="s">&quot;%s, can&#39;t clear status bits for pipe %d, its value = 0x%x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">__func__</span><span class="p">,</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">pipe_stat_reg</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe_stat_val</span> <span class="o">&amp;</span> <span class="n">PIPE_VBLANK_STATUS</span><span class="p">)</span>
		<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe_stat_val</span> <span class="o">&amp;</span> <span class="n">PIPE_TE_STATUS</span><span class="p">)</span>
		<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Display controller interrupt handler.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">psb_vdc_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">vdc_stat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vdc_stat</span> <span class="o">&amp;</span> <span class="n">_PSB_IRQ_ASLE</span><span class="p">)</span>
		<span class="n">psb_intel_opregion_asle_intr</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vdc_stat</span> <span class="o">&amp;</span> <span class="n">_PSB_VSYNC_PIPEA_FLAG</span><span class="p">)</span>
		<span class="n">mid_pipe_event_handler</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vdc_stat</span> <span class="o">&amp;</span> <span class="n">_PSB_VSYNC_PIPEB_FLAG</span><span class="p">)</span>
		<span class="n">mid_pipe_event_handler</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">irqreturn_t</span> <span class="nf">psb_irq_handler</span><span class="p">(</span><span class="n">DRM_IRQ_ARGS</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vdc_stat</span><span class="p">,</span> <span class="n">dsp_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">sgx_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">hotplug_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="n">vdc_stat</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PSB_INT_IDENTITY_R</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vdc_stat</span> <span class="o">&amp;</span> <span class="n">_PSB_PIPE_EVENT_FLAG</span><span class="p">)</span>
		<span class="n">dsp_int</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* FIXME: Handle Medfield</span>
<span class="cm">	if (vdc_stat &amp; _MDFLD_DISP_ALL_IRQ_FLAG)</span>
<span class="cm">		dsp_int = 1;</span>
<span class="cm">	*/</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">vdc_stat</span> <span class="o">&amp;</span> <span class="n">_PSB_IRQ_SGX_FLAG</span><span class="p">)</span>
		<span class="n">sgx_int</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vdc_stat</span> <span class="o">&amp;</span> <span class="n">_PSB_IRQ_DISP_HOTSYNC</span><span class="p">)</span>
		<span class="n">hotplug_int</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">vdc_stat</span> <span class="o">&amp;=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dsp_int</span> <span class="o">&amp;&amp;</span> <span class="n">gma_power_is_on</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">psb_vdc_interrupt</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">vdc_stat</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sgx_int</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Not expected - we have it masked, shut it up */</span>
		<span class="n">u32</span> <span class="n">s</span><span class="p">,</span> <span class="n">s2</span><span class="p">;</span>
		<span class="n">s</span> <span class="o">=</span> <span class="n">PSB_RSGX32</span><span class="p">(</span><span class="n">PSB_CR_EVENT_STATUS</span><span class="p">);</span>
		<span class="n">s2</span> <span class="o">=</span> <span class="n">PSB_RSGX32</span><span class="p">(</span><span class="n">PSB_CR_EVENT_STATUS2</span><span class="p">);</span>
		<span class="n">PSB_WSGX32</span><span class="p">(</span><span class="n">s</span><span class="p">,</span> <span class="n">PSB_CR_EVENT_HOST_CLEAR</span><span class="p">);</span>
		<span class="n">PSB_WSGX32</span><span class="p">(</span><span class="n">s2</span><span class="p">,</span> <span class="n">PSB_CR_EVENT_HOST_CLEAR2</span><span class="p">);</span>
		<span class="cm">/* if s &amp; _PSB_CE_TWOD_COMPLETE we have 2D done but</span>
<span class="cm">		   we may as well poll even if we add that ! */</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Note: this bit has other meanings on some devices, so we will</span>
<span class="cm">	   need to address that later if it ever matters */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hotplug_int</span> <span class="o">&amp;&amp;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">REG_WRITE</span><span class="p">(</span><span class="n">PORT_HOTPLUG_STAT</span><span class="p">,</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">PORT_HOTPLUG_STAT</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">vdc_stat</span><span class="p">,</span> <span class="n">PSB_INT_IDENTITY_R</span><span class="p">);</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PSB_INT_IDENTITY_R</span><span class="p">);</span>
	<span class="n">DRM_READMEMORYBARRIER</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">handled</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">psb_irq_preinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_is_on</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="n">PSB_HWSTAM</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">_PSB_VSYNC_PIPEA_FLAG</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">_PSB_VSYNC_PIPEB_FLAG</span><span class="p">;</span>

	<span class="cm">/* FIXME: Handle Medfield irq mask</span>
<span class="cm">	if (dev-&gt;vblank_enabled[1])</span>
<span class="cm">		dev_priv-&gt;vdc_irq_mask |= _MDFLD_PIPEB_EVENT_FLAG;</span>
<span class="cm">	if (dev-&gt;vblank_enabled[2])</span>
<span class="cm">		dev_priv-&gt;vdc_irq_mask |= _MDFLD_PIPEC_EVENT_FLAG;</span>
<span class="cm">	*/</span>

	<span class="cm">/* Revisit this area - want per device masks ? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">_PSB_IRQ_DISP_HOTSYNC</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">_PSB_IRQ_ASLE</span><span class="p">;</span>

	<span class="cm">/* This register is safe even if display island is off */</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="o">~</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_MASK_R</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">psb_irq_postinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="cm">/* This register is safe even if display island is off */</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_ENABLE_R</span><span class="p">);</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="n">PSB_HWSTAM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">psb_enable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
		<span class="n">psb_enable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
		<span class="n">psb_enable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug_enable</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">psb_irq_uninstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug_enable</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">hotplug_enable</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="n">PSB_HWSTAM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">vblank_enabled</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span>
		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">&amp;=</span> <span class="n">_PSB_IRQ_SGX_FLAG</span> <span class="o">|</span>
				  <span class="n">_PSB_IRQ_MSVDX_FLAG</span> <span class="o">|</span>
				  <span class="n">_LNC_IRQ_TOPAZ_FLAG</span><span class="p">;</span>

	<span class="cm">/* These two registers are safe even if display island is off */</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="o">~</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_MASK_R</span><span class="p">);</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_ENABLE_R</span><span class="p">);</span>

	<span class="n">wmb</span><span class="p">();</span>

	<span class="cm">/* This register is safe even if display island is off */</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PSB_INT_IDENTITY_R</span><span class="p">),</span> <span class="n">PSB_INT_IDENTITY_R</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">psb_irq_turn_on_dpst</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hist_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">,</span> <span class="n">HISTOGRAM_LOGIC_CONTROL</span><span class="p">);</span>
		<span class="n">hist_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">HISTOGRAM_LOGIC_CONTROL</span><span class="p">);</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">,</span> <span class="n">HISTOGRAM_INT_CONTROL</span><span class="p">);</span>
		<span class="n">hist_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">HISTOGRAM_INT_CONTROL</span><span class="p">);</span>

		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mh">0x80010100</span><span class="p">,</span> <span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>
		<span class="n">pwm_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">pwm_reg</span> <span class="o">|</span> <span class="n">PWM_PHASEIN_ENABLE</span>
						<span class="o">|</span> <span class="n">PWM_PHASEIN_INT_ENABLE</span><span class="p">,</span>
							   <span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>
		<span class="n">pwm_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>

		<span class="n">psb_enable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PIPE_DPST_EVENT_ENABLE</span><span class="p">);</span>

		<span class="n">hist_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">HISTOGRAM_INT_CONTROL</span><span class="p">);</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">hist_reg</span> <span class="o">|</span> <span class="n">HISTOGRAM_INT_CTRL_CLEAR</span><span class="p">,</span>
							<span class="n">HISTOGRAM_INT_CONTROL</span><span class="p">);</span>
		<span class="n">pwm_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">pwm_reg</span> <span class="o">|</span> <span class="mh">0x80010100</span> <span class="o">|</span> <span class="n">PWM_PHASEIN_ENABLE</span><span class="p">,</span>
							<span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>

		<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">psb_irq_enable_dpst</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="cm">/* enable DPST */</span>
	<span class="n">mid_enable_pipe_event</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">psb_irq_turn_on_dpst</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">psb_irq_turn_off_dpst</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hist_reg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pwm_reg</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">,</span> <span class="n">HISTOGRAM_INT_CONTROL</span><span class="p">);</span>
		<span class="n">hist_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">HISTOGRAM_INT_CONTROL</span><span class="p">);</span>

		<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PIPE_DPST_EVENT_ENABLE</span><span class="p">);</span>

		<span class="n">pwm_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>
		<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">pwm_reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">PWM_PHASEIN_INT_ENABLE</span><span class="p">,</span>
							<span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>
		<span class="n">pwm_reg</span> <span class="o">=</span> <span class="n">PSB_RVDC32</span><span class="p">(</span><span class="n">PWM_CONTROL_LOGIC</span><span class="p">);</span>

		<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">psb_irq_disable_dpst</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="n">mid_disable_pipe_event</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">psb_irq_turn_off_dpst</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef PSB_FIXME</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">psb_vblank_do_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">sequence</span><span class="p">,</span> <span class="n">atomic_t</span> <span class="o">*</span><span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cur_vblank</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">DRM_WAIT_ON</span><span class="p">(</span><span class="n">ret</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">vbl_queue</span><span class="p">,</span> <span class="mi">3</span> <span class="o">*</span> <span class="n">DRM_HZ</span><span class="p">,</span>
		    <span class="p">(((</span><span class="n">cur_vblank</span> <span class="o">=</span> <span class="n">atomic_read</span><span class="p">(</span><span class="n">counter</span><span class="p">))</span>
		      <span class="o">-</span> <span class="o">*</span><span class="n">sequence</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">)));</span>
	<span class="o">*</span><span class="n">sequence</span> <span class="o">=</span> <span class="n">cur_vblank</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * It is used to enable VBLANK interrupt</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">psb_enable_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">mid_pipeconf</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>

	<span class="cm">/* Medfield is different - we should perhaps extract out vblank</span>
<span class="cm">	   and blacklight etc ops */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_MFLD</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">mdfld_enable_te</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg_val</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">);</span>
		<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg_val</span> <span class="o">&amp;</span> <span class="n">PIPEACONF_ENABLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">_PSB_VSYNC_PIPEA_FLAG</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">|=</span> <span class="n">_PSB_VSYNC_PIPEB_FLAG</span><span class="p">;</span>

	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="o">~</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_MASK_R</span><span class="p">);</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_ENABLE_R</span><span class="p">);</span>
	<span class="n">psb_enable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * It is used to disable VBLANK interrupt</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">psb_disable_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_MFLD</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">mdfld_disable_te</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">_PSB_VSYNC_PIPEA_FLAG</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pipe</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">_PSB_VSYNC_PIPEB_FLAG</span><span class="p">;</span>

	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="o">~</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_MASK_R</span><span class="p">);</span>
	<span class="n">PSB_WVDC32</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vdc_irq_mask</span><span class="p">,</span> <span class="n">PSB_INT_ENABLE_R</span><span class="p">);</span>
	<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">PIPE_VBLANK_INTERRUPT_ENABLE</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * It is used to enable TE interrupt</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">mdfld_enable_te</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">mid_pipeconf</span><span class="p">(</span><span class="n">pipe</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">reg_val</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">);</span>
		<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg_val</span> <span class="o">&amp;</span> <span class="n">PIPEACONF_ENABLE</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="n">mid_enable_pipe_event</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">psb_enable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">PIPE_TE_ENABLE</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * It is used to disable TE interrupt</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mdfld_disable_te</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span>
		<span class="p">(</span><span class="k">struct</span> <span class="n">drm_psb_private</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irqflags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dsr_enable</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>

	<span class="n">mid_disable_pipe_event</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">pipe</span><span class="p">);</span>
	<span class="n">psb_disable_pipestat</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">pipe</span><span class="p">,</span> <span class="n">PIPE_TE_ENABLE</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irqmask_lock</span><span class="p">,</span> <span class="n">irqflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Called from drm generic code, passed a &#39;crtc&#39;, which</span>
<span class="cm"> * we use as a pipe index</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="nf">psb_get_vblank_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pipe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">high_frame</span> <span class="o">=</span> <span class="n">PIPEAFRAMEHIGH</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">low_frame</span> <span class="o">=</span> <span class="n">PIPEAFRAMEPIXEL</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPEACONF</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">high1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">high2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">low</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pipe</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">high_frame</span> <span class="o">=</span> <span class="n">PIPEBFRAMEHIGH</span><span class="p">;</span>
		<span class="n">low_frame</span> <span class="o">=</span> <span class="n">PIPEBFRAMEPIXEL</span><span class="p">;</span>
		<span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPEBCONF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">high_frame</span> <span class="o">=</span> <span class="n">PIPECFRAMEHIGH</span><span class="p">;</span>
		<span class="n">low_frame</span> <span class="o">=</span> <span class="n">PIPECFRAMEPIXEL</span><span class="p">;</span>
		<span class="n">pipeconf_reg</span> <span class="o">=</span> <span class="n">PIPECCONF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s, invalid pipe.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gma_power_begin</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">false</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">reg_val</span> <span class="o">=</span> <span class="n">REG_READ</span><span class="p">(</span><span class="n">pipeconf_reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg_val</span> <span class="o">&amp;</span> <span class="n">PIPEACONF_ENABLE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;trying to get vblank count for disabled pipe %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">pipe</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">psb_get_vblank_counter_exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * High &amp; low register fields aren&#39;t synchronized, so make sure</span>
<span class="cm">	 * we get a low value that&#39;s stable across two reads of the high</span>
<span class="cm">	 * register.</span>
<span class="cm">	 */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">high1</span> <span class="o">=</span> <span class="p">((</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">high_frame</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PIPE_FRAME_HIGH_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			 <span class="n">PIPE_FRAME_HIGH_SHIFT</span><span class="p">);</span>
		<span class="n">low</span> <span class="o">=</span>  <span class="p">((</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">low_frame</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PIPE_FRAME_LOW_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">PIPE_FRAME_LOW_SHIFT</span><span class="p">);</span>
		<span class="n">high2</span> <span class="o">=</span> <span class="p">((</span><span class="n">REG_READ</span><span class="p">(</span><span class="n">high_frame</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PIPE_FRAME_HIGH_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			 <span class="n">PIPE_FRAME_HIGH_SHIFT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">high1</span> <span class="o">!=</span> <span class="n">high2</span><span class="p">);</span>

	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">high1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">low</span><span class="p">;</span>

<span class="nl">psb_get_vblank_counter_exit:</span>

	<span class="n">gma_power_end</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
