{"vcs1":{"timestamp_begin":1684314394.240347741, "rt":1.34, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684314395.668656037, "rt":1.25, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684314396.988336752, "rt":0.48, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684314393.582204604}
{"VCS_COMP_START_TIME": 1684314393.582204604}
{"VCS_COMP_END_TIME": 1684314399.078785967}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330616}}
{"stitch_vcselab": {"peak_mem": 211884}}
