$date
	Fri Mar 28 22:52:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates_testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 2 $ sel [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 2 % sel [1:0] $end
$var wire 1 & or_out $end
$var wire 1 ' not_out $end
$var wire 1 ( and_out $end
$var reg 1 ! y $end
$scope module u_and $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ( y $end
$upscope $end
$scope module u_not $end
$var wire 1 " a $end
$var wire 1 ' y $end
$upscope $end
$scope module u_or $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 & y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
1'
0&
b0 %
b0 $
0#
0"
0!
$end
#2
0'
1&
1"
#3
1!
1(
1#
#4
0!
0(
1'
0"
#5
0&
0#
#6
0'
1&
1"
#7
1!
1(
1#
#8
0!
0(
1'
0"
#9
0&
0#
#10
0'
1&
1"
#11
1!
1(
1#
#12
0!
0(
1'
0"
#13
0&
0#
#14
0'
1&
1"
#15
1!
1(
1#
#16
0(
1'
0"
b1 $
b1 %
#17
0!
0&
0#
#18
1!
0'
1&
1"
#19
1(
1#
#20
0(
1'
0"
#21
0!
0&
0#
#22
1!
0'
1&
1"
#23
1(
1#
#24
0(
1'
0"
#25
0!
0&
0#
#26
1!
0'
1&
1"
#27
1(
1#
#28
0(
1'
0"
#29
0!
0&
0#
#30
1!
0'
1&
1"
#31
1(
1#
#32
0(
1'
1!
0"
b10 $
b10 %
#33
0&
0#
#34
0!
0'
1&
1"
#35
1(
1#
#36
1!
0(
1'
0"
#37
0&
0#
#38
0!
0'
1&
1"
#39
1(
1#
#40
1!
0(
1'
0"
#41
0&
0#
#42
0!
0'
1&
1"
#43
1(
1#
#44
1!
0(
1'
0"
#45
0&
0#
#46
0!
0'
1&
1"
#47
1(
1#
#48
1!
0(
1'
0"
