$date
  Wed Nov 20 23:30:48 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_alu $end
$var reg 8 ! a_tb[7:0] $end
$var reg 8 " b_tb[7:0] $end
$var reg 3 # sel_tb[2:0] $end
$var reg 8 $ result_tb[7:0] $end
$var reg 1 % zero_tb $end
$scope module uut $end
$var reg 8 & a[7:0] $end
$var reg 8 ' b[7:0] $end
$var reg 3 ( sel[2:0] $end
$var reg 8 ) result[7:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
b000 #
b00000000 $
1%
b00000000 &
b00000000 '
b000 (
b00000000 )
1*
#10000000
b00000101 !
b00000011 "
b00001000 $
0%
b00000101 &
b00000011 '
b00001000 )
0*
#20000000
b00001000 !
b001 #
b00000101 $
b00001000 &
b001 (
b00000101 )
#30000000
b11110000 !
b00001111 "
b010 #
b00000000 $
1%
b11110000 &
b00001111 '
b010 (
b00000000 )
1*
#40000000
b011 #
b11111111 $
0%
b011 (
b11111111 )
0*
#50000000
b100 #
b100 (
#60000000
b101 #
b00000000 $
1%
b101 (
b00000000 )
1*
#70000000
b00000000 !
b00000000 "
b000 #
b00000000 &
b00000000 '
b000 (
#80000000
b11111111 !
b11111111 "
b111 #
b11111111 &
b11111111 '
b111 (
#90000000
