MX31_PIN_NFWP_B	,	V_23
"nand_wp"	,	L_4
qong_nand_device	,	V_24
__iomem	,	T_2
gpio_get_value	,	F_14
qong_init	,	F_35
QONG_FPGA_CTRL_VERSION	,	V_31
qong_nand_device_ready	,	F_13
gpio_to_irq	,	F_6
imx31_add_imx2_wdt	,	F_37
qong_init_nor_mtd	,	F_9
"nand_rdy"	,	L_3
QONG_FPGA_CTRL_BASEADDR	,	V_27
u32	,	T_3
nand_chip	,	V_14
mxc_iomux_set_gpr	,	F_23
"%s: failed to map registers, aborting.\n"	,	L_5
qong_timer_init	,	F_38
MUX_SDCTL_CSD1_SEL	,	V_21
mtd	,	V_11
IOMUX_CONFIG_GPIO	,	V_22
ARRAY_SIZE	,	F_3
ret	,	V_3
platform_device_register	,	F_8
NAND_CMD_NONE	,	V_15
qong_nand_select_chip	,	F_15
dnet_resources	,	V_4
ioremap	,	F_30
gpio_request	,	F_26
"devices won't be registered!\n"	,	L_8
fpga_ver	,	V_26
"Qong FPGA version %d.%d.%d\n"	,	L_6
"qong: Unexpected FPGA version, FPGA-based "	,	L_7
__func__	,	V_30
imx31_add_imx_uart0	,	F_4
IOMUX_TO_GPIO	,	F_7
QONG_FPGA_CTRL_SIZE	,	V_28
cmd	,	V_12
IOMUX_MODE	,	F_25
mxc_init_imx_uart	,	F_1
MX31_PIN_DTR_DCE1	,	V_6
iounmap	,	F_33
mx31_clocks_init	,	F_39
KERN_INFO	,	V_32
ctrl	,	V_13
MX31_IO_ADDRESS	,	F_19
MX31_WEIM_CSCRxU	,	F_20
"nand_enable"	,	L_2
printk	,	F_31
qong_init_dnet	,	F_5
"uart-0"	,	L_1
gpio_direction_input	,	F_28
uart_pins	,	V_1
qong_nand_cmd_ctrl	,	F_10
MX31_PIN_NFCE_B	,	V_20
qong_init_nand_mtd	,	F_17
mtd_info	,	V_10
MX31_PIN_NFRB	,	V_18
imx31_soc_init	,	F_36
__raw_writel	,	F_18
mtd_to_nand	,	F_11
end	,	V_7
dnet_device	,	V_8
mxc_iomux_mode	,	F_24
QONG_FPGA_VERSION	,	F_34
MX31_WEIM_CSCRxL	,	F_21
chip	,	V_19
gpio_set_value	,	F_16
readl	,	F_32
uart_pdata	,	V_2
gpio_direction_output	,	F_27
qong_init_fpga	,	F_29
start	,	V_5
regs	,	V_25
writeb	,	F_12
MX31_WEIM_CSCRxA	,	F_22
qong_nor_mtd_device	,	V_9
mxc_iomux_setup_multiple_pins	,	F_2
NAND_CLE	,	V_16
KERN_ERR	,	V_29
__init	,	T_1
IO_ADDR_W	,	V_17
