{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711551622483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711551622484 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "risc_v EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"risc_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711551622562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711551622612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711551622612 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711551622839 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711551622846 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711551623143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711551623143 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711551623143 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711551623143 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 20388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551623165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 20390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551623165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 20392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551623165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 20394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551623165 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 20396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711551623165 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711551623165 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711551623173 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711551623632 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711551625207 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711551625207 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711551625207 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1711551625207 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/risc_v.sdc " "Reading SDC File: 'sdc/risc_v.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711551625251 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551625433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551625433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551625433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) sys_clk (Rise) setup and hold " "From clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551625433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) sys_clk (Rise) setup and hold " "From clk (Fall) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551625433 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711551625433 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1711551625433 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711551625434 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551625434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551625434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551625434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          clk " " 100.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551625434 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711551625434 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711551625434 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node sys_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551626498 ""}  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 20376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551626498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551626498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 5512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711551626498 ""}  } { { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 4742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551626498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551626499 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 15985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551626499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top:u_top\|comb~2  " "Automatically promoted node top:u_top\|comb~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector3~0 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector3~0" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 176 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|int_type\[1\]~1 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|int_type\[1\]~1" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|rtu_csr_wdata\[0\]~1 " "Destination node top:u_top\|cpu:u_cpu\|rtu_csr_wdata\[0\]~1" {  } { { "../rtl/core/cpu.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/cpu.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr\|_mscratchcswl\[31\]~1 " "Destination node top:u_top\|cpu:u_cpu\|regfile:u_regfile\|csr:u_csr\|_mscratchcswl\[31\]~1" {  } { { "../rtl/core/csr.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/csr.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector8~0 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|Selector8~0" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 220 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 10760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top:u_top\|cpu:u_cpu\|clint:u_clint\|int_state.INT_STATE_MCALL~0 " "Destination node top:u_top\|cpu:u_cpu\|clint:u_clint\|int_state.INT_STATE_MCALL~0" {  } { { "../rtl/core/clint.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/rtl/core/clint.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 11380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711551626499 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 6074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551626499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 18643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 18663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 16585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711551626499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711551626499 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 17526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711551626499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711551627644 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711551627660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711551627661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711551627680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711551627714 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711551627745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711551628257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711551628275 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711551628275 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711551628828 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711551628847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711551630227 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "66 M9K " "Selected device has 66 RAM location(s) of type M9K.  However, the current design needs more than 66 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\] " "Node \"top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_rom\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\] " "Node \"top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_do32.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_do32.tdf" 35 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top:u_top\|altera_ram1:u_ram\|altsyncram:altsyncram_component\|altsyncram_do32:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 40 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 71 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 102 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 133 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 164 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 195 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 226 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 257 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 288 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 319 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 350 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 381 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 412 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 443 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 474 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 505 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 536 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 567 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 598 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 629 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 660 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 691 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 722 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 753 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 784 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 815 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 846 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 877 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 908 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 939 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 970 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1001 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1032 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1063 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1094 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1125 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1156 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1187 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1218 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1249 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1280 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1311 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1342 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1373 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1404 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1435 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1466 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1497 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1528 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1559 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1590 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1621 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1652 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1683 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1714 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1745 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1776 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1807 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1838 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1869 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1900 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1931 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1962 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 1993 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2024 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2055 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2086 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2117 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2148 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2179 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2210 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2241 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2272 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2303 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2334 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2365 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_i524.tdf" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/db/altsyncram_i524.tdf" 2396 2 0 } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_i524:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1711551630525 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1711551630525 ""}  } { { "c:/intelfpga/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1711551630525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711551630531 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711551630531 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1711551637540 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_clk 3.3-V LVCMOS R8 " "Pin sys_clk uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551637542 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sys_rst_n 3.3-V LVCMOS J15 " "Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sys_rst_n } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_rst_n" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551637542 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debug_en 3.3-V LVCMOS M1 " "Pin debug_en uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { debug_en } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "debug_en" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551637542 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVCMOS A8 " "Pin uart_rx uses I/O standard 3.3-V LVCMOS at A8" {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { uart_rx } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "led.v" "" { Text "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/led.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711551637542 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711551637542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.fit.smsg " "Generated suppressed messages file C:/Users/Colt0/Desktop/riscv_zicsrim_cpu/DE0_Nano/output_files/risc_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711551638001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 11 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5577 " "Peak virtual memory: 5577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711551638177 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 27 15:00:38 2024 " "Processing ended: Wed Mar 27 15:00:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711551638177 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711551638177 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711551638177 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711551638177 ""}
