<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="471">
<testsuite disabled="0" errors="0" failures="0" name="wb_hyperram_cover" skipped="0" tests="1" time="471">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="wb_hyperram_cover" name="default" status="PASS" time="471">
<system-out>SBY 23:10:51 [wb_hyperram_cover] Removing directory 'wb_hyperram_cover'.
SBY 23:10:52 [wb_hyperram_cover] Copy 'src/wb_hyperram.v' to 'wb_hyperram_cover/src/wb_hyperram.v'.
SBY 23:10:52 [wb_hyperram_cover] Copy 'src/hyperram.v' to 'wb_hyperram_cover/src/hyperram.v'.
SBY 23:10:52 [wb_hyperram_cover] Copy 'src/register_rw.v' to 'wb_hyperram_cover/src/register_rw.v'.
SBY 23:10:52 [wb_hyperram_cover] engine_0: smtbmc
SBY 23:10:52 [wb_hyperram_cover] base: starting process &quot;cd wb_hyperram_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:61.4-61.49.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:63.4-63.49.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:65.4-65.46.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\sub_address' is assigned in a block at wb_hyperram.v:67.4-67.20.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:189.4-189.30.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:192.25-192.88.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:193.26-193.65.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:194.22-194.54.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:195.23-195.56.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:196.23-196.68.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:199.7-199.31.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\wbs_dat_o' is assigned in a block at wb_hyperram.v:201.7-201.33.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:89.4-89.95.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:91.4-91.103.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:97.4-97.96.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:99.4-99.104.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:342.13-342.59.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:343.15-343.64.
SBY 23:10:52 [wb_hyperram_cover] base: Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:344.15-344.31.
SBY 23:10:57 [wb_hyperram_cover] base: finished (returncode=0)
SBY 23:10:57 [wb_hyperram_cover] smt2: starting process &quot;cd wb_hyperram_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 23:10:57 [wb_hyperram_cover] smt2: finished (returncode=0)
SBY 23:10:57 [wb_hyperram_cover] engine_0: starting process &quot;cd wb_hyperram_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 500  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 23:10:57 [wb_hyperram_cover] engine_0: ##   0:00:00  Solver: yices
SBY 23:10:58 [wb_hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 23:10:58 [wb_hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 1..
SBY 23:10:59 [wb_hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 2..
SBY 23:10:59 [wb_hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 3..
SBY 23:11:00 [wb_hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 4..
SBY 23:11:01 [wb_hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 5..
SBY 23:11:02 [wb_hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 6..
SBY 23:11:02 [wb_hyperram_cover] engine_0: ##   0:00:04  Reached cover statement at _load_trmax_ in step 6.
SBY 23:11:02 [wb_hyperram_cover] engine_0: ##   0:00:05  Writing trace to VCD file: engine_0/trace0.vcd
SBY 23:11:03 [wb_hyperram_cover] engine_0: ##   0:00:05  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 23:11:03 [wb_hyperram_cover] engine_0: ##   0:00:05  Writing trace to constraints file: engine_0/trace0.smtc
SBY 23:11:03 [wb_hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 6..
SBY 23:11:03 [wb_hyperram_cover] engine_0: ##   0:00:05  Reached cover statement at _load_tcsh_ in step 6.
SBY 23:11:03 [wb_hyperram_cover] engine_0: ##   0:00:06  Writing trace to VCD file: engine_0/trace1.vcd
SBY 23:11:04 [wb_hyperram_cover] engine_0: ##   0:00:06  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 23:11:04 [wb_hyperram_cover] engine_0: ##   0:00:06  Writing trace to constraints file: engine_0/trace1.smtc
SBY 23:11:04 [wb_hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 6..
SBY 23:11:04 [wb_hyperram_cover] engine_0: ##   0:00:06  Reached cover statement at _load_latency_ in step 6.
SBY 23:11:05 [wb_hyperram_cover] engine_0: ##   0:00:07  Writing trace to VCD file: engine_0/trace2.vcd
SBY 23:11:05 [wb_hyperram_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 23:11:05 [wb_hyperram_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace2.smtc
SBY 23:11:05 [wb_hyperram_cover] engine_0: ##   0:00:07  Checking cover reachability in step 6..
SBY 23:11:05 [wb_hyperram_cover] engine_0: ##   0:00:08  Reached cover statement at _load_post_ in step 6.
SBY 23:11:06 [wb_hyperram_cover] engine_0: ##   0:00:08  Writing trace to VCD file: engine_0/trace3.vcd
SBY 23:11:06 [wb_hyperram_cover] engine_0: ##   0:00:08  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 23:11:06 [wb_hyperram_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace3.smtc
SBY 23:11:06 [wb_hyperram_cover] engine_0: ##   0:00:08  Checking cover reachability in step 6..
SBY 23:11:07 [wb_hyperram_cover] engine_0: ##   0:00:09  Reached cover statement at _load_tpre_ in step 6.
SBY 23:11:07 [wb_hyperram_cover] engine_0: ##   0:00:09  Writing trace to VCD file: engine_0/trace4.vcd
SBY 23:11:07 [wb_hyperram_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 23:11:07 [wb_hyperram_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace4.smtc
SBY 23:11:07 [wb_hyperram_cover] engine_0: ##   0:00:09  Checking cover reachability in step 6..
SBY 23:11:08 [wb_hyperram_cover] engine_0: ##   0:00:10  Checking cover reachability in step 7..
SBY 23:11:09 [wb_hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 8..
SBY 23:11:09 [wb_hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 9..
SBY 23:11:10 [wb_hyperram_cover] engine_0: ##   0:00:12  Checking cover reachability in step 10..
SBY 23:11:11 [wb_hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 11..
SBY 23:11:12 [wb_hyperram_cover] engine_0: ##   0:00:14  Checking cover reachability in step 12..
SBY 23:11:12 [wb_hyperram_cover] engine_0: ##   0:00:14  Reached cover statement at _load_fixed_ in step 12.
SBY 23:11:13 [wb_hyperram_cover] engine_0: ##   0:00:15  Writing trace to VCD file: engine_0/trace5.vcd
SBY 23:11:13 [wb_hyperram_cover] engine_0: ##   0:00:15  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 23:11:13 [wb_hyperram_cover] engine_0: ##   0:00:15  Writing trace to constraints file: engine_0/trace5.smtc
SBY 23:11:13 [wb_hyperram_cover] engine_0: ##   0:00:15  Checking cover reachability in step 12..
SBY 23:11:14 [wb_hyperram_cover] engine_0: ##   0:00:16  Reached cover statement at _load_tacc_ in step 12.
SBY 23:11:14 [wb_hyperram_cover] engine_0: ##   0:00:16  Writing trace to VCD file: engine_0/trace6.vcd
SBY 23:11:15 [wb_hyperram_cover] engine_0: ##   0:00:17  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 23:11:15 [wb_hyperram_cover] engine_0: ##   0:00:17  Writing trace to constraints file: engine_0/trace6.smtc
SBY 23:11:15 [wb_hyperram_cover] engine_0: ##   0:00:17  Checking cover reachability in step 12..
SBY 23:11:15 [wb_hyperram_cover] engine_0: ##   0:00:17  Reached cover statement at _load_fixed_double_ in step 12.
SBY 23:11:16 [wb_hyperram_cover] engine_0: ##   0:00:18  Writing trace to VCD file: engine_0/trace7.vcd
SBY 23:11:16 [wb_hyperram_cover] engine_0: ##   0:00:18  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 23:11:16 [wb_hyperram_cover] engine_0: ##   0:00:18  Writing trace to constraints file: engine_0/trace7.smtc
SBY 23:11:16 [wb_hyperram_cover] engine_0: ##   0:00:19  Checking cover reachability in step 12..
SBY 23:11:17 [wb_hyperram_cover] engine_0: ##   0:00:20  Checking cover reachability in step 13..
SBY 23:11:18 [wb_hyperram_cover] engine_0: ##   0:00:20  Checking cover reachability in step 14..
SBY 23:11:19 [wb_hyperram_cover] engine_0: ##   0:00:21  Reached cover statement at _read_tcsh_ in step 14.
SBY 23:11:19 [wb_hyperram_cover] engine_0: ##   0:00:22  Writing trace to VCD file: engine_0/trace8.vcd
SBY 23:11:20 [wb_hyperram_cover] engine_0: ##   0:00:22  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 23:11:20 [wb_hyperram_cover] engine_0: ##   0:00:22  Writing trace to constraints file: engine_0/trace8.smtc
SBY 23:11:20 [wb_hyperram_cover] engine_0: ##   0:00:22  Checking cover reachability in step 14..
SBY 23:11:21 [wb_hyperram_cover] engine_0: ##   0:00:23  Reached cover statement at _read_trmax_ in step 14.
SBY 23:11:21 [wb_hyperram_cover] engine_0: ##   0:00:23  Writing trace to VCD file: engine_0/trace9.vcd
SBY 23:11:22 [wb_hyperram_cover] engine_0: ##   0:00:24  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 23:11:22 [wb_hyperram_cover] engine_0: ##   0:00:24  Writing trace to constraints file: engine_0/trace9.smtc
SBY 23:11:22 [wb_hyperram_cover] engine_0: ##   0:00:24  Checking cover reachability in step 14..
SBY 23:11:22 [wb_hyperram_cover] engine_0: ##   0:00:24  Reached cover statement at _read_latency_ in step 14.
SBY 23:11:23 [wb_hyperram_cover] engine_0: ##   0:00:25  Writing trace to VCD file: engine_0/trace10.vcd
SBY 23:11:23 [wb_hyperram_cover] engine_0: ##   0:00:25  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 23:11:23 [wb_hyperram_cover] engine_0: ##   0:00:25  Writing trace to constraints file: engine_0/trace10.smtc
SBY 23:11:23 [wb_hyperram_cover] engine_0: ##   0:00:26  Checking cover reachability in step 14..
SBY 23:11:24 [wb_hyperram_cover] engine_0: ##   0:00:26  Reached cover statement at _read_tpre_tpost_ in step 14.
SBY 23:11:24 [wb_hyperram_cover] engine_0: ##   0:00:27  Writing trace to VCD file: engine_0/trace11.vcd
SBY 23:11:25 [wb_hyperram_cover] engine_0: ##   0:00:27  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 23:11:25 [wb_hyperram_cover] engine_0: ##   0:00:27  Writing trace to constraints file: engine_0/trace11.smtc
SBY 23:11:25 [wb_hyperram_cover] engine_0: ##   0:00:27  Checking cover reachability in step 14..
SBY 23:11:26 [wb_hyperram_cover] engine_0: ##   0:00:28  Checking cover reachability in step 15..
SBY 23:11:27 [wb_hyperram_cover] engine_0: ##   0:00:29  Checking cover reachability in step 16..
SBY 23:11:28 [wb_hyperram_cover] engine_0: ##   0:00:30  Checking cover reachability in step 17..
SBY 23:11:29 [wb_hyperram_cover] engine_0: ##   0:00:31  Checking cover reachability in step 18..
SBY 23:11:30 [wb_hyperram_cover] engine_0: ##   0:00:32  Checking cover reachability in step 19..
SBY 23:11:32 [wb_hyperram_cover] engine_0: ##   0:00:34  Checking cover reachability in step 20..
SBY 23:11:32 [wb_hyperram_cover] engine_0: ##   0:00:35  Checking cover reachability in step 21..
SBY 23:11:33 [wb_hyperram_cover] engine_0: ##   0:00:36  Checking cover reachability in step 22..
SBY 23:11:34 [wb_hyperram_cover] engine_0: ##   0:00:37  Checking cover reachability in step 23..
SBY 23:11:35 [wb_hyperram_cover] engine_0: ##   0:00:38  Checking cover reachability in step 24..
SBY 23:11:36 [wb_hyperram_cover] engine_0: ##   0:00:39  Checking cover reachability in step 25..
SBY 23:11:37 [wb_hyperram_cover] engine_0: ##   0:00:40  Checking cover reachability in step 26..
SBY 23:11:39 [wb_hyperram_cover] engine_0: ##   0:00:41  Checking cover reachability in step 27..
SBY 23:11:40 [wb_hyperram_cover] engine_0: ##   0:00:42  Checking cover reachability in step 28..
SBY 23:11:41 [wb_hyperram_cover] engine_0: ##   0:00:43  Checking cover reachability in step 29..
SBY 23:11:42 [wb_hyperram_cover] engine_0: ##   0:00:44  Checking cover reachability in step 30..
SBY 23:11:43 [wb_hyperram_cover] engine_0: ##   0:00:46  Checking cover reachability in step 31..
SBY 23:11:45 [wb_hyperram_cover] engine_0: ##   0:00:47  Checking cover reachability in step 32..
SBY 23:11:46 [wb_hyperram_cover] engine_0: ##   0:00:48  Reached cover statement at _tx_hreg_ in step 32.
SBY 23:11:48 [wb_hyperram_cover] engine_0: ##   0:00:50  Writing trace to VCD file: engine_0/trace12.vcd
SBY 23:11:49 [wb_hyperram_cover] engine_0: ##   0:00:51  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 23:11:49 [wb_hyperram_cover] engine_0: ##   0:00:51  Writing trace to constraints file: engine_0/trace12.smtc
SBY 23:11:49 [wb_hyperram_cover] engine_0: ##   0:00:52  Checking cover reachability in step 32..
SBY 23:11:51 [wb_hyperram_cover] engine_0: ##   0:00:53  Checking cover reachability in step 33..
SBY 23:11:52 [wb_hyperram_cover] engine_0: ##   0:00:54  Checking cover reachability in step 34..
SBY 23:11:53 [wb_hyperram_cover] engine_0: ##   0:00:56  Checking cover reachability in step 35..
SBY 23:11:55 [wb_hyperram_cover] engine_0: ##   0:00:57  Checking cover reachability in step 36..
SBY 23:11:56 [wb_hyperram_cover] engine_0: ##   0:00:59  Checking cover reachability in step 37..
SBY 23:11:58 [wb_hyperram_cover] engine_0: ##   0:01:00  Checking cover reachability in step 38..
SBY 23:12:00 [wb_hyperram_cover] engine_0: ##   0:01:02  Checking cover reachability in step 39..
SBY 23:12:01 [wb_hyperram_cover] engine_0: ##   0:01:03  Checking cover reachability in step 40..
SBY 23:12:04 [wb_hyperram_cover] engine_0: ##   0:01:06  Checking cover reachability in step 41..
SBY 23:12:06 [wb_hyperram_cover] engine_0: ##   0:01:08  Checking cover reachability in step 42..
SBY 23:12:09 [wb_hyperram_cover] engine_0: ##   0:01:11  Checking cover reachability in step 43..
SBY 23:12:11 [wb_hyperram_cover] engine_0: ##   0:01:13  Checking cover reachability in step 44..
SBY 23:12:15 [wb_hyperram_cover] engine_0: ##   0:01:18  Checking cover reachability in step 45..
SBY 23:12:17 [wb_hyperram_cover] engine_0: ##   0:01:19  Checking cover reachability in step 46..
SBY 23:12:22 [wb_hyperram_cover] engine_0: ##   0:01:24  Checking cover reachability in step 47..
SBY 23:12:24 [wb_hyperram_cover] engine_0: ##   0:01:26  Checking cover reachability in step 48..
SBY 23:12:31 [wb_hyperram_cover] engine_0: ##   0:01:33  Checking cover reachability in step 49..
SBY 23:12:32 [wb_hyperram_cover] engine_0: ##   0:01:34  Checking cover reachability in step 50..
SBY 23:12:39 [wb_hyperram_cover] engine_0: ##   0:01:42  Checking cover reachability in step 51..
SBY 23:12:41 [wb_hyperram_cover] engine_0: ##   0:01:43  Checking cover reachability in step 52..
SBY 23:12:45 [wb_hyperram_cover] engine_0: ##   0:01:47  Reached cover statement at _rx_hreg_ in step 52.
SBY 23:12:47 [wb_hyperram_cover] engine_0: ##   0:01:49  Writing trace to VCD file: engine_0/trace13.vcd
SBY 23:12:49 [wb_hyperram_cover] engine_0: ##   0:01:51  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 23:12:49 [wb_hyperram_cover] engine_0: ##   0:01:51  Writing trace to constraints file: engine_0/trace13.smtc
SBY 23:12:49 [wb_hyperram_cover] engine_0: ##   0:01:51  Checking cover reachability in step 52..
SBY 23:12:59 [wb_hyperram_cover] engine_0: ##   0:02:01  Checking cover reachability in step 53..
SBY 23:13:00 [wb_hyperram_cover] engine_0: ##   0:02:03  Checking cover reachability in step 54..
SBY 23:13:12 [wb_hyperram_cover] engine_0: ##   0:02:15  Checking cover reachability in step 55..
SBY 23:13:14 [wb_hyperram_cover] engine_0: ##   0:02:16  Checking cover reachability in step 56..
SBY 23:13:26 [wb_hyperram_cover] engine_0: ##   0:02:28  Checking cover reachability in step 57..
SBY 23:13:28 [wb_hyperram_cover] engine_0: ##   0:02:30  Checking cover reachability in step 58..
SBY 23:13:44 [wb_hyperram_cover] engine_0: ##   0:02:46  Checking cover reachability in step 59..
SBY 23:13:46 [wb_hyperram_cover] engine_0: ##   0:02:48  Checking cover reachability in step 60..
SBY 23:14:09 [wb_hyperram_cover] engine_0: ##   0:03:12  Checking cover reachability in step 61..
SBY 23:14:11 [wb_hyperram_cover] engine_0: ##   0:03:14  Checking cover reachability in step 62..
SBY 23:14:33 [wb_hyperram_cover] engine_0: ##   0:03:35  Checking cover reachability in step 63..
SBY 23:14:35 [wb_hyperram_cover] engine_0: ##   0:03:37  Checking cover reachability in step 64..
SBY 23:15:01 [wb_hyperram_cover] engine_0: ##   0:04:03  Checking cover reachability in step 65..
SBY 23:15:03 [wb_hyperram_cover] engine_0: ##   0:04:05  Checking cover reachability in step 66..
SBY 23:15:19 [wb_hyperram_cover] engine_0: ##   0:04:21  Reached cover statement at _rx_hmem_ in step 66.
SBY 23:15:21 [wb_hyperram_cover] engine_0: ##   0:04:23  Writing trace to VCD file: engine_0/trace14.vcd
SBY 23:15:23 [wb_hyperram_cover] engine_0: ##   0:04:25  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 23:15:23 [wb_hyperram_cover] engine_0: ##   0:04:26  Writing trace to constraints file: engine_0/trace14.smtc
SBY 23:15:24 [wb_hyperram_cover] engine_0: ##   0:04:26  Checking cover reachability in step 66..
SBY 23:15:48 [wb_hyperram_cover] engine_0: ##   0:04:51  Checking cover reachability in step 67..
SBY 23:15:51 [wb_hyperram_cover] engine_0: ##   0:04:53  Checking cover reachability in step 68..
SBY 23:16:09 [wb_hyperram_cover] engine_0: ##   0:05:11  Reached cover statement at _read_status_ in step 68.
SBY 23:16:11 [wb_hyperram_cover] engine_0: ##   0:05:13  Writing trace to VCD file: engine_0/trace15.vcd
SBY 23:16:13 [wb_hyperram_cover] engine_0: ##   0:05:15  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 23:16:13 [wb_hyperram_cover] engine_0: ##   0:05:16  Writing trace to constraints file: engine_0/trace15.smtc
SBY 23:16:13 [wb_hyperram_cover] engine_0: ##   0:05:16  Checking cover reachability in step 68..
SBY 23:16:25 [wb_hyperram_cover] engine_0: ##   0:05:27  Checking cover reachability in step 69..
SBY 23:16:27 [wb_hyperram_cover] engine_0: ##   0:05:29  Checking cover reachability in step 70..
SBY 23:16:32 [wb_hyperram_cover] engine_0: ##   0:05:34  Reached cover statement at _tx_hmem_ in step 70.
SBY 23:16:34 [wb_hyperram_cover] engine_0: ##   0:05:36  Writing trace to VCD file: engine_0/trace16.vcd
SBY 23:16:36 [wb_hyperram_cover] engine_0: ##   0:05:38  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 23:16:37 [wb_hyperram_cover] engine_0: ##   0:05:39  Writing trace to constraints file: engine_0/trace16.smtc
SBY 23:16:37 [wb_hyperram_cover] engine_0: ##   0:05:39  Checking cover reachability in step 70..
SBY 23:16:46 [wb_hyperram_cover] engine_0: ##   0:05:48  Checking cover reachability in step 71..
SBY 23:16:48 [wb_hyperram_cover] engine_0: ##   0:05:51  Checking cover reachability in step 72..
SBY 23:16:57 [wb_hyperram_cover] engine_0: ##   0:05:59  Checking cover reachability in step 73..
SBY 23:16:59 [wb_hyperram_cover] engine_0: ##   0:06:01  Checking cover reachability in step 74..
SBY 23:17:14 [wb_hyperram_cover] engine_0: ##   0:06:16  Checking cover reachability in step 75..
SBY 23:17:16 [wb_hyperram_cover] engine_0: ##   0:06:18  Checking cover reachability in step 76..
SBY 23:17:29 [wb_hyperram_cover] engine_0: ##   0:06:31  Checking cover reachability in step 77..
SBY 23:17:31 [wb_hyperram_cover] engine_0: ##   0:06:34  Checking cover reachability in step 78..
SBY 23:17:54 [wb_hyperram_cover] engine_0: ##   0:06:56  Checking cover reachability in step 79..
SBY 23:17:56 [wb_hyperram_cover] engine_0: ##   0:06:58  Checking cover reachability in step 80..
SBY 23:18:13 [wb_hyperram_cover] engine_0: ##   0:07:15  Checking cover reachability in step 81..
SBY 23:18:15 [wb_hyperram_cover] engine_0: ##   0:07:17  Checking cover reachability in step 82..
SBY 23:18:33 [wb_hyperram_cover] engine_0: ##   0:07:35  Checking cover reachability in step 83..
SBY 23:18:35 [wb_hyperram_cover] engine_0: ##   0:07:37  Checking cover reachability in step 84..
SBY 23:18:48 [wb_hyperram_cover] engine_0: ##   0:07:51  Reached cover statement at _rx_hreg_timeout in step 84.
SBY 23:18:51 [wb_hyperram_cover] engine_0: ##   0:07:53  Writing trace to VCD file: engine_0/trace17.vcd
SBY 23:18:53 [wb_hyperram_cover] engine_0: ##   0:07:55  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 23:18:53 [wb_hyperram_cover] engine_0: ##   0:07:56  Writing trace to constraints file: engine_0/trace17.smtc
SBY 23:18:54 [wb_hyperram_cover] engine_0: ##   0:07:56  Status: passed
SBY 23:18:54 [wb_hyperram_cover] engine_0: finished (returncode=0)
SBY 23:18:54 [wb_hyperram_cover] engine_0: Status returned by engine: pass
SBY 23:18:54 [wb_hyperram_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:08:02 (482)
SBY 23:18:54 [wb_hyperram_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:07:51 (471)
SBY 23:18:54 [wb_hyperram_cover] summary: engine_0 (smtbmc) returned pass
SBY 23:18:54 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace0.vcd
SBY 23:18:54 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace1.vcd
SBY 23:18:54 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace2.vcd
SBY 23:18:54 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace3.vcd
SBY 23:18:54 [wb_hyperram_cover] summary: trace: wb_hyperram_cover/engine_0/trace4.vcd
SBY 23:18:54 [wb_hyperram_cover] summary: and 13 further traces
SBY 23:18:54 [wb_hyperram_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
