   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"core_cm3.c"
  21              	.Ltext0:
  22              		.section	.text.__get_PSP,"ax",%progbits
  23              		.align	2
  24              		.global	__get_PSP
  25              		.thumb
  26              		.thumb_func
  28              	__get_PSP:
  29              	.LFB2:
  30              		.file 1 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c"
   1:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**************************************************************************//**
   2:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @file     core_cm3.c
   3:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Source File
   4:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @version  V1.30
   5:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @date     30. October 2009
   6:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
   7:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @note
   8:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Copyright (C) 2009 ARM Limited. All rights reserved.
   9:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  10:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  11:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * within development tools that are supporting such ARM based processors. 
  14:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  15:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @par
  16:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  22:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  ******************************************************************************/
  23:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  24:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #include <stdint.h>
  25:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  26:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* define compiler specific symbols */
  27:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   )
  28:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  29:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  30:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  31:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined ( __ICCARM__ )
  32:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  33:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  34:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  35:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __GNUC__  )
  36:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  37:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  38:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  39:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif defined   (  __TASKING__  )
  40:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  41:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  42:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  43:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif
  44:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  45:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  46:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ###################  Compiler specific Intrinsics  ########################### */
  47:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  48:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if defined ( __CC_ARM   ) /*------------------RealView Compiler -----------------*/
  49:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* ARM armcc specific functions */
  50:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  51:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  52:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
  53:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  54:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
  55:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  56:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
  57:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  58:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PSP(void)
  59:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  60:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, psp
  61:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  62:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  63:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  64:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  65:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
  66:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  67:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
  68:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  69:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
  70:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
  71:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  72:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PSP(uint32_t topOfProcStack)
  73:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  74:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr psp, r0
  75:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  76:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  77:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  78:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  79:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
  80:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  81:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
  82:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  83:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
  84:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
  85:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
  86:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_MSP(void)
  87:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  88:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, msp
  89:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
  90:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  91:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
  92:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
  93:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
  94:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  95:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
  96:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
  97:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
  98:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
  99:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 100:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_MSP(uint32_t mainStackPointer)
 101:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 102:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr msp, r0
 103:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 104:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 105:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 106:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 107:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 108:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 109:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 110:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 111:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 112:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 113:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 114:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __REV16(uint16_t value)
 115:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 116:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   rev16 r0, r0
 117:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 118:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 119:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 120:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 121:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 122:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 123:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param   value  value to reverse
 124:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return         reversed value
 125:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 126:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 127:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 128:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM int32_t __REVSH(int16_t value)
 129:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 130:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   revsh r0, r0
 131:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 132:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 133:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 134:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 135:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #if (__ARMCC_VERSION < 400000)
 136:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 137:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 138:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Remove the exclusive lock created by ldrex
 139:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 140:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Removes the exclusive lock which is created by ldrex.
 141:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 142:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __CLREX(void)
 143:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 144:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   clrex
 145:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 146:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 147:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 148:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 149:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 150:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 151:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 152:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 153:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 154:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_BASEPRI(void)
 155:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 156:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, basepri
 157:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 158:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 159:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 160:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 161:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 162:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 163:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 164:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 165:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 166:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 167:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_BASEPRI(uint32_t basePri)
 168:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 169:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr basepri, r0
 170:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 171:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 172:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 173:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 174:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 175:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 176:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 177:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 178:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 179:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 180:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_PRIMASK(void)
 181:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 182:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, primask
 183:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 184:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 185:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 186:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 187:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 188:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 189:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 190:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 191:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 192:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 193:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_PRIMASK(uint32_t priMask)
 194:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 195:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr primask, r0
 196:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 197:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 198:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 199:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 200:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 201:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 202:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 203:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 204:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 205:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 206:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t  __get_FAULTMASK(void)
 207:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 208:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, faultmask
 209:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 210:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 211:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 212:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 213:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 214:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 215:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 216:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 217:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 218:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 219:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_FAULTMASK(uint32_t faultMask)
 220:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 221:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr faultmask, r0
 222:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 223:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 224:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 225:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 226:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 227:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * 
 228:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Control value
 229:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 230:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 231:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 232:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM uint32_t __get_CONTROL(void)
 233:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 234:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   mrs r0, control
 235:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 236:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 237:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 238:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 239:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 240:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 241:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 242:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 243:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 244:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 245:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** __ASM void __set_CONTROL(uint32_t control)
 246:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 247:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   msr control, r0
 248:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   bx lr
 249:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 250:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 251:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #endif /* __ARMCC_VERSION  */ 
 252:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 253:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 254:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 255:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__ICCARM__)) /*------------------ ICC Compiler -------------------*/
 256:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* IAR iccarm specific functions */
 257:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_suppress=Pe940
 258:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 259:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 260:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 261:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 262:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 263:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 264:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 265:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 266:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 267:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 268:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, psp");
 269:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 270:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 271:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 272:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 273:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 274:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 275:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 276:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 277:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 278:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 279:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 280:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 281:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 282:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr psp, r0");
 283:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 284:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 285:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 286:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 287:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 288:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 289:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 290:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 291:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 292:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 293:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 294:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 295:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 296:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("mrs r0, msp");
 297:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 298:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 299:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 300:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 301:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 302:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 303:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 304:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 305:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 306:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 307:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 308:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 309:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 310:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("msr msp, r0");
 311:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 312:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 313:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 314:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 315:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 316:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 317:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 318:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 319:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 320:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 321:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 322:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 323:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 324:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rev16 r0, r0");
 325:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 326:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 327:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 328:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 329:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 330:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 331:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 332:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 333:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 334:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 335:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 336:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 337:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 338:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("rbit r0, r0");
 339:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 340:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 341:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 342:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 343:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 344:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 345:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 346:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 347:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 348:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit values)
 349:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 350:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 351:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 352:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexb r0, [r0]");
 353:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr"); 
 354:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 355:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 356:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 357:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 358:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 359:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 360:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 361:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 362:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 363:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 364:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 365:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 366:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrexh r0, [r0]");
 367:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 368:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 369:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 370:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 371:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 372:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 373:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 374:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 375:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 376:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 377:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 378:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 379:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 380:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("ldrex r0, [r0]");
 381:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 382:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 383:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 384:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 385:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 386:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 387:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 388:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 389:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 390:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 391:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 392:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 393:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 394:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 395:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexb r0, r0, [r1]");
 396:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 397:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 398:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 399:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 400:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 401:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 402:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 403:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 404:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 405:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 406:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 407:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 408:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 409:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 410:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strexh r0, r0, [r1]");
 411:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 412:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 413:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 414:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 415:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 416:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 417:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 418:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 419:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 420:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 421:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 422:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 423:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 424:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 425:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("strex r0, r0, [r1]");
 426:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM("bx lr");
 427:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 428:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 429:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #pragma diag_default=Pe940
 430:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 431:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 432:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** #elif (defined (__GNUC__)) /*------------------ GNU Compiler ---------------------*/
 433:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /* GNU gcc specific functions */
 434:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 435:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 436:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Process Stack Pointer
 437:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 438:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return ProcessStackPointer
 439:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 440:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the actual process stack pointer
 441:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 442:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void) __attribute__( ( naked ) );
 443:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PSP(void)
 444:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  31              		.loc 1 444 0
  32              		@ Naked Function: prologue and epilogue provided by programmer.
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 1, uses_anonymous_args = 0
 445:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
  35              		.loc 1 445 0
  36 0000 4FF00003 		mov	r3, #0
 446:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 447:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, psp\n\t" 
  37              		.loc 1 447 0
  38              	@ 447 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
  39 0004 EFF30983 		MRS r3, psp
  40 0008 1846     		MOV r0, r3 
  41 000a 7047     		BX  lr     
  42              		
  43              	@ 0 "" 2
 448:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 449:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 450:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 451:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  44              		.loc 1 451 0
  45              		.thumb
  46 000c 1846     		mov	r0, r3
  47              	.LFE2:
  49 000e C046     		.section	.text.__set_PSP,"ax",%progbits
  50              		.align	2
  51              		.global	__set_PSP
  52              		.thumb
  53              		.thumb_func
  55              	__set_PSP:
  56              	.LFB3:
 452:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 453:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 454:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Process Stack Pointer
 455:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 456:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfProcStack  Process Stack Pointer
 457:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 458:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value ProcessStackPointer to the MSP 
 459:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (process stack pointer) Cortex processor register
 460:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 461:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
 462:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PSP(uint32_t topOfProcStack)
 463:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  57              		.loc 1 463 0
  58              		@ Naked Function: prologue and epilogue provided by programmer.
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61 0000 0346     		mov	r3, r0
 464:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR psp, %0\n\t"
  62              		.loc 1 464 0
  63              	@ 464 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
  64 0002 83F30988 		MSR psp, r3
  65 0006 7047     		BX  lr     
  66              		
  67              	@ 0 "" 2
 465:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfProcStack) );
 466:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  68              		.loc 1 466 0
  69              		.thumb
  70              	.LFE3:
  72              		.section	.text.__get_MSP,"ax",%progbits
  73              		.align	2
  74              		.global	__get_MSP
  75              		.thumb
  76              		.thumb_func
  78              	__get_MSP:
  79              	.LFB4:
 467:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 468:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 469:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Main Stack Pointer
 470:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 471:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return Main Stack Pointer
 472:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 473:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the current value of the MSP (main stack pointer)
 474:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Cortex processor register
 475:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 476:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void) __attribute__( ( naked ) );
 477:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_MSP(void)
 478:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
  80              		.loc 1 478 0
  81              		@ Naked Function: prologue and epilogue provided by programmer.
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 1, uses_anonymous_args = 0
 479:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
  84              		.loc 1 479 0
  85 0000 4FF00003 		mov	r3, #0
 480:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 481:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, msp\n\t" 
  86              		.loc 1 481 0
  87              	@ 481 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
  88 0004 EFF30883 		MRS r3, msp
  89 0008 1846     		MOV r0, r3 
  90 000a 7047     		BX  lr     
  91              		
  92              	@ 0 "" 2
 482:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "MOV r0, %0 \n\t"
 483:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t"  : "=r" (result) );
 484:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 485:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
  93              		.loc 1 485 0
  94              		.thumb
  95 000c 1846     		mov	r0, r3
  96              	.LFE4:
  98 000e C046     		.section	.text.__set_MSP,"ax",%progbits
  99              		.align	2
 100              		.global	__set_MSP
 101              		.thumb
 102              		.thumb_func
 104              	__set_MSP:
 105              	.LFB5:
 486:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 487:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 488:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Main Stack Pointer
 489:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 490:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  topOfMainStack  Main Stack Pointer
 491:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 492:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Assign the value mainStackPointer to the MSP 
 493:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * (main stack pointer) Cortex processor register
 494:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 495:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
 496:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_MSP(uint32_t topOfMainStack)
 497:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 106              		.loc 1 497 0
 107              		@ Naked Function: prologue and epilogue provided by programmer.
 108              		@ args = 0, pretend = 0, frame = 0
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0000 0346     		mov	r3, r0
 498:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR msp, %0\n\t"
 111              		.loc 1 498 0
 112              	@ 498 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 113 0002 83F30888 		MSR msp, r3
 114 0006 7047     		BX  lr     
 115              		
 116              	@ 0 "" 2
 499:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****                   "BX  lr     \n\t" : : "r" (topOfMainStack) );
 500:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 117              		.loc 1 500 0
 118              		.thumb
 119              	.LFE5:
 121              		.section	.text.__get_BASEPRI,"ax",%progbits
 122              		.align	2
 123              		.global	__get_BASEPRI
 124              		.thumb
 125              		.thumb_func
 127              	__get_BASEPRI:
 128              	.LFB6:
 501:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 502:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 503:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Base Priority value
 504:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 505:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return BasePriority
 506:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 507:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the base priority register
 508:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 509:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_BASEPRI(void)
 510:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 129              		.loc 1 510 0
 130              		@ args = 0, pretend = 0, frame = 8
 131              		@ frame_needed = 1, uses_anonymous_args = 0
 132              		@ link register save eliminated.
 133 0000 80B4     		push	{r7}
 134              	.LCFI0:
 135 0002 83B0     		sub	sp, sp, #12
 136              	.LCFI1:
 137 0004 00AF     		add	r7, sp, #0
 138              	.LCFI2:
 511:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 139              		.loc 1 511 0
 140 0006 4FF00003 		mov	r3, #0
 141 000a 7B60     		str	r3, [r7, #4]
 512:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 513:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 142              		.loc 1 513 0
 143              	@ 513 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 144 000c EFF31283 		MRS r3, basepri_max
 145              	@ 0 "" 2
 146              		.thumb
 147 0010 7B60     		str	r3, [r7, #4]
 514:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 148              		.loc 1 514 0
 149 0012 7B68     		ldr	r3, [r7, #4]
 515:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 150              		.loc 1 515 0
 151 0014 1846     		mov	r0, r3
 152 0016 07F10C07 		add	r7, r7, #12
 153 001a BD46     		mov	sp, r7
 154 001c 80BC     		pop	{r7}
 155 001e 7047     		bx	lr
 156              	.LFE6:
 158              		.section	.text.__set_BASEPRI,"ax",%progbits
 159              		.align	2
 160              		.global	__set_BASEPRI
 161              		.thumb
 162              		.thumb_func
 164              	__set_BASEPRI:
 165              	.LFB7:
 516:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 517:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 518:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Base Priority value
 519:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 520:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  basePri  BasePriority
 521:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 522:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the base priority register
 523:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 524:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_BASEPRI(uint32_t value)
 525:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 166              		.loc 1 525 0
 167              		@ args = 0, pretend = 0, frame = 8
 168              		@ frame_needed = 1, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 170 0000 80B4     		push	{r7}
 171              	.LCFI3:
 172 0002 83B0     		sub	sp, sp, #12
 173              	.LCFI4:
 174 0004 00AF     		add	r7, sp, #0
 175              	.LCFI5:
 176 0006 7860     		str	r0, [r7, #4]
 526:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 177              		.loc 1 526 0
 178 0008 7B68     		ldr	r3, [r7, #4]
 179              	@ 526 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 180 000a 83F31188 		MSR basepri, r3
 181              	@ 0 "" 2
 527:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 182              		.loc 1 527 0
 183              		.thumb
 184 000e 07F10C07 		add	r7, r7, #12
 185 0012 BD46     		mov	sp, r7
 186 0014 80BC     		pop	{r7}
 187 0016 7047     		bx	lr
 188              	.LFE7:
 190              		.section	.text.__get_PRIMASK,"ax",%progbits
 191              		.align	2
 192              		.global	__get_PRIMASK
 193              		.thumb
 194              		.thumb_func
 196              	__get_PRIMASK:
 197              	.LFB8:
 528:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 529:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 530:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Priority Mask value
 531:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 532:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return PriMask
 533:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 534:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return state of the priority mask bit from the priority mask register
 535:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 536:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_PRIMASK(void)
 537:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 198              		.loc 1 537 0
 199              		@ args = 0, pretend = 0, frame = 8
 200              		@ frame_needed = 1, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 202 0000 80B4     		push	{r7}
 203              	.LCFI6:
 204 0002 83B0     		sub	sp, sp, #12
 205              	.LCFI7:
 206 0004 00AF     		add	r7, sp, #0
 207              	.LCFI8:
 538:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 208              		.loc 1 538 0
 209 0006 4FF00003 		mov	r3, #0
 210 000a 7B60     		str	r3, [r7, #4]
 539:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 540:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 211              		.loc 1 540 0
 212              	@ 540 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 213 000c EFF31083 		MRS r3, primask
 214              	@ 0 "" 2
 215              		.thumb
 216 0010 7B60     		str	r3, [r7, #4]
 541:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 217              		.loc 1 541 0
 218 0012 7B68     		ldr	r3, [r7, #4]
 542:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 219              		.loc 1 542 0
 220 0014 1846     		mov	r0, r3
 221 0016 07F10C07 		add	r7, r7, #12
 222 001a BD46     		mov	sp, r7
 223 001c 80BC     		pop	{r7}
 224 001e 7047     		bx	lr
 225              	.LFE8:
 227              		.section	.text.__set_PRIMASK,"ax",%progbits
 228              		.align	2
 229              		.global	__set_PRIMASK
 230              		.thumb
 231              		.thumb_func
 233              	__set_PRIMASK:
 234              	.LFB9:
 543:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 544:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 545:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Priority Mask value
 546:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 547:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  priMask  PriMask
 548:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 549:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the priority mask bit in the priority mask register
 550:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 551:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_PRIMASK(uint32_t priMask)
 552:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 235              		.loc 1 552 0
 236              		@ args = 0, pretend = 0, frame = 8
 237              		@ frame_needed = 1, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 239 0000 80B4     		push	{r7}
 240              	.LCFI9:
 241 0002 83B0     		sub	sp, sp, #12
 242              	.LCFI10:
 243 0004 00AF     		add	r7, sp, #0
 244              	.LCFI11:
 245 0006 7860     		str	r0, [r7, #4]
 553:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 246              		.loc 1 553 0
 247 0008 7B68     		ldr	r3, [r7, #4]
 248              	@ 553 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 249 000a 83F31088 		MSR primask, r3
 250              	@ 0 "" 2
 554:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 251              		.loc 1 554 0
 252              		.thumb
 253 000e 07F10C07 		add	r7, r7, #12
 254 0012 BD46     		mov	sp, r7
 255 0014 80BC     		pop	{r7}
 256 0016 7047     		bx	lr
 257              	.LFE9:
 259              		.section	.text.__get_FAULTMASK,"ax",%progbits
 260              		.align	2
 261              		.global	__get_FAULTMASK
 262              		.thumb
 263              		.thumb_func
 265              	__get_FAULTMASK:
 266              	.LFB10:
 555:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 556:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 557:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Fault Mask value
 558:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 559:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return FaultMask
 560:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 561:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the fault mask register
 562:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 563:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_FAULTMASK(void)
 564:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 267              		.loc 1 564 0
 268              		@ args = 0, pretend = 0, frame = 8
 269              		@ frame_needed = 1, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 271 0000 80B4     		push	{r7}
 272              	.LCFI12:
 273 0002 83B0     		sub	sp, sp, #12
 274              	.LCFI13:
 275 0004 00AF     		add	r7, sp, #0
 276              	.LCFI14:
 565:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 277              		.loc 1 565 0
 278 0006 4FF00003 		mov	r3, #0
 279 000a 7B60     		str	r3, [r7, #4]
 566:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 567:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 280              		.loc 1 567 0
 281              	@ 567 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 282 000c EFF31383 		MRS r3, faultmask
 283              	@ 0 "" 2
 284              		.thumb
 285 0010 7B60     		str	r3, [r7, #4]
 568:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 286              		.loc 1 568 0
 287 0012 7B68     		ldr	r3, [r7, #4]
 569:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 288              		.loc 1 569 0
 289 0014 1846     		mov	r0, r3
 290 0016 07F10C07 		add	r7, r7, #12
 291 001a BD46     		mov	sp, r7
 292 001c 80BC     		pop	{r7}
 293 001e 7047     		bx	lr
 294              	.LFE10:
 296              		.section	.text.__set_FAULTMASK,"ax",%progbits
 297              		.align	2
 298              		.global	__set_FAULTMASK
 299              		.thumb
 300              		.thumb_func
 302              	__set_FAULTMASK:
 303              	.LFB11:
 570:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 571:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 572:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Fault Mask value
 573:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 574:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  faultMask  faultMask value
 575:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 576:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the fault mask register
 577:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 578:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_FAULTMASK(uint32_t faultMask)
 579:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 304              		.loc 1 579 0
 305              		@ args = 0, pretend = 0, frame = 8
 306              		@ frame_needed = 1, uses_anonymous_args = 0
 307              		@ link register save eliminated.
 308 0000 80B4     		push	{r7}
 309              	.LCFI15:
 310 0002 83B0     		sub	sp, sp, #12
 311              	.LCFI16:
 312 0004 00AF     		add	r7, sp, #0
 313              	.LCFI17:
 314 0006 7860     		str	r0, [r7, #4]
 580:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 315              		.loc 1 580 0
 316 0008 7B68     		ldr	r3, [r7, #4]
 317              	@ 580 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 318 000a 83F31388 		MSR faultmask, r3
 319              	@ 0 "" 2
 581:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 320              		.loc 1 581 0
 321              		.thumb
 322 000e 07F10C07 		add	r7, r7, #12
 323 0012 BD46     		mov	sp, r7
 324 0014 80BC     		pop	{r7}
 325 0016 7047     		bx	lr
 326              	.LFE11:
 328              		.section	.text.__get_CONTROL,"ax",%progbits
 329              		.align	2
 330              		.global	__get_CONTROL
 331              		.thumb
 332              		.thumb_func
 334              	__get_CONTROL:
 335              	.LFB12:
 582:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 583:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 584:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Return the Control Register value
 585:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** * 
 586:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** *  @return Control value
 587:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 588:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Return the content of the control register
 589:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 590:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __get_CONTROL(void)
 591:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 336              		.loc 1 591 0
 337              		@ args = 0, pretend = 0, frame = 8
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 340 0000 80B4     		push	{r7}
 341              	.LCFI18:
 342 0002 83B0     		sub	sp, sp, #12
 343              	.LCFI19:
 344 0004 00AF     		add	r7, sp, #0
 345              	.LCFI20:
 592:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 346              		.loc 1 592 0
 347 0006 4FF00003 		mov	r3, #0
 348 000a 7B60     		str	r3, [r7, #4]
 593:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 594:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 349              		.loc 1 594 0
 350              	@ 594 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 351 000c EFF31483 		MRS r3, control
 352              	@ 0 "" 2
 353              		.thumb
 354 0010 7B60     		str	r3, [r7, #4]
 595:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 355              		.loc 1 595 0
 356 0012 7B68     		ldr	r3, [r7, #4]
 596:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 357              		.loc 1 596 0
 358 0014 1846     		mov	r0, r3
 359 0016 07F10C07 		add	r7, r7, #12
 360 001a BD46     		mov	sp, r7
 361 001c 80BC     		pop	{r7}
 362 001e 7047     		bx	lr
 363              	.LFE12:
 365              		.section	.text.__set_CONTROL,"ax",%progbits
 366              		.align	2
 367              		.global	__set_CONTROL
 368              		.thumb
 369              		.thumb_func
 371              	__set_CONTROL:
 372              	.LFB13:
 597:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 598:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 599:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Set the Control Register value
 600:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 601:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  control  Control value
 602:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 603:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Set the control register
 604:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 605:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** void __set_CONTROL(uint32_t control)
 606:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 373              		.loc 1 606 0
 374              		@ args = 0, pretend = 0, frame = 8
 375              		@ frame_needed = 1, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 377 0000 80B4     		push	{r7}
 378              	.LCFI21:
 379 0002 83B0     		sub	sp, sp, #12
 380              	.LCFI22:
 381 0004 00AF     		add	r7, sp, #0
 382              	.LCFI23:
 383 0006 7860     		str	r0, [r7, #4]
 607:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("MSR control, %0" : : "r" (control) );
 384              		.loc 1 607 0
 385 0008 7B68     		ldr	r3, [r7, #4]
 386              	@ 607 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 387 000a 83F31488 		MSR control, r3
 388              	@ 0 "" 2
 608:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 389              		.loc 1 608 0
 390              		.thumb
 391 000e 07F10C07 		add	r7, r7, #12
 392 0012 BD46     		mov	sp, r7
 393 0014 80BC     		pop	{r7}
 394 0016 7047     		bx	lr
 395              	.LFE13:
 397              		.section	.text.__REV,"ax",%progbits
 398              		.align	2
 399              		.global	__REV
 400              		.thumb
 401              		.thumb_func
 403              	__REV:
 404              	.LFB14:
 609:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 610:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 611:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 612:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in integer value
 613:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 614:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 615:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 616:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 617:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in integer value
 618:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 619:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV(uint32_t value)
 620:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 405              		.loc 1 620 0
 406              		@ args = 0, pretend = 0, frame = 16
 407              		@ frame_needed = 1, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 409 0000 80B4     		push	{r7}
 410              	.LCFI24:
 411 0002 85B0     		sub	sp, sp, #20
 412              	.LCFI25:
 413 0004 00AF     		add	r7, sp, #0
 414              	.LCFI26:
 415 0006 7860     		str	r0, [r7, #4]
 621:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 416              		.loc 1 621 0
 417 0008 4FF00003 		mov	r3, #0
 418 000c FB60     		str	r3, [r7, #12]
 622:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 623:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 419              		.loc 1 623 0
 420 000e 7B68     		ldr	r3, [r7, #4]
 421              	@ 623 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 422 0010 1BBA     		rev r3, r3
 423              	@ 0 "" 2
 424              		.thumb
 425 0012 FB60     		str	r3, [r7, #12]
 624:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 426              		.loc 1 624 0
 427 0014 FB68     		ldr	r3, [r7, #12]
 625:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 428              		.loc 1 625 0
 429 0016 1846     		mov	r0, r3
 430 0018 07F11407 		add	r7, r7, #20
 431 001c BD46     		mov	sp, r7
 432 001e 80BC     		pop	{r7}
 433 0020 7047     		bx	lr
 434              	.LFE14:
 436 0022 C046     		.section	.text.__REV16,"ax",%progbits
 437              		.align	2
 438              		.global	__REV16
 439              		.thumb
 440              		.thumb_func
 442              	__REV16:
 443              	.LFB15:
 626:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 627:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 628:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in unsigned short value
 629:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 630:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 631:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 632:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 633:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in unsigned short value
 634:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 635:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __REV16(uint16_t value)
 636:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 444              		.loc 1 636 0
 445              		@ args = 0, pretend = 0, frame = 16
 446              		@ frame_needed = 1, uses_anonymous_args = 0
 447              		@ link register save eliminated.
 448 0000 80B4     		push	{r7}
 449              	.LCFI27:
 450 0002 85B0     		sub	sp, sp, #20
 451              	.LCFI28:
 452 0004 00AF     		add	r7, sp, #0
 453              	.LCFI29:
 454 0006 0346     		mov	r3, r0
 455 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 637:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 456              		.loc 1 637 0
 457 000a 4FF00003 		mov	r3, #0
 458 000e FB60     		str	r3, [r7, #12]
 638:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 639:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 459              		.loc 1 639 0
 460 0010 FB88     		ldrh	r3, [r7, #6]	@ movhi
 461              	@ 639 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 462 0012 5BBA     		rev16 r3, r3
 463              	@ 0 "" 2
 464              		.thumb
 465 0014 FB60     		str	r3, [r7, #12]
 640:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 466              		.loc 1 640 0
 467 0016 FB68     		ldr	r3, [r7, #12]
 641:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 468              		.loc 1 641 0
 469 0018 1846     		mov	r0, r3
 470 001a 07F11407 		add	r7, r7, #20
 471 001e BD46     		mov	sp, r7
 472 0020 80BC     		pop	{r7}
 473 0022 7047     		bx	lr
 474              	.LFE15:
 476              		.section	.text.__REVSH,"ax",%progbits
 477              		.align	2
 478              		.global	__REVSH
 479              		.thumb
 480              		.thumb_func
 482              	__REVSH:
 483              	.LFB16:
 642:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 643:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 644:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse byte order in signed short value with sign extension to integer
 645:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 646:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 647:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 648:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 649:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse byte order in signed short value with sign extension to integer
 650:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 651:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** int32_t __REVSH(int16_t value)
 652:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 484              		.loc 1 652 0
 485              		@ args = 0, pretend = 0, frame = 16
 486              		@ frame_needed = 1, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 488 0000 80B4     		push	{r7}
 489              	.LCFI30:
 490 0002 85B0     		sub	sp, sp, #20
 491              	.LCFI31:
 492 0004 00AF     		add	r7, sp, #0
 493              	.LCFI32:
 494 0006 0346     		mov	r3, r0
 495 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 653:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 496              		.loc 1 653 0
 497 000a 4FF00003 		mov	r3, #0
 498 000e FB60     		str	r3, [r7, #12]
 654:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 655:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 499              		.loc 1 655 0
 500 0010 FB88     		ldrh	r3, [r7, #6]	@ movhi
 501              	@ 655 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 502 0012 DBBA     		revsh r3, r3
 503              	@ 0 "" 2
 504              		.thumb
 505 0014 FB60     		str	r3, [r7, #12]
 656:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   return(result);
 506              		.loc 1 656 0
 507 0016 FB68     		ldr	r3, [r7, #12]
 657:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 508              		.loc 1 657 0
 509 0018 1846     		mov	r0, r3
 510 001a 07F11407 		add	r7, r7, #20
 511 001e BD46     		mov	sp, r7
 512 0020 80BC     		pop	{r7}
 513 0022 7047     		bx	lr
 514              	.LFE16:
 516              		.section	.text.__RBIT,"ax",%progbits
 517              		.align	2
 518              		.global	__RBIT
 519              		.thumb
 520              		.thumb_func
 522              	__RBIT:
 523              	.LFB17:
 658:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 659:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 660:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  Reverse bit order of value
 661:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 662:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to reverse
 663:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        reversed value
 664:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 665:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Reverse bit order of value
 666:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 667:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __RBIT(uint32_t value)
 668:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 524              		.loc 1 668 0
 525              		@ args = 0, pretend = 0, frame = 16
 526              		@ frame_needed = 1, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 528 0000 80B4     		push	{r7}
 529              	.LCFI33:
 530 0002 85B0     		sub	sp, sp, #20
 531              	.LCFI34:
 532 0004 00AF     		add	r7, sp, #0
 533              	.LCFI35:
 534 0006 7860     		str	r0, [r7, #4]
 669:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   uint32_t result=0;
 535              		.loc 1 669 0
 536 0008 4FF00003 		mov	r3, #0
 537 000c FB60     		str	r3, [r7, #12]
 670:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 671:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 538              		.loc 1 671 0
 539 000e 7B68     		ldr	r3, [r7, #4]
 540              	@ 671 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 541 0010 93FAA3F3 		rbit r3, r3
 542              	@ 0 "" 2
 543              		.thumb
 544 0014 FB60     		str	r3, [r7, #12]
 672:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 545              		.loc 1 672 0
 546 0016 FB68     		ldr	r3, [r7, #12]
 673:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 547              		.loc 1 673 0
 548 0018 1846     		mov	r0, r3
 549 001a 07F11407 		add	r7, r7, #20
 550 001e BD46     		mov	sp, r7
 551 0020 80BC     		pop	{r7}
 552 0022 7047     		bx	lr
 553              	.LFE17:
 555              		.section	.text.__LDREXB,"ax",%progbits
 556              		.align	2
 557              		.global	__LDREXB
 558              		.thumb
 559              		.thumb_func
 561              	__LDREXB:
 562              	.LFB18:
 674:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 675:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 676:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (8 bit)
 677:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 678:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 679:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 680:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 681:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 8 bit value
 682:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 683:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint8_t __LDREXB(uint8_t *addr)
 684:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 563              		.loc 1 684 0
 564              		@ args = 0, pretend = 0, frame = 16
 565              		@ frame_needed = 1, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 567 0000 80B4     		push	{r7}
 568              	.LCFI36:
 569 0002 85B0     		sub	sp, sp, #20
 570              	.LCFI37:
 571 0004 00AF     		add	r7, sp, #0
 572              	.LCFI38:
 573 0006 7860     		str	r0, [r7, #4]
 685:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint8_t result=0;
 574              		.loc 1 685 0
 575 0008 4FF00003 		mov	r3, #0
 576 000c FB73     		strb	r3, [r7, #15]
 686:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 687:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 577              		.loc 1 687 0
 578 000e 7B68     		ldr	r3, [r7, #4]
 579              	@ 687 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 580 0010 D3E84F3F 		ldrexb r3, [r3]
 581              	@ 0 "" 2
 582              		.thumb
 583 0014 FB73     		strb	r3, [r7, #15]
 688:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 584              		.loc 1 688 0
 585 0016 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 689:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 586              		.loc 1 689 0
 587 0018 1846     		mov	r0, r3
 588 001a 07F11407 		add	r7, r7, #20
 589 001e BD46     		mov	sp, r7
 590 0020 80BC     		pop	{r7}
 591 0022 7047     		bx	lr
 592              	.LFE18:
 594              		.section	.text.__LDREXH,"ax",%progbits
 595              		.align	2
 596              		.global	__LDREXH
 597              		.thumb
 598              		.thumb_func
 600              	__LDREXH:
 601              	.LFB19:
 690:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 691:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 692:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (16 bit)
 693:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 694:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 695:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 696:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 697:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 16 bit values
 698:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 699:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint16_t __LDREXH(uint16_t *addr)
 700:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 602              		.loc 1 700 0
 603              		@ args = 0, pretend = 0, frame = 16
 604              		@ frame_needed = 1, uses_anonymous_args = 0
 605              		@ link register save eliminated.
 606 0000 80B4     		push	{r7}
 607              	.LCFI39:
 608 0002 85B0     		sub	sp, sp, #20
 609              	.LCFI40:
 610 0004 00AF     		add	r7, sp, #0
 611              	.LCFI41:
 612 0006 7860     		str	r0, [r7, #4]
 701:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint16_t result=0;
 613              		.loc 1 701 0
 614 0008 4FF00003 		mov	r3, #0
 615 000c FB81     		strh	r3, [r7, #14]	@ movhi
 702:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 703:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 616              		.loc 1 703 0
 617 000e 7B68     		ldr	r3, [r7, #4]
 618              	@ 703 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 619 0010 D3E85F3F 		ldrexh r3, [r3]
 620              	@ 0 "" 2
 621              		.thumb
 622 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 704:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 623              		.loc 1 704 0
 624 0016 FB89     		ldrh	r3, [r7, #14]
 705:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 625              		.loc 1 705 0
 626 0018 1846     		mov	r0, r3
 627 001a 07F11407 		add	r7, r7, #20
 628 001e BD46     		mov	sp, r7
 629 0020 80BC     		pop	{r7}
 630 0022 7047     		bx	lr
 631              	.LFE19:
 633              		.section	.text.__LDREXW,"ax",%progbits
 634              		.align	2
 635              		.global	__LDREXW
 636              		.thumb
 637              		.thumb_func
 639              	__LDREXW:
 640              	.LFB20:
 706:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 707:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 708:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  LDR Exclusive (32 bit)
 709:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 710:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 711:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        value of (*address)
 712:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 713:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive LDR command for 32 bit values
 714:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 715:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __LDREXW(uint32_t *addr)
 716:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 641              		.loc 1 716 0
 642              		@ args = 0, pretend = 0, frame = 16
 643              		@ frame_needed = 1, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 645 0000 80B4     		push	{r7}
 646              	.LCFI42:
 647 0002 85B0     		sub	sp, sp, #20
 648              	.LCFI43:
 649 0004 00AF     		add	r7, sp, #0
 650              	.LCFI44:
 651 0006 7860     		str	r0, [r7, #4]
 717:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****     uint32_t result=0;
 652              		.loc 1 717 0
 653 0008 4FF00003 		mov	r3, #0
 654 000c FB60     		str	r3, [r7, #12]
 718:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 719:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 655              		.loc 1 719 0
 656 000e 7B68     		ldr	r3, [r7, #4]
 657              	@ 719 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 658 0010 53E8003F 		ldrex r3, [r3]
 659              	@ 0 "" 2
 660              		.thumb
 661 0014 FB60     		str	r3, [r7, #12]
 720:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 662              		.loc 1 720 0
 663 0016 FB68     		ldr	r3, [r7, #12]
 721:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 664              		.loc 1 721 0
 665 0018 1846     		mov	r0, r3
 666 001a 07F11407 		add	r7, r7, #20
 667 001e BD46     		mov	sp, r7
 668 0020 80BC     		pop	{r7}
 669 0022 7047     		bx	lr
 670              	.LFE20:
 672              		.section	.text.__STREXB,"ax",%progbits
 673              		.align	2
 674              		.global	__STREXB
 675              		.thumb
 676              		.thumb_func
 678              	__STREXB:
 679              	.LFB21:
 722:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 723:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 724:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (8 bit)
 725:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 726:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 727:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 728:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 729:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 730:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 8 bit values
 731:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 732:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXB(uint8_t value, uint8_t *addr)
 733:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 680              		.loc 1 733 0
 681              		@ args = 0, pretend = 0, frame = 16
 682              		@ frame_needed = 1, uses_anonymous_args = 0
 683              		@ link register save eliminated.
 684 0000 80B4     		push	{r7}
 685              	.LCFI45:
 686 0002 85B0     		sub	sp, sp, #20
 687              	.LCFI46:
 688 0004 00AF     		add	r7, sp, #0
 689              	.LCFI47:
 690 0006 0346     		mov	r3, r0
 691 0008 3960     		str	r1, [r7, #0]
 692 000a FB71     		strb	r3, [r7, #7]
 734:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 693              		.loc 1 734 0
 694 000c 4FF00003 		mov	r3, #0
 695 0010 FB60     		str	r3, [r7, #12]
 735:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 736:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 696              		.loc 1 736 0
 697 0012 3A68     		ldr	r2, [r7, #0]
 698 0014 FB79     		ldrb	r3, [r7, #7]
 699              	@ 736 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 700 0016 C2E8433F 		strexb r3, r3, [r2]
 701              	@ 0 "" 2
 702              		.thumb
 703 001a FB60     		str	r3, [r7, #12]
 737:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 704              		.loc 1 737 0
 705 001c FB68     		ldr	r3, [r7, #12]
 738:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 706              		.loc 1 738 0
 707 001e 1846     		mov	r0, r3
 708 0020 07F11407 		add	r7, r7, #20
 709 0024 BD46     		mov	sp, r7
 710 0026 80BC     		pop	{r7}
 711 0028 7047     		bx	lr
 712              	.LFE21:
 714 002a C046     		.section	.text.__STREXH,"ax",%progbits
 715              		.align	2
 716              		.global	__STREXH
 717              		.thumb
 718              		.thumb_func
 720              	__STREXH:
 721              	.LFB22:
 739:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 740:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 741:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (16 bit)
 742:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 743:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 744:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 745:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 746:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 747:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 16 bit values
 748:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 749:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXH(uint16_t value, uint16_t *addr)
 750:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 722              		.loc 1 750 0
 723              		@ args = 0, pretend = 0, frame = 16
 724              		@ frame_needed = 1, uses_anonymous_args = 0
 725              		@ link register save eliminated.
 726 0000 80B4     		push	{r7}
 727              	.LCFI48:
 728 0002 85B0     		sub	sp, sp, #20
 729              	.LCFI49:
 730 0004 00AF     		add	r7, sp, #0
 731              	.LCFI50:
 732 0006 0346     		mov	r3, r0
 733 0008 3960     		str	r1, [r7, #0]
 734 000a FB80     		strh	r3, [r7, #6]	@ movhi
 751:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 735              		.loc 1 751 0
 736 000c 4FF00003 		mov	r3, #0
 737 0010 FB60     		str	r3, [r7, #12]
 752:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 753:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 738              		.loc 1 753 0
 739 0012 3A68     		ldr	r2, [r7, #0]
 740 0014 FB88     		ldrh	r3, [r7, #6]	@ movhi
 741              	@ 753 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 742 0016 C2E8533F 		strexh r3, r3, [r2]
 743              	@ 0 "" 2
 744              		.thumb
 745 001a FB60     		str	r3, [r7, #12]
 754:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 746              		.loc 1 754 0
 747 001c FB68     		ldr	r3, [r7, #12]
 755:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 748              		.loc 1 755 0
 749 001e 1846     		mov	r0, r3
 750 0020 07F11407 		add	r7, r7, #20
 751 0024 BD46     		mov	sp, r7
 752 0026 80BC     		pop	{r7}
 753 0028 7047     		bx	lr
 754              	.LFE22:
 756 002a C046     		.section	.text.__STREXW,"ax",%progbits
 757              		.align	2
 758              		.global	__STREXW
 759              		.thumb
 760              		.thumb_func
 762              	__STREXW:
 763              	.LFB23:
 756:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** 
 757:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** /**
 758:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @brief  STR Exclusive (32 bit)
 759:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 760:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  value  value to store
 761:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @param  *addr  address pointer
 762:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * @return        successful / failed
 763:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  *
 764:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  * Exclusive STR command for 32 bit values
 765:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****  */
 766:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** uint32_t __STREXW(uint32_t value, uint32_t *addr)
 767:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** {
 764              		.loc 1 767 0
 765              		@ args = 0, pretend = 0, frame = 16
 766              		@ frame_needed = 1, uses_anonymous_args = 0
 767              		@ link register save eliminated.
 768 0000 80B4     		push	{r7}
 769              	.LCFI51:
 770 0002 85B0     		sub	sp, sp, #20
 771              	.LCFI52:
 772 0004 00AF     		add	r7, sp, #0
 773              	.LCFI53:
 774 0006 7860     		str	r0, [r7, #4]
 775 0008 3960     		str	r1, [r7, #0]
 768:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    uint32_t result=0;
 776              		.loc 1 768 0
 777 000a 4FF00003 		mov	r3, #0
 778 000e FB60     		str	r3, [r7, #12]
 769:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****   
 770:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 779              		.loc 1 770 0
 780 0010 3A68     		ldr	r2, [r7, #0]
 781 0012 7B68     		ldr	r3, [r7, #4]
 782              	@ 770 "../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c" 1
 783 0014 42E80033 		strex r3, r3, [r2]
 784              	@ 0 "" 2
 785              		.thumb
 786 0018 FB60     		str	r3, [r7, #12]
 771:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c ****    return(result);
 787              		.loc 1 771 0
 788 001a FB68     		ldr	r3, [r7, #12]
 772:../../Libraries/CMSIS/CM3/CoreSupport/core_cm3.c **** }
 789              		.loc 1 772 0
 790 001c 1846     		mov	r0, r3
 791 001e 07F11407 		add	r7, r7, #20
 792 0022 BD46     		mov	sp, r7
 793 0024 80BC     		pop	{r7}
 794 0026 7047     		bx	lr
 795              	.LFE23:
 1241              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 core_cm3.c
                            .text:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:28     .text.__get_PSP:00000000 __get_PSP
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:25     .text.__get_PSP:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:55     .text.__set_PSP:00000000 __set_PSP
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:52     .text.__set_PSP:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:78     .text.__get_MSP:00000000 __get_MSP
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:75     .text.__get_MSP:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:104    .text.__set_MSP:00000000 __set_MSP
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:101    .text.__set_MSP:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:127    .text.__get_BASEPRI:00000000 __get_BASEPRI
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:124    .text.__get_BASEPRI:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:164    .text.__set_BASEPRI:00000000 __set_BASEPRI
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:161    .text.__set_BASEPRI:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:196    .text.__get_PRIMASK:00000000 __get_PRIMASK
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:193    .text.__get_PRIMASK:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:233    .text.__set_PRIMASK:00000000 __set_PRIMASK
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:230    .text.__set_PRIMASK:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:265    .text.__get_FAULTMASK:00000000 __get_FAULTMASK
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:262    .text.__get_FAULTMASK:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:302    .text.__set_FAULTMASK:00000000 __set_FAULTMASK
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:299    .text.__set_FAULTMASK:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:334    .text.__get_CONTROL:00000000 __get_CONTROL
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:331    .text.__get_CONTROL:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:371    .text.__set_CONTROL:00000000 __set_CONTROL
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:368    .text.__set_CONTROL:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:403    .text.__REV:00000000 __REV
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:400    .text.__REV:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:442    .text.__REV16:00000000 __REV16
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:439    .text.__REV16:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:482    .text.__REVSH:00000000 __REVSH
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:479    .text.__REVSH:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:522    .text.__RBIT:00000000 __RBIT
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:519    .text.__RBIT:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:561    .text.__LDREXB:00000000 __LDREXB
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:558    .text.__LDREXB:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:600    .text.__LDREXH:00000000 __LDREXH
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:597    .text.__LDREXH:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:639    .text.__LDREXW:00000000 __LDREXW
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:636    .text.__LDREXW:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:678    .text.__STREXB:00000000 __STREXB
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:675    .text.__STREXB:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:720    .text.__STREXH:00000000 __STREXH
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:717    .text.__STREXH:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:762    .text.__STREXW:00000000 __STREXW
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:759    .text.__STREXW:00000000 $t
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:799    .debug_frame:00000000 $d
/var/folders/xb/9bs89w3905d66sz0xxy4v4pr0000gn/T//ccWE8scY.s:1245   .debug_loc:00000000 $d

NO UNDEFINED SYMBOLS
