
;; Function ipi_flush_tlb_all (ipi_flush_tlb_all)[0:746]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 0
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 4
insn_cost 14: 0
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 0
insn_cost 21: 4
insn_cost 22: 0
insn_cost 25: 0
insn_cost 26: 0
Failed to match this instruction:
(set (reg/v:SI 133 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 12 [0xc]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 15)
        (pc)))
deferring deletion of insn with uid = 9.
modifying other_insn    11 pc={(cc:CC_NOOV==0x0)?L15:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 11.
modifying insn i3    10 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0xc),0x0)
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 12 [0xc]))
            (const_int 0 [0x0]))
        (label_ref 15)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                (const_int 0 [0x0])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5151867)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
        (const_int 0 [0x0])
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5151867)
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 20 [0x14]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
deferring deletion of insn with uid = 17.
modifying other_insn    19 pc={(cc:CC_NOOV==0x0)?L23:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 19.
modifying insn i3    18 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x14),0x0)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 18.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                (const_int 0 [0x0])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5152635)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
        (const_int 0 [0x0])
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5152635)


ipi_flush_tlb_all

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 24[cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,6u} r12={1d} r13={1d,6u} r14={1d,1u} r24={4d,2u} r25={1d,6u} r26={1d,5u} r133={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} 
;;    total ref usage 53{20d,33u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/f:SI 135)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 135)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:327 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5151227)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 12 [0xc]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 137
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (set (reg:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                    (reg:SI 137)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5151867)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 15 14 16 4 2 "" [1 uses])

(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 17 16 18 4 NOTE_INSN_DELETED)

(insn 18 17 19 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(jump_insn 19 18 20 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  6 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 139
;; live  kill	 24 [cc]

;; Pred edge  4 [61.0%]  (fallthru)
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (set (reg:SI 139)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 139)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5152635)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [39.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 23 22 24 6 3 "" [1 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:341 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5153019)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 26 25 0 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:342 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 5153147)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 17.
rescanning insn with uid = 10.
deleting insn with uid = 10.
verify found no changes in insn with uid = 11.
rescanning insn with uid = 18.
deleting insn with uid = 18.
verify found no changes in insn with uid = 19.
ending the processing of deferred insns

;; Function ipi_flush_tlb_page (ipi_flush_tlb_page)[0:748]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)


ipi_flush_tlb_page

Dataflow summary:
def_info->table_size = 40, use_info->table_size = 63
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,6u} r12={1d} r13={1d,7u,1d} r14={1d,1u} r24={5d,3u} r25={1d,6u} r26={1d,5u} r133={1d,2u} r135={1d} r137={1d,2u,1d} r139={1d,2u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u,1d} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,3u,1d} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} 
;;    total ref usage 101{39d,58u,4e} in 33{33 regular + 0 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(11){ }d5(12){ }d6(13){ }d7(14){ }d13(25){ }d14(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 137 139 140 141 142 143 144 145 146 147 148 149 150 151 153 154 155 156 158
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 137 139 140 141 142 143 144 145 146 147 148 149 150 151 153 154 155 156 158
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	
;; live  kill	 24 [cc]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc] 159
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 160 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 160 161
;; live  kill	 24 [cc]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 4 5 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u59(11){ }u60(13){ }u61(14){ }u62(25){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 17 to worklist
  Adding insn 36 to worklist
  Adding insn 41 to worklist
  Adding insn 45 to worklist
  Adding insn 48 to worklist
Finished finding needed instructions:
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 44 to worklist
  Adding insn 43 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
  Adding insn 40 to worklist
  Adding insn 39 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 22 to worklist
  Adding insn 21 to worklist
  Adding insn 20 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
insn_cost 2: 4
insn_cost 7: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 16
insn_cost 28: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 0
insn_cost 36: 0
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 0
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 48: 0
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg:SI 0 r0 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
        (set (reg/v/f:SI 140 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg:SI 0 r0 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
        (set (reg/v/f:SI 140 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 142 [ <variable>.vm_mm ])
            (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 142 [ <variable>.vm_mm ])
            (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 142 [ <variable>.vm_mm ])
            (mem/s/f/j:SI (mem/s/f/j:SI (reg:SI 0 r0 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg:SI 0 r0 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
        (set (reg/v/f:SI 140 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 142 [ <variable>.vm_mm ])
            (mem/s/f/j:SI (mem/s/f/j:SI (reg:SI 0 r0 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg:SI 0 r0 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
        (set (reg/v/f:SI 140 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(set (reg:SI 144 [ <variable>.context.id ])
    (mem/s/j:SI (plus:SI (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])
            (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144 [ <variable>.context.id ])
            (mem/s/j:SI (plus:SI (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144 [ <variable>.context.id ])
            (mem/s/j:SI (plus:SI (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139 [ D.13370 ])
    (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 144 [ <variable>.context.id ])
    (mem/s/j:SI (plus:SI (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32])
            (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 143)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 142 [ <variable>.vm_mm ])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r143:SI=zero_extend([r142:SI+0x160])
      REG_DEAD: r142:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (reg:SI 143)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32])
                        (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 143)
            (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32])
                        (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
        (set (reg/f:SI 139 [ D.13370 ])
            (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139 [ D.13370 ])
    (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 143)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32]) [0 <variable>.vm_mm+0 S4 A32])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])
        (const_int -4081 [0xfffffffffffff00f])))
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (reg:SI 146 [ <variable>.ta_start ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 14.
modifying insn i3    15 r145:SI=r146:SI&0xfffffffffffff000
      REG_DEAD: r146:SI
deferring rescan insn with uid = 15.
Failed to match this instruction:
(set (reg:SI 145)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])
        (const_int -4096 [0xfffffffffffff000])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (reg:SI 145)
        (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 142 [ <variable>.vm_mm ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]) 0)))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (reg:SI 146 [ <variable>.ta_start ])
            (const_int -4096 [0xfffffffffffff000]))
        (reg:SI 143)))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (reg:SI 145)
        (subreg:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]) 0)))
Failed to match this instruction:
(set (reg:SI 143)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ arg ])
                    (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])
            (const_int -4096 [0xfffffffffffff000]))
        (reg:SI 143)))
Failed to match this instruction:
(set (reg:SI 145)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])
        (const_int -4096 [0xfffffffffffff000])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (reg:SI 146 [ <variable>.ta_start ])
            (const_int -4096 [0xfffffffffffff000]))
        (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 142 [ <variable>.vm_mm ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]) 0)))
Successfully matched this instruction:
(set (reg:SI 145)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 142 [ <variable>.vm_mm ])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (reg:SI 146 [ <variable>.ta_start ])
            (const_int -4096 [0xfffffffffffff000]))
        (reg:SI 145)))
Failed to match this instruction:
(set (reg/f:SI 148)
    (plus:SI (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])
        (const_int 348 [0x15c])))
Successfully matched this instruction:
(set (reg:SI 150)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r150:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 22.
Failed to match this instruction:
(set (reg:SI 153 [ <variable>.cpu ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (mem/s/j:SI (plus:SI (reg:SI 150)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 153 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg:SI 150)
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (mem/s/j:SI (plus:SI (reg:SI 150)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 153 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg:SI 150)
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 153 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 153 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 153 [ <variable>.cpu ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 154 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 153 [ <variable>.cpu ])))
Successfully matched this instruction:
(set (reg:SI 154 [ <variable>.cpu ])
    (if_then_else:SI (ge (reg:SI 153 [ <variable>.cpu ])
            (const_int 0 [0x0]))
        (reg:SI 153 [ <variable>.cpu ])
        (reg:SI 155)))
deferring deletion of insn with uid = 26.
modifying insn i3    27 {r154:SI={(r153:SI>=0x0)?r153:SI:r155:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r153:SI
      REG_DEAD: r155:SI
deferring rescan insn with uid = 27.
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (reg:SI 153 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (reg:SI 153 [ <variable>.cpu ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 154 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:SI 153 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 153 [ <variable>.cpu ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 154 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg:SI 150)
                                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (mem/s/j:SI (plus:SI (reg:SI 150)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 154 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg:SI 150)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (mem/s/j:SI (plus:SI (reg:SI 150)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 155)
    (lt:SI (mem/s/j:SI (plus:SI (reg:SI 150)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 156)
    (ashiftrt:SI (if_then_else:SI (ge (reg:SI 153 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (reg:SI 153 [ <variable>.cpu ])
            (reg:SI 155))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 156)
    (ashiftrt:SI (plus:SI (mult:SI (lt:SI (reg:SI 153 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (const_int 31 [0x1f]))
            (reg:SI 153 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Successfully matched this instruction:
(set (reg:SI 154 [ <variable>.cpu ])
    (lt:SI (reg:SI 153 [ <variable>.cpu ])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 156)
    (ashiftrt:SI (plus:SI (mult:SI (reg:SI 154 [ <variable>.cpu ])
                (const_int 31 [0x1f]))
            (reg:SI 153 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 135 [ D.13510 ])
    (mem/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 156)
                    (const_int 4 [0x4]))
                (reg/f:SI 149 [ <variable>.vm_mm ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 135 [ D.13510 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 154 [ <variable>.cpu ])
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 148)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 135 [ D.13510 ])
    (mem/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 156)
                    (const_int 4 [0x4]))
                (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 135 [ D.13510 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 153 [ <variable>.cpu ])
                            (const_int 0 [0x0]))
                        (reg:SI 153 [ <variable>.cpu ])
                        (reg:SI 155))
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 148)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 156)
    (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 153 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (reg:SI 153 [ <variable>.cpu ])
                (reg:SI 155))
            (const_int 3 [0x3]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 135 [ D.13510 ])
    (mem/v:SI (plus:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 154 [ <variable>.cpu ])
                        (const_int 3 [0x3]))
                    (const_int -4 [0xfffffffffffffffc]))
                (reg/f:SI 149 [ <variable>.vm_mm ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 156)
    (plus:SI (and:SI (ashiftrt:SI (reg:SI 154 [ <variable>.cpu ])
                (const_int 3 [0x3]))
            (const_int -4 [0xfffffffffffffffc]))
        (reg/f:SI 149 [ <variable>.vm_mm ])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 37)
        (pc)))
deferring deletion of insn with uid = 32.
modifying other_insn    34 pc={(cc:CC_NOOV==0x0)?L37:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 34.
modifying insn i3    33 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x4),0x0)
deferring rescan insn with uid = 33.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))
        (label_ref 37)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 19 [0x13]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 46)
        (pc)))
deferring deletion of insn with uid = 39.
modifying other_insn    41 pc={(cc:CC_NOOV==0x0)?L46:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 41.
modifying insn i3    40 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x13),0x0)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 40.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))
        (label_ref 46)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 160)
    (and:SI (reg/v:SI 137 [ uaddr ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 43.
modifying insn i3    44 r160:SI=r137:SI&0xfffffffffffff000
      REG_DEAD: r137:SI
deferring rescan insn with uid = 44.
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c3, 3") ("") 0 [
                (and:SI (reg/v:SI 137 [ uaddr ])
                    (const_int -4096 [0xfffffffffffff000]))
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5162619)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c3, 3") ("") 0 [
        (and:SI (reg/v:SI 137 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5162619)


ipi_flush_tlb_page

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,6u} r12={1d} r13={1d,7u,1d} r14={1d,1u} r24={5d,3u} r25={1d,6u} r26={1d,5u} r133={1d,2u} r135={1d} r137={1d,2u,1d} r139={1d,2u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u,1d} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,3u,1d} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} 
;;    total ref usage 101{39d,58u,4e} in 26{26 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 135 137 139 140 141 142 143 144 145 146 147 148 149 150 151 153 154 155 156 158
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 135 137 139 140 141 142 143 144 145 146 147 148 149 150 151 153 154 155 156 158
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp_tlb.c:52 (set (reg/v/f:SI 140 [ arg ])
        (reg:SI 0 r0 [ arg ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ arg ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/smp_tlb.c:55 (set (reg/f:SI 139 [ D.13370 ])
        (mem/s/f/j:SI (reg/v/f:SI 140 [ arg ]) [0 <variable>.ta_vma+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:388 (set (reg/f:SI 141)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:388 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 141)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg/f:SI 142 [ <variable>.vm_mm ])
        (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg:SI 143)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 142 [ <variable>.vm_mm ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 142 [ <variable>.vm_mm ])
        (nil)))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg:SI 146 [ <variable>.ta_start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ arg ])
        (nil)))

(note 14 13 15 2 NOTE_INSN_DELETED)

(insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg:SI 145)
        (and:SI (reg:SI 146 [ <variable>.ta_start ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.ta_start ])
        (nil)))

(insn 16 15 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg/v:SI 137 [ uaddr ])
        (ior:SI (reg:SI 143)
            (reg:SI 145))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 143)
            (nil))))

(insn 17 16 19 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:393 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5159675)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 19 17 20 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 149 [ <variable>.vm_mm ])
        (mem/s/f/j:SI (reg/f:SI 139 [ D.13370 ]) [0 <variable>.vm_mm+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ D.13370 ])
        (nil)))

(insn 20 19 21 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 148)
        (plus:SI (reg/f:SI 149 [ <variable>.vm_mm ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 149 [ <variable>.vm_mm ])
        (nil)))

(note 21 20 22 2 NOTE_INSN_DELETED)

(insn 22 21 23 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 150)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 23 22 25 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 153 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 150)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 25 23 26 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 155)
        (plus:SI (reg:SI 153 [ <variable>.cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(note 26 25 27 2 NOTE_INSN_DELETED)

(insn 27 26 28 2 include/asm-generic/bitops/non-atomic.h:105 (parallel [
            (set (reg:SI 154 [ <variable>.cpu ])
                (if_then_else:SI (ge (reg:SI 153 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (reg:SI 153 [ <variable>.cpu ])
                    (reg:SI 155)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 153 [ <variable>.cpu ])
            (expr_list:REG_DEAD (reg:SI 155)
                (nil)))))

(insn 28 27 31 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 156)
        (ashiftrt:SI (reg:SI 154 [ <variable>.cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.cpu ])
        (expr_list:REG_EQUAL (div:SI (reg:SI 153 [ <variable>.cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 31 28 32 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 135 [ D.13510 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 156)
                    (const_int 4 [0x4]))
                (reg/f:SI 148)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_DEAD (reg/f:SI 148)
            (expr_list:REG_UNUSED (reg:SI 135 [ D.13510 ])
                (nil)))))

(note 32 31 33 2 NOTE_INSN_DELETED)

(insn 33 32 34 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:408 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 34 33 35 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:408 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 35 34 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 35 37 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:409 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 1") ("") 0 [
                    (reg/v:SI 137 [ uaddr ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5161723)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc] 159
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 37 36 38 4 9 "" [1 uses])

(note 38 37 39 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 39 38 40 4 NOTE_INSN_DELETED)

(insn 40 39 41 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:414 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(jump_insn 41 40 42 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:414 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  6 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 160 161
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 160 161
;; live  kill	 24 [cc]

;; Pred edge  4 [61.0%]  (fallthru)
(note 42 41 43 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 43 42 44 5 NOTE_INSN_DELETED)

(insn 44 43 45 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:416 (set (reg:SI 160)
        (and:SI (reg/v:SI 137 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ uaddr ])
        (nil)))

(insn 45 44 46 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:416 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 3") ("") 0 [
                    (reg:SI 160)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5162619)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u55(11){ }u56(13){ }u57(25){ }u58(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [39.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 46 45 47 6 10 "" [1 uses])

(note 47 46 48 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 0 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:422 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5163387)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 14.
deleting insn with uid = 21.
deleting insn with uid = 26.
deleting insn with uid = 32.
deleting insn with uid = 39.
deleting insn with uid = 43.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 33.
deleting insn with uid = 33.
verify found no changes in insn with uid = 34.
rescanning insn with uid = 40.
deleting insn with uid = 40.
verify found no changes in insn with uid = 41.
rescanning insn with uid = 44.
deleting insn with uid = 44.
ending the processing of deferred insns

;; Function ipi_flush_tlb_kernel_page (ipi_flush_tlb_kernel_page)[0:749]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 16: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0
insn_cost 23: 0
insn_cost 26: 0
insn_cost 27: 0
Failed to match this instruction:
(set (reg/v:SI 133 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 137 [ <variable>.ta_start ])
    (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
            (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32]))
deferring deletion of insn with uid = 2.
modifying insn i3     8 r137:SI=[r0:SI+0x4]
      REG_DEAD: r0:SI
deferring rescan insn with uid = 8.
Failed to match this instruction:
(set (reg:SI 138)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])
        (const_int -4081 [0xfffffffffffff00f])))
Successfully matched this instruction:
(set (reg/v:SI 134 [ kaddr ])
    (and:SI (reg:SI 137 [ <variable>.ta_start ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r134:SI=r137:SI&0xfffffffffffff000
      REG_DEAD: r137:SI
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (reg/v:SI 134 [ kaddr ])
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])
        (const_int -4096 [0xfffffffffffff000])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
deferring deletion of insn with uid = 12.
modifying other_insn    14 pc={(cc:CC_NOOV==0x0)?L17:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 14.
modifying insn i3    13 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x4),0x0)
deferring rescan insn with uid = 13.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 19 [0x13]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 24)
        (pc)))
deferring deletion of insn with uid = 19.
modifying other_insn    21 pc={(cc:CC_NOOV==0x0)?L24:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 21.
modifying insn i3    20 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x13),0x0)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 20.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))
        (label_ref 24)
        (pc)))


ipi_flush_tlb_kernel_page

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,6u} r12={1d} r13={1d,6u} r14={1d,1u} r24={4d,2u} r25={1d,6u} r26={1d,5u} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,1u} r137={1d,1u,1d} r138={1d,1u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 60{22d,37u,1e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 136 137 138 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 136 137 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 4 3 2 NOTE_INSN_DELETED)

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:428 (set (reg/f:SI 136)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:428 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 136)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:430 (set (reg:SI 137 [ <variable>.ta_start ])
        (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ arg ])
        (nil)))

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:430 (set (reg/v:SI 134 [ kaddr ])
        (and:SI (reg:SI 137 [ <variable>.ta_start ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 137 [ <variable>.ta_start ])
        (nil)))

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:433 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5164795)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 12 11 13 2 NOTE_INSN_DELETED)

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:446 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:446 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(11){ }u14(13){ }u15(25){ }u16(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 15 14 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:447 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 1") ("") 0 [
                    (reg/v:SI 134 [ kaddr ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5166587)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 17 16 18 4 15 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 19 18 20 4 NOTE_INSN_DELETED)

(insn 20 19 21 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:452 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(jump_insn 21 20 22 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:452 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  5 [61.0%]  (fallthru)
;; Succ edge  6 [39.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  4 [61.0%]  (fallthru)
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:453 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 1") ("") 0 [
                    (reg/v:SI 134 [ kaddr ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5167355)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 134 [ kaddr ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u30(11){ }u31(13){ }u32(25){ }u33(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [39.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 23 25 6 16 "" [1 uses])

(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:456 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5167739)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 27 26 0 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:457 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 5167867)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 9.
deleting insn with uid = 12.
deleting insn with uid = 19.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 13.
deleting insn with uid = 13.
verify found no changes in insn with uid = 14.
rescanning insn with uid = 20.
deleting insn with uid = 20.
verify found no changes in insn with uid = 21.
ending the processing of deferred insns

;; Function ipi_flush_tlb_range (ipi_flush_tlb_range)[0:750]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
Failed to match this instruction:
(set (reg/f:SI 136 [ cpu_tlb.flush_user_range ])
    (mem/s/f/j/c:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>) [0 cpu_tlb.flush_user_range+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                    (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32]))
        (set (reg/v/f:SI 134 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                    (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32]))
        (set (reg/v/f:SI 134 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Successfully matched this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (reg/f:SI 135) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 8.
modifying insn i3    12 call [[r135:SI]] argc:0x0
      REG_DEAD: r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r1:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
    ])


ipi_flush_tlb_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,3u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 151{133d,18u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 135 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp_tlb.c:66 (set (reg/v/f:SI 134 [ arg ])
        (reg:SI 0 r0 [ arg ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ arg ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/smp_tlb.c:69 (set (reg/f:SI 135)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 arch/arm/kernel/smp_tlb.c:69 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp_tlb.c:69 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ arg ])
                (const_int 8 [0x8])) [0 <variable>.ta_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/smp_tlb.c:69 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (reg/v/f:SI 134 [ arg ]) [0 <variable>.ta_vma+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ arg ])
        (nil)))

(call_insn 12 11 0 2 arch/arm/kernel/smp_tlb.c:69 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (reg/f:SI 135) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 2 r2)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function ipi_flush_tlb_kernel_range (ipi_flush_tlb_kernel_range)[0:751]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
Failed to match this instruction:
(set (reg/f:SI 136 [ cpu_tlb.flush_kern_range ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 4 [0x4]))) [0 cpu_tlb.flush_kern_range+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                    (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32]))
        (set (reg/v/f:SI 134 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                    (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32]))
        (set (reg/v/f:SI 134 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Successfully matched this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 135)
                        (const_int 4 [0x4])) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 8.
modifying insn i3    11 call [[r135:SI+0x4]] argc:0x0
      REG_DEAD: r135:SI
      REG_DEAD: r0:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 11.
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                            (const_int 4 [0x4]))) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                            (const_int 4 [0x4]))) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
    ])


ipi_flush_tlb_kernel_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r134={1d,2u} r135={1d,1u} r136={1d,1u} 
;;    total ref usage 148{132d,16u,0e} in 5{4 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 134 135 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp_tlb.c:73 (set (reg/v/f:SI 134 [ arg ])
        (reg:SI 0 r0 [ arg ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ arg ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/smp_tlb.c:76 (set (reg/f:SI 135)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(note 8 7 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 arch/arm/kernel/smp_tlb.c:76 (set (reg:SI 0 r0)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ arg ])
                (const_int 4 [0x4])) [0 <variable>.ta_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/smp_tlb.c:76 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ arg ])
                (const_int 8 [0x8])) [0 <variable>.ta_end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ arg ])
        (nil)))

(call_insn 11 10 0 2 arch/arm/kernel/smp_tlb.c:76 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 135)
                            (const_int 4 [0x4])) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
rescanning insn with uid = 11.
deleting insn with uid = 11.
ending the processing of deferred insns

;; Function flush_tlb_kernel_range (flush_tlb_kernel_range)[0:757]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 18: 4
insn_cost 19: 4
insn_cost 21: 8
insn_cost 22: 8
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 44: 0
insn_cost 30: 8
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 0
Failed to match this instruction:
(set (reg:SI 137 [ smp_on_up ])
    (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 136) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 137 [ smp_on_up ])
    (high:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 137 [ smp_on_up ])
                (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 137 [ smp_on_up ])
            (const_int 0 [0x0]))
        (label_ref 28)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 136) [0 smp_on_up+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 28)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 136) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 139)
    (zero_extract:SI (reg/v:SI 133 [ __val ])
        (const_int 4 [0x4])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r139:SI=zero_extract(r133:SI,0x4,0xc)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 14.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg/v:SI 133 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 139)
            (const_int 1 [0x1]))
        (label_ref 28)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extract:SI (reg/v:SI 133 [ __val ])
                (const_int 4 [0x4])
                (const_int 12 [0xc]))
            (const_int 1 [0x1]))
        (label_ref 28)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -12 [0xfffffffffffffff4])))
deferring deletion of insn with uid = 21.
modifying insn i3    23 r1:SI=sfp:SI-0xc
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (reg/f:SI 143 [ cpu_tlb.flush_kern_range ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 4 [0x4]))) [0 cpu_tlb.flush_kern_range+0 S4 A32]))
Successfully matched this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 142)
                        (const_int 4 [0x4])) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 31.
modifying insn i3    34 call [[r142:SI+0x4]] argc:0x0
      REG_DEAD: r142:SI
      REG_DEAD: r0:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 34.
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                            (const_int 4 [0x4]))) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                            (const_int 4 [0x4]))) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
    ])


flush_tlb_kernel_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={4d,1u} r3={3d} r11={1d,6u} r12={3d} r13={1d,8u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,2u} r25={1d,9u,1d} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} 
;;    total ref usage 313{262d,50u,1e} in 21{19 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/smp_tlb.c:130 (set (reg/v:SI 134 [ start ])
        (reg:SI 0 r0 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ start ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/smp_tlb.c:130 (set (reg/v:SI 135 [ end ])
        (reg:SI 1 r1 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ end ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg/f:SI 136)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:SI 137 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 136) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ smp_on_up ])
        (nil)))

(jump_insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 138 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc] 133 138 139
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (parallel [
            (set (reg/v:SI 133 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 7") ("=r") 0 []
                     [] 2012747))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 13 12 14 3 NOTE_INSN_DELETED)

(insn 14 13 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:SI 139)
        (zero_extract:SI (reg/v:SI 133 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 133 [ __val ])
        (nil)))

(insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(jump_insn 16 15 17 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2200 [0x898])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135


;; Succ edge  4 [78.0%]  (fallthru)
;; Succ edge  5 [22.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 141
;; live  kill	 14 [lr]

;; Pred edge  3 [78.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/kernel/smp_tlb.c:133 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ta.ta_start+0 S4 A32])
        (reg/v:SI 134 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ start ])
        (nil)))

(insn 19 18 21 4 arch/arm/kernel/smp_tlb.c:134 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ta.ta_end+0 S4 A32])
        (reg/v:SI 135 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ end ])
        (nil)))

(note 21 19 22 4 NOTE_INSN_DELETED)

(insn 22 21 23 4 arch/arm/kernel/smp_tlb.c:135 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ipi_flush_tlb_kernel_range") [flags 0x3] <function_decl 0x10f4ce00 ipi_flush_tlb_kernel_range>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ipi_flush_tlb_kernel_range") [flags 0x3] <function_decl 0x10f4ce00 ipi_flush_tlb_kernel_range>)
        (nil)))

(insn 23 22 24 4 arch/arm/kernel/smp_tlb.c:135 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 24 23 25 4 arch/arm/kernel/smp_tlb.c:135 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 44 4 arch/arm/kernel/smp_tlb.c:135 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b23600 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 44 25 45 4 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%] 

(barrier 45 44 28)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 0 [r0] 1 [r1] 142 143
;; live  kill	 14 [lr]

;; Pred edge  3 [22.0%] 
;; Pred edge  2 [50.0%] 
(code_label 28 45 29 5 29 "" [2 uses])

(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 5 arch/arm/kernel/smp_tlb.c:137 (set (reg/f:SI 142)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(note 31 30 32 5 NOTE_INSN_DELETED)

(insn 32 31 33 5 arch/arm/kernel/smp_tlb.c:137 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ start ])
        (nil)))

(insn 33 32 34 5 arch/arm/kernel/smp_tlb.c:137 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ end ])
        (nil)))

(call_insn 34 33 40 5 arch/arm/kernel/smp_tlb.c:137 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 142)
                            (const_int 4 [0x4])) [0 cpu_tlb.flush_kern_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 40 34 43 6 31 "" [1 uses])

(note 43 40 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
deleting insn with uid = 21.
deleting insn with uid = 31.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 34.
deleting insn with uid = 34.
ending the processing of deferred insns

;; Function flush_tlb_kernel_page (flush_tlb_kernel_page)[0:755]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
insn_cost 17: 4
insn_cost 19: 8
insn_cost 20: 8
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0
insn_cost 58: 0
insn_cost 28: 8
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 0
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 0
insn_cost 37: 0
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 0
insn_cost 44: 0
insn_cost 47: 0
insn_cost 48: 0
Failed to match this instruction:
(set (reg:SI 138 [ smp_on_up ])
    (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 138 [ smp_on_up ])
    (high:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 138 [ smp_on_up ])
                (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 138 [ smp_on_up ])
            (const_int 0 [0x0]))
        (label_ref 26)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 26)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 140)
    (zero_extract:SI (reg/v:SI 135 [ __val ])
        (const_int 4 [0x4])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r140:SI=zero_extract(r135:SI,0x4,0xc)
      REG_DEAD: r135:SI
deferring rescan insn with uid = 13.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg/v:SI 135 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 140)
            (const_int 1 [0x1]))
        (label_ref 26)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extract:SI (reg/v:SI 135 [ __val ])
                (const_int 4 [0x4])
                (const_int 12 [0xc]))
            (const_int 1 [0x1]))
        (label_ref 26)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -12 [0xfffffffffffffff4])))
deferring deletion of insn with uid = 19.
modifying insn i3    21 r1:SI=sfp:SI-0xc
deferring rescan insn with uid = 21.
Failed to match this instruction:
(set (reg/v:SI 133 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg/v:SI 134 [ kaddr ])
    (and:SI (reg/v:SI 136 [ kaddr ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 30.
modifying insn i3    31 r134:SI=r136:SI&0xfffffffffffff000
      REG_DEAD: r136:SI
deferring rescan insn with uid = 31.
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 38)
        (pc)))
deferring deletion of insn with uid = 33.
modifying other_insn    35 pc={(cc:CC_NOOV==0x0)?L38:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 35.
modifying insn i3    34 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x4),0x0)
deferring rescan insn with uid = 34.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))
        (label_ref 38)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 19 [0x13]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 45)
        (pc)))
deferring deletion of insn with uid = 40.
modifying other_insn    42 pc={(cc:CC_NOOV==0x0)?L45:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 42.
modifying insn i3    41 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x13),0x0)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 41.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))
        (label_ref 45)
        (pc)))


flush_tlb_kernel_page

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,10u} r12={2d} r13={1d,11u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={8d,4u} r25={1d,12u,1d} r26={1d,9u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,2u,1d} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 219{150d,67u,2e} in 27{26 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp_tlb.c:107 (set (reg/v:SI 136 [ kaddr ])
        (reg:SI 0 r0 [ kaddr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ kaddr ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg/f:SI 137)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:SI 138 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ smp_on_up ])
        (nil)))

(jump_insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 139 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	 24 [cc] 135 139 140
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (parallel [
            (set (reg/v:SI 135 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 7") ("=r") 0 []
                     [] 2012747))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:SI 140)
        (zero_extract:SI (reg/v:SI 135 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 135 [ __val ])
        (nil)))

(insn 14 13 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(jump_insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5858 [0x16e2])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136


;; Succ edge  4 [41.4%]  (fallthru)
;; Succ edge  5 [58.6%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 142
;; live  kill	 14 [lr]

;; Pred edge  3 [41.4%]  (fallthru)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 16 19 4 arch/arm/kernel/smp_tlb.c:110 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ta.ta_start+0 S4 A32])
        (reg/v:SI 136 [ kaddr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ kaddr ])
        (nil)))

(note 19 17 20 4 NOTE_INSN_DELETED)

(insn 20 19 21 4 arch/arm/kernel/smp_tlb.c:111 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ipi_flush_tlb_kernel_page") [flags 0x3] <function_decl 0x10f4cc00 ipi_flush_tlb_kernel_page>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ipi_flush_tlb_kernel_page") [flags 0x3] <function_decl 0x10f4cc00 ipi_flush_tlb_kernel_page>)
        (nil)))

(insn 21 20 22 4 arch/arm/kernel/smp_tlb.c:111 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 22 21 23 4 arch/arm/kernel/smp_tlb.c:111 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 23 22 58 4 arch/arm/kernel/smp_tlb.c:111 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b23600 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 58 23 59 4 (set (pc)
        (label_ref 54)) -1 (nil))
;; End of basic block 4 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%] 

(barrier 59 58 26)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 24 [cc] 133 134 143 144 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	 24 [cc] 133 134 143 144 145
;; live  kill	

;; Pred edge  3 [58.6%] 
;; Pred edge  2 [50.0%] 
(code_label 26 59 27 5 35 "" [2 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:428 (set (reg/f:SI 143)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:428 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 143)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(note 30 29 31 5 NOTE_INSN_DELETED)

(insn 31 30 32 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:430 (set (reg/v:SI 134 [ kaddr ])
        (and:SI (reg/v:SI 136 [ kaddr ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ kaddr ])
        (nil)))

(insn 32 31 33 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:433 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5164795)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 33 32 34 5 NOTE_INSN_DELETED)

(insn 34 33 35 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:446 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 35 34 36 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:446 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 38)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  5 [50.0%]  (fallthru)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:447 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 1") ("") 0 [
                    (reg/v:SI 134 [ kaddr ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5166587)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(11){ }u46(13){ }u47(25){ }u48(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 146
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 38 37 39 7 37 "" [1 uses])

(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 40 39 41 7 NOTE_INSN_DELETED)

(insn 41 40 42 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:452 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(jump_insn 42 41 43 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:452 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  7 [50.0%]  (fallthru)
(note 43 42 44 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 44 43 45 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:453 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 1") ("") 0 [
                    (reg/v:SI 134 [ kaddr ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5167355)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg/v:SI 134 [ kaddr ])
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 45 44 46 9 38 "" [1 uses])

(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:456 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5167739)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 48 47 54 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:457 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 5167867)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 54 48 57 10 39 "" [1 uses])

(note 57 54 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 12.
deleting insn with uid = 19.
deleting insn with uid = 30.
deleting insn with uid = 33.
deleting insn with uid = 40.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 31.
deleting insn with uid = 31.
rescanning insn with uid = 34.
deleting insn with uid = 34.
verify found no changes in insn with uid = 35.
rescanning insn with uid = 41.
deleting insn with uid = 41.
verify found no changes in insn with uid = 42.
ending the processing of deferred insns

;; Function flush_tlb_all (flush_tlb_all)[0:752]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 0
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 17: 8
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 24: 8
insn_cost 25: 4
insn_cost 26: 0
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 31: 4
insn_cost 32: 0
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0
insn_cost 39: 4
insn_cost 40: 0
insn_cost 43: 0
insn_cost 44: 0
Failed to match this instruction:
(set (reg:SI 136 [ smp_on_up ])
    (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 135) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 136 [ smp_on_up ])
    (high:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 136 [ smp_on_up ])
                (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 136 [ smp_on_up ])
            (const_int 0 [0x0]))
        (label_ref 22)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 135) [0 smp_on_up+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 22)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 135) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 138)
    (zero_extract:SI (reg/v:SI 134 [ __val ])
        (const_int 4 [0x4])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 11.
modifying insn i3    12 r138:SI=zero_extract(r134:SI,0x4,0xc)
      REG_DEAD: r134:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg/v:SI 134 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 138)
            (const_int 1 [0x1]))
        (label_ref 22)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extract:SI (reg/v:SI 134 [ __val ])
                (const_int 4 [0x4])
                (const_int 12 [0xc]))
            (const_int 1 [0x1]))
        (label_ref 22)
        (pc)))
Failed to match this instruction:
(set (reg/v:SI 133 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 12 [0xc]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 33)
        (pc)))
deferring deletion of insn with uid = 27.
modifying other_insn    29 pc={(cc:CC_NOOV==0x0)?L33:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 29.
modifying insn i3    28 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0xc),0x0)
deferring rescan insn with uid = 28.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 12 [0xc]))
            (const_int 0 [0x0]))
        (label_ref 33)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                (const_int 0 [0x0])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5151867)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
        (const_int 0 [0x0])
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5151867)
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 20 [0x14]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 41)
        (pc)))
deferring deletion of insn with uid = 35.
modifying other_insn    37 pc={(cc:CC_NOOV==0x0)?L41:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 37.
modifying insn i3    36 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x14),0x0)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 36.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))
        (label_ref 41)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                (const_int 0 [0x0])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5152635)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
        (const_int 0 [0x0])
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5152635)


flush_tlb_all

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 24[cc]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,9u} r12={2d} r13={1d,10u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={8d,4u} r25={1d,9u} r26={1d,8u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 203{147d,56u,0e} in 25{24 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg/f:SI 135)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:SI 136 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 135) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ smp_on_up ])
        (nil)))

(jump_insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u7(11){ }u8(13){ }u9(25){ }u10(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 137 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 137 138
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (parallel [
            (set (reg/v:SI 134 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 7") ("=r") 0 []
                     [] 2012747))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 11 10 12 3 NOTE_INSN_DELETED)

(insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:SI 138)
        (zero_extract:SI (reg/v:SI 134 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 134 [ __val ])
        (nil)))

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (nil)))

(jump_insn 14 13 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5858 [0x16e2])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  4 [41.4%]  (fallthru)
;; Succ edge  5 [58.6%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	

;; Pred edge  3 [41.4%]  (fallthru)
(note 15 14 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 17 15 18 4 arch/arm/kernel/smp_tlb.c:82 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ipi_flush_tlb_all") [flags 0x3] <function_decl 0x10f4c900 ipi_flush_tlb_all>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ipi_flush_tlb_all") [flags 0x3] <function_decl 0x10f4c900 ipi_flush_tlb_all>)
        (nil)))

(insn 18 17 19 4 arch/arm/kernel/smp_tlb.c:82 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/smp_tlb.c:82 (set (reg:SI 2 r2)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 20 19 21 4 arch/arm/kernel/smp_tlb.c:82 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("on_each_cpu") [flags 0x41] <function_decl 0x10b23600 on_each_cpu>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 21 20 22)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 140 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 140 141
;; live  kill	

;; Pred edge  3 [58.6%] 
;; Pred edge  2 [50.0%] 
(code_label 22 21 23 5 43 "" [2 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/f:SI 140)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:324 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 140)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 26 25 27 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:327 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5151227)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 27 26 28 5 NOTE_INSN_DELETED)

(insn 28 27 29 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 12 [0xc]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 29 28 30 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:331 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 142
;; live  kill	 24 [cc]

;; Pred edge  5 [50.0%]  (fallthru)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (set (reg:SI 142)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:332 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 0") ("") 0 [
                    (reg:SI 142)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5151867)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 33 32 34 7 44 "" [1 uses])

(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 35 34 36 7 NOTE_INSN_DELETED)

(insn 36 35 37 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 20 [0x14]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(jump_insn 37 36 38 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:337 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 144
;; live  kill	 24 [cc]

;; Pred edge  7 [50.0%]  (fallthru)
(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (set (reg:SI 144)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:338 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 144)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5152635)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 41 40 42 9 45 "" [1 uses])

(note 42 41 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:341 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5153019)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 44 43 0 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:342 (parallel [
            (asm_operands/v ("isb") ("") 0 []
                 [] 5153147)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 27.
deleting insn with uid = 35.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 28.
deleting insn with uid = 28.
verify found no changes in insn with uid = 29.
rescanning insn with uid = 36.
deleting insn with uid = 36.
verify found no changes in insn with uid = 37.
ending the processing of deferred insns

;; Function ipi_flush_tlb_mm (ipi_flush_tlb_mm)[0:747]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 16 (  1.8)


ipi_flush_tlb_mm

Dataflow summary:
def_info->table_size = 156, use_info->table_size = 72
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r3={2d} r11={1d,8u} r12={2d} r13={1d,10u,1d} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,4u} r25={1d,8u} r26={1d,7u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,6u} r138={1d} r143={1d,1u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,3u,1d} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 226{155d,69u,2e} in 39{38 regular + 1 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(11){ }d10(12){ }d11(13){ }d13(14){ }d30(25){ }d31(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 138 143 146 147 148 149 150 151 155 156 157 158 161 162 164
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 138 143 146 147 148 149 150 151 155 156 157 158 161 162 164
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	 14 [lr]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 165
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134

( 4 )->[5]->( 6 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 166
;; live  kill	 24 [cc]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134

( 4 5 )->[6]->( 7 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 167
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 6 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 168
;; live  kill	 24 [cc]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u68(11){ }u69(13){ }u70(14){ }u71(25){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 45 to worklist
  Adding insn 42 to worklist
  Adding insn 38 to worklist
  Adding insn 37 to worklist
  Adding insn 31 to worklist
  Adding insn 30 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 10 to worklist
  Adding insn 47 to worklist
  Adding insn 52 to worklist
  Adding insn 55 to worklist
  Adding insn 60 to worklist
  Adding insn 63 to worklist
  Adding insn 66 to worklist
Finished finding needed instructions:
processing block 8 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 7 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 62 to worklist
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 59 to worklist
  Adding insn 58 to worklist
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
  Adding insn 54 to worklist
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 51 to worklist
  Adding insn 50 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
  Adding insn 44 to worklist
  Adding insn 43 to worklist
  Adding insn 36 to worklist
  Adding insn 35 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 24 to worklist
  Adding insn 22 to worklist
  Adding insn 19 to worklist
  Adding insn 15 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 12 to worklist
  Adding insn 9 to worklist
  Adding insn 8 to worklist
  Adding insn 7 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 9 n_edges 11 count 16 (  1.8)
insn_cost 2: 4
insn_cost 7: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 19: 4
insn_cost 22: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 16
insn_cost 27: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 35: 4
insn_cost 36: 8
insn_cost 37: 4
insn_cost 38: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 47: 0
insn_cost 50: 4
insn_cost 51: 4
insn_cost 52: 0
insn_cost 54: 4
insn_cost 55: 0
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 0
insn_cost 62: 4
insn_cost 63: 0
insn_cost 66: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 133 [ D.13829 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
        (set (reg/v/f:SI 146 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 133 [ D.13829 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ arg ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
        (set (reg/v/f:SI 146 [ arg ])
            (reg:SI 0 r0 [ arg ]))
    ])
Failed to match this instruction:
(set (reg/v:SI 134 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg/f:SI 135 [ D.13817 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r135:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 13.
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 135 [ D.13817 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 135 [ D.13817 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(set (reg:SI 150)
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 135 [ D.13817 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 150)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 135 [ D.13817 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg/f:SI 135 [ D.13817 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 150)
    (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (reg:SI 149 [ <variable>.preempt_count ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 150)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 150)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 155 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 155 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 156 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 155 [ <variable>.cpu ])))
Successfully matched this instruction:
(set (reg:SI 156 [ <variable>.cpu ])
    (if_then_else:SI (ge (reg:SI 155 [ <variable>.cpu ])
            (const_int 0 [0x0]))
        (reg:SI 155 [ <variable>.cpu ])
        (reg:SI 157)))
deferring deletion of insn with uid = 25.
modifying insn i3    26 {r156:SI={(r155:SI>=0x0)?r155:SI:r157:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r155:SI
      REG_DEAD: r157:SI
deferring rescan insn with uid = 26.
Failed to match this instruction:
(parallel [
        (set (reg:SI 156 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (reg:SI 155 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (reg:SI 155 [ <variable>.cpu ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 156 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:SI 155 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 155 [ <variable>.cpu ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 156 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 156 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 157)
    (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 158)
    (ashiftrt:SI (if_then_else:SI (ge (reg:SI 155 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (reg:SI 155 [ <variable>.cpu ])
            (reg:SI 157))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 158)
    (ashiftrt:SI (plus:SI (mult:SI (lt:SI (reg:SI 155 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (const_int 31 [0x1f]))
            (reg:SI 155 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Successfully matched this instruction:
(set (reg:SI 156 [ <variable>.cpu ])
    (lt:SI (reg:SI 155 [ <variable>.cpu ])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 158)
    (ashiftrt:SI (plus:SI (mult:SI (reg:SI 156 [ <variable>.cpu ])
                (const_int 31 [0x1f]))
            (reg:SI 155 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 138 [ D.13810 ])
    (mem/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 158)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ arg ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 138 [ D.13810 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 156 [ <variable>.cpu ])
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 151)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 138 [ D.13810 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 155 [ <variable>.cpu ])
                            (const_int 0 [0x0]))
                        (reg:SI 155 [ <variable>.cpu ])
                        (reg:SI 157))
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 151)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 158)
    (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 155 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (reg:SI 155 [ <variable>.cpu ])
                (reg:SI 157))
            (const_int 3 [0x3]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 138 [ D.13810 ])
    (mem/v:SI (plus:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 156 [ <variable>.cpu ])
                        (const_int 3 [0x3]))
                    (const_int -4 [0xfffffffffffffffc]))
                (reg/v/f:SI 146 [ arg ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 158)
    (plus:SI (and:SI (ashiftrt:SI (reg:SI 156 [ <variable>.cpu ])
                (const_int 3 [0x3]))
            (const_int -4 [0xfffffffffffffffc]))
        (reg/v/f:SI 146 [ arg ])))
Failed to match this instruction:
(set (reg:SI 162)
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (reg:SI 161 [ <variable>.preempt_count ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Successfully matched this instruction:
(set (reg:SI 162)
    (const_int -1 [0xffffffffffffffff]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 162)))
Failed to match this instruction:
(set (reg:SI 164)
    (and:SI (mem/v:SI (reg/f:SI 135 [ D.13817 ]) [0 S4 A32])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 143 [ D.13797 ])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 48)
        (pc)))
deferring deletion of insn with uid = 43.
modifying other_insn    45 pc={(cc:CC_NOOV==0x0)?L48:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 45.
modifying insn i3    44 cc:CC_NOOV=cmp(zero_extract(r143:SI,0x1,0x1),0x0)
      REG_DEAD: r143:SI
deferring rescan insn with uid = 44.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/v:SI (reg/f:SI 135 [ D.13817 ]) [0 S4 A32])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 143 [ D.13797 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 48)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/v:SI (reg/f:SI 135 [ D.13817 ]) [0 S4 A32])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 48)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
deferring deletion of insn with uid = 50.
modifying other_insn    52 pc={(cc:CC_NOOV==0x0)?L56:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 52.
modifying insn i3    51 cc:CC_NOOV=cmp(zero_extract(r134:SI,0x1,0x10),0x0)
deferring rescan insn with uid = 51.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c7, 2") ("") 0 [
                (and:SI (reg:SI 133 [ D.13829 ])
                    (const_int 255 [0xff]))
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5156475)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c7, 2") ("") 0 [
        (and:SI (reg:SI 133 [ D.13829 ])
            (const_int 255 [0xff]))
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5156475)
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 21 [0x15]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 64)
        (pc)))
deferring deletion of insn with uid = 58.
modifying other_insn    60 pc={(cc:CC_NOOV==0x0)?L64:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 60.
modifying insn i3    59 cc:CC_NOOV=cmp(zero_extract(r134:SI,0x1,0x15),0x0)
      REG_DEAD: r134:SI
deferring rescan insn with uid = 59.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0x0]))
        (label_ref 64)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                (const_int 0 [0x0])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5157371)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
        (const_int 0 [0x0])
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5157371)


ipi_flush_tlb_mm

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={2d,1u} r1={2d} r2={2d} r3={2d} r11={1d,8u} r12={2d} r13={1d,10u,1d} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={7d,4u} r25={1d,8u} r26={1d,7u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,6u} r138={1d} r143={1d,1u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r155={1d,3u,1d} r156={1d,1u} r157={1d,1u} r158={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 226{155d,69u,2e} in 34{33 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 138 143 146 147 148 149 150 151 155 156 157 158 161 162 164
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 138 143 146 147 148 149 150 151 155 156 157 158 161 162 164
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp_tlb.c:45 (set (reg/v/f:SI 146 [ arg ])
        (reg:SI 0 r0 [ arg ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ arg ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:349 (set (reg:SI 133 [ D.13829 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ arg ])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:350 (set (reg/f:SI 147)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:350 (set (reg/v:SI 134 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 147)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 10 9 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:353 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5154555)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 12 10 13 2 NOTE_INSN_DELETED)

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 135 [ D.13817 ])
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (set (reg:SI 149 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (set (reg:SI 150)
        (plus:SI (reg:SI 149 [ <variable>.preempt_count ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.preempt_count ])
        (nil)))

(insn 16 15 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(insn 17 16 19 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5154814)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 19 17 22 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 151)
        (plus:SI (reg/v/f:SI 146 [ arg ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 146 [ arg ])
        (nil)))

(insn 22 19 24 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 155 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 22 25 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 157)
        (plus:SI (reg:SI 155 [ <variable>.cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(note 25 24 26 2 NOTE_INSN_DELETED)

(insn 26 25 27 2 include/asm-generic/bitops/non-atomic.h:105 (parallel [
            (set (reg:SI 156 [ <variable>.cpu ])
                (if_then_else:SI (ge (reg:SI 155 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (reg:SI 155 [ <variable>.cpu ])
                    (reg:SI 157)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 155 [ <variable>.cpu ])
            (expr_list:REG_DEAD (reg:SI 157)
                (nil)))))

(insn 27 26 30 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 158)
        (ashiftrt:SI (reg:SI 156 [ <variable>.cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 156 [ <variable>.cpu ])
        (expr_list:REG_EQUAL (div:SI (reg:SI 155 [ <variable>.cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 30 27 31 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.13810 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 158)
                    (const_int 4 [0x4]))
                (reg/f:SI 151)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 158)
        (expr_list:REG_DEAD (reg/f:SI 151)
            (expr_list:REG_UNUSED (reg:SI 138 [ D.13810 ])
                (nil)))))

(insn 31 30 35 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5156090)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 35 31 36 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (reg:SI 161 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (reg:SI 162)
        (plus:SI (reg:SI 161 [ <variable>.preempt_count ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.preempt_count ])
        (nil)))

(insn 37 36 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13817 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 38 37 42 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5156090)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 42 38 43 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 143 [ D.13797 ])
        (mem/v:SI (reg/f:SI 135 [ D.13817 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ D.13817 ])
        (nil)))

(note 43 42 44 2 NOTE_INSN_DELETED)

(insn 44 43 45 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 143 [ D.13797 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 143 [ D.13797 ])
        (nil)))

(jump_insn 45 44 46 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 48)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [0.0%]  (fallthru)
(note 46 45 47 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 47 46 48 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10a55380 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 165
;; live  kill	

;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 48 47 49 4 50 "" [1 uses])

(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 50 49 51 4 NOTE_INSN_DELETED)

(insn 51 50 52 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:367 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 52 51 53 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:367 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u46(11){ }u47(13){ }u48(25){ }u49(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 166
;; live  kill	 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 53 52 54 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:368 (set (reg:SI 166)
        (and:SI (reg:SI 133 [ D.13829 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.13829 ])
        (nil)))

(insn 55 54 56 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:368 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 2") ("") 0 [
                    (reg:SI 166)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5156475)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 166)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 167
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 167
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 56 55 57 6 51 "" [1 uses])

(note 57 56 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 58 57 59 6 NOTE_INSN_DELETED)

(insn 59 58 60 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:373 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 134 [ __tlb_flag ])
        (nil)))

(jump_insn 60 59 61 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:373 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  7 [61.0%]  (fallthru)
;; Succ edge  8 [39.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 168
;; live  kill	 24 [cc]

;; Pred edge  6 [61.0%]  (fallthru)
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:375 (set (reg:SI 168)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:375 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 168)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5157371)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [39.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 64 63 65 8 52 "" [1 uses])

(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 0 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:381 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5158139)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 12.
deleting insn with uid = 25.
deleting insn with uid = 43.
deleting insn with uid = 50.
deleting insn with uid = 58.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 44.
deleting insn with uid = 44.
verify found no changes in insn with uid = 45.
rescanning insn with uid = 51.
deleting insn with uid = 51.
verify found no changes in insn with uid = 52.
rescanning insn with uid = 59.
deleting insn with uid = 59.
verify found no changes in insn with uid = 60.
ending the processing of deferred insns

;; Function on_each_cpu_mask.clone.0 (on_each_cpu_mask.clone.0)[0:758]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 10 (  1.4)


on_each_cpu_mask.clone.0

Dataflow summary:
def_info->table_size = 390, use_info->table_size = 75
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,3u} r1={5d,2u} r2={5d,2u} r3={5d,1u} r11={1d,6u} r12={4d} r13={1d,11u,2d} r14={3d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,6u} r26={1d,5u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,4u,1d} r134={1d,3u} r137={1d,1u} r139={1d,3u} r142={1d,1u} r144={1d,2u} r145={1d,2u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} 
;;    total ref usage 463{389d,71u,3e} in 39{36 regular + 3 call} insns.

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d5(0){ }d10(1){ }d15(2){ }d20(3){ }d21(11){ }d25(12){ }d26(13){ }d29(14){ }d63(25){ }d64(26){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  kill	
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 137 144 145 146 147 148 149 153 154 155 157 158 159
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 137 144 145 146 147 148 149 153 154 155 157 158 159
;; live  kill	 14 [lr]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]

( 2 3 )->[4]->( 5 6 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 142 160 161 162 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 142 160 161 162 164
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]

( 4 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]

( 4 )->[6]->( 1 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]

( 5 6 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u71(11){ }u72(13){ }u73(14){ }u74(25){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  use 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp]
;; live  gen 	
;; live  kill	
;; lr  out 	
;; live  out 	

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 31 to worklist
  Adding insn 19 to worklist
  Adding insn 14 to worklist
  Adding insn 13 to worklist
  Adding insn 39 to worklist
  Adding insn 56 to worklist
  Adding insn 53 to worklist
  Adding insn 49 to worklist
  Adding insn 48 to worklist
  Adding insn 42 to worklist
  Adding insn 58 to worklist
Finished finding needed instructions:
processing block 5 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 6 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
processing block 4 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 55 to worklist
  Adding insn 54 to worklist
  Adding insn 47 to worklist
  Adding insn 46 to worklist
  Adding insn 45 to worklist
  Adding insn 44 to worklist
processing block 3 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
  Adding insn 38 to worklist
processing block 2 lr out =  11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 145
  Adding insn 35 to worklist
  Adding insn 34 to worklist
  Adding insn 33 to worklist
  Adding insn 32 to worklist
  Adding insn 28 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 25 to worklist
  Adding insn 23 to worklist
  Adding insn 18 to worklist
  Adding insn 17 to worklist
  Adding insn 16 to worklist
  Adding insn 15 to worklist
  Adding insn 12 to worklist
  Adding insn 11 to worklist
  Adding insn 10 to worklist
  Adding insn 9 to worklist
  Adding insn 4 to worklist
  Adding insn 3 to worklist
  Adding insn 2 to worklist
df_worklist_dataflow_doublequeue:n_basic_blocks 7 n_edges 8 count 12 (  1.7)
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 0
insn_cost 23: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 16
insn_cost 28: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 5
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 38: 4
insn_cost 39: 0
insn_cost 42: 0
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 8
insn_cost 48: 4
insn_cost 49: 0
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 0
insn_cost 58: 0
Successfully matched this instruction:
(set (reg/f:SI 134 [ D.13871 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r134:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 10.
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 134 [ D.13871 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 134 [ D.13871 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(set (reg:SI 149)
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 149)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 134 [ D.13871 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 134 [ D.13871 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg/f:SI 134 [ D.13871 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 149)
    (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (reg:SI 148 [ <variable>.preempt_count ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 149)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 149)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 133 [ D.13877 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 154)
            (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 133 [ D.13877 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 153 [ D.13877 ])
    (plus:SI (mult:SI (lt:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 133 [ D.13877 ])))
Successfully matched this instruction:
(set (reg:SI 153 [ D.13877 ])
    (if_then_else:SI (ge (reg:SI 133 [ D.13877 ])
            (const_int 0 [0x0]))
        (reg:SI 133 [ D.13877 ])
        (reg:SI 154)))
deferring deletion of insn with uid = 26.
modifying insn i3    27 {r153:SI={(r133:SI>=0x0)?r133:SI:r154:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r154:SI
deferring rescan insn with uid = 27.
Failed to match this instruction:
(parallel [
        (set (reg:SI 153 [ D.13877 ])
            (plus:SI (mult:SI (lt:SI (reg:SI 133 [ D.13877 ])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (reg:SI 133 [ D.13877 ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 153 [ D.13877 ])
    (plus:SI (mult:SI (lt:SI (reg:SI 133 [ D.13877 ])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 133 [ D.13877 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 153 [ D.13877 ])
            (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 133 [ D.13877 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 153 [ D.13877 ])
            (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
        (set (reg:SI 133 [ D.13877 ])
            (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 133 [ D.13877 ])
    (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
            (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 153 [ D.13877 ])
    (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 155)
    (ashiftrt:SI (if_then_else:SI (ge (reg:SI 133 [ D.13877 ])
                (const_int 0 [0x0]))
            (reg:SI 133 [ D.13877 ])
            (reg:SI 154))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 155)
    (ashiftrt:SI (plus:SI (mult:SI (lt:SI (reg:SI 133 [ D.13877 ])
                    (const_int 0 [0x0]))
                (const_int 31 [0x1f]))
            (reg:SI 133 [ D.13877 ]))
        (const_int 5 [0x5])))
Successfully matched this instruction:
(set (reg:SI 153 [ D.13877 ])
    (lt:SI (reg:SI 133 [ D.13877 ])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 155)
    (ashiftrt:SI (plus:SI (mult:SI (reg:SI 153 [ D.13877 ])
                (const_int 31 [0x1f]))
            (reg:SI 133 [ D.13877 ]))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 137 [ D.13860 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 153 [ D.13877 ])
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/v/f:SI 146 [ mask ])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 137 [ D.13860 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 133 [ D.13877 ])
                            (const_int 0 [0x0]))
                        (reg:SI 133 [ D.13877 ])
                        (reg:SI 154))
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/v/f:SI 146 [ mask ])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 155)
    (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 133 [ D.13877 ])
                    (const_int 0 [0x0]))
                (reg:SI 133 [ D.13877 ])
                (reg:SI 154))
            (const_int 3 [0x3]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 158)
    (lshiftrt:SI (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
        (reg:SI 157)))
Failed to match this instruction:
(set (reg:SI 158)
    (lshiftrt:SI (reg:SI 137 [ D.13860 ])
        (and:SI (reg:SI 133 [ D.13877 ])
            (const_int 31 [0x1f]))))
Failed to match this instruction:
(set (reg:SI 158)
    (lshiftrt:SI (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 153 [ D.13877 ])
                        (const_int 3 [0x3]))
                    (const_int -4 [0xfffffffffffffffc]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
        (reg:SI 157)))
Failed to match this instruction:
(set (reg:SI 137 [ D.13860 ])
    (and:SI (ashiftrt:SI (reg:SI 153 [ D.13877 ])
            (const_int 3 [0x3]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 158)
    (lshiftrt:SI (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
        (and:SI (reg:SI 133 [ D.13877 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 157)
    (and:SI (reg:SI 133 [ D.13877 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 158)
    (lshiftrt:SI (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
        (reg:SI 157)))
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extract:SI (reg:SI 137 [ D.13860 ])
        (const_int 1 [0x1])
        (reg:SI 157)))
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extract:SI (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
        (const_int 1 [0x1])
        (reg:SI 157)))
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extract:SI (reg:SI 137 [ D.13860 ])
        (const_int 1 [0x1])
        (and:SI (reg:SI 133 [ D.13877 ])
            (const_int 31 [0x1f]))))
Successfully matched this instruction:
(set (reg:SI 158)
    (and:SI (reg:SI 133 [ D.13877 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:SI 159)
    (zero_extract:SI (reg:SI 137 [ D.13860 ])
        (const_int 1 [0x1])
        (reg:SI 158)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 158)
            (const_int 1 [0x1])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 40)
        (pc)))
deferring deletion of insn with uid = 34.
modifying other_insn    36 pc={(cc:CC_NOOV==0x0)?L40:pc}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 36.
modifying insn i3    35 cc:CC_NOOV=cmp(zero_extract(r158:SI,0x1,0x0),0x0)
      REG_DEAD: r158:SI
deferring rescan insn with uid = 35.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 137 [ D.13860 ])
            (const_int 1 [0x1])
            (reg:SI 157))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                        (const_int 4 [0x4]))
                    (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
            (const_int 1 [0x1])
            (reg:SI 157))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 158)
    (zero_extract:SI (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])
        (const_int 1 [0x1])
        (reg:SI 157)))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 137 [ D.13860 ])
            (const_int 1 [0x1])
            (and:SI (reg:SI 133 [ D.13877 ])
                (const_int 31 [0x1f])))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 158)
    (and:SI (reg:SI 133 [ D.13877 ])
        (const_int 31 [0x1f])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 137 [ D.13860 ])
            (const_int 1 [0x1])
            (reg:SI 158))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 158)
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 40)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 137 [ D.13860 ])
                (const_int 1 [0x1])
                (reg:SI 157))
            (const_int 0 [0x0]))
        (label_ref 40)
        (pc)))
Successfully matched this instruction:
(set (reg/f:SI 139 [ D.13855 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 44.
modifying insn i3    45 r139:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 45.
Failed to match this instruction:
(parallel [
        (set (reg:SI 161 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13855 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 161 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 139 [ D.13855 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(set (reg:SI 162)
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 162)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int -1 [0xffffffffffffffff])))
        (set (reg/f:SI 139 [ D.13855 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int -1 [0xffffffffffffffff])))
        (set (reg/f:SI 139 [ D.13855 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg/f:SI 139 [ D.13855 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 162)
    (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (reg:SI 161 [ <variable>.preempt_count ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Successfully matched this instruction:
(set (reg:SI 162)
    (const_int -1 [0xffffffffffffffff]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 162)))
Failed to match this instruction:
(set (reg:SI 164)
    (and:SI (mem/v:SI (reg/f:SI 139 [ D.13855 ]) [0 S4 A32])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ D.13847 ])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref:SI 65)
        (pc)))
deferring deletion of insn with uid = 54.
modifying other_insn    56 pc={(cc:CC_NOOV==0x0)?L65:pc}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 56.
modifying insn i3    55 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x1,0x1),0x0)
      REG_DEAD: r142:SI
deferring rescan insn with uid = 55.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/v:SI (reg/f:SI 139 [ D.13855 ]) [0 S4 A32])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 142 [ D.13847 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref:SI 65)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/v:SI (reg/f:SI 139 [ D.13855 ]) [0 S4 A32])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref:SI 65)
        (pc)))


on_each_cpu_mask.clone.0

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={6d,3u} r1={5d,2u} r2={5d,2u} r3={5d,1u} r11={1d,6u} r12={4d} r13={1d,11u,2d} r14={3d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={6d,3u} r25={1d,6u} r26={1d,5u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,4u,1d} r134={1d,3u} r137={1d,1u} r139={1d,3u} r142={1d,1u} r144={1d,2u} r145={1d,2u} r146={1d,2u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r164={1d,1u} 
;;    total ref usage 463{389d,71u,3e} in 34{31 regular + 3 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 137 144 145 146 147 148 149 153 154 155 157 158 159
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 137 144 145 146 147 148 149 153 154 155 157 158 159
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/smp_tlb.c:16 (set (reg/v/f:SI 144 [ func ])
        (reg:SI 0 r0 [ func ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ func ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/smp_tlb.c:16 (set (reg/v/f:SI 145 [ info ])
        (reg:SI 1 r1 [ info ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ info ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/smp_tlb.c:16 (set (reg/v/f:SI 146 [ mask ])
        (reg:SI 2 r2 [ mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ mask ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 134 [ D.13871 ])
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 arch/arm/kernel/smp_tlb.c:19 (set (reg:SI 148 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/smp_tlb.c:19 (set (reg:SI 149)
        (plus:SI (reg:SI 148 [ <variable>.preempt_count ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.preempt_count ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/smp_tlb.c:19 (set (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/smp_tlb.c:19 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5180162)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 15 14 16 2 arch/arm/kernel/smp_tlb.c:21 (set (reg:SI 0 r0)
        (reg/v/f:SI 146 [ mask ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/smp_tlb.c:21 (set (reg:SI 1 r1)
        (reg/v/f:SI 144 [ func ])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/smp_tlb.c:21 (set (reg:SI 2 r2)
        (reg/v/f:SI 145 [ info ])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/smp_tlb.c:21 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 19 18 23 2 arch/arm/kernel/smp_tlb.c:21 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_call_function_many") [flags 0x41] <function_decl 0x10b23100 smp_call_function_many>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 23 19 25 2 arch/arm/kernel/smp_tlb.c:22 (set (reg:SI 133 [ D.13877 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.13871 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.13871 ])
        (nil)))

(insn 25 23 26 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 154)
        (plus:SI (reg:SI 133 [ D.13877 ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(note 26 25 27 2 NOTE_INSN_DELETED)

(insn 27 26 28 2 include/asm-generic/bitops/non-atomic.h:105 (parallel [
            (set (reg:SI 153 [ D.13877 ])
                (if_then_else:SI (ge (reg:SI 133 [ D.13877 ])
                        (const_int 0 [0x0]))
                    (reg:SI 133 [ D.13877 ])
                    (reg:SI 154)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 154)
            (nil))))

(insn 28 27 31 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 155)
        (ashiftrt:SI (reg:SI 153 [ D.13877 ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 153 [ D.13877 ])
        (expr_list:REG_EQUAL (div:SI (reg:SI 133 [ D.13877 ])
                (const_int 32 [0x20]))
            (nil))))

(insn 31 28 32 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 137 [ D.13860 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 155)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mask ])) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/v/f:SI 146 [ mask ])
            (nil))))

(insn 32 31 33 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 157)
        (and:SI (reg:SI 133 [ D.13877 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.13877 ])
        (nil)))

(insn 33 32 34 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 158)
        (lshiftrt:SI (reg:SI 137 [ D.13860 ])
            (reg:SI 157))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 157)
        (expr_list:REG_DEAD (reg:SI 137 [ D.13860 ])
            (nil))))

(note 34 33 35 2 NOTE_INSN_DELETED)

(insn 35 34 36 2 include/asm-generic/bitops/non-atomic.h:105 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 158)
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 158)
        (nil)))

(jump_insn 36 35 37 2 include/asm-generic/bitops/non-atomic.h:105 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 40)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 144 145
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145


;; Succ edge  3 [29.0%]  (fallthru)
;; Succ edge  4 [71.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  2 [29.0%]  (fallthru)
(note 37 36 38 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 3 arch/arm/kernel/smp_tlb.c:23 (set (reg:SI 0 r0)
        (reg/v/f:SI 145 [ info ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 145 [ info ])
        (nil)))

(call_insn 39 38 40 3 arch/arm/kernel/smp_tlb.c:23 (parallel [
            (call (mem:SI (reg/v/f:SI 144 [ func ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/v/f:SI 144 [ func ])
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u47(11){ }u48(13){ }u49(25){ }u50(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 142 160 161 162 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 142 160 161 162 164
;; live  kill	

;; Pred edge  2 [71.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 40 39 41 4 57 "" [1 uses])

(note 41 40 42 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 44 4 arch/arm/kernel/smp_tlb.c:25 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5180930)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 44 42 45 4 NOTE_INSN_DELETED)

(insn 45 44 46 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 139 [ D.13855 ])
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 47 4 arch/arm/kernel/smp_tlb.c:25 (set (reg:SI 161 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 4 arch/arm/kernel/smp_tlb.c:25 (set (reg:SI 162)
        (plus:SI (reg:SI 161 [ <variable>.preempt_count ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.preempt_count ])
        (nil)))

(insn 48 47 49 4 arch/arm/kernel/smp_tlb.c:25 (set (mem/s/j:SI (plus:SI (reg/f:SI 139 [ D.13855 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(insn 49 48 53 4 arch/arm/kernel/smp_tlb.c:25 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5180930)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 53 49 54 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 142 [ D.13847 ])
        (mem/v:SI (reg/f:SI 139 [ D.13855 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139 [ D.13855 ])
        (nil)))

(note 54 53 55 4 NOTE_INSN_DELETED)

(insn 55 54 56 4 arch/arm/kernel/smp_tlb.c:25 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ D.13847 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 142 [ D.13847 ])
        (nil)))

(jump_insn 56 55 57 4 arch/arm/kernel/smp_tlb.c:25 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u62(11){ }u63(13){ }u64(25){ }u65(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [0.0%]  (fallthru)
(note 57 56 58 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(call_insn/j 58 57 59 5 arch/arm/kernel/smp_tlb.c:25 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10a55380 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 59 58 65)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%] 
(code_label 65 59 68 6 59 "" [1 uses])

(note 68 65 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 26.
deleting insn with uid = 34.
deleting insn with uid = 44.
deleting insn with uid = 54.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 35.
deleting insn with uid = 35.
verify found no changes in insn with uid = 36.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 55.
deleting insn with uid = 55.
verify found no changes in insn with uid = 56.
ending the processing of deferred insns

;; Function flush_tlb_mm (flush_tlb_mm)[0:753]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
insn_cost 18: 4
insn_cost 19: 8
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 26: 4
insn_cost 27: 8
insn_cost 28: 4
insn_cost 29: 0
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 38: 4
insn_cost 41: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 16
insn_cost 46: 4
insn_cost 49: 4
insn_cost 50: 0
insn_cost 54: 4
insn_cost 55: 8
insn_cost 56: 4
insn_cost 57: 0
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 4
insn_cost 64: 0
insn_cost 66: 0
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 0
insn_cost 73: 4
insn_cost 74: 0
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 0
insn_cost 81: 4
insn_cost 82: 0
insn_cost 85: 0
Failed to match this instruction:
(set (reg:SI 148 [ smp_on_up ])
    (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 147) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 148 [ smp_on_up ])
    (high:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 148 [ smp_on_up ])
                (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 148 [ smp_on_up ])
            (const_int 0 [0x0]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 147) [0 smp_on_up+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 147) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 150)
    (zero_extract:SI (reg/v:SI 145 [ __val ])
        (const_int 4 [0x4])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r150:SI=zero_extract(r145:SI,0x4,0xc)
      REG_DEAD: r145:SI
deferring rescan insn with uid = 13.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg/v:SI 145 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 150)
            (const_int 1 [0x1]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extract:SI (reg/v:SI 145 [ __val ])
                (const_int 4 [0x4])
                (const_int 12 [0xc]))
            (const_int 1 [0x1]))
        (label_ref 24)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/v/f:SI 146 [ mm ])
        (const_int 348 [0x15c])))
deferring deletion of insn with uid = 18.
modifying insn i3    21 r2:SI=r146:SI+0x15c
      REG_DEAD: r146:SI
deferring rescan insn with uid = 21.
Failed to match this instruction:
(set (reg/v:SI 134 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg/f:SI 135 [ D.13768 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 31.
modifying insn i3    32 r135:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 32.
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 135 [ D.13768 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 155 [ <variable>.preempt_count ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
        (set (reg/f:SI 135 [ D.13768 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(set (reg:SI 156)
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 156)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 135 [ D.13768 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 156)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 135 [ D.13768 ])
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg/f:SI 135 [ D.13768 ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 156)
    (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (reg:SI 155 [ <variable>.preempt_count ])
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 1 [0x1])))
Successfully matched this instruction:
(set (reg:SI 156)
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 156)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 163)
            (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 161 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 163)
            (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 161 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 162 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 161 [ <variable>.cpu ])))
Successfully matched this instruction:
(set (reg:SI 162 [ <variable>.cpu ])
    (if_then_else:SI (ge (reg:SI 161 [ <variable>.cpu ])
            (const_int 0 [0x0]))
        (reg:SI 161 [ <variable>.cpu ])
        (reg:SI 163)))
deferring deletion of insn with uid = 44.
modifying insn i3    45 {r162:SI={(r161:SI>=0x0)?r161:SI:r163:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r161:SI
      REG_DEAD: r163:SI
deferring rescan insn with uid = 45.
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (reg:SI 161 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (reg:SI 161 [ <variable>.cpu ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 162 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:SI 161 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 161 [ <variable>.cpu ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 162 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 162 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 163)
    (lt:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 164)
    (ashiftrt:SI (if_then_else:SI (ge (reg:SI 161 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (reg:SI 161 [ <variable>.cpu ])
            (reg:SI 163))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 164)
    (ashiftrt:SI (plus:SI (mult:SI (lt:SI (reg:SI 161 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (const_int 31 [0x1f]))
            (reg:SI 161 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Successfully matched this instruction:
(set (reg:SI 162 [ <variable>.cpu ])
    (lt:SI (reg:SI 161 [ <variable>.cpu ])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 164)
    (ashiftrt:SI (plus:SI (mult:SI (reg:SI 162 [ <variable>.cpu ])
                (const_int 31 [0x1f]))
            (reg:SI 161 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 138 [ D.13761 ])
    (mem/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 164)
                    (const_int 4 [0x4]))
                (reg/v/f:SI 146 [ mm ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 138 [ D.13761 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 162 [ <variable>.cpu ])
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 157)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 138 [ D.13761 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 161 [ <variable>.cpu ])
                            (const_int 0 [0x0]))
                        (reg:SI 161 [ <variable>.cpu ])
                        (reg:SI 163))
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 157)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 164)
    (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 161 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (reg:SI 161 [ <variable>.cpu ])
                (reg:SI 163))
            (const_int 3 [0x3]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 138 [ D.13761 ])
    (mem/v:SI (plus:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 162 [ <variable>.cpu ])
                        (const_int 3 [0x3]))
                    (const_int -4 [0xfffffffffffffffc]))
                (reg/v/f:SI 146 [ mm ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 164)
    (plus:SI (and:SI (ashiftrt:SI (reg:SI 162 [ <variable>.cpu ])
                (const_int 3 [0x3]))
            (const_int -4 [0xfffffffffffffffc]))
        (reg/v/f:SI 146 [ mm ])))
Failed to match this instruction:
(set (reg:SI 168)
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (reg:SI 167 [ <variable>.preempt_count ])
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int -1 [0xffffffffffffffff])))
Successfully matched this instruction:
(set (reg:SI 168)
    (const_int -1 [0xffffffffffffffff]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 168)))
Failed to match this instruction:
(set (reg:SI 170)
    (and:SI (mem/v:SI (reg/f:SI 135 [ D.13768 ]) [0 S4 A32])
        (const_int 2 [0x2])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 143 [ D.13748 ])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
deferring deletion of insn with uid = 62.
modifying other_insn    64 pc={(cc:CC_NOOV==0x0)?L67:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 64.
modifying insn i3    63 cc:CC_NOOV=cmp(zero_extract(r143:SI,0x1,0x1),0x0)
      REG_DEAD: r143:SI
deferring rescan insn with uid = 63.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/v:SI (reg/f:SI 135 [ D.13768 ]) [0 S4 A32])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 143 [ D.13748 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/v:SI (reg/f:SI 135 [ D.13768 ]) [0 S4 A32])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 16 [0x10]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 75)
        (pc)))
deferring deletion of insn with uid = 69.
modifying other_insn    71 pc={(cc:CC_NOOV==0x0)?L75:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 71.
modifying insn i3    70 cc:CC_NOOV=cmp(zero_extract(r134:SI,0x1,0x10),0x0)
deferring rescan insn with uid = 70.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0x0]))
        (label_ref 75)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c7, 2") ("") 0 [
                (and:SI (reg:SI 133 [ D.13780 ])
                    (const_int 255 [0xff]))
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5156475)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c7, 2") ("") 0 [
        (and:SI (reg:SI 133 [ D.13780 ])
            (const_int 255 [0xff]))
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5156475)
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 21 [0x15]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 83)
        (pc)))
deferring deletion of insn with uid = 77.
modifying other_insn    79 pc={(cc:CC_NOOV==0x0)?L83:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 79.
modifying insn i3    78 cc:CC_NOOV=cmp(zero_extract(r134:SI,0x1,0x15),0x0)
      REG_DEAD: r134:SI
deferring rescan insn with uid = 78.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0x0]))
        (label_ref 83)
        (pc)))
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                (const_int 0 [0x0])
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5157371)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
        (const_int 0 [0x0])
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5157371)


flush_tlb_mm

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,2u} r1={4d,1u} r2={4d,1u} r3={3d} r11={1d,11u} r12={3d} r13={1d,14u,1d} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={11d,6u} r25={1d,11u} r26={1d,10u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,2u} r135={1d,6u} r138={1d} r143={1d,1u} r145={1d,1u} r146={1d,4u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r161={1d,3u,1d} r162={1d,1u} r163={1d,1u} r164={1d,1u} r167={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} 
;;    total ref usage 380{283d,95u,2e} in 46{44 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 146 147 148
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 146 147 148
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/smp_tlb.c:88 (set (reg/v/f:SI 146 [ mm ])
        (reg:SI 0 r0 [ mm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ mm ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg/f:SI 147)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:SI 148 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 147) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 147)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ smp_on_up ])
        (nil)))

(jump_insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 145 149 150
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  gen 	 24 [cc] 145 149 150
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (parallel [
            (set (reg/v:SI 145 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 7") ("=r") 0 []
                     [] 2012747))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 12 11 13 3 NOTE_INSN_DELETED)

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:SI 150)
        (zero_extract:SI (reg/v:SI 145 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 145 [ __val ])
        (nil)))

(insn 14 13 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (nil)))

(jump_insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5858 [0x16e2])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146


;; Succ edge  4 [41.4%]  (fallthru)
;; Succ edge  5 [58.6%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 152
;; live  kill	

;; Pred edge  3 [41.4%]  (fallthru)
(note 16 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 18 16 19 4 NOTE_INSN_DELETED)

(insn 19 18 20 4 arch/arm/kernel/smp_tlb.c:90 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ipi_flush_tlb_mm") [flags 0x3] <function_decl 0x10f4ca00 ipi_flush_tlb_mm>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ipi_flush_tlb_mm") [flags 0x3] <function_decl 0x10f4ca00 ipi_flush_tlb_mm>)
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/smp_tlb.c:90 (set (reg:SI 1 r1)
        (reg/v/f:SI 146 [ mm ])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 arch/arm/kernel/smp_tlb.c:90 (set (reg:SI 2 r2)
        (plus:SI (reg/v/f:SI 146 [ mm ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 146 [ mm ])
        (nil)))

(call_insn/j 22 21 23 4 arch/arm/kernel/smp_tlb.c:90 (parallel [
            (call (mem:SI (symbol_ref:SI ("on_each_cpu_mask.clone.0") [flags 0x3] <function_decl 0x10f7ff80 on_each_cpu_mask.clone.0>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 23 22 24)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 133 134 135 138 143 153 154 155 156 157 161 162 163 164 167 168 170
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; live  gen 	 24 [cc] 133 134 135 138 143 153 154 155 156 157 161 162 163 164 167 168 170
;; live  kill	

;; Pred edge  3 [58.6%] 
;; Pred edge  2 [50.0%] 
(code_label 24 23 25 5 61 "" [2 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:349 (set (reg:SI 133 [ D.13780 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 146 [ mm ])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:350 (set (reg/f:SI 153)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:350 (set (reg/v:SI 134 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 153)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(insn 29 28 31 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:353 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5154555)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(note 31 29 32 5 NOTE_INSN_DELETED)

(insn 32 31 33 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 135 [ D.13768 ])
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 33 32 34 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (set (reg:SI 155 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (set (reg:SI 156)
        (plus:SI (reg:SI 155 [ <variable>.preempt_count ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 155 [ <variable>.preempt_count ])
        (nil)))

(insn 35 34 36 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (nil)))

(insn 36 35 38 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:355 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5154814)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 38 36 41 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 157)
        (plus:SI (reg/v/f:SI 146 [ mm ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 146 [ mm ])
        (nil)))

(insn 41 38 43 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 161 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 41 44 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 163)
        (plus:SI (reg:SI 161 [ <variable>.cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(note 44 43 45 5 NOTE_INSN_DELETED)

(insn 45 44 46 5 include/asm-generic/bitops/non-atomic.h:105 (parallel [
            (set (reg:SI 162 [ <variable>.cpu ])
                (if_then_else:SI (ge (reg:SI 161 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (reg:SI 161 [ <variable>.cpu ])
                    (reg:SI 163)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 161 [ <variable>.cpu ])
            (expr_list:REG_DEAD (reg:SI 163)
                (nil)))))

(insn 46 45 49 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 164)
        (ashiftrt:SI (reg:SI 162 [ <variable>.cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 162 [ <variable>.cpu ])
        (expr_list:REG_EQUAL (div:SI (reg:SI 161 [ <variable>.cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 49 46 50 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 138 [ D.13761 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 164)
                    (const_int 4 [0x4]))
                (reg/f:SI 157)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 164)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (expr_list:REG_UNUSED (reg:SI 138 [ D.13761 ])
                (nil)))))

(insn 50 49 54 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5156090)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 54 50 55 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (reg:SI 167 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (reg:SI 168)
        (plus:SI (reg:SI 167 [ <variable>.preempt_count ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 167 [ <variable>.preempt_count ])
        (nil)))

(insn 56 55 57 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (mem/s/j:SI (plus:SI (reg/f:SI 135 [ D.13768 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (nil)))

(insn 57 56 61 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 5156090)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 61 57 62 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 143 [ D.13748 ])
        (mem/v:SI (reg/f:SI 135 [ D.13768 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135 [ D.13768 ])
        (nil)))

(note 62 61 63 5 NOTE_INSN_DELETED)

(insn 63 62 64 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 143 [ D.13748 ])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 143 [ D.13748 ])
        (nil)))

(jump_insn 64 63 65 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%]  (fallthru)
(note 65 64 66 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(call_insn 66 65 67 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:365 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10a55380 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u64(11){ }u65(13){ }u66(25){ }u67(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 171
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 171
;; live  kill	

;; Pred edge  5 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 67 66 68 7 62 "" [1 uses])

(note 68 67 69 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 69 68 70 7 NOTE_INSN_DELETED)

(insn 70 69 71 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:367 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 16 [0x10]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 71 70 72 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:367 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 75)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 172
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 172
;; live  kill	 24 [cc]

;; Pred edge  7 [50.0%]  (fallthru)
(note 72 71 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 73 72 74 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:368 (set (reg:SI 172)
        (and:SI (reg:SI 133 [ D.13780 ])
            (const_int 255 [0xff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 133 [ D.13780 ])
        (nil)))

(insn 74 73 75 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:368 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 2") ("") 0 [
                    (reg:SI 172)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5156475)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 172)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 173
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 24 [cc] 173
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 75 74 76 9 63 "" [1 uses])

(note 76 75 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 77 76 78 9 NOTE_INSN_DELETED)

(insn 78 77 79 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:373 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 134 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 134 [ __tlb_flag ])
        (nil)))

(jump_insn 79 78 80 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:373 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 174
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 174
;; live  kill	 24 [cc]

;; Pred edge  9 [50.0%]  (fallthru)
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:375 (set (reg:SI 174)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:375 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 0") ("") 0 [
                    (reg:SI 174)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5157371)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 83 82 84 11 64 "" [1 uses])

(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 0 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:381 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5158139)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 11 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 12.
deleting insn with uid = 18.
deleting insn with uid = 31.
deleting insn with uid = 44.
deleting insn with uid = 62.
deleting insn with uid = 69.
deleting insn with uid = 77.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 63.
deleting insn with uid = 63.
verify found no changes in insn with uid = 64.
rescanning insn with uid = 70.
deleting insn with uid = 70.
verify found no changes in insn with uid = 71.
rescanning insn with uid = 78.
deleting insn with uid = 78.
verify found no changes in insn with uid = 79.
ending the processing of deferred insns

;; Function flush_tlb_page (flush_tlb_page)[0:754]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 18: 4
insn_cost 19: 4
insn_cost 21: 8
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 8
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 0
insn_cost 81: 0
insn_cost 32: 8
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 16
insn_cost 51: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 0
insn_cost 59: 0
insn_cost 62: 4
insn_cost 63: 4
insn_cost 64: 0
insn_cost 66: 4
insn_cost 67: 4
insn_cost 68: 0
insn_cost 71: 0
Failed to match this instruction:
(set (reg:SI 142 [ smp_on_up ])
    (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 141) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 142 [ smp_on_up ])
    (high:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 142 [ smp_on_up ])
                (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 142 [ smp_on_up ])
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 141) [0 smp_on_up+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 141) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 144)
    (zero_extract:SI (reg/v:SI 138 [ __val ])
        (const_int 4 [0x4])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 13.
modifying insn i3    14 r144:SI=zero_extract(r138:SI,0x4,0xc)
      REG_DEAD: r138:SI
deferring rescan insn with uid = 14.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg/v:SI 138 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 144)
            (const_int 1 [0x1]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extract:SI (reg/v:SI 138 [ __val ])
                (const_int 4 [0x4])
                (const_int 12 [0xc]))
            (const_int 1 [0x1]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (reg/f:SI 147)
    (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
        (const_int 348 [0x15c])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -12 [0xfffffffffffffff4])))
deferring deletion of insn with uid = 21.
modifying insn i3    25 r1:SI=sfp:SI-0xc
deferring rescan insn with uid = 25.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 148 [ <variable>.vm_mm ])
        (const_int 348 [0x15c])))
deferring deletion of insn with uid = 23.
modifying insn i3    26 r2:SI=r148:SI+0x15c
      REG_DEAD: r148:SI
deferring rescan insn with uid = 26.
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
        (const_int 348 [0x15c])))
Failed to match this instruction:
(set (reg/v:SI 133 [ __tlb_flag ])
    (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 150)
    (and:SI (reg/v:SI 140 [ uaddr ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 34.
modifying insn i3    35 r150:SI=r140:SI&0xfffffffffffff000
      REG_DEAD: r140:SI
deferring rescan insn with uid = 35.
Failed to match this instruction:
(set (reg:SI 154 [ <variable>.context.id ])
    (mem/s/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
            (const_int 352 [0x160])) [0 <variable>.context.id+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 153)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 152 [ <variable>.vm_mm ])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
deferring deletion of insn with uid = 37.
modifying insn i3    38 r153:SI=zero_extend([r152:SI+0x160])
      REG_DEAD: r152:SI
deferring rescan insn with uid = 38.
Failed to match this instruction:
(set (reg:SI 153)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (reg/v:SI 140 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))
        (reg:SI 153)))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (reg:SI 150)
        (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 152 [ <variable>.vm_mm ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]) 0)))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (reg:SI 150)
        (subreg:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]) 0)))
Failed to match this instruction:
(set (reg:SI 153)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (reg/v:SI 140 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))
        (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 152 [ <variable>.vm_mm ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]) 0)))
Successfully matched this instruction:
(set (reg:SI 153)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 152 [ <variable>.vm_mm ])
                (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32])))
Failed to match this instruction:
(set (reg/v:SI 137 [ uaddr ])
    (ior:SI (and:SI (reg/v:SI 140 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))
        (reg:SI 153)))
Failed to match this instruction:
(set (reg/f:SI 155)
    (plus:SI (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
        (const_int 348 [0x15c])))
Successfully matched this instruction:
(set (reg:SI 157)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 44.
modifying insn i3    45 r157:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 45.
Failed to match this instruction:
(set (reg:SI 160 [ <variable>.cpu ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 162)
            (plus:SI (mem/s/j:SI (plus:SI (reg:SI 157)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 160 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg:SI 157)
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162)
            (plus:SI (mem/s/j:SI (plus:SI (reg:SI 157)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 160 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (reg:SI 157)
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 160 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 162)
            (plus:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 31 [0x1f])))
        (set (reg:SI 160 [ <variable>.cpu ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 160 [ <variable>.cpu ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 161 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 160 [ <variable>.cpu ])))
Successfully matched this instruction:
(set (reg:SI 161 [ <variable>.cpu ])
    (if_then_else:SI (ge (reg:SI 160 [ <variable>.cpu ])
            (const_int 0 [0x0]))
        (reg:SI 160 [ <variable>.cpu ])
        (reg:SI 162)))
deferring deletion of insn with uid = 49.
modifying insn i3    50 {r161:SI={(r160:SI>=0x0)?r160:SI:r162:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r160:SI
      REG_DEAD: r162:SI
deferring rescan insn with uid = 50.
Failed to match this instruction:
(parallel [
        (set (reg:SI 161 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (reg:SI 160 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (reg:SI 160 [ <variable>.cpu ])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 161 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (reg:SI 160 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (reg:SI 160 [ <variable>.cpu ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 161 [ <variable>.cpu ])
            (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg:SI 157)
                                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                        (const_int 0 [0x0]))
                    (const_int 31 [0x1f]))
                (mem/s/j:SI (plus:SI (reg:SI 157)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 161 [ <variable>.cpu ])
    (plus:SI (mult:SI (lt:SI (mem/s/j:SI (plus:SI (reg:SI 157)
                        (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
                (const_int 0 [0x0]))
            (const_int 31 [0x1f]))
        (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 162)
    (lt:SI (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 163)
    (ashiftrt:SI (if_then_else:SI (ge (reg:SI 160 [ <variable>.cpu ])
                (const_int 0 [0x0]))
            (reg:SI 160 [ <variable>.cpu ])
            (reg:SI 162))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 163)
    (ashiftrt:SI (plus:SI (mult:SI (lt:SI (reg:SI 160 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (const_int 31 [0x1f]))
            (reg:SI 160 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Successfully matched this instruction:
(set (reg:SI 161 [ <variable>.cpu ])
    (lt:SI (reg:SI 160 [ <variable>.cpu ])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 163)
    (ashiftrt:SI (plus:SI (mult:SI (reg:SI 161 [ <variable>.cpu ])
                (const_int 31 [0x1f]))
            (reg:SI 160 [ <variable>.cpu ]))
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 135 [ D.13646 ])
    (mem/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163)
                    (const_int 4 [0x4]))
                (reg/f:SI 156 [ <variable>.vm_mm ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 135 [ D.13646 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 161 [ <variable>.cpu ])
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 155)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 135 [ D.13646 ])
    (mem/v:SI (plus:SI (plus:SI (mult:SI (reg:SI 163)
                    (const_int 4 [0x4]))
                (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 135 [ D.13646 ])
    (mem/v:SI (plus:SI (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 160 [ <variable>.cpu ])
                            (const_int 0 [0x0]))
                        (reg:SI 160 [ <variable>.cpu ])
                        (reg:SI 162))
                    (const_int 3 [0x3]))
                (const_int -4 [0xfffffffffffffffc]))
            (reg/f:SI 155)) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 163)
    (and:SI (ashiftrt:SI (if_then_else:SI (ge (reg:SI 160 [ <variable>.cpu ])
                    (const_int 0 [0x0]))
                (reg:SI 160 [ <variable>.cpu ])
                (reg:SI 162))
            (const_int 3 [0x3]))
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 135 [ D.13646 ])
    (mem/v:SI (plus:SI (plus:SI (and:SI (ashiftrt:SI (reg:SI 161 [ <variable>.cpu ])
                        (const_int 3 [0x3]))
                    (const_int -4 [0xfffffffffffffffc]))
                (reg/f:SI 156 [ <variable>.vm_mm ]))
            (const_int 348 [0x15c])) [0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 163)
    (plus:SI (and:SI (ashiftrt:SI (reg:SI 161 [ <variable>.cpu ])
                (const_int 3 [0x3]))
            (const_int -4 [0xfffffffffffffffc]))
        (reg/f:SI 156 [ <variable>.vm_mm ])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 4 [0x4]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 60)
        (pc)))
deferring deletion of insn with uid = 55.
modifying other_insn    57 pc={(cc:CC_NOOV==0x0)?L60:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 57.
modifying insn i3    56 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x4),0x0)
deferring rescan insn with uid = 56.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))
        (label_ref 60)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
            (const_int 1 [0x1])
            (const_int 19 [0x13]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 69)
        (pc)))
deferring deletion of insn with uid = 62.
modifying other_insn    64 pc={(cc:CC_NOOV==0x0)?L69:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 64.
modifying insn i3    63 cc:CC_NOOV=cmp(zero_extract(r133:SI,0x1,0x13),0x0)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 63.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))
        (label_ref 69)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 167)
    (and:SI (reg/v:SI 137 [ uaddr ])
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 66.
modifying insn i3    67 r167:SI=r137:SI&0xfffffffffffff000
      REG_DEAD: r137:SI
deferring rescan insn with uid = 67.
Failed to match this instruction:
(parallel [
        (asm_operands/v ("mcr p15, 0, %0, c8, c3, 3") ("") 0 [
                (and:SI (reg/v:SI 137 [ uaddr ])
                    (const_int -4096 [0xfffffffffffff000]))
            ]
             [
                (asm_input:SI ("r") 0)
            ] 5162619)
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(asm_operands/v ("mcr p15, 0, %0, c8, c3, 3") ("") 0 [
        (and:SI (reg/v:SI 137 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))
    ]
     [
        (asm_input:SI ("r") 0)
    ] 5162619)


flush_tlb_page

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,10u} r12={2d} r13={1d,12u,1d} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={9d,5u} r25={1d,13u,1d} r26={1d,9u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} r135={1d} r137={1d,2u,1d} r138={1d,1u} r139={1d,4u} r140={1d,2u,1d} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r160={1d,3u,1d} r161={1d,1u} r162={1d,1u} r163={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 267{169d,93u,5e} in 41{40 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/smp_tlb.c:96 (set (reg/v/f:SI 139 [ vma ])
        (reg:SI 0 r0 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vma ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/smp_tlb.c:96 (set (reg/v:SI 140 [ uaddr ])
        (reg:SI 1 r1 [ uaddr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ uaddr ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg/f:SI 141)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:SI 142 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 141) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ smp_on_up ])
        (nil)))

(jump_insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 24 [cc] 138 143 144
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (parallel [
            (set (reg/v:SI 138 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 7") ("=r") 0 []
                     [] 2012747))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 13 12 14 3 NOTE_INSN_DELETED)

(insn 14 13 15 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:SI 144)
        (zero_extract:SI (reg/v:SI 138 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 138 [ __val ])
        (nil)))

(insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(jump_insn 16 15 17 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5858 [0x16e2])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140


;; Succ edge  4 [41.4%]  (fallthru)
;; Succ edge  5 [58.6%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 146 147 148
;; live  kill	 14 [lr]

;; Pred edge  3 [41.4%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/kernel/smp_tlb.c:99 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ta.ta_vma+0 S4 A32])
        (reg/v/f:SI 139 [ vma ])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 21 4 arch/arm/kernel/smp_tlb.c:100 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ta.ta_start+0 S4 A32])
        (reg/v:SI 140 [ uaddr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ uaddr ])
        (nil)))

(note 21 19 22 4 NOTE_INSN_DELETED)

(insn 22 21 23 4 arch/arm/kernel/smp_tlb.c:101 (set (reg/f:SI 148 [ <variable>.vm_mm ])
        (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ vma ])
        (nil)))

(note 23 22 24 4 NOTE_INSN_DELETED)

(insn 24 23 25 4 arch/arm/kernel/smp_tlb.c:101 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ipi_flush_tlb_page") [flags 0x3] <function_decl 0x10f4cb00 ipi_flush_tlb_page>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ipi_flush_tlb_page") [flags 0x3] <function_decl 0x10f4cb00 ipi_flush_tlb_page>)
        (nil)))

(insn 25 24 26 4 arch/arm/kernel/smp_tlb.c:101 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 4 arch/arm/kernel/smp_tlb.c:101 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 148 [ <variable>.vm_mm ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 148 [ <variable>.vm_mm ])
        (nil)))

(call_insn 27 26 81 4 arch/arm/kernel/smp_tlb.c:101 (parallel [
            (call (mem:SI (symbol_ref:SI ("on_each_cpu_mask.clone.0") [flags 0x3] <function_decl 0x10f7ff80 on_each_cpu_mask.clone.0>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 81 27 82 4 (set (pc)
        (label_ref 77)) -1 (nil))
;; End of basic block 4 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%] 

(barrier 82 81 30)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u35(11){ }u36(13){ }u37(25){ }u38(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 24 [cc] 133 135 137 149 150 151 152 153 154 155 156 157 158 160 161 162 163 165
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 24 [cc] 133 135 137 149 150 151 152 153 154 155 156 157 158 160 161 162 163 165
;; live  kill	

;; Pred edge  3 [58.6%] 
;; Pred edge  2 [50.0%] 
(code_label 30 82 31 5 69 "" [2 uses])

(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:388 (set (reg/f:SI 149)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:388 (set (reg/v:SI 133 [ __tlb_flag ])
        (mem/s/j/c:SI (plus:SI (reg/f:SI 149)
                (const_int 8 [0x8])) [0 cpu_tlb.tlb_flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_EQUAL (mem/s/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)
                        (const_int 8 [0x8]))) [0 cpu_tlb.tlb_flags+0 S4 A32])
            (nil))))

(note 34 33 35 5 NOTE_INSN_DELETED)

(insn 35 34 36 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg:SI 150)
        (and:SI (reg/v:SI 140 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 140 [ uaddr ])
        (nil)))

(insn 36 35 37 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg/f:SI 152 [ <variable>.vm_mm ])
        (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 37 36 38 5 NOTE_INSN_DELETED)

(insn 38 37 39 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg:SI 153)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 152 [ <variable>.vm_mm ])
                    (const_int 352 [0x160])) [0 <variable>.context.id+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 152 [ <variable>.vm_mm ])
        (nil)))

(insn 39 38 40 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:390 (set (reg/v:SI 137 [ uaddr ])
        (ior:SI (reg:SI 150)
            (reg:SI 153))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_DEAD (reg:SI 150)
            (nil))))

(insn 40 39 42 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:393 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5159675)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 42 40 43 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 156 [ <variable>.vm_mm ])
        (mem/s/f/j:SI (reg/v/f:SI 139 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ vma ])
        (nil)))

(insn 43 42 44 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg/f:SI 155)
        (plus:SI (reg/f:SI 156 [ <variable>.vm_mm ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 156 [ <variable>.vm_mm ])
        (nil)))

(note 44 43 45 5 NOTE_INSN_DELETED)

(insn 45 44 46 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 157)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 46 45 48 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 160 [ <variable>.cpu ])
        (mem/s/j:SI (plus:SI (reg:SI 157)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 48 46 49 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 162)
        (plus:SI (reg:SI 160 [ <variable>.cpu ])
            (const_int 31 [0x1f]))) 4 {*arm_addsi3} (nil))

(note 49 48 50 5 NOTE_INSN_DELETED)

(insn 50 49 51 5 include/asm-generic/bitops/non-atomic.h:105 (parallel [
            (set (reg:SI 161 [ <variable>.cpu ])
                (if_then_else:SI (ge (reg:SI 160 [ <variable>.cpu ])
                        (const_int 0 [0x0]))
                    (reg:SI 160 [ <variable>.cpu ])
                    (reg:SI 162)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg:SI 160 [ <variable>.cpu ])
            (expr_list:REG_DEAD (reg:SI 162)
                (nil)))))

(insn 51 50 54 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 163)
        (ashiftrt:SI (reg:SI 161 [ <variable>.cpu ])
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.cpu ])
        (expr_list:REG_EQUAL (div:SI (reg:SI 160 [ <variable>.cpu ])
                (const_int 32 [0x20]))
            (nil))))

(insn 54 51 55 5 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 135 [ D.13646 ])
        (mem/v:SI (plus:SI (mult:SI (reg:SI 163)
                    (const_int 4 [0x4]))
                (reg/f:SI 155)) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (expr_list:REG_UNUSED (reg:SI 135 [ D.13646 ])
                (nil)))))

(note 55 54 56 5 NOTE_INSN_DELETED)

(insn 56 55 57 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:408 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 4 [0x4]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 57 56 58 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:408 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  5 [50.0%]  (fallthru)
(note 58 57 59 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:409 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c7, 1") ("") 0 [
                    (reg/v:SI 137 [ uaddr ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5161723)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(11){ }u72(13){ }u73(25){ }u74(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137
;; live  gen 	 24 [cc] 166
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 60 59 61 7 71 "" [1 uses])

(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 62 61 63 7 NOTE_INSN_DELETED)

(insn 63 62 64 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:414 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 133 [ __tlb_flag ])
                (const_int 1 [0x1])
                (const_int 19 [0x13]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 133 [ __tlb_flag ])
        (nil)))

(jump_insn 64 63 65 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:414 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  8 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 167 168
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 167 168
;; live  kill	 24 [cc]

;; Pred edge  7 [50.0%]  (fallthru)
(note 65 64 66 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 66 65 67 8 NOTE_INSN_DELETED)

(insn 67 66 68 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:416 (set (reg:SI 167)
        (and:SI (reg/v:SI 137 [ uaddr ])
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg/v:SI 137 [ uaddr ])
        (nil)))

(insn 68 67 69 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:416 (parallel [
            (asm_operands/v ("mcr p15, 0, %0, c8, c3, 3") ("") 0 [
                    (reg:SI 167)
                ]
                 [
                    (asm_input:SI ("r") 0)
                ] 5162619)
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 167)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [50.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 69 68 70 9 72 "" [1 uses])

(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 77 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/tlbflush.h:422 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 5163387)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9 4) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  9 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 77 71 80 10 73 "" [1 uses])

(note 80 77 0 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 10 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 13.
deleting insn with uid = 21.
deleting insn with uid = 23.
deleting insn with uid = 34.
deleting insn with uid = 37.
deleting insn with uid = 44.
deleting insn with uid = 49.
deleting insn with uid = 55.
deleting insn with uid = 62.
deleting insn with uid = 66.
rescanning insn with uid = 14.
deleting insn with uid = 14.
rescanning insn with uid = 25.
deleting insn with uid = 25.
rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 50.
deleting insn with uid = 50.
rescanning insn with uid = 56.
deleting insn with uid = 56.
verify found no changes in insn with uid = 57.
rescanning insn with uid = 63.
deleting insn with uid = 63.
verify found no changes in insn with uid = 64.
rescanning insn with uid = 67.
deleting insn with uid = 67.
ending the processing of deferred insns

;; Function flush_tlb_range (flush_tlb_range)[0:756]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 23: 8
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 8
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 49: 0
insn_cost 34: 8
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 0
Failed to match this instruction:
(set (reg:SI 138 [ smp_on_up ])
    (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 138 [ smp_on_up ])
    (high:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 138 [ smp_on_up ])
                (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 138 [ smp_on_up ])
            (const_int 0 [0x0]))
        (label_ref 32)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 32)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 140)
    (zero_extract:SI (reg/v:SI 133 [ __val ])
        (const_int 4 [0x4])
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 14.
modifying insn i3    15 r140:SI=zero_extract(r133:SI,0x4,0xc)
      REG_DEAD: r133:SI
deferring rescan insn with uid = 15.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg/v:SI 133 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg:SI 140)
            (const_int 1 [0x1]))
        (label_ref 32)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (zero_extract:SI (reg/v:SI 133 [ __val ])
                (const_int 4 [0x4])
                (const_int 12 [0xc]))
            (const_int 1 [0x1]))
        (label_ref 32)
        (pc)))
Failed to match this instruction:
(set (reg/f:SI 143)
    (plus:SI (mem/s/f/j:SI (reg/v/f:SI 134 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
        (const_int 348 [0x15c])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -12 [0xfffffffffffffff4])))
deferring deletion of insn with uid = 23.
modifying insn i3    27 r1:SI=sfp:SI-0xc
deferring rescan insn with uid = 27.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 144 [ <variable>.vm_mm ])
        (const_int 348 [0x15c])))
deferring deletion of insn with uid = 25.
modifying insn i3    28 r2:SI=r144:SI+0x15c
      REG_DEAD: r144:SI
deferring rescan insn with uid = 28.
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (mem/s/f/j:SI (reg/v/f:SI 134 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])
        (const_int 348 [0x15c])))
Failed to match this instruction:
(set (reg/f:SI 146 [ cpu_tlb.flush_user_range ])
    (mem/s/f/j/c:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>) [0 cpu_tlb.flush_user_range+0 S4 A32]))
Successfully matched this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (reg/f:SI 145) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 35.
modifying insn i3    39 call [[r145:SI]] argc:0x0
      REG_DEAD: r145:SI
      REG_DEAD: r0:SI
      REG_DEAD: r1:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 39.
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
    ])


flush_tlb_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,3u} r3={3d} r11={1d,6u} r12={3d} r13={1d,8u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,2u} r25={1d,10u,1d} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r134={1d,3u} r135={1d,2u} r136={1d,2u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 325{266d,58u,1e} in 25{23 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/smp_tlb.c:118 (set (reg/v/f:SI 134 [ vma ])
        (reg:SI 0 r0 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ vma ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/smp_tlb.c:118 (set (reg/v:SI 135 [ start ])
        (reg:SI 1 r1 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ start ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/smp_tlb.c:118 (set (reg/v:SI 136 [ end ])
        (reg:SI 2 r2 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ end ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg/f:SI 137)
        (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:SI 138 [ smp_on_up ])
        (mem/c/i:SI (reg/f:SI 137) [0 smp_on_up+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("smp_on_up") [flags 0xc0] <var_decl 0x10b1dc00 smp_on_up>) [0 smp_on_up+0 S4 A32])
            (nil))))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ smp_on_up ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138 [ smp_on_up ])
        (nil)))

(jump_insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:28 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 5 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136


;; Succ edge  5 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; live  gen 	 24 [cc] 133 139 140
;; live  kill	 24 [cc]

;; Pred edge  2 [50.0%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (parallel [
            (set (reg/v:SI 133 [ __val ])
                (asm_operands:SI ("mrc	p15, 0, %0, c0, c1, 7") ("=r") 0 []
                     [] 2012747))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(note 14 13 15 3 NOTE_INSN_DELETED)

(insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:SI 140)
        (zero_extract:SI (reg/v:SI 133 [ __val ])
            (const_int 4 [0x4])
            (const_int 12 [0xc]))) 124 {extzv_t2} (expr_list:REG_DEAD (reg/v:SI 133 [ __val ])
        (nil)))

(insn 16 15 17 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(jump_insn 17 16 18 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/smp_plat.h:31 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2200 [0x898])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136


;; Succ edge  4 [78.0%]  (fallthru)
;; Succ edge  5 [22.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 142 143 144
;; live  kill	 14 [lr]

;; Pred edge  3 [78.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/smp_tlb.c:121 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 ta.ta_vma+0 S4 A32])
        (reg/v/f:SI 134 [ vma ])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 arch/arm/kernel/smp_tlb.c:122 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 ta.ta_start+0 S4 A32])
        (reg/v:SI 135 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ start ])
        (nil)))

(insn 21 20 23 4 arch/arm/kernel/smp_tlb.c:123 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 ta.ta_end+0 S4 A32])
        (reg/v:SI 136 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ end ])
        (nil)))

(note 23 21 24 4 NOTE_INSN_DELETED)

(insn 24 23 25 4 arch/arm/kernel/smp_tlb.c:124 (set (reg/f:SI 144 [ <variable>.vm_mm ])
        (mem/s/f/j:SI (reg/v/f:SI 134 [ vma ]) [0 <variable>.vm_mm+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ vma ])
        (nil)))

(note 25 24 26 4 NOTE_INSN_DELETED)

(insn 26 25 27 4 arch/arm/kernel/smp_tlb.c:124 (set (reg:SI 0 r0)
        (symbol_ref:SI ("ipi_flush_tlb_range") [flags 0x3] <function_decl 0x10f4cd00 ipi_flush_tlb_range>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ipi_flush_tlb_range") [flags 0x3] <function_decl 0x10f4cd00 ipi_flush_tlb_range>)
        (nil)))

(insn 27 26 28 4 arch/arm/kernel/smp_tlb.c:124 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 28 27 29 4 arch/arm/kernel/smp_tlb.c:124 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 144 [ <variable>.vm_mm ])
            (const_int 348 [0x15c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 144 [ <variable>.vm_mm ])
        (nil)))

(call_insn 29 28 49 4 arch/arm/kernel/smp_tlb.c:124 (parallel [
            (call (mem:SI (symbol_ref:SI ("on_each_cpu_mask.clone.0") [flags 0x3] <function_decl 0x10f7ff80 on_each_cpu_mask.clone.0>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 49 29 50 4 (set (pc)
        (label_ref 45)) -1 (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%] 

(barrier 50 49 32)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u38(11){ }u39(13){ }u40(25){ }u41(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 136
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 145 146
;; live  kill	 14 [lr]

;; Pred edge  3 [22.0%] 
;; Pred edge  2 [50.0%] 
(code_label 32 50 33 5 77 "" [2 uses])

(note 33 32 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 5 arch/arm/kernel/smp_tlb.c:126 (set (reg/f:SI 145)
        (symbol_ref:SI ("cpu_tlb") [flags 0xc0] <var_decl 0x10f31f60 cpu_tlb>)) 167 {*arm_movsi_insn} (nil))

(note 35 34 36 5 NOTE_INSN_DELETED)

(insn 36 35 37 5 arch/arm/kernel/smp_tlb.c:126 (set (reg:SI 0 r0)
        (reg/v:SI 135 [ start ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ start ])
        (nil)))

(insn 37 36 38 5 arch/arm/kernel/smp_tlb.c:126 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ end ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ end ])
        (nil)))

(insn 38 37 39 5 arch/arm/kernel/smp_tlb.c:126 (set (reg:SI 2 r2)
        (reg/v/f:SI 134 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ vma ])
        (nil)))

(call_insn 39 38 45 5 arch/arm/kernel/smp_tlb.c:126 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (reg/f:SI 145) [0 cpu_tlb.flush_user_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 145)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 2 r2)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 45 39 48 6 79 "" [1 uses])

(note 48 45 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 14.
deleting insn with uid = 23.
deleting insn with uid = 25.
deleting insn with uid = 35.
rescanning insn with uid = 15.
deleting insn with uid = 15.
rescanning insn with uid = 27.
deleting insn with uid = 27.
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 39.
deleting insn with uid = 39.
ending the processing of deferred insns

;; Combiner totals: 421 attempts, 282 substitutions (24 requiring new space),
;; 57 successes.
