<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nouveau_object.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nouveau_object.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2006 Ben Skeggs.</span>
<span class="cm"> *</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining</span>
<span class="cm"> * a copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sublicense, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial</span>
<span class="cm"> * portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span>
<span class="cm"> * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE</span>
<span class="cm"> * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</span>
<span class="cm"> * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</span>
<span class="cm"> * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *   Ben Skeggs &lt;darktama@iinet.net.au&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_drm.h&quot;</span>
<span class="cp">#include &quot;nouveau_fifo.h&quot;</span>
<span class="cp">#include &quot;nouveau_ramht.h&quot;</span>
<span class="cp">#include &quot;nouveau_software.h&quot;</span>
<span class="cp">#include &quot;nouveau_vm.h&quot;</span>

<span class="k">struct</span> <span class="n">nouveau_gpuobj_method</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">head</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mthd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">exec</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nouveau_gpuobj_class</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">head</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">methods</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">engine</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_class_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">engine</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_class</span> <span class="o">*</span><span class="n">oc</span><span class="p">;</span>

	<span class="n">oc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">oc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oc</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">methods</span><span class="p">);</span>
	<span class="n">oc</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">=</span> <span class="n">class</span><span class="p">;</span>
	<span class="n">oc</span><span class="o">-&gt;</span><span class="n">engine</span> <span class="o">=</span> <span class="n">engine</span><span class="p">;</span>
	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">classes</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_mthd_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span>
			<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">exec</span><span class="p">)(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">))</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_method</span> <span class="o">*</span><span class="n">om</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_class</span> <span class="o">*</span><span class="n">oc</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">oc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">classes</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">==</span> <span class="n">class</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">found</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

<span class="nl">found:</span>
	<span class="n">om</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">om</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">om</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">om</span><span class="o">-&gt;</span><span class="n">mthd</span> <span class="o">=</span> <span class="n">mthd</span><span class="p">;</span>
	<span class="n">om</span><span class="o">-&gt;</span><span class="n">exec</span> <span class="o">=</span> <span class="n">exec</span><span class="p">;</span>
	<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">om</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">methods</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_mthd_call</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			 <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_method</span> <span class="o">*</span><span class="n">om</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_class</span> <span class="o">*</span><span class="n">oc</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">oc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">classes</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">!=</span> <span class="n">class</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">om</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">methods</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">om</span><span class="o">-&gt;</span><span class="n">mthd</span> <span class="o">==</span> <span class="n">mthd</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">om</span><span class="o">-&gt;</span><span class="n">exec</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_mthd_call2</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chid</span><span class="p">,</span>
			  <span class="n">u32</span> <span class="n">class</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fifo_priv</span> <span class="o">*</span><span class="n">pfifo</span> <span class="o">=</span> <span class="n">nv_engine</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">NVOBJ_ENGINE_FIFO</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chid</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">chid</span> <span class="o">&lt;</span> <span class="n">pfifo</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">)</span>
		<span class="n">chan</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">chid</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_mthd_call</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">mthd</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		   <span class="kt">uint32_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">align</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">flags</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="n">gpuobj_ret</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="o">*</span><span class="n">instmem</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_mm_node</span> <span class="o">*</span><span class="n">ramin</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ch%d size=%u align=%d flags=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">chan</span> <span class="o">?</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">:</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">gpuobj</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">gpuobj</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpuobj</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;gpuobj %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">gpuobj</span><span class="p">);</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">kref_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">refcount</span><span class="p">);</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpuobj_list</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_VM</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ramin</span> <span class="o">=</span> <span class="n">drm_mm_search_free</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ramin</span><span class="p">)</span>
			<span class="n">ramin</span> <span class="o">=</span> <span class="n">drm_mm_get_block</span><span class="p">(</span><span class="n">ramin</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ramin</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpuobj</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">pinst</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">!=</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span>
			<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">+=</span> <span class="n">ramin</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">=</span> <span class="n">ramin</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">=</span> <span class="n">ramin</span><span class="o">-&gt;</span><span class="n">start</span> <span class="o">+</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">;</span>
		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span>  <span class="o">=</span> <span class="n">ramin</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">instmem</span><span class="o">-&gt;</span><span class="n">get</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">align</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gpuobj</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_DONT_MAP</span><span class="p">))</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">instmem</span><span class="o">-&gt;</span><span class="n">map</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>

		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">=</span> <span class="n">NVOBJ_CINST_GLOBAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">instmem</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>


	<span class="o">*</span><span class="n">gpuobj_ret</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpuobj_list</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">classes</span><span class="p">);</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span> <span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_gpuobj_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_method</span> <span class="o">*</span><span class="n">om</span><span class="p">,</span> <span class="o">*</span><span class="n">tm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_class</span> <span class="o">*</span><span class="n">oc</span><span class="p">,</span> <span class="o">*</span><span class="n">tc</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">oc</span><span class="p">,</span> <span class="n">tc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">classes</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">om</span><span class="p">,</span> <span class="n">tm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">methods</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">om</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">om</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">oc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpuobj_list</span><span class="p">));</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span>
<span class="nf">nouveau_gpuobj_del</span><span class="p">(</span><span class="k">struct</span> <span class="n">kref</span> <span class="o">*</span><span class="n">ref</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span> <span class="o">=</span>
		<span class="n">container_of</span><span class="p">(</span><span class="n">ref</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span><span class="p">,</span> <span class="n">refcount</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="o">*</span><span class="n">instmem</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;gpuobj %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">gpuobj</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">instmem</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dtor</span><span class="p">)</span>
		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dtor</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">gpuobj</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">==</span> <span class="n">NVOBJ_CINST_GLOBAL</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">instmem</span><span class="o">-&gt;</span><span class="n">unmap</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">);</span>
			<span class="n">instmem</span><span class="o">-&gt;</span><span class="n">put</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
			<span class="n">drm_mm_put_block</span><span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
			<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_gpuobj_ref</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ref</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="n">ptr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ref</span><span class="p">)</span>
		<span class="n">kref_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ref</span><span class="o">-&gt;</span><span class="n">refcount</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">ptr</span><span class="p">)</span>
		<span class="n">kref_put</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="o">*</span><span class="n">ptr</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">refcount</span><span class="p">,</span> <span class="n">nouveau_gpuobj_del</span><span class="p">);</span>

	<span class="o">*</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">ref</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pinst</span><span class="p">,</span> <span class="n">u64</span> <span class="n">vinst</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="n">pgpuobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
		 <span class="s">&quot;pinst=0x%08x vinst=0x%010llx size=0x%08x flags=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">pinst</span><span class="p">,</span> <span class="n">vinst</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">gpuobj</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">gpuobj</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpuobj</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;gpuobj %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">gpuobj</span><span class="p">);</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">kref_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">refcount</span><span class="p">);</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span>  <span class="o">=</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">=</span> <span class="n">pinst</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">=</span> <span class="n">NVOBJ_CINST_GLOBAL</span><span class="p">;</span>
	<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">=</span> <span class="n">vinst</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpuobj_list</span><span class="p">);</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_lock</span><span class="p">);</span>
	<span class="o">*</span><span class="n">pgpuobj</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv50_gpuobj_dma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">obj</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span>
		     <span class="n">u64</span> <span class="n">base</span><span class="p">,</span> <span class="n">u64</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="n">access</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">comp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_instmem_engine</span> <span class="o">*</span><span class="n">pinstmem</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flags0</span><span class="p">;</span>

	<span class="n">flags0</span>  <span class="o">=</span> <span class="p">(</span><span class="n">comp</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">type</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="n">class</span><span class="p">;</span>
	<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00100000</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">access</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_ACCESS_RO</span>: <span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00040000</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_ACCESS_RW</span>:
	<span class="k">case</span> <span class="n">NV_MEM_ACCESS_WO</span>: <span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00080000</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_TARGET_VRAM</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00010000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TARGET_PCI</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00020000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TARGET_PCI_NOSNOOP</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00030000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TARGET_GART</span>:
		<span class="n">base</span> <span class="o">+=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_base</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">flags0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00100000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* convert to base + limit */</span>
	<span class="n">size</span> <span class="o">=</span> <span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">size</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">flags0</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">size</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">base</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span> <span class="o">|</span>
				    <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">base</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="mh">0x14</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="n">pinstmem</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">(</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nv50_gpuobj_dma_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">base</span><span class="p">,</span> <span class="n">u64</span> <span class="n">size</span><span class="p">,</span>
		    <span class="kt">int</span> <span class="n">target</span><span class="p">,</span> <span class="kt">int</span> <span class="n">access</span><span class="p">,</span> <span class="n">u32</span> <span class="n">type</span><span class="p">,</span> <span class="n">u32</span> <span class="n">comp</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="n">pobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="n">pobj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">nv50_gpuobj_dma_init</span><span class="p">(</span><span class="o">*</span><span class="n">pobj</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">target</span><span class="p">,</span>
			     <span class="n">access</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">comp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_dma_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">,</span> <span class="n">u64</span> <span class="n">base</span><span class="p">,</span>
		       <span class="n">u64</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">access</span><span class="p">,</span> <span class="kt">int</span> <span class="n">target</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">**</span><span class="n">pobj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flags0</span><span class="p">,</span> <span class="n">flags2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">comp</span> <span class="o">=</span> <span class="p">(</span><span class="n">target</span> <span class="o">==</span> <span class="n">NV_MEM_TARGET_VM</span><span class="p">)</span> <span class="o">?</span> <span class="n">NV_MEM_COMP_VM</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">type</span> <span class="o">=</span> <span class="p">(</span><span class="n">target</span> <span class="o">==</span> <span class="n">NV_MEM_TARGET_VM</span><span class="p">)</span> <span class="o">?</span> <span class="n">NV_MEM_TYPE_VM</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">return</span> <span class="n">nv50_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">class</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
					   <span class="n">target</span><span class="p">,</span> <span class="n">access</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">comp</span><span class="p">,</span> <span class="n">pobj</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">target</span> <span class="o">==</span> <span class="n">NV_MEM_TARGET_GART</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gart</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">sg_ctxdma</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">NOUVEAU_GART_PDMA</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="n">gart</span><span class="p">,</span> <span class="n">pobj</span><span class="p">);</span>
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">base</span>   <span class="o">=</span> <span class="n">nouveau_sgdma_get_physical</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
			<span class="n">target</span> <span class="o">=</span> <span class="n">NV_MEM_TARGET_PCI</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">base</span> <span class="o">+=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_base</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">NOUVEAU_GART_AGP</span><span class="p">)</span>
				<span class="n">target</span> <span class="o">=</span> <span class="n">NV_MEM_TARGET_PCI_NOSNOOP</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">target</span> <span class="o">=</span> <span class="n">NV_MEM_TARGET_PCI</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">flags0</span>  <span class="o">=</span> <span class="n">class</span><span class="p">;</span>
	<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00003000</span><span class="p">;</span> <span class="cm">/* PT present, PT linear */</span>
	<span class="n">flags2</span>  <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">target</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_TARGET_PCI</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00020000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_TARGET_PCI_NOSNOOP</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00030000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">access</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NV_MEM_ACCESS_RO</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00004000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NV_MEM_ACCESS_WO</span>:
		<span class="n">flags0</span> <span class="o">|=</span> <span class="mh">0x00008000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">flags2</span> <span class="o">|=</span> <span class="mh">0x00000002</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">flags0</span> <span class="o">|=</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0x00000fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">;</span>
	<span class="n">flags2</span> <span class="o">|=</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xfffff000</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="n">NVOBJ_FLAG_ZERO_FREE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">obj</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">flags0</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">flags2</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">obj</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="n">flags2</span><span class="p">);</span>

	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">engine</span> <span class="o">=</span> <span class="n">NVOBJ_ENGINE_SW</span><span class="p">;</span>
	<span class="n">obj</span><span class="o">-&gt;</span><span class="n">class</span>  <span class="o">=</span> <span class="n">class</span><span class="p">;</span>
	<span class="o">*</span><span class="n">pobj</span> <span class="o">=</span> <span class="n">obj</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_gr_new</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">u32</span> <span class="n">handle</span><span class="p">,</span> <span class="kt">int</span> <span class="n">class</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj_class</span> <span class="o">*</span><span class="n">oc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ch%d class=0x%04x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">oc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">classes</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nouveau_exec_engine</span> <span class="o">*</span><span class="n">eng</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">!=</span> <span class="n">class</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">engctx</span><span class="p">[</span><span class="n">oc</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">eng</span><span class="o">-&gt;</span><span class="n">context_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">oc</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="n">eng</span><span class="o">-&gt;</span><span class="n">object_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">oc</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">,</span> <span class="n">handle</span><span class="p">,</span> <span class="n">class</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nouveau_gpuobj_channel_init_pramin</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ch%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="cm">/* Base amount for object storage (4KiB enough?) */</span>
	<span class="n">size</span> <span class="o">=</span> <span class="mh">0x2000</span><span class="p">;</span>
	<span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">==</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Various fixed table thingos */</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="mh">0x1400</span><span class="p">;</span> <span class="cm">/* mostly unknown stuff */</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="mh">0x4000</span><span class="p">;</span> <span class="cm">/* vm pd */</span>
		<span class="n">base</span>  <span class="o">=</span> <span class="mh">0x6000</span><span class="p">;</span>
		<span class="cm">/* RAMHT, not sure about setting size yet, 32KiB to be safe */</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="mh">0x8000</span><span class="p">;</span>
		<span class="cm">/* RAMFC */</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="mh">0x1000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error allocating channel PRAMIN: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">drm_mm_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span> <span class="o">-</span> <span class="n">base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating PRAMIN heap: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">nvc0_gpuobj_channel_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">vm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">pgd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_vm_pgd</span> <span class="o">*</span><span class="n">vpgd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* create page directory for this vm if none currently exists,</span>
<span class="cm">	 * will be destroyed automagically when last reference to the</span>
<span class="cm">	 * vm is removed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">pgd_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="n">vm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="p">,</span> <span class="n">pgd</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pgd</span><span class="p">);</span>

	<span class="cm">/* point channel at vm&#39;s page directory */</span>
	<span class="n">vpgd</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vm</span><span class="o">-&gt;</span><span class="n">pgd_list</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_vm_pgd</span><span class="p">,</span> <span class="n">head</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x0200</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">vpgd</span><span class="o">-&gt;</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x0204</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">vpgd</span><span class="o">-&gt;</span><span class="n">obj</span><span class="o">-&gt;</span><span class="n">vinst</span><span class="p">));</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x0208</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">nv_wo32</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">,</span> <span class="mh">0x020c</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_channel_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
			    <span class="kt">uint32_t</span> <span class="n">vram_h</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">tt_h</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_fpriv</span> <span class="o">*</span><span class="n">fpriv</span> <span class="o">=</span> <span class="n">nouveau_fpriv</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">file_priv</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">nouveau_vm</span> <span class="o">*</span><span class="n">vm</span> <span class="o">=</span> <span class="n">fpriv</span> <span class="o">?</span> <span class="n">fpriv</span><span class="o">-&gt;</span><span class="n">vm</span> <span class="o">:</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chan_vm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">vram</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">*</span><span class="n">tt</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ch%d vram=0x%08x tt=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">vram_h</span><span class="p">,</span> <span class="n">tt_h</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_C0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">nvc0_gpuobj_channel_init</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">vm</span><span class="p">);</span>

	<span class="cm">/* Allocate a chunk of memory for per-channel object storage */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_channel_init_pramin</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;init pramin</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* NV50 VM</span>
<span class="cm">	 *  - Allocate per-channel page-directory</span>
<span class="cm">	 *  - Link with shared channel VM</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pgd_offs</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0x50</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x1400</span> <span class="o">:</span> <span class="mh">0x0200</span><span class="p">;</span>
		<span class="n">u64</span> <span class="n">vm_vinst</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">+</span> <span class="n">pgd_offs</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">vm_pinst</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="o">-&gt;</span><span class="n">pinst</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">vm_pinst</span> <span class="o">!=</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span>
			<span class="n">vm_pinst</span> <span class="o">+=</span> <span class="n">pgd_offs</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new_fake</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">vm_pinst</span><span class="p">,</span> <span class="n">vm_vinst</span><span class="p">,</span> <span class="mh">0x4000</span><span class="p">,</span>
					      <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="n">vm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* RAMHT */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&lt;</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nouveau_ramht_ref</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">ramht</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">chan</span><span class="p">,</span> <span class="mh">0x8000</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>
					 <span class="n">NVOBJ_FLAG_ZERO_ALLOC</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ramht</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_new</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">ramht</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramht</span><span class="p">);</span>
		<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ramht</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* VRAM ctxdma */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">NV_CLASS_DMA_IN_MEMORY</span><span class="p">,</span>
					     <span class="mi">0</span><span class="p">,</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">),</span> <span class="n">NV_MEM_ACCESS_RW</span><span class="p">,</span>
					     <span class="n">NV_MEM_TARGET_VM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vram</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating VRAM ctxdma: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">NV_CLASS_DMA_IN_MEMORY</span><span class="p">,</span>
					     <span class="mi">0</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_available_size</span><span class="p">,</span>
					     <span class="n">NV_MEM_ACCESS_RW</span><span class="p">,</span>
					     <span class="n">NV_MEM_TARGET_VRAM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vram</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating VRAM ctxdma: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_insert</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">vram_h</span><span class="p">,</span> <span class="n">vram</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vram</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error adding VRAM ctxdma to RAMHT: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* TT memory ctxdma */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">card_type</span> <span class="o">&gt;=</span> <span class="n">NV_50</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">NV_CLASS_DMA_IN_MEMORY</span><span class="p">,</span>
					     <span class="mi">0</span><span class="p">,</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">40</span><span class="p">),</span> <span class="n">NV_MEM_ACCESS_RW</span><span class="p">,</span>
					     <span class="n">NV_MEM_TARGET_VM</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tt</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_dma_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">NV_CLASS_DMA_IN_MEMORY</span><span class="p">,</span>
					     <span class="mi">0</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">aper_size</span><span class="p">,</span>
					     <span class="n">NV_MEM_ACCESS_RW</span><span class="p">,</span>
					     <span class="n">NV_MEM_TARGET_GART</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tt</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating TT ctxdma: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_insert</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">tt_h</span><span class="p">,</span> <span class="n">tt</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tt</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error adding TT ctxdma to RAMHT: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_gpuobj_channel_takedown</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">NV_DEBUG</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ch%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">nouveau_vm_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">vm_pd</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">drm_mm_initialized</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">))</span>
		<span class="n">drm_mm_takedown</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin_heap</span><span class="p">);</span>
	<span class="n">nouveau_gpuobj_ref</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">ramin</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nouveau_gpuobj_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpuobj_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">cinst</span> <span class="o">!=</span> <span class="n">NVOBJ_CINST_GLOBAL</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nouveau_gpuobj_resume</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">[</span><span class="n">i</span><span class="o">/</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">nv_ro32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nouveau_gpuobj_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpuobj_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">nv_wo32</span><span class="p">(</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">[</span><span class="n">i</span><span class="o">/</span><span class="mi">4</span><span class="p">]);</span>

		<span class="n">vfree</span><span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span><span class="p">);</span>
		<span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">suspend</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">engine</span><span class="p">.</span><span class="n">instmem</span><span class="p">.</span><span class="n">flush</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">nouveau_ioctl_grobj_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_grobj_alloc</span> <span class="o">*</span><span class="n">init</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* compatibility with userspace that assumes 506e for all chipsets */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="mh">0x506e</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">init</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">=</span> <span class="n">nouveau_software_class</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="mh">0x906e</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">==</span> <span class="mh">0x906e</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;906e not supported yet</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">nouveau_channel_get</span><span class="p">(</span><span class="n">file_priv</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nouveau_ramht_find</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EEXIST</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_gpuobj_gr_new</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">class</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">NV_ERROR</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error creating object: %d (%d/0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">ret</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">nouveau_channel_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">nouveau_ioctl_gpuobj_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_gpuobj_free</span> <span class="o">*</span><span class="n">objfree</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_channel</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">nouveau_channel_get</span><span class="p">(</span><span class="n">file_priv</span><span class="p">,</span> <span class="n">objfree</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">chan</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/* Synchronize with the user channel */</span>
	<span class="n">nouveau_channel_idle</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nouveau_ramht_remove</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">objfree</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">);</span>
	<span class="n">nouveau_channel_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span>
<span class="nf">nv_ro32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span>  <span class="n">ptr</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">base</span> <span class="o">=</span> <span class="n">ptr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">u32</span>  <span class="n">val</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span> <span class="o">!=</span> <span class="n">base</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001700</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x700000</span> <span class="o">+</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">nv_ri32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">+</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">nv_wo32</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_gpuobj</span> <span class="o">*</span><span class="n">gpuobj</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_available</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span>  <span class="n">ptr</span> <span class="o">=</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">vinst</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">base</span> <span class="o">=</span> <span class="n">ptr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span> <span class="o">!=</span> <span class="n">base</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x001700</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ramin_base</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x700000</span> <span class="o">+</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">),</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vm_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">nv_wi32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">gpuobj</span><span class="o">-&gt;</span><span class="n">pinst</span> <span class="o">+</span> <span class="n">offset</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
