Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulation_behav xil_defaultlib.simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iesire
Compiling module xil_defaultlib.design_1_iesire_0_0
Compiling module xil_defaultlib.intrare
Compiling module xil_defaultlib.design_1_intrare_0_0
Compiling module xil_defaultlib.sumator4b
Compiling module xil_defaultlib.design_1_sumator4b_0_0
Compiling module xil_defaultlib.design_1_sumator4b_1_0
Compiling module xil_defaultlib.design_1_sumator4b_2_0
Compiling module xil_defaultlib.design_1_sumator4b_3_0
Compiling module xil_defaultlib.uat
Compiling module xil_defaultlib.design_1_uat_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulation_behav
