Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c2ef76bd66ec4d29a582b4846354568b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot two_wire_spi_tb_behav xil_defaultlib.two_wire_spi_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.clock_divider [\clock_divider(divider=1)\]
Compiling architecture behavioral of entity xil_defaultlib.two_wire_spi [two_wire_spi_default]
Compiling architecture bench of entity xil_defaultlib.two_wire_spi_tb
Built simulation snapshot two_wire_spi_tb_behav
