<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.6">
  <compounddef id="arc__cache_8h" kind="file">
    <compoundname>arc_cache.h</compoundname>
    <includes refid="emb_a_r_c__toolchain_8h" local="yes">embARC_toolchain.h</includes>
    <includes refid="arc_8h" local="yes">arc.h</includes>
    <includes refid="arc__builtin_8h" local="yes">arc_builtin.h</includes>
    <includes refid="arc__exception_8h" local="yes">arc_exception.h</includes>
    <includedby refid="arc__cache_8c" local="yes">arc_cache.c</includedby>
    <includedby refid="arc__exception_8c" local="yes">arc_exception.c</includedby>
    <includedby refid="arc__udma_8h" local="yes">arc_udma.h</includedby>
    <includedby refid="emb_a_r_c_8h" local="yes">embARC.h</includedby>
    <incdepgraph>
      <node id="466">
        <label>stdbool.h</label>
      </node>
      <node id="463">
        <label>stdint.h</label>
      </node>
      <node id="465">
        <label>stddef.h</label>
      </node>
      <node id="469">
        <label>arc_builtin.h</label>
        <link refid="arc__builtin_8h"/>
        <childnode refid="462" relation="include">
        </childnode>
      </node>
      <node id="464">
        <label>limits.h</label>
      </node>
      <node id="467">
        <label>arc.h</label>
        <link refid="arc_8h"/>
        <childnode refid="468" relation="include">
        </childnode>
      </node>
      <node id="461">
        <label>arc_cache.h</label>
        <link refid="arc_cache.h"/>
        <childnode refid="462" relation="include">
        </childnode>
        <childnode refid="467" relation="include">
        </childnode>
        <childnode refid="469" relation="include">
        </childnode>
        <childnode refid="470" relation="include">
        </childnode>
      </node>
      <node id="468">
        <label>arc_feature_config.h</label>
        <link refid="arc__feature__config_8h"/>
      </node>
      <node id="462">
        <label>embARC_toolchain.h</label>
        <link refid="emb_a_r_c__toolchain_8h"/>
        <childnode refid="463" relation="include">
        </childnode>
        <childnode refid="464" relation="include">
        </childnode>
        <childnode refid="465" relation="include">
        </childnode>
        <childnode refid="466" relation="include">
        </childnode>
      </node>
      <node id="470">
        <label>arc_exception.h</label>
        <link refid="arc__exception_8h"/>
        <childnode refid="462" relation="include">
        </childnode>
        <childnode refid="467" relation="include">
        </childnode>
        <childnode refid="469" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="476">
        <label>embARC.h</label>
        <link refid="emb_a_r_c_8h"/>
        <childnode refid="477" relation="include">
        </childnode>
        <childnode refid="480" relation="include">
        </childnode>
        <childnode refid="481" relation="include">
        </childnode>
        <childnode refid="482" relation="include">
        </childnode>
        <childnode refid="483" relation="include">
        </childnode>
        <childnode refid="484" relation="include">
        </childnode>
        <childnode refid="485" relation="include">
        </childnode>
        <childnode refid="486" relation="include">
        </childnode>
      </node>
      <node id="474">
        <label>arc_udma.h</label>
        <link refid="arc__udma_8h"/>
        <childnode refid="475" relation="include">
        </childnode>
        <childnode refid="476" relation="include">
        </childnode>
      </node>
      <node id="487">
        <label>dw_i2s_obj.c</label>
        <link refid="dw__i2s__obj_8c_source"/>
      </node>
      <node id="478">
        <label>dirent.h</label>
        <link refid="dirent_8h_source"/>
      </node>
      <node id="485">
        <label>hsdk_interrupt.c</label>
        <link refid="hsdk__interrupt_8c_source"/>
      </node>
      <node id="488">
        <label>dw_i2s.c</label>
        <link refid="dw__i2s_8c_source"/>
      </node>
      <node id="486">
        <label>dw_i2s.h</label>
        <link refid="dw__i2s_8h_source"/>
        <childnode refid="487" relation="include">
        </childnode>
        <childnode refid="488" relation="include">
        </childnode>
      </node>
      <node id="475">
        <label>arc_udma.c</label>
        <link refid="arc__udma_8c"/>
      </node>
      <node id="471">
        <label>arc_cache.h</label>
        <link refid="arc_cache.h"/>
        <childnode refid="472" relation="include">
        </childnode>
        <childnode refid="473" relation="include">
        </childnode>
        <childnode refid="474" relation="include">
        </childnode>
        <childnode refid="476" relation="include">
        </childnode>
      </node>
      <node id="472">
        <label>arc_cache.c</label>
        <link refid="arc__cache_8c"/>
      </node>
      <node id="473">
        <label>arc_exception.c</label>
        <link refid="arc__exception_8c"/>
      </node>
      <node id="479">
        <label>fatfs_dirent.c</label>
        <link refid="fatfs__dirent_8c_source"/>
      </node>
      <node id="477">
        <label>fatfs_dirent.h</label>
        <link refid="fatfs__dirent_8h_source"/>
        <childnode refid="478" relation="include">
        </childnode>
        <childnode refid="479" relation="include">
        </childnode>
      </node>
      <node id="480">
        <label>embARC_syscalls.c</label>
        <link refid="emb_a_r_c__syscalls_8c_source"/>
      </node>
      <node id="483">
        <label>axs_103_interrupt.c</label>
        <link refid="axs__103__interrupt_8c_source"/>
      </node>
      <node id="484">
        <label>board.c</label>
        <link refid="board_8c_source"/>
      </node>
      <node id="482">
        <label>secure_console.c</label>
        <link refid="iotdk_2common_2secure__console_8c_source"/>
      </node>
      <node id="481">
        <label>secure_console.c</label>
        <link refid="emsk_2common_2secure__console_8c_source"/>
      </node>
    </invincdepgraph>
      <sectiondef kind="user-defined">
      <header>instruction cache control register related definition</header>
      <description></description>
      <memberdef kind="define" id="arc__cache_8h_1a89588be391940bb908fac67345fbc64b" prot="public" static="no">
        <name>IC_CTRL_IC_ENABLE</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>enable instruction cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="50" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="50" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a8b1837f2e109d4394dded75f3b680be2" prot="public" static="no">
        <name>IC_CTRL_IC_DISABLE</name>
        <initializer>0x1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>disable instruction cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="51" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="51" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a123100ba87b65281603052f5e7983934" compoundref="arc__cache_8h" startline="102" endline="106">icache_disable</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a58b146a52b956f6f1d0e0329ea17ccc1" prot="public" static="no">
        <name>IC_CTRL_DIRECT_ACCESS</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>direct access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="52" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" prot="public" static="no">
        <name>IC_CTRL_INDIRECT_ACCESS</name>
        <initializer>0x20</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>indirect access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="53" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="53" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a39066bae5c76a364a9764ca535c4fe8e" compoundref="arc__cache_8h" startline="155" endline="163">icache_access_mode</referencedby>
        <referencedby refid="arc__cache_8h_1a6444cdd20acd74647d4959dea9a2dd36" compoundref="arc__cache_8c" startline="154" endline="166">icache_direct_read</referencedby>
        <referencedby refid="arc__cache_8h_1a3efe68d04d6fd03795066a79f032059f" compoundref="arc__cache_8c" startline="132" endline="144">icache_direct_write</referencedby>
        <referencedby refid="arc__cache_8h_1a438d802e1198870ae27d3ff22512ef20" compoundref="arc__cache_8c" startline="176" endline="191">icache_indirect_read</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" prot="public" static="no">
        <name>IC_CTRL_OP_SUCCEEDED</name>
        <initializer>0x8</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>instruction cache operation succeeded </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="54" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="54" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a438d802e1198870ae27d3ff22512ef20" compoundref="arc__cache_8c" startline="176" endline="191">icache_indirect_read</referencedby>
        <referencedby refid="arc__cache_8h_1a26dbe00651013802d3b8a7ad4565ec36" compoundref="arc__cache_8h" startline="140" endline="149">icache_lock_line</referencedby>
        <referencedby refid="arc__cache_8h_1a48f9fb90008431f06fcb385d9f67fc8c" compoundref="arc__cache_8c" startline="92" endline="122">icache_lock_mlines</referencedby>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>data cache control register related definition</header>
      <description></description>
      <memberdef kind="define" id="arc__cache_8h_1a639cae40b38816d74ef5f622c6e9bfe7" prot="public" static="no">
        <name>IC_CTRL_I</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="62" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a94b39308cfd002663d63689cda868a09" prot="public" static="no">
        <name>DC_CTRL_DC_ENABLE</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>enable data cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="63" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a5c1a63346f607c480d88d68b40ac3cef" prot="public" static="no">
        <name>DC_CTRL_DC_DISABLE</name>
        <initializer>0x1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>disable data cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="64" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="64" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1aa520bede19111ccdecc72f13a1998474" compoundref="arc__cache_8h" startline="223" endline="227">dcache_disable</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a65272db83521f6977dfd0a46468952ba" prot="public" static="no">
        <name>DC_CTRL_INVALID_ONLY</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>invalid data cache only </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="65" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="65" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1ad39e2ba72c52a7531bed72e5c53ceb64" prot="public" static="no">
        <name>DC_CTRL_INVALID_FLUSH</name>
        <initializer>0x40</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>invalid and flush data cache </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="66" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="66" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1ae0adad0cc819a38dfa21b2a8ce5a77b5" prot="public" static="no">
        <name>DC_CTRL_ENABLE_FLUSH_LOCKED</name>
        <initializer>0x80</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>the locked data cache can be flushed </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="67" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a8dcb9d71ecace8c648c4b525a8bc6190" prot="public" static="no">
        <name>DC_CTRL_DISABLE_FLUSH_LOCKED</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>the locked data cache cannot be flushed </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="68" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="68" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" prot="public" static="no">
        <name>DC_CTRL_FLUSH_STATUS</name>
        <initializer>0x100</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>flush status </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="69" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="69" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a8053b9c4705de17adfaf962e8b348c3c" compoundref="arc__cache_8h" startline="232" endline="242">dcache_flush</referencedby>
        <referencedby refid="arc__cache_8h_1a905611d458ccec8f6ed984ca541cdc04" compoundref="arc__cache_8h" startline="248" endline="258">dcache_flush_line</referencedby>
        <referencedby refid="arc__cache_8h_1a22809d879f9791c65001e86ff559434c" compoundref="arc__cache_8c" startline="239" endline="268">dcache_flush_mlines</referencedby>
        <referencedby refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" compoundref="arc__cache_8h" startline="185" endline="195">dcache_invalidate</referencedby>
        <referencedby refid="arc__cache_8h_1a59d602ce2dc5882749c4efb11d4afd45" compoundref="arc__cache_8c" startline="200" endline="230">dcache_invalidate_mlines</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1a2e9537539df989260d4041b86212db79" prot="public" static="no">
        <name>DC_CTRL_DIRECT_ACCESS</name>
        <initializer>0x0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>direct access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="70" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="70" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" prot="public" static="no">
        <name>DC_CTRL_INDIRECT_ACCESS</name>
        <initializer>0x20</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>indirect access mode </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="71" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="71" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
        <referencedby refid="arc__cache_8h_1a1e194aa415489e2982983c6f71c21cc8" compoundref="arc__cache_8h" startline="280" endline="288">dcache_access_mode</referencedby>
        <referencedby refid="arc__cache_8h_1a10472449765a96cb2eeab9fb89f188da" compoundref="arc__cache_8c" startline="340" endline="352">dcache_direct_read</referencedby>
        <referencedby refid="arc__cache_8h_1abfdca8296f41bd31cc9e5643a8d24e32" compoundref="arc__cache_8c" startline="318" endline="330">dcache_direct_write</referencedby>
        <referencedby refid="arc__cache_8h_1a9c6a7e168e8daf46938f6c8a63318e1f" compoundref="arc__cache_8c" startline="362" endline="377">dcache_indirect_read</referencedby>
      </memberdef>
      <memberdef kind="define" id="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" prot="public" static="no">
        <name>DC_CTRL_OP_SUCCEEDED</name>
        <initializer>0x4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>data cache operation succeeded </para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="72" column="9" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="72" bodyend="-1"/>
        <referencedby refid="arc__cache_8h_1a9c6a7e168e8daf46938f6c8a63318e1f" compoundref="arc__cache_8c" startline="362" endline="377">dcache_indirect_read</referencedby>
        <referencedby refid="arc__cache_8h_1aff88b1dee48572a46c012e97f7b822b6" compoundref="arc__cache_8h" startline="265" endline="274">dcache_lock_line</referencedby>
        <referencedby refid="arc__cache_8h_1a04d4e5c837e79cc0eaffe1e462b744bc" compoundref="arc__cache_8c" startline="277" endline="308">dcache_lock_mlines</referencedby>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>instruction cache related inline function</header>
      <memberdef kind="function" id="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline uint8_t</type>
        <definition>Inline uint8_t icache_available</definition>
        <argsstring>(void)</argsstring>
        <name>icache_available</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>check whether instruction cache is available, 0 for not available, &gt;0 for available </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="84" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="84" bodyend="87"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9e91cea4c263ee77386aaedab738171d" compoundref="arc_8h" startline="131">AUX_BCR_I_CACHE</references>
        <referencedby refid="arc__cache_8h_1a6f0c3d1cb5e164571bf826622a20c65e" compoundref="arc__cache_8c" startline="56" endline="83">icache_invalidate_mlines</referencedby>
        <referencedby refid="arc__cache_8h_1a48f9fb90008431f06fcb385d9f67fc8c" compoundref="arc__cache_8c" startline="92" endline="122">icache_lock_mlines</referencedby>
        <referencedby refid="arc__cache_8h_1a3efe68d04d6fd03795066a79f032059f" compoundref="arc__cache_8c" startline="132" endline="144">icache_direct_write</referencedby>
        <referencedby refid="arc__cache_8h_1a6444cdd20acd74647d4959dea9a2dd36" compoundref="arc__cache_8c" startline="154" endline="166">icache_direct_read</referencedby>
        <referencedby refid="arc__cache_8h_1a438d802e1198870ae27d3ff22512ef20" compoundref="arc__cache_8c" startline="176" endline="191">icache_indirect_read</referencedby>
        <referencedby refid="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" compoundref="arc__cache_8h" startline="93" endline="97">icache_enable</referencedby>
        <referencedby refid="arc__cache_8h_1a123100ba87b65281603052f5e7983934" compoundref="arc__cache_8h" startline="102" endline="106">icache_disable</referencedby>
        <referencedby refid="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" compoundref="arc__cache_8h" startline="111" endline="119">icache_invalidate</referencedby>
        <referencedby refid="arc__cache_8h_1ae562cc8cbdbf3ad8707b46b9c32dc8c1" compoundref="arc__cache_8h" startline="125" endline="133">icache_invalidate_line</referencedby>
        <referencedby refid="arc__cache_8h_1a26dbe00651013802d3b8a7ad4565ec36" compoundref="arc__cache_8h" startline="140" endline="149">icache_lock_line</referencedby>
        <referencedby refid="arc__cache_8h_1a39066bae5c76a364a9764ca535c4fe8e" compoundref="arc__cache_8h" startline="155" endline="163">icache_access_mode</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void icache_enable</definition>
        <argsstring>(uint32_t icache_en_mask)</argsstring>
        <name>icache_enable</name>
        <param>
          <type>uint32_t</type>
          <declname>icache_en_mask</declname>
        </param>
        <briefdescription>
<para>enable instruction cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">icache_en_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>operation mask </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="93" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="93" bodyend="97"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a123100ba87b65281603052f5e7983934" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void icache_disable</definition>
        <argsstring>(void)</argsstring>
        <name>icache_disable</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>disable instruction cache </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="102" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="102" bodyend="106"/>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="arc__cache_8h_1a8b1837f2e109d4394dded75f3b680be2" compoundref="arc__cache_8h" startline="51">IC_CTRL_IC_DISABLE</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void icache_invalidate</definition>
        <argsstring>(void)</argsstring>
        <name>icache_invalidate</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>invalidate the entire instruction cache </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="111" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="111" bodyend="119"/>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9a51b9a570b9907dea431df00e74cb2e" compoundref="arc_8h" startline="381">AUX_IC_IVIC</references>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1ae562cc8cbdbf3ad8707b46b9c32dc8c1" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void icache_invalidate_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>icache_invalidate_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>invalidate specific cache line </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">address</parametername>
</parameternamelist>
<parameterdescription>
<para>memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="125" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="125" bodyend="133"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga23c848b7d154e5e2fbb21679bb15bcd0" compoundref="arc_8h" startline="384">AUX_IC_IVIL</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
        <referencedby refid="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___c_p_u_1gac2f60bf83e06ce8f4198782f0ba2fdf6" compoundref="arc__exception_8c" startline="445" endline="476">exc_entry_install</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a26dbe00651013802d3b8a7ad4565ec36" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline int32_t</type>
        <definition>Inline int32_t icache_lock_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>icache_lock_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>lock specific cache line </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">address</parametername>
</parameternamelist>
<parameterdescription>
<para>memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="140" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="140" bodyend="149"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga3039c4ecba760b2b9495d56bee1d35bf" compoundref="arc_8h" startline="383">AUX_IC_LIL</references>
        <references refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" compoundref="arc__cache_8h" startline="54">IC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a39066bae5c76a364a9764ca535c4fe8e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void icache_access_mode</definition>
        <argsstring>(uint32_t mode)</argsstring>
        <name>icache_access_mode</name>
        <param>
          <type>uint32_t</type>
          <declname>mode</declname>
        </param>
        <briefdescription>
<para>set icache access mode </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">mode</parametername>
<parametername direction="in">access</parametername>
</parameternamelist>
<parameterdescription>
<para>mode, 1: indirect access 0:direct access </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="155" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="155" bodyend="163"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>data cache related inline functions</header>
      <memberdef kind="function" id="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline uint8_t</type>
        <definition>Inline uint8_t dcache_available</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_available</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>check whether data cache is available, 0 for not available, &gt;0 for available </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="177" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="177" bodyend="180"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga0a71e31c0c9c908d33185905eb042010" compoundref="arc_8h" startline="127">AUX_BCR_D_CACHE</references>
        <referencedby refid="arc__cache_8h_1a59d602ce2dc5882749c4efb11d4afd45" compoundref="arc__cache_8c" startline="200" endline="230">dcache_invalidate_mlines</referencedby>
        <referencedby refid="arc__cache_8h_1a22809d879f9791c65001e86ff559434c" compoundref="arc__cache_8c" startline="239" endline="268">dcache_flush_mlines</referencedby>
        <referencedby refid="arc__cache_8h_1a04d4e5c837e79cc0eaffe1e462b744bc" compoundref="arc__cache_8c" startline="277" endline="308">dcache_lock_mlines</referencedby>
        <referencedby refid="arc__cache_8h_1abfdca8296f41bd31cc9e5643a8d24e32" compoundref="arc__cache_8c" startline="318" endline="330">dcache_direct_write</referencedby>
        <referencedby refid="arc__cache_8h_1a10472449765a96cb2eeab9fb89f188da" compoundref="arc__cache_8c" startline="340" endline="352">dcache_direct_read</referencedby>
        <referencedby refid="arc__cache_8h_1a9c6a7e168e8daf46938f6c8a63318e1f" compoundref="arc__cache_8c" startline="362" endline="377">dcache_indirect_read</referencedby>
        <referencedby refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" compoundref="arc__cache_8h" startline="185" endline="195">dcache_invalidate</referencedby>
        <referencedby refid="arc__cache_8h_1a9678bf43d5ebac35593b6120c521c75a" compoundref="arc__cache_8h" startline="201" endline="208">dcache_invalidate_line</referencedby>
        <referencedby refid="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" compoundref="arc__cache_8h" startline="214" endline="218">dcache_enable</referencedby>
        <referencedby refid="arc__cache_8h_1aa520bede19111ccdecc72f13a1998474" compoundref="arc__cache_8h" startline="223" endline="227">dcache_disable</referencedby>
        <referencedby refid="arc__cache_8h_1a8053b9c4705de17adfaf962e8b348c3c" compoundref="arc__cache_8h" startline="232" endline="242">dcache_flush</referencedby>
        <referencedby refid="arc__cache_8h_1a905611d458ccec8f6ed984ca541cdc04" compoundref="arc__cache_8h" startline="248" endline="258">dcache_flush_line</referencedby>
        <referencedby refid="arc__cache_8h_1aff88b1dee48572a46c012e97f7b822b6" compoundref="arc__cache_8h" startline="265" endline="274">dcache_lock_line</referencedby>
        <referencedby refid="arc__cache_8h_1a1e194aa415489e2982983c6f71c21cc8" compoundref="arc__cache_8h" startline="280" endline="288">dcache_access_mode</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_invalidate</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_invalidate</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>invalidate the entire data cache </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="185" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="185" bodyend="195"/>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga1b53815dcb6c4d2a51d526fec3c595ce" compoundref="arc_8h" startline="389">AUX_DC_IVDC</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a9678bf43d5ebac35593b6120c521c75a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_invalidate_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>dcache_invalidate_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>invalidate the specific cache line </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">address</parametername>
</parameternamelist>
<parameterdescription>
<para>memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="201" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="201" bodyend="208"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gafa3d5fee50e1f5347c7b8bc9c81f456a" compoundref="arc_8h" startline="392">AUX_DC_IVDL</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_enable</definition>
        <argsstring>(uint32_t dcache_en_mask)</argsstring>
        <name>dcache_enable</name>
        <param>
          <type>uint32_t</type>
          <declname>dcache_en_mask</declname>
        </param>
        <briefdescription>
<para>enable data cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">dcache_en_mask</parametername>
</parameternamelist>
<parameterdescription>
<para>operation mask </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="214" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="214" bodyend="218"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
        <referencedby refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" compoundref="arc__cache_8c" startline="384" endline="414">arc_cache_init</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1aa520bede19111ccdecc72f13a1998474" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_disable</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_disable</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>disable data cache </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="223" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="223" bodyend="227"/>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="arc__cache_8h_1a5c1a63346f607c480d88d68b40ac3cef" compoundref="arc__cache_8h" startline="64">DC_CTRL_DC_DISABLE</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a8053b9c4705de17adfaf962e8b348c3c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_flush</definition>
        <argsstring>(void)</argsstring>
        <name>dcache_flush</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>flush data cache </para>        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="232" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="232" bodyend="242"/>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga600e9b61d799439a05b8794215d05b3f" compoundref="arc_8h" startline="393">AUX_DC_FLSH</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a905611d458ccec8f6ed984ca541cdc04" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_flush_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>dcache_flush_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>flush the specific data cache line </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">address</parametername>
</parameternamelist>
<parameterdescription>
<para>memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="248" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="248" bodyend="258"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga236b3dc26d0b964410b6761f9823b805" compoundref="arc_8h" startline="394">AUX_DC_FLDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
        <referencedby refid="group___a_r_c___h_a_l___e_x_c_e_p_t_i_o_n___c_p_u_1gac2f60bf83e06ce8f4198782f0ba2fdf6" compoundref="arc__exception_8c" startline="445" endline="476">exc_entry_install</referencedby>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1aff88b1dee48572a46c012e97f7b822b6" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline int</type>
        <definition>Inline int dcache_lock_line</definition>
        <argsstring>(uint32_t address)</argsstring>
        <name>dcache_lock_line</name>
        <param>
          <type>uint32_t</type>
          <declname>address</declname>
        </param>
        <briefdescription>
<para>lock the specific data cache line </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">address</parametername>
</parameternamelist>
<parameterdescription>
<para>memory address </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="265" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="265" bodyend="274"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga4ee8b95b2c3572a96d3e2d84008a003c" compoundref="arc_8h" startline="391">AUX_DC_LDL</references>
        <references refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" compoundref="arc__cache_8h" startline="72">DC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a1e194aa415489e2982983c6f71c21cc8" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>Inline void</type>
        <definition>Inline void dcache_access_mode</definition>
        <argsstring>(uint32_t mode)</argsstring>
        <name>dcache_access_mode</name>
        <param>
          <type>uint32_t</type>
          <declname>mode</declname>
        </param>
        <briefdescription>
<para>set dcache access mode </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">mode</parametername>
<parametername direction="in">access</parametername>
</parameternamelist>
<parameterdescription>
<para>mode, 1: indirect access 0:direct access </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="280" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" bodystart="280" bodyend="288"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      </sectiondef>
      <sectiondef kind="user-defined">
      <header>declarations of cache related functions</header>
      <memberdef kind="function" id="arc__cache_8h_1a6f0c3d1cb5e164571bf826622a20c65e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>invalidate multi instruction cache lines </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="300" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="56" bodyend="83"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga23c848b7d154e5e2fbb21679bb15bcd0" compoundref="arc_8h" startline="384">AUX_IC_IVIL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a48f9fb90008431f06fcb385d9f67fc8c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>icache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>lock multi lines in instruction cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in instruction cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed (cache already locked or other reasons) </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="301" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="92" bodyend="122"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga3039c4ecba760b2b9495d56bee1d35bf" compoundref="arc_8h" startline="383">AUX_IC_LIL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" compoundref="arc__cache_8h" startline="54">IC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a3efe68d04d6fd03795066a79f032059f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>icache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly write icache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">icache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to write (tag+lock bit+valid bit) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to write </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="302" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="132" bodyend="144"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" compoundref="arc_8h" startline="388">AUX_IC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" compoundref="arc_8h" startline="385">AUX_IC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" compoundref="arc_8h" startline="386">AUX_IC_TAG</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a6444cdd20acd74647d4959dea9a2dd36" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>icache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly read icache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">icache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read (tag+index+lock bit+valid bit) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="303" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="154" bodyend="166"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" compoundref="arc_8h" startline="388">AUX_IC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" compoundref="arc_8h" startline="385">AUX_IC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" compoundref="arc_8h" startline="386">AUX_IC_TAG</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a438d802e1198870ae27d3ff22512ef20" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t icache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>icache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>indirectly read icache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">mem_addr</parametername>
<parametername direction="in">memory</parametername>
</parameternamelist>
<parameterdescription>
<para>address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="304" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="176" bodyend="191"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" compoundref="arc_8h" startline="382">AUX_IC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga912c5d0798a4c495486123dfa5e67976" compoundref="arc_8h" startline="388">AUX_IC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga764928917e2b3e891231ceb1cb67dc94" compoundref="arc_8h" startline="385">AUX_IC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9f7eb6d638c490fca02e5b8c0d55d8a6" compoundref="arc_8h" startline="386">AUX_IC_TAG</references>
        <references refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" compoundref="arc__cache_8h" startline="53">IC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" compoundref="arc__cache_8h" startline="54">IC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" compoundref="arc__cache_8h" startline="84" endline="87">icache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a59d602ce2dc5882749c4efb11d4afd45" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_invalidate_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_invalidate_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>invalidate multi data cache lines </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be invalidated </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="305" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="200" bodyend="230"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gafa3d5fee50e1f5347c7b8bc9c81f456a" compoundref="arc_8h" startline="392">AUX_DC_IVDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a22809d879f9791c65001e86ff559434c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_flush_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_flush_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>flush multi lines in data cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be flushed </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="306" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="239" bodyend="268"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga236b3dc26d0b964410b6761f9823b805" compoundref="arc_8h" startline="394">AUX_DC_FLDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" compoundref="arc__cache_8h" startline="69">DC_CTRL_FLUSH_STATUS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a04d4e5c837e79cc0eaffe1e462b744bc" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_lock_mlines</definition>
        <argsstring>(uint32_t start_addr, uint32_t size)</argsstring>
        <name>dcache_lock_mlines</name>
        <param>
          <type>uint32_t</type>
          <declname>start_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>size</declname>
        </param>
        <briefdescription>
<para>lock multi lines in data cache </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">start_addr</parametername>
</parameternamelist>
<parameterdescription>
<para>start address in data cache </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">size</parametername>
</parameternamelist>
<parameterdescription>
<para>the bytes to be locked </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="307" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="277" bodyend="308"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga4ee8b95b2c3572a96d3e2d84008a003c" compoundref="arc_8h" startline="391">AUX_DC_LDL</references>
        <references refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" compoundref="arc__exception_8c" startline="723" endline="726">cpu_lock_save</references>
        <references refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" compoundref="arc__exception_8c" startline="733" endline="736">cpu_unlock_restore</references>
        <references refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" compoundref="arc__cache_8h" startline="72">DC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1abfdca8296f41bd31cc9e5643a8d24e32" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_write</definition>
        <argsstring>(uint32_t cache_addr, uint32_t tag, uint32_t data)</argsstring>
        <name>dcache_direct_write</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly write dcache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">dcache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to write </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="in">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to write </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="308" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="318" bodyend="330"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" compoundref="arc_8h" startline="398">AUX_DC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" compoundref="arc_8h" startline="395">AUX_DC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" compoundref="arc_8h" startline="396">AUX_DC_TAG</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a10472449765a96cb2eeab9fb89f188da" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_direct_read</definition>
        <argsstring>(uint32_t cache_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_direct_read</name>
        <param>
          <type>uint32_t</type>
          <declname>cache_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>directly read dcache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">cache_addr</parametername>
<parametername direction="in">dcache</parametername>
</parameternamelist>
<parameterdescription>
<para>internal address(way+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="309" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="340" bodyend="352"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" compoundref="arc_8h" startline="398">AUX_DC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" compoundref="arc_8h" startline="395">AUX_DC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" compoundref="arc_8h" startline="396">AUX_DC_TAG</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a9c6a7e168e8daf46938f6c8a63318e1f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>int32_t</type>
        <definition>int32_t dcache_indirect_read</definition>
        <argsstring>(uint32_t mem_addr, uint32_t *tag, uint32_t *data)</argsstring>
        <name>dcache_indirect_read</name>
        <param>
          <type>uint32_t</type>
          <declname>mem_addr</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>tag</declname>
        </param>
        <param>
          <type>uint32_t *</type>
          <declname>data</declname>
        </param>
        <briefdescription>
<para>indirectly read dcache internal ram </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername direction="in">mem_addr</parametername>
<parametername direction="in">memory</parametername>
</parameternamelist>
<parameterdescription>
<para>address(tag+index+offset) </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">tag</parametername>
</parameternamelist>
<parameterdescription>
<para>cache tag to read </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername direction="out">data</parametername>
</parameternamelist>
<parameterdescription>
<para>cache data to read </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="return"><para>0, succeeded, -1, failed </para></simplesect>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="310" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="362" bodyend="377"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" compoundref="arc_8h" startline="390">AUX_DC_CTRL</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaaacbef93c439e5fac4830959aac4fa92" compoundref="arc_8h" startline="398">AUX_DC_DATA</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabdb8bb15de43a7ed71160bd32e1b2c44" compoundref="arc_8h" startline="395">AUX_DC_RAM_ADDR</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga313110202b402b9ab24fc0c9d9930028" compoundref="arc_8h" startline="396">AUX_DC_TAG</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" compoundref="arc__cache_8h" startline="72">DC_CTRL_OP_SUCCEEDED</references>
        <references refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" compoundref="arc__cache_8h" startline="177" endline="180">dcache_available</references>
      </memberdef>
      <memberdef kind="function" id="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void arc_cache_init</definition>
        <argsstring>(void)</argsstring>
        <name>arc_cache_init</name>
        <param>
          <type>void</type>
        </param>
        <briefdescription>
<para>initialize cache </para>        </briefdescription>
        <detaileddescription>
<para><orderedlist>
<listitem><para>invalidate icache and dcache</para></listitem><listitem><para>Only support ARCv2 cache </para></listitem></orderedlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h" line="311" column="1" bodyfile="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/arc/arc_cache.c" bodystart="384" bodyend="414"/>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga0a71e31c0c9c908d33185905eb042010" compoundref="arc_8h" startline="127">AUX_BCR_D_CACHE</references>
        <references refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9e91cea4c263ee77386aaedab738171d" compoundref="arc_8h" startline="131">AUX_BCR_I_CACHE</references>
        <references refid="arc__cache_8h_1a8dcb9d71ecace8c648c4b525a8bc6190" compoundref="arc__cache_8h" startline="68">DC_CTRL_DISABLE_FLUSH_LOCKED</references>
        <references refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" compoundref="arc__cache_8h" startline="71">DC_CTRL_INDIRECT_ACCESS</references>
        <references refid="arc__cache_8h_1ad39e2ba72c52a7531bed72e5c53ceb64" compoundref="arc__cache_8h" startline="66">DC_CTRL_INVALID_FLUSH</references>
        <references refid="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" compoundref="arc__cache_8h" startline="214" endline="218">dcache_enable</references>
        <references refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" compoundref="arc__cache_8h" startline="185" endline="195">dcache_invalidate</references>
        <references refid="arc__cache_8h_1a89588be391940bb908fac67345fbc64b" compoundref="arc__cache_8h" startline="50">IC_CTRL_IC_ENABLE</references>
        <references refid="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" compoundref="arc__cache_8h" startline="93" endline="97">icache_enable</references>
        <references refid="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" compoundref="arc__cache_8h" startline="111" endline="119">icache_invalidate</references>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>header file of cache module </para>    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*<sp/>------------------------------------------</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2017,<sp/>Synopsys,<sp/>Inc.<sp/>All<sp/>rights<sp/>reserved.</highlight></codeline>
<codeline lineno="3"><highlight class="comment"></highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>Redistribution<sp/>and<sp/>use<sp/>in<sp/>source<sp/>and<sp/>binary<sp/>forms,<sp/>with<sp/>or<sp/>without<sp/>modification,</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*<sp/>are<sp/>permitted<sp/>provided<sp/>that<sp/>the<sp/>following<sp/>conditions<sp/>are<sp/>met:</highlight></codeline>
<codeline lineno="6"><highlight class="comment"></highlight></codeline>
<codeline lineno="7"><highlight class="comment"><sp/>*<sp/>1)<sp/>Redistributions<sp/>of<sp/>source<sp/>code<sp/>must<sp/>retain<sp/>the<sp/>above<sp/>copyright<sp/>notice,<sp/>this</highlight></codeline>
<codeline lineno="8"><highlight class="comment"><sp/>*<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer.</highlight></codeline>
<codeline lineno="9"><highlight class="comment"></highlight></codeline>
<codeline lineno="10"><highlight class="comment"><sp/>*<sp/>2)<sp/>Redistributions<sp/>in<sp/>binary<sp/>form<sp/>must<sp/>reproduce<sp/>the<sp/>above<sp/>copyright<sp/>notice,</highlight></codeline>
<codeline lineno="11"><highlight class="comment"><sp/>*<sp/>this<sp/>list<sp/>of<sp/>conditions<sp/>and<sp/>the<sp/>following<sp/>disclaimer<sp/>in<sp/>the<sp/>documentation<sp/>and/or</highlight></codeline>
<codeline lineno="12"><highlight class="comment"><sp/>*<sp/>other<sp/>materials<sp/>provided<sp/>with<sp/>the<sp/>distribution.</highlight></codeline>
<codeline lineno="13"><highlight class="comment"></highlight></codeline>
<codeline lineno="14"><highlight class="comment"><sp/>*<sp/>3)<sp/>Neither<sp/>the<sp/>name<sp/>of<sp/>the<sp/>Synopsys,<sp/>Inc.,<sp/>nor<sp/>the<sp/>names<sp/>of<sp/>its<sp/>contributors<sp/>may</highlight></codeline>
<codeline lineno="15"><highlight class="comment"><sp/>*<sp/>be<sp/>used<sp/>to<sp/>endorse<sp/>or<sp/>promote<sp/>products<sp/>derived<sp/>from<sp/>this<sp/>software<sp/>without</highlight></codeline>
<codeline lineno="16"><highlight class="comment"><sp/>*<sp/>specific<sp/>prior<sp/>written<sp/>permission.</highlight></codeline>
<codeline lineno="17"><highlight class="comment"></highlight></codeline>
<codeline lineno="18"><highlight class="comment"><sp/>*<sp/>THIS<sp/>SOFTWARE<sp/>IS<sp/>PROVIDED<sp/>BY<sp/>THE<sp/>COPYRIGHT<sp/>HOLDERS<sp/>AND<sp/>CONTRIBUTORS<sp/>&quot;AS<sp/>IS&quot;<sp/>AND</highlight></codeline>
<codeline lineno="19"><highlight class="comment"><sp/>*<sp/>ANY<sp/>EXPRESS<sp/>OR<sp/>IMPLIED<sp/>WARRANTIES,<sp/>INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>THE<sp/>IMPLIED</highlight></codeline>
<codeline lineno="20"><highlight class="comment"><sp/>*<sp/>WARRANTIES<sp/>OF<sp/>MERCHANTABILITY<sp/>AND<sp/>FITNESS<sp/>FOR<sp/>A<sp/>PARTICULAR<sp/>PURPOSE<sp/>ARE</highlight></codeline>
<codeline lineno="21"><highlight class="comment"><sp/>*<sp/>DISCLAIMED.<sp/>IN<sp/>NO<sp/>EVENT<sp/>SHALL<sp/>THE<sp/>COPYRIGHT<sp/>HOLDER<sp/>OR<sp/>CONTRIBUTORS<sp/>BE<sp/>LIABLE<sp/>FOR</highlight></codeline>
<codeline lineno="22"><highlight class="comment"><sp/>*<sp/>ANY<sp/>DIRECT,<sp/>INDIRECT,<sp/>INCIDENTAL,<sp/>SPECIAL,<sp/>EXEMPLARY,<sp/>OR<sp/>CONSEQUENTIAL<sp/>DAMAGES</highlight></codeline>
<codeline lineno="23"><highlight class="comment"><sp/>*<sp/>(INCLUDING,<sp/>BUT<sp/>NOT<sp/>LIMITED<sp/>TO,<sp/>PROCUREMENT<sp/>OF<sp/>SUBSTITUTE<sp/>GOODS<sp/>OR<sp/>SERVICES;</highlight></codeline>
<codeline lineno="24"><highlight class="comment"><sp/>*<sp/>LOSS<sp/>OF<sp/>USE,<sp/>DATA,<sp/>OR<sp/>PROFITS;<sp/>OR<sp/>BUSINESS<sp/>INTERRUPTION)<sp/>HOWEVER<sp/>CAUSED<sp/>AND<sp/>ON</highlight></codeline>
<codeline lineno="25"><highlight class="comment"><sp/>*<sp/>ANY<sp/>THEORY<sp/>OF<sp/>LIABILITY,<sp/>WHETHER<sp/>IN<sp/>CONTRACT,<sp/>STRICT<sp/>LIABILITY,<sp/>OR<sp/>TORT</highlight></codeline>
<codeline lineno="26"><highlight class="comment"><sp/>*<sp/>(INCLUDING<sp/>NEGLIGENCE<sp/>OR<sp/>OTHERWISE)<sp/>ARISING<sp/>IN<sp/>ANY<sp/>WAY<sp/>OUT<sp/>OF<sp/>THE<sp/>USE<sp/>OF<sp/>THIS</highlight></codeline>
<codeline lineno="27"><highlight class="comment"><sp/>*<sp/>SOFTWARE,<sp/>EVEN<sp/>IF<sp/>ADVISED<sp/>OF<sp/>THE<sp/>POSSIBILITY<sp/>OF<sp/>SUCH<sp/>DAMAGE.</highlight></codeline>
<codeline lineno="28"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="29"><highlight class="comment">---------------------------------------------<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="preprocessor">#ifndef<sp/>_ARC_HAL_CACHE_H_</highlight></codeline>
<codeline lineno="38"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>_ARC_HAL_CACHE_H_</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="emb_a_r_c__toolchain_8h" kindref="compound">embARC_toolchain.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc_8h" kindref="compound">arc.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__builtin_8h" kindref="compound">arc_builtin.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="arc__exception_8h" kindref="compound">arc_exception.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="44"><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="arc__cache_8h_1a89588be391940bb908fac67345fbc64b" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_IC_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="51" refid="arc__cache_8h_1a8b1837f2e109d4394dded75f3b680be2" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_IC_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="52" refid="arc__cache_8h_1a58b146a52b956f6f1d0e0329ea17ccc1" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_DIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="53" refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_INDIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x20<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="54" refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" refkind="member"><highlight class="preprocessor">#define<sp/>IC_CTRL_OP_SUCCEEDED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x8<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="62"><highlight class="preprocessor">#define<sp/>IC_CTRL_I</highlight></codeline>
<codeline lineno="63" refid="arc__cache_8h_1a94b39308cfd002663d63689cda868a09" refkind="member"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>DC_CTRL_DC_ENABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="64" refid="arc__cache_8h_1a5c1a63346f607c480d88d68b40ac3cef" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_DC_DISABLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x1<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="65" refid="arc__cache_8h_1a65272db83521f6977dfd0a46468952ba" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_INVALID_ONLY<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="66" refid="arc__cache_8h_1ad39e2ba72c52a7531bed72e5c53ceb64" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_INVALID_FLUSH<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x40<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="67" refid="arc__cache_8h_1ae0adad0cc819a38dfa21b2a8ce5a77b5" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_ENABLE_FLUSH_LOCKED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x80<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="68" refid="arc__cache_8h_1a8dcb9d71ecace8c648c4b525a8bc6190" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_DISABLE_FLUSH_LOCKED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="69" refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_FLUSH_STATUS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x100<sp/><sp/><sp/></highlight></codeline>
<codeline lineno="70" refid="arc__cache_8h_1a2e9537539df989260d4041b86212db79" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_DIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x0<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="71" refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_INDIRECT_ACCESS<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x20<sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="72" refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" refkind="member"><highlight class="preprocessor">#define<sp/>DC_CTRL_OP_SUCCEEDED<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>0x4<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="84" refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" refkind="member"><highlight class="preprocessor">Inline<sp/>uint8_t<sp/>icache_available(void)</highlight></codeline>
<codeline lineno="85"><highlight class="preprocessor"></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9e91cea4c263ee77386aaedab738171d" kindref="member">AUX_BCR_I_CACHE</ref>)<sp/>&amp;<sp/>0xF);</highlight></codeline>
<codeline lineno="87"><highlight class="normal">}</highlight></codeline>
<codeline lineno="88"><highlight class="normal"></highlight></codeline>
<codeline lineno="93" refid="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a2e518fd2161a950ba63bf5344e930fae" kindref="member">icache_enable</ref>(uint32_t<sp/>icache_en_mask)</highlight></codeline>
<codeline lineno="94"><highlight class="normal">{</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/>icache_en_mask);</highlight></codeline>
<codeline lineno="97"><highlight class="normal">}</highlight></codeline>
<codeline lineno="98"><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="arc__cache_8h_1a123100ba87b65281603052f5e7983934" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a123100ba87b65281603052f5e7983934" kindref="member">icache_disable</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="103"><highlight class="normal">{</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/><ref refid="arc__cache_8h_1a8b1837f2e109d4394dded75f3b680be2" kindref="member">IC_CTRL_IC_DISABLE</ref>);</highlight></codeline>
<codeline lineno="106"><highlight class="normal">}</highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight></codeline>
<codeline lineno="111" refid="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a74ed3ac7b1755054941c94632ab0d409" kindref="member">icache_invalidate</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="112"><highlight class="normal">{</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>invalidate<sp/>the<sp/>entire<sp/>icache<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga9a51b9a570b9907dea431df00e74cb2e" kindref="member">AUX_IC_IVIC</ref>,<sp/>0);</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="119"><highlight class="normal">}</highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="125" refid="arc__cache_8h_1ae562cc8cbdbf3ad8707b46b9c32dc8c1" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1ae562cc8cbdbf3ad8707b46b9c32dc8c1" kindref="member">icache_invalidate_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="126"><highlight class="normal">{</highlight></codeline>
<codeline lineno="127"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="128"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga23c848b7d154e5e2fbb21679bb15bcd0" kindref="member">AUX_IC_IVIL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="129"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>the<sp/>3<sp/>nops<sp/>are<sp/>required<sp/>by<sp/>ARCv2<sp/>ISA<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="131"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="132"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="133"><highlight class="normal">}</highlight></codeline>
<codeline lineno="134"><highlight class="normal"></highlight></codeline>
<codeline lineno="140" refid="arc__cache_8h_1a26dbe00651013802d3b8a7ad4565ec36" refkind="member"><highlight class="normal">Inline<sp/>int32_t<sp/><ref refid="arc__cache_8h_1a26dbe00651013802d3b8a7ad4565ec36" kindref="member">icache_lock_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="141"><highlight class="normal">{</highlight></codeline>
<codeline lineno="142"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="143"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga3039c4ecba760b2b9495d56bee1d35bf" kindref="member">AUX_IC_LIL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="144"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1a69a15333c7c721cf4ef4a62f5ada1711" kindref="member">IC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="145"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="146"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="147"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="148"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="149"><highlight class="normal">}</highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight></codeline>
<codeline lineno="155" refid="arc__cache_8h_1a39066bae5c76a364a9764ca535c4fe8e" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a39066bae5c76a364a9764ca535c4fe8e" kindref="member">icache_access_mode</ref>(uint32_t<sp/>mode)</highlight></codeline>
<codeline lineno="156"><highlight class="normal">{</highlight></codeline>
<codeline lineno="157"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a3283605cba3118e42141a52664a7a69e" kindref="member">icache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(mode)<sp/>{</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>|<sp/><ref refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>);</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>,<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gaca70ade7fa06ffa8895b13aff6e1dd7b" kindref="member">AUX_IC_CTRL</ref>)<sp/>&amp;<sp/>(~<ref refid="arc__cache_8h_1ad9d26d7c4d98f519c5d20fa9031eeaee" kindref="member">IC_CTRL_INDIRECT_ACCESS</ref>));</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="163"><highlight class="normal">}</highlight></codeline>
<codeline lineno="164"><highlight class="normal"></highlight></codeline>
<codeline lineno="165"><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" refkind="member"><highlight class="normal">Inline<sp/>uint8_t<sp/><ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="178"><highlight class="normal">{</highlight></codeline>
<codeline lineno="179"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga0a71e31c0c9c908d33185905eb042010" kindref="member">AUX_BCR_D_CACHE</ref>)<sp/>&amp;<sp/>0xF);</highlight></codeline>
<codeline lineno="180"><highlight class="normal">}</highlight></codeline>
<codeline lineno="181"><highlight class="normal"></highlight></codeline>
<codeline lineno="185" refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1afe35f8ca9a557b9394e2b801b84ea031" kindref="member">dcache_invalidate</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="186"><highlight class="normal">{</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight></codeline>
<codeline lineno="190"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga1b53815dcb6c4d2a51d526fec3c595ce" kindref="member">AUX_DC_IVDC</ref>,<sp/>1);</highlight></codeline>
<codeline lineno="192"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>);</highlight></codeline>
<codeline lineno="194"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="195"><highlight class="normal">}</highlight></codeline>
<codeline lineno="196"><highlight class="normal"></highlight></codeline>
<codeline lineno="201" refid="arc__cache_8h_1a9678bf43d5ebac35593b6120c521c75a" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a9678bf43d5ebac35593b6120c521c75a" kindref="member">dcache_invalidate_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="202"><highlight class="normal">{</highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gafa3d5fee50e1f5347c7b8bc9c81f456a" kindref="member">AUX_DC_IVDL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="205"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>Asm(</highlight><highlight class="stringliteral">&quot;nop_s&quot;</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="208"><highlight class="normal">}</highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight></codeline>
<codeline lineno="214" refid="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a96b13e35715c2e1ae83f991d2c8e0b59" kindref="member">dcache_enable</ref>(uint32_t<sp/>dcache_en_mask)</highlight></codeline>
<codeline lineno="215"><highlight class="normal">{</highlight></codeline>
<codeline lineno="216"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/>dcache_en_mask);</highlight></codeline>
<codeline lineno="218"><highlight class="normal">}</highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight></codeline>
<codeline lineno="223" refid="arc__cache_8h_1aa520bede19111ccdecc72f13a1998474" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1aa520bede19111ccdecc72f13a1998474" kindref="member">dcache_disable</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="224"><highlight class="normal">{</highlight></codeline>
<codeline lineno="225"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="226"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/><ref refid="arc__cache_8h_1a5c1a63346f607c480d88d68b40ac3cef" kindref="member">DC_CTRL_DC_DISABLE</ref>);</highlight></codeline>
<codeline lineno="227"><highlight class="normal">}</highlight></codeline>
<codeline lineno="228"><highlight class="normal"></highlight></codeline>
<codeline lineno="232" refid="arc__cache_8h_1a8053b9c4705de17adfaf962e8b348c3c" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a8053b9c4705de17adfaf962e8b348c3c" kindref="member">dcache_flush</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="233"><highlight class="normal">{</highlight></codeline>
<codeline lineno="234"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="235"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="236"><highlight class="normal"></highlight></codeline>
<codeline lineno="237"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="238"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga600e9b61d799439a05b8794215d05b3f" kindref="member">AUX_DC_FLSH</ref>,<sp/>1);</highlight></codeline>
<codeline lineno="239"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>wait<sp/>for<sp/>flush<sp/>completion<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>);</highlight></codeline>
<codeline lineno="241"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="242"><highlight class="normal">}</highlight></codeline>
<codeline lineno="243"><highlight class="normal"></highlight></codeline>
<codeline lineno="248" refid="arc__cache_8h_1a905611d458ccec8f6ed984ca541cdc04" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a905611d458ccec8f6ed984ca541cdc04" kindref="member">dcache_flush_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="249"><highlight class="normal">{</highlight></codeline>
<codeline lineno="250"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="251"><highlight class="normal"></highlight></codeline>
<codeline lineno="252"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>status;</highlight></codeline>
<codeline lineno="253"><highlight class="normal"></highlight></codeline>
<codeline lineno="254"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>status<sp/>=<sp/><ref refid="arc__exception_8c_1a8801f275b2a194a99f6d673a0e72cd32" kindref="member">cpu_lock_save</ref>();</highlight></codeline>
<codeline lineno="255"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga236b3dc26d0b964410b6761f9823b805" kindref="member">AUX_DC_FLDL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">while</highlight><highlight class="normal"><sp/>(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1ac2f3f57da7299e52cdb89ec2e53b4de8" kindref="member">DC_CTRL_FLUSH_STATUS</ref>);</highlight></codeline>
<codeline lineno="257"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="arc__exception_8c_1acb9f94a852339140f2d1d4ab8411c9c3" kindref="member">cpu_unlock_restore</ref>(status);</highlight></codeline>
<codeline lineno="258"><highlight class="normal">}</highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight></codeline>
<codeline lineno="265" refid="arc__cache_8h_1aff88b1dee48572a46c012e97f7b822b6" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1aff88b1dee48572a46c012e97f7b822b6" kindref="member">dcache_lock_line</ref>(uint32_t<sp/>address)</highlight></codeline>
<codeline lineno="266"><highlight class="normal">{</highlight></codeline>
<codeline lineno="267"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="268"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1ga4ee8b95b2c3572a96d3e2d84008a003c" kindref="member">AUX_DC_LDL</ref>,<sp/>address);</highlight></codeline>
<codeline lineno="269"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal">(_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/><ref refid="arc__cache_8h_1acb1e748794870e28d437a192b88b60b3" kindref="member">DC_CTRL_OP_SUCCEEDED</ref>)<sp/>{</highlight></codeline>
<codeline lineno="270"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>0;</highlight></codeline>
<codeline lineno="271"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="272"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>-1;</highlight></codeline>
<codeline lineno="273"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="274"><highlight class="normal">}</highlight></codeline>
<codeline lineno="275"><highlight class="normal"></highlight></codeline>
<codeline lineno="280" refid="arc__cache_8h_1a1e194aa415489e2982983c6f71c21cc8" refkind="member"><highlight class="normal">Inline<sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a1e194aa415489e2982983c6f71c21cc8" kindref="member">dcache_access_mode</ref>(uint32_t<sp/>mode)</highlight></codeline>
<codeline lineno="281"><highlight class="normal">{</highlight></codeline>
<codeline lineno="282"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(!<ref refid="arc__cache_8h_1a2865fcd615aecb1cfea37f209a17f0b6" kindref="member">dcache_available</ref>())<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="283"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">if</highlight><highlight class="normal"><sp/>(mode)<sp/>{</highlight></codeline>
<codeline lineno="284"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>|<sp/><ref refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>);</highlight></codeline>
<codeline lineno="285"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}<sp/></highlight><highlight class="keywordflow">else</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="286"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>_arc_aux_write(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>,<sp/>_arc_aux_read(<ref refid="group___a_r_c___h_a_l___c_o_r_e___c_o_m_m_1gabc9aa216033011852fa809e848091ee3" kindref="member">AUX_DC_CTRL</ref>)<sp/>&amp;<sp/>(~<ref refid="arc__cache_8h_1ab6018a2516d040b1f7cab03b37883eb1" kindref="member">DC_CTRL_INDIRECT_ACCESS</ref>));</highlight></codeline>
<codeline lineno="287"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="288"><highlight class="normal">}</highlight></codeline>
<codeline lineno="289"><highlight class="normal"></highlight></codeline>
<codeline lineno="292"><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="293"><highlight class="preprocessor"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="294"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="295"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="300"><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a6f0c3d1cb5e164571bf826622a20c65e" kindref="member">icache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="301"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a48f9fb90008431f06fcb385d9f67fc8c" kindref="member">icache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="302"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a3efe68d04d6fd03795066a79f032059f" kindref="member">icache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data);</highlight></codeline>
<codeline lineno="303"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a6444cdd20acd74647d4959dea9a2dd36" kindref="member">icache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="304"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a438d802e1198870ae27d3ff22512ef20" kindref="member">icache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="305"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a59d602ce2dc5882749c4efb11d4afd45" kindref="member">dcache_invalidate_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="306"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a22809d879f9791c65001e86ff559434c" kindref="member">dcache_flush_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="307"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a04d4e5c837e79cc0eaffe1e462b744bc" kindref="member">dcache_lock_mlines</ref>(uint32_t<sp/>start_addr,<sp/>uint32_t<sp/>size);</highlight></codeline>
<codeline lineno="308"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1abfdca8296f41bd31cc9e5643a8d24e32" kindref="member">dcache_direct_write</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>tag,<sp/>uint32_t<sp/>data);</highlight></codeline>
<codeline lineno="309"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a10472449765a96cb2eeab9fb89f188da" kindref="member">dcache_direct_read</ref>(uint32_t<sp/>cache_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="310"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/>int32_t<sp/><ref refid="arc__cache_8h_1a9c6a7e168e8daf46938f6c8a63318e1f" kindref="member">dcache_indirect_read</ref>(uint32_t<sp/>mem_addr,<sp/>uint32_t<sp/>*tag,<sp/>uint32_t<sp/>*data);</highlight></codeline>
<codeline lineno="311"><highlight class="normal"></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="arc__cache_8h_1a6bda12adc92ba421f24f6e836051db9c" kindref="member">arc_cache_init</ref>(</highlight><highlight class="keywordtype">void</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="312"><highlight class="normal"></highlight></codeline>
<codeline lineno="313"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight></codeline>
<codeline lineno="314"><highlight class="preprocessor"></highlight><highlight class="normal">}</highlight></codeline>
<codeline lineno="315"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
<codeline lineno="316"><highlight class="preprocessor"></highlight></codeline>
<codeline lineno="318"><highlight class="preprocessor">#endif<sp/><sp/></highlight><highlight class="comment">/*<sp/>_ARC_HAL_CACHE_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="/home/travis/build/foss-for-synopsys-dwc-arc-processors/embarc_osp/inc/arc/arc_cache.h"/>
  </compounddef>
</doxygen>
