* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /home/fizza/work/or/run002
python3 /home/fizza/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /home/fizza/work/or/k6_N10_tileable_dpram8K_dsp36_40nm.xml /home/fizza/work/or/or.v --top_module or2 --run_dir /home/fizza/work/or/run002/k6_N10_tileable_dpram8K_dsp36_40nm/or2/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /home/fizza/work/or/example_script.openfpga --openfpga_arch_file /home/fizza/OpenFPGA/openfpga_flow/openfpga_arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml --openfpga_sim_setting_file /home/fizza/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --vpr_route_chan_width 300 --power --power_tech /home/fizza/OpenFPGA/openfpga_flow/tech/PTM_45nm/45nm.xml --vpr_fpga_verilog --vpr_fpga_verilog_dir /home/fizza/work/or/run002/k6_N10_tileable_dpram8K_dsp36_40nm/or2/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --flow_config /home/fizza/work/or/config/task.conf --TOP or2
* * * * * * * * * * * * * * * * * * * * 
INFO - Validating command line arguments
INFO - Run directory : /home/fizza/work/or/run002/k6_N10_tileable_dpram8K_dsp36_40nm/or2/MIN_ROUTE_CHAN_WIDTH
INFO - Running "yosys_vpr" Flow
INFO - Extracted lut_size size from arch XML = 6
INFO - Running Yosys with lut_size = 6
INFO - Launching Run yosys 
INFO - Run yosys is written in file yosys_output.log
INFO - ACE2 output is written in file or2_ace2_output.txt
INFO - blif_3args output is written in file or2_blif_3args_output.txt
INFO - Launching Yosys 
INFO - Yosys is written in file yosys_rewrite.log
INFO - Running OpenFPGA Shell Engine 
INFO - Launching OpenFPGA Shell Run 
INFO - OpenFPGAShell Revision: v8.0.0-7093-g9e53e9a0a Compiled: 2023-03-22T18:43:34
ERROR - OpenFPGA Shell Run run failed with returncode -6
ERROR - command /home/fizza/OpenFPGA/build/openfpga/openfpga -batch -f or2_run.openfpga
ERROR - -->>Error 1: Unable to pair the operating pb_type 'lut5' to its physical pb_type 'frac_lut6'!
ERROR - -->>Error 2: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
ERROR - -->>Error 3: Unable to pair the operating pb_type 'lut4' to its physical pb_type 'frac_lut6'!
ERROR - -->>Error 4: Unable to pair the operating pb_type 'adder' to its physical pb_type 'adder'!
ERROR - -->>Error 5: Unable to pair the operating pb_type 'ff' to its physical pb_type 'ff'!
ERROR - -->>Error 6: Unable to bind pb_type 'lut5' to mode_selection bits '01'!
ERROR - -->>Error 7: Found different sizes of mode_bits for pb_type 'lut6' and its physical pb_type 'frac_lut6'
ERROR - -->>Error 8: Check physical pb_type annotation for mode selection bits failed with 1 errors!
ERROR - Current working directory : /home/fizza/work/or/run002/k6_N10_tileable_dpram8K_dsp36_40nm/or2/MIN_ROUTE_CHAN_WIDTH
ERROR - Failed to run OpenFPGA Shell Run task
ERROR - Exiting . . . . . .
