
*** Running vivado
    with args -log system_affine_rotation_generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_affine_rotation_generator_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_affine_rotation_generator_0_0.tcl -notrace
Command: synth_design -top system_affine_rotation_generator_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15992 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 348.320 ; gain = 138.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_affine_rotation_generator_0_0' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/synth/system_affine_rotation_generator_0_0.vhd:69]
INFO: [Synth 8-3491] module 'affine_rotation_generator' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/a31f/affine_rotation_generator.vhd:14' bound to instance 'U0' of component 'affine_rotation_generator' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/synth/system_affine_rotation_generator_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'affine_rotation_generator' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/a31f/affine_rotation_generator.vhd:28]
INFO: [Synth 8-4471] merging register 'a_12_reg[9:0]' into 'a_02_reg[9:0]' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/a31f/affine_rotation_generator.vhd:127]
INFO: [Synth 8-4471] merging register 'a_11_reg[9:0]' into 'a_00_reg[9:0]' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/a31f/affine_rotation_generator.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'affine_rotation_generator' (1#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/a31f/affine_rotation_generator.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'system_affine_rotation_generator_0_0' (2#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_rotation_generator_0_0/synth/system_affine_rotation_generator_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 385.527 ; gain = 175.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 385.527 ; gain = 175.992
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 676.605 ; gain = 1.230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:42 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  24 Input     32 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module affine_rotation_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	  24 Input     32 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/a_10_reg[0]' (FD) to 'U0/a_01_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[0]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[1]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[2]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[3]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[4]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[5]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[6]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[7]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/a_02_reg[8]' (FD) to 'U0/a_02_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/a_02_reg[9] )
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[31]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[30]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[29]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[28]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[27]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[26]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[25]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[24]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[23]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[22]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[21]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[20]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[19]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[18]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[17]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[16]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[15]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[14]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[13]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[12]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[11]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/cosine_reg[10]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[31]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[30]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[29]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[28]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[27]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[26]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[25]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[24]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[23]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[22]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[21]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[20]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[19]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[18]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[17]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[16]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[15]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[14]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[13]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[12]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[11]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sine_reg[10]) is unused and will be removed from module system_affine_rotation_generator_0_0.
INFO: [Synth 8-3332] Sequential element (U0/a_02_reg[9]) is unused and will be removed from module system_affine_rotation_generator_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 676.605 ; gain = 467.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/angle_reg[0]) is unused and will be removed from module system_affine_rotation_generator_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |    95|
|3     |LUT2   |    65|
|4     |LUT3   |     8|
|5     |LUT4   |    41|
|6     |LUT5   |    24|
|7     |LUT6   |    39|
|8     |FDRE   |   112|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |   416|
|2     |  U0     |affine_rotation_generator |   416|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 678.566 ; gain = 114.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:56 . Memory (MB): peak = 678.566 ; gain = 469.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 678.566 ; gain = 405.945
INFO: [Common 17-1381] The checkpoint 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_rotation_generator_0_0_synth_1/system_affine_rotation_generator_0_0.dcp' has been generated.
