relu_expr_102760448_0_1605632_1_1_32_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_0_1605632_1_1_32_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_3_229376_1_1_224_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_3_229376_1_1_224_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_8_401408_1_1_64_1_1.cu(36): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_8_401408_1_1_64_1_1.cu(44): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_6_100352_1_1_512_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_6_100352_1_1_512_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_1_802816_1_1_64_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_1_802816_1_1_64_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_4_200704_1_1_256_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_4_200704_1_1_256_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_9_200704_1_1_128_1_1.cu(36): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_9_200704_1_1_128_1_1.cu(44): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_7_802816_1_1_32_1_1.cu(36): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_7_802816_1_1_32_1_1.cu(44): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_2_401408_1_1_128_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_2_401408_1_1_128_1_1.cu(43): warning: variable "output0h" was declared but never referenced

relu_expr_102760448_5_114688_1_1_448_1_1.cu(35): warning: variable "output_size0" was declared but never referenced

relu_expr_102760448_5_114688_1_1_448_1_1.cu(43): warning: variable "output0h" was declared but never referenced

Namespace(arch='K80', backend='tvm', code_dir='roller_src/elementwise', data_type='float32', eval_bar=[1, 5, 10, 20, 50], fuse=False, keep_tiny=False, num_threads=4, op='relu_expr', padding_threshold_cap=1.0, reg_tiling=False, rtile0_shape=[64, 128, 32], rtile1_shape=[8, 8, 1], rtile2_shape=[1, 1, 1], schedule_fuse=False, shape=[102760448], smem_tiling=False, st_align=False, topk=10, use_artificial_rtile=False, use_tc=False)
IODependent:  False
threshold 0
found 10 results in first round with threshold 0
evaluating top 10 configs
{'i0': [224, 2]}
{'i0': [2, 224, 1]}
updated self.tiling:  {'i0': [1, 224, 2]}
{'i0': [64, 4]}
{'i0': [4, 64, 1]}
updated self.tiling:  {'i0': [2, 64, 2]}
{'i0': [512, 2]}
{'i0': [32, 2]}
{'i0': [2, 32, 1]}
{'i0': [2, 512, 1]}
updated self.tiling:  {'i0': [1, 32, 2]}
updated self.tiling:  {'i0': [1, 512, 2]}
{'i0': [64, 2]}
{'i0': [2, 64, 1]}
updated self.tiling:  {'i0': [1, 64, 2]}
{'i0': [128, 4]}
{'i0': [4, 128, 1]}
updated self.tiling:  {'i0': [2, 128, 2]}
{'i0': [256, 2]}
{'i0': [2, 256, 1]}
updated self.tiling:  {'i0': [1, 256, 2]}
{'i0': [32, 4]}
{'i0': [4, 32, 1]}
updated self.tiling:  {'i0': [2, 32, 2]}
{'i0': [128, 2]}
{'i0': [2, 128, 1]}
updated self.tiling:  {'i0': [1, 128, 2]}
{'i0': [448, 2]}
{'i0': [2, 448, 1]}
updated self.tiling:  {'i0': [1, 448, 2]}
top1 time: 7.969 ms
top10 time: 5.0547 ms
best idx: 8
best config: [level 0: [tile: [256]; step: []]][level 1: [tile: [4]; step: []]][level 2: [tile: [1]; step: []]]
top1 compile time: 0.0024340152740478516 s
top10 compile time: 8.813056707382202 s
