- status: 0 - openlane design prep
  runtime_s: 5.08
  runtime_ts: 0h0m5s81ms
- status: 1 - synthesis - yosys
  runtime_s: 2.38
  runtime_ts: 0h0m2s379ms
- status: 2 - sta - openroad
  runtime_s: 0.98
  runtime_ts: 0h0m0s979ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.79
  runtime_ts: 0h0m1s790ms
- status: 4 - ioplace - openroad
  runtime_s: 0.74
  runtime_ts: 0h0m0s744ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.76
  runtime_ts: 0h0m0s764ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s874ms
- status: 7 - global placement - openroad
  runtime_s: 1.06
  runtime_ts: 0h0m1s64ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 1.07
  runtime_ts: 0h0m1s68ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.84
  runtime_ts: 0h0m0s836ms
- status: 10 - cts - openroad
  runtime_s: 78.81
  runtime_ts: 0h1m18s808ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 1.09
  runtime_ts: 0h0m1s88ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 1.18
  runtime_ts: 0h0m1s177ms
- status: 13 - detailed placement - openroad
  runtime_s: 0.89
  runtime_ts: 0h0m0s894ms
- status: 15 - write verilog - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s797ms
- status: 15 - global routing - openroad
  runtime_s: 1.06
  runtime_ts: 0h0m1s62ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.97
  runtime_ts: 0h0m0s970ms
- status: 17 - detailed_routing - openroad
  runtime_s: 4.28
  runtime_ts: 0h0m4s275ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.6
  runtime_ts: 0h0m0s601ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 0.89
  runtime_ts: 0h0m0s886ms
- status: 20 - sta - openroad
  runtime_s: 1.83
  runtime_ts: 0h0m1s831ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 0.93
  runtime_ts: 0h0m0s926ms
- status: 22 - sta - openroad
  runtime_s: 1.76
  runtime_ts: 0h0m1s764ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 0.87
  runtime_ts: 0h0m0s871ms
- status: 24 - sta - openroad
  runtime_s: 1.85
  runtime_ts: 0h0m1s851ms
- status: 25 - sta - openroad
  runtime_s: 0.79
  runtime_ts: 0h0m0s788ms
- status: 26 - ir drop report - openroad
  runtime_s: 0.84
  runtime_ts: 0h0m0s843ms
- status: 27 - gdsii - magic
  runtime_s: 2.05
  runtime_ts: 0h0m2s45ms
- status: 28 - gdsii - klayout
  runtime_s: 0.94
  runtime_ts: 0h0m0s942ms
- status: 29 - xor - klayout
  runtime_s: 3.68
  runtime_ts: 0h0m3s679ms
- status: 30 - spice extraction - magic
  runtime_s: 0.65
  runtime_ts: 0h0m0s654ms
- status: 32 - write verilog - openroad
  runtime_s: 0.8
  runtime_ts: 0h0m0s798ms
- status: 32 - write powered verilog - openlane
  runtime_s: 1.09
  runtime_ts: 0h0m1s88ms
- status: 33 - lvs - netgen
  runtime_s: 0.24
  runtime_ts: 0h0m0s238ms
- status: 34 - drc - magic
  runtime_s: 2.07
  runtime_ts: 0h0m2s73ms
- status: 35 - antenna check - openroad
  runtime_s: 0.9
  runtime_ts: 0h0m0s904ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.26
  runtime_ts: 0h0m0s255ms
---
- status: routed
  runtime_s: 110.0
  runtime_ts: 0h1m50s0ms
- status: flow completed
  runtime_s: 138.0
  runtime_ts: 0h2m18s0ms
