// Seed: 4051757111
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_latch
    if (id_3) begin
      id_5 = -1;
    end else begin
      id_2[1] <= 1;
    end
  id_10 :
  assert property (@(id_6) 1'b0)
  else;
  assign id_6  = 1'b0 & 1;
  assign id_10 = 1;
  wire id_11;
  wire id_12 = (id_1 | 1);
  wire id_13;
  module_0(
      id_12,
      id_12,
      id_10,
      id_3,
      id_12,
      id_13,
      id_7,
      id_13,
      id_11,
      id_6,
      id_10,
      id_1,
      id_6,
      id_7,
      id_5
  );
endmodule
