# Source Code

This folder contains the Verilog or VHDL source code for implementing the chiplet design on FPGA.

## Main Files:
- `main.v`: The top-level module of the chiplet design.
- `alu.v`: A module for the Arithmetic Logic Unit.
- `chiplet_controller.v`: Control logic for coordinating chiplet communications.
