#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  2 15:03:03 2023
# Process ID: 12160
# Current directory: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3600 C:\Users\240856\Documents\digitalelprojekt\digitalelprojekt\teoreticky final\project_4\project_4.xpr
# Log file: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/vivado.log
# Journal file: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4'
INFO: [Project 1-313] Project file moved from 'C:/Users/Filip/Desktop/digitalelprojekt/project_4' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.gen/sources_1', nor could it be found using path 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.srcs/sim_1/new/7seg_k.vhd', nor could it be found using path 'C:/Users/Filip/Desktop/digitalelprojekt/project_4/project_4.srcs/sim_1/new/7seg_k.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:03:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:03:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.785 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DEBA
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:15:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:15:45 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.562 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DEBA
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:21:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:21:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2396.988 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7DEBA
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:33:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:33:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2685.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2687.004 ; gain = 286.676
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:36:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:36:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:42:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:42:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 15:51:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 15:51:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:03:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:03:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:05:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:05:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:08:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:08:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:11:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:11:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:16:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:16:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:19:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:19:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:21:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:21:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  2 16:24:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/synth_1/runme.log
[Tue May  2 16:24:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {C:/Users/240856/Documents/digitalelprojekt/digitalelprojekt/teoreticky final/project_4/project_4.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA7DEBA
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 16:28:56 2023...
