v {xschem version=3.4.8RC file_version=1.3}
G {}
K {}
V {}
S {}
F {}
E {}
N 240 -130 320 -130 {lab=VP}
N 320 -130 540 -130 {lab=VP}
N 540 -130 760 -130 {lab=VP}
N 760 -130 980 -130 {lab=VP}
N 320 30 320 190 {lab=VN}
N 320 190 540 190 {lab=VN}
N 540 190 980 190 {lab=VN}
N 980 30 980 190 {lab=VN}
N 760 30 760 190 {lab=VN}
N 540 30 540 190 {lab=VN}
N 240 190 320 190 {lab=VN}
N 240 110 260 110 {lab=clk}
N 260 0 260 110 {lab=clk}
N 260 110 480 110 {lab=clk}
N 480 0 480 110 {lab=clk}
N 480 110 700 110 {lab=clk}
N 700 0 700 110 {lab=clk}
N 700 110 920 110 {lab=clk}
N 920 0 920 110 {lab=clk}
N 120 -130 120 -70 {lab=VP}
N 120 -130 240 -130 {lab=VP}
N 180 -30 260 -30 {lab=#net1}
N 120 10 120 190 {lab=VN}
N 120 190 240 190 {lab=VN}
N 40 -130 120 -130 {lab=VP}
N 200 -70 260 -70 {lab=D}
N 200 -90 200 -70 {lab=D}
N 40 -90 200 -90 {lab=D}
N 80 -90 80 -30 {lab=D}
N 40 110 240 110 {lab=clk}
N 40 190 120 190 {lab=VN}
N 380 -70 480 -70 {lab=#net2}
N 380 -30 480 -30 {lab=#net3}
N 600 -70 700 -70 {lab=#net4}
N 600 -30 700 -30 {lab=#net5}
N 820 -70 920 -70 {lab=#net6}
N 820 -30 920 -30 {lab=#net7}
N 1040 -70 1100 -70 {lab=Q}
N 1040 -30 1100 -30 {lab=xxx}
C {/home/allan/Documents/MADVLSI_Projects/MADVLSI_MP1/inverter.sym} 60 20 0 0 {name=x5}
C {Sil_CSRL_4_Pin.sym} 60 50 0 0 {name=x1}
C {Sil_CSRL_4_Pin.sym} 280 50 0 0 {name=x2}
C {Sil_CSRL_4_Pin.sym} 500 50 0 0 {name=x3}
C {Sil_CSRL_4_Pin.sym} 720 50 0 0 {name=x4}
C {ipin.sym} 40 -90 0 0 {name=p1 lab=D}
C {ipin.sym} 40 110 0 0 {name=p2 lab=clk}
C {iopin.sym} 40 190 2 0 {name=p3 lab=VN}
C {iopin.sym} 40 -130 2 0 {name=p4 lab=VP}
C {opin.sym} 1100 -30 0 0 {name=p5 lab=QBar}
C {opin.sym} 1100 -70 0 0 {name=p6 lab=Q}
