vhdl xil_defaultlib  \
"../../../bd/zynq_design_1/ip/zynq_design_1_axi_gpio_0_0/sim/zynq_design_1_axi_gpio_0_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_axi_gpio_1_0/sim/zynq_design_1_axi_gpio_1_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_axi_gpio_2_0/sim/zynq_design_1_axi_gpio_2_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_rst_ps7_0_100M_0/sim/zynq_design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_1/bd_0/ip/ip_0/sim/bd_033f_ila_lib_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_1/bd_0/sim/bd_033f.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_0_1/sim/zynq_design_1_system_ila_0_1.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_axi_vdma_0_0/sim/zynq_design_1_axi_vdma_0_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_v_tc_0_0/sim/zynq_design_1_v_tc_0_0.vhd" \
"../../../bd/zynq_design_1/sim/zynq_design_1.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_1_1/bd_0/ip/ip_0/sim/bd_c36e_ila_lib_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_1_1/bd_0/sim/bd_c36e.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_1_1/sim/zynq_design_1_system_ila_1_1.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_2_1/bd_0/ip/ip_0/sim/bd_c39e_ila_lib_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_2_1/bd_0/sim/bd_c39e.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_2_1/sim/zynq_design_1_system_ila_2_1.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_0/sim/bd_03cf_ila_lib_0.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/sim/bd_03cf.vhd" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/sim/zynq_design_1_system_ila_3_1.vhd" \

nosort
