---
title:Playground
tid:1000
order:1
---

Feel free to write anything!

Time limit for both compile & running are 2s

```Verilog
module top_module(
    
);
  	wire a;
  	initial begin
      $dumpvars(1,a);
    end
    assign a=0;
endmodule
```