0.7
2020.2
Jun 16 2023
19:55:58
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sim_1/new/REG_TB.sv,1699697262,systemVerilog,,,,REG_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sim_1/new/Reg_Adder_Subtractor_TB.sv,1699945736,systemVerilog,,,,Reg_Adder_Subtractor_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/FA.sv,1697736713,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/MUX.sv,,FA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/MUX.sv,1697736713,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/RCA_FA.sv,,MUX,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/RCA_FA.sv,1698172933,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG.sv,,RCA_FA,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Reg_Adder_Subtractor.sv,1699943876,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Validity_Check.sv,,Reg_Adder_Subtractor,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Validity_Check.sv,1698177538,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sim_1/new/Reg_Adder_Subtractor_TB.sv,,Validity_Check,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/univ_sseg.v,1699929451,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG.sv,1699696806,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG4b.sv,,REG,,uvm,,,,,,
Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/new/REG4b.sv,1699698499,systemVerilog,,Z:/Documents/git/CPE-133/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register/Lab-5-Segment-Adder-Subtractor-Register.srcs/sources_1/imports/new/Reg_Adder_Subtractor.sv,,REG4b,,uvm,,,,,,
