

================================================================
== Vitis HLS Report for 'lc3'
================================================================
* Date:           Sat Apr 19 08:23:09 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lc3_isa
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        9|  60.000 ns|  90.000 ns|    7|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    698|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     404|    584|    -|
|Memory           |       64|    -|      32|      2|    0|
|Multiplexer      |        -|    -|       -|    750|    -|
|Register         |        -|    -|     441|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    0|     877|   2034|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  404|  584|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  404|  584|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |memory_U  |memory_RAM_AUTO_1R1W  |       64|   0|   0|    0|  65536|   16|     1|      1048576|
    |reg_r_U   |reg_r_RAM_AUTO_1R1W   |        0|  32|   2|    0|      8|   16|     1|          128|
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total     |                      |       64|  32|   2|    0|  65544|   32|     2|      1048704|
    +----------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln125_1_fu_1357_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln125_fu_1347_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln146_1_fu_1215_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln146_fu_1205_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln168_fu_1196_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln189_fu_1140_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln210_1_fu_1127_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln210_fu_1117_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln217_1_fu_1094_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln217_fu_1084_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln225_fu_1066_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln272_1_fu_1044_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln272_fu_1036_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln52_fu_1502_p2      |         +|   0|  0|  23|          16|          16|
    |grp_fu_807_p2            |         +|   0|  0|  23|          16|           1|
    |grp_fu_838_p2            |         +|   0|  0|  23|          16|           1|
    |and_ln248_fu_975_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln249_fu_989_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln250_fu_1003_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_1472_p2      |       and|   0|  0|  16|          16|          16|
    |grp_fu_843_p2            |      icmp|   0|  0|  23|          16|           1|
    |grp_fu_849_p2            |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln106_fu_1407_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln110_fu_1413_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln191_fu_1151_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln195_fu_1157_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1_1_fu_1322_p2    |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln1_2_fu_1333_p2    |      icmp|   0|  0|  13|           4|           1|
    |icmp_ln1_fu_1317_p2      |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln57_fu_1537_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln61_fu_1542_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln85_fu_1509_p2     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln89_fu_1514_p2     |      icmp|   0|  0|  23|          16|           1|
    |or_ln1_1_fu_1338_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln1_fu_1327_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln251_1_fu_1019_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln251_fu_1013_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln272_fu_1025_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln51_fu_1494_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln79_fu_1464_p3   |    select|   0|  0|  16|           1|          16|
    |xor_ln104_fu_1395_p2     |       xor|   0|  0|  16|          16|           2|
    |xor_ln110_fu_1425_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln131_fu_1385_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln152_fu_1287_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln174_fu_1263_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_1169_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln61_fu_1553_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln89_fu_1525_p2      |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 698|         453|         266|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |PC_assign_10_reg_749                   |   53|         10|   16|        160|
    |ap_NS_fsm                              |  172|         39|    1|         39|
    |ap_phi_mux_storemerge12_phi_fu_584_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge14_phi_fu_573_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge17_phi_fu_606_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge19_phi_fu_595_p4  |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_788_p4    |   14|          3|   16|         48|
    |memory_address0                        |   48|          9|   16|        144|
    |memory_d0                              |   14|          3|   16|         48|
    |n_r                                    |   37|          7|    1|          7|
    |p_r                                    |   37|          7|    1|          7|
    |phi_ln272_reg_701                      |   20|          4|   16|         64|
    |reg_861                                |    9|          2|   16|         32|
    |reg_868                                |    9|          2|   16|         32|
    |reg_r_address0                         |   65|         16|    3|         48|
    |reg_r_address1                         |   65|         13|    3|         39|
    |reg_r_d0                               |   25|          5|   16|         80|
    |reg_r_d1                               |   20|          4|   16|         64|
    |storemerge12_reg_580                   |    9|          2|    1|          2|
    |storemerge14_reg_569                   |    9|          2|    1|          2|
    |storemerge17_reg_602                   |    9|          2|    1|          2|
    |storemerge19_reg_591                   |    9|          2|    1|          2|
    |storemerge22_reg_624                   |    9|          2|    1|          2|
    |storemerge24_reg_613                   |    9|          2|    1|          2|
    |storemerge28_reg_646                   |    9|          2|    1|          2|
    |storemerge30_reg_635                   |    9|          2|    1|          2|
    |storemerge34_reg_668                   |    9|          2|    1|          2|
    |storemerge36_reg_657                   |    9|          2|    1|          2|
    |storemerge41_reg_690                   |    9|          2|    1|          2|
    |storemerge43_reg_679                   |    9|          2|    1|          2|
    |storemerge7_reg_558                    |    9|          2|    1|          2|
    |storemerge9_reg_547                    |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  750|        160|  171|        848|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |IR_read_reg_1602      |  16|   0|   16|          0|
    |PC_assign_10_reg_749  |  16|   0|   16|          0|
    |PC_read_reg_1589      |  16|   0|   16|          0|
    |add_ln101_reg_1857    |  16|   0|   16|          0|
    |add_ln164_reg_1804    |  16|   0|   16|          0|
    |add_ln168_reg_1784    |  16|   0|   16|          0|
    |add_ln186_reg_1765    |  16|   0|   16|          0|
    |add_ln207_reg_1754    |  16|   0|   16|          0|
    |add_ln214_reg_1738    |  16|   0|   16|          0|
    |add_ln225_reg_1728    |  16|   0|   16|          0|
    |add_ln52_reg_1881     |  16|   0|   16|          0|
    |and_ln80_reg_1875     |  16|   0|   16|          0|
    |ap_CS_fsm             |  38|   0|   38|          0|
    |icmp_ln131_reg_1841   |   1|   0|    1|          0|
    |icmp_ln148_reg_1819   |   1|   0|    1|          0|
    |icmp_ln152_reg_1823   |   1|   0|    1|          0|
    |icmp_ln170_reg_1809   |   1|   0|    1|          0|
    |icmp_ln174_reg_1813   |   1|   0|    1|          0|
    |n_r                   |   1|   0|    1|          0|
    |or_ln1_1_reg_1829     |   1|   0|    1|          0|
    |p_r                   |   1|   0|    1|          0|
    |pc_offset6_reg_1618   |   6|   0|    6|          0|
    |pc_offset9_reg_1624   |   9|   0|    9|          0|
    |phi_ln272_reg_701     |  16|   0|   16|          0|
    |reg_855               |  16|   0|   16|          0|
    |reg_861               |  16|   0|   16|          0|
    |reg_868               |  16|   0|   16|          0|
    |reg_875               |   3|   0|    3|          0|
    |reg_879               |  16|   0|   16|          0|
    |reg_load_14_reg_1913  |  16|   0|   16|          0|
    |reg_load_15_reg_1918  |  16|   0|   16|          0|
    |reg_load_16_reg_1923  |  16|   0|   16|          0|
    |reg_load_17_reg_1928  |  16|   0|   16|          0|
    |storemerge12_reg_580  |   1|   0|    1|          0|
    |storemerge14_reg_569  |   1|   0|    1|          0|
    |storemerge17_reg_602  |   1|   0|    1|          0|
    |storemerge19_reg_591  |   1|   0|    1|          0|
    |storemerge22_reg_624  |   1|   0|    1|          0|
    |storemerge24_reg_613  |   1|   0|    1|          0|
    |storemerge28_reg_646  |   1|   0|    1|          0|
    |storemerge30_reg_635  |   1|   0|    1|          0|
    |storemerge34_reg_668  |   1|   0|    1|          0|
    |storemerge36_reg_657  |   1|   0|    1|          0|
    |storemerge41_reg_690  |   1|   0|    1|          0|
    |storemerge43_reg_679  |   1|   0|    1|          0|
    |storemerge7_reg_558   |   1|   0|    1|          0|
    |storemerge9_reg_547   |   1|   0|    1|          0|
    |tmp_3_reg_1677        |   1|   0|    1|          0|
    |tmp_4_reg_1683        |   1|   0|    1|          0|
    |tmp_5_reg_1689        |   1|   0|    1|          0|
    |trunc_ln17_reg_1700   |   3|   0|    3|          0|
    |trunc_ln1_1_reg_1613  |  11|   0|   11|          0|
    |trunc_ln1_5_reg_1634  |   5|   0|    5|          0|
    |trunc_ln_reg_1640     |   4|   0|    4|          0|
    |z_r                   |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 441|   0|  441|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    9|         s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    9|         s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|           lc3|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|           lc3|  return value|
+-----------------------+-----+-----+--------------+--------------+--------------+

