# SÆ¡ Äá»“ Tá»•ng Thá»ƒ Há»‡ Thá»‘ng AXI

## ğŸ“ Cáº¥u TrÃºc ThÆ° Má»¥c Dá»± Ãn

```
AXI/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ axi_interconnect/        # AXI Interconnect Core
â”‚   â”‚   â””â”€â”€ rtl/
â”‚   â”‚       â”œâ”€â”€ utils/           # Edge detectors, utilities
â”‚   â”‚       â”œâ”€â”€ handshake/        # Handshake checkers
â”‚   â”‚       â”œâ”€â”€ datapath/        # MUX/DEMUX modules
â”‚   â”‚       â”œâ”€â”€ buffers/         # Queue, Resp_Queue
â”‚   â”‚       â”œâ”€â”€ arbitration/    # Arbiters (Write, Read, QoS)
â”‚   â”‚       â”œâ”€â”€ decoders/        # Address decoders
â”‚   â”‚       â”œâ”€â”€ channel_controllers/  # AW, WD, BR, AR controllers
â”‚   â”‚       â””â”€â”€ core/            # AXI_Interconnect, AXI_Interconnect_Full
â”‚   â”‚
â”‚   â”œâ”€â”€ cores/
â”‚   â”‚   â”œâ”€â”€ serv/                # SERV RISC-V Core
â”‚   â”‚   â”‚   â””â”€â”€ rtl/             # serv_top, serv_alu, serv_ctrl, etc.
â”‚   â”‚   â””â”€â”€ alu/                 # ALU Master Core
â”‚   â”‚       â”œâ”€â”€ ALU_Core.v
â”‚   â”‚       â”œâ”€â”€ CPU_ALU_Master.v
â”‚   â”‚       â””â”€â”€ CPU_Controller.v
â”‚   â”‚
â”‚   â””â”€â”€ wrapper/                 # Wrapper Modules
â”‚       â”œâ”€â”€ converters/          # Wishbone â†’ AXI converters
â”‚       â”‚   â”œâ”€â”€ wb2axi_read.v
â”‚       â”‚   â”œâ”€â”€ wb2axi_write.v
â”‚       â”‚   â””â”€â”€ serv_axi_wrapper.v
â”‚       â”œâ”€â”€ systems/             # System integration
â”‚       â”‚   â”œâ”€â”€ serv_axi_system.v
â”‚       â”‚   â”œâ”€â”€ dual_master_system.v
â”‚       â”‚   â””â”€â”€ alu_master_system.v
â”‚       â”œâ”€â”€ ip/                  # Self-contained IP modules
â”‚       â”‚   â”œâ”€â”€ serv_axi_system_ip.v
â”‚       â”‚   â””â”€â”€ dual_master_system_ip.v  â­ TOP-LEVEL IP
â”‚       â””â”€â”€ memory/               # AXI Memory Slaves
â”‚           â”œâ”€â”€ axi_rom_slave.v
â”‚           â”œâ”€â”€ axi_memory_slave.v
â”‚           â””â”€â”€ Simple_Memory_Slave.v
â”‚
â”œâ”€â”€ tb/                          # Testbenches
â”‚   â”œâ”€â”€ wrapper_tb/
â”‚   â”‚   â”œâ”€â”€ programs/           # RISC-V hex files
â”‚   â”‚   â””â”€â”€ testbenches/
â”‚   â”‚       â”œâ”€â”€ serv/
â”‚   â”‚       â”œâ”€â”€ dual_master/     # dual_master_system_ip_tb.v
â”‚   â”‚       â””â”€â”€ alu_master/
â”‚   â””â”€â”€ interconnect_tb/
â”‚
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ modelsim/               # ModelSim simulation
â”‚   â”‚   â”œâ”€â”€ scripts/
â”‚   â”‚   â”‚   â”œâ”€â”€ project/        # add_all_files.tcl
â”‚   â”‚   â”‚   â””â”€â”€ compile/       # compile_riscv.tcl
â”‚   â”‚   â””â”€â”€ test_program_simple.hex
â”‚   â””â”€â”€ quartus/                # Quartus synthesis
â”‚
â””â”€â”€ ip/                         # IP Modules (Quartus)
    â”œâ”€â”€ axi_bridge_ip/
    â”œâ”€â”€ axi_interconnect_ip/
    â””â”€â”€ axi_stream_ip/
```

---

## ğŸ—ï¸ Kiáº¿n TrÃºc Há»‡ Thá»‘ng: dual_master_system_ip

### SÆ¡ Äá»“ Tá»•ng Quan

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        dual_master_system_ip                                 â”‚
â”‚                         (TOP-LEVEL IP MODULE)                                â”‚
â”‚                                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                         SERV RISC-V Core                            â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚  â”‚  serv_top (SERV RISC-V Processor)                             â”‚  â”‚   â”‚
â”‚  â”‚  â”‚  - Instruction Fetch Unit                                      â”‚  â”‚   â”‚
â”‚  â”‚  â”‚  - ALU, Control, CSR                                          â”‚  â”‚   â”‚
â”‚  â”‚  â”‚  - Register File                                               â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â”‚                 â”‚                       â”‚                           â”‚   â”‚
â”‚  â”‚         [ibus] (Wishbone RO)    [dbus] (Wishbone RW)                â”‚   â”‚
â”‚  â”‚                 â”‚                       â”‚                           â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚   â”‚
â”‚  â”‚  â”‚  wb2axi_read            â”‚  â”‚  wb2axi_write         â”‚            â”‚   â”‚
â”‚  â”‚  â”‚  (Wishbone â†’ AXI Read)  â”‚  â”‚  (Wishbone â†’ AXI RW)  â”‚            â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚   â”‚
â”‚  â”‚                 â”‚                       â”‚                           â”‚   â”‚
â”‚  â”‚         [M0_AXI] (Read-only)    [M1_AXI] (Read-Write)              â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                     â”‚                       â”‚                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                    ALU Master                                           â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚ â”‚
â”‚  â”‚  â”‚  CPU_ALU_Master                                               â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - ALU Operations (ADD, SUB, AND, OR, XOR, etc.)             â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - Memory Read/Write                                          â”‚     â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚ â”‚
â”‚  â”‚                          â”‚                                             â”‚ â”‚
â”‚  â”‚                    [M_AXI] (Full AXI4)                                 â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                             â”‚                                               â”‚
â”‚                             â”‚                                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                    AXI Interconnect (Full)                             â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚ â”‚
â”‚  â”‚  â”‚  AXI_Interconnect_Full                                        â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - 2 Masters (S00, S01)                                      â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - 4 Slaves (M00, M01, M02, M03)                             â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - Address Decoding                                          â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - Arbitration (Round-Robin, QoS)                            â”‚     â”‚ â”‚
â”‚  â”‚  â”‚  - Channel Controllers                                       â”‚     â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚ â”‚
â”‚  â”‚         â”‚      â”‚      â”‚      â”‚      â”‚      â”‚                          â”‚ â”‚
â”‚  â”‚    [S00]  [S01]  [M00]  [M01]  [M02]  [M03]                          â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚            â”‚      â”‚      â”‚      â”‚      â”‚      â”‚                            â”‚
â”‚            â”‚      â”‚      â”‚      â”‚      â”‚      â”‚                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                         Memory Slaves                                 â”‚ â”‚
â”‚  â”‚                                                                        â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚  â”‚  M00:        â”‚  â”‚  M01:        â”‚  â”‚  M02:        â”‚  â”‚  M03:    â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  Instruction  â”‚  â”‚  Data        â”‚  â”‚  ALU          â”‚  â”‚  Reservedâ”‚ â”‚ â”‚
â”‚  â”‚  â”‚  Memory      â”‚  â”‚  Memory      â”‚  â”‚  Memory       â”‚  â”‚  Memory  â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  (ROM)       â”‚  â”‚  (RAM)       â”‚  â”‚  (RAM)        â”‚  â”‚  (ROM)   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚              â”‚  â”‚              â”‚  â”‚              â”‚  â”‚          â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  axi_rom_    â”‚  â”‚  axi_memory_ â”‚  â”‚  axi_memory_ â”‚  â”‚  axi_rom_â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  slave       â”‚  â”‚  slave       â”‚  â”‚  slave       â”‚  â”‚  slave   â”‚ â”‚ â”‚
â”‚  â”‚  â”‚              â”‚  â”‚              â”‚  â”‚              â”‚  â”‚          â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  0x0000_0000 â”‚  â”‚  0x4000_0000 â”‚  â”‚  0x8000_0000 â”‚  â”‚  0xC000_ â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  - 0x3FFF_   â”‚  â”‚  - 0x7FFF_   â”‚  â”‚  - 0xBFFF_   â”‚  â”‚  0xFFFF_ â”‚ â”‚ â”‚
â”‚  â”‚  â”‚  FFFF        â”‚  â”‚  FFFF        â”‚  â”‚  FFFF        â”‚  â”‚  FFFF     â”‚ â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚  External Interface:                                                  â”‚ â”‚
â”‚  â”‚  - ACLK, ARESETN                                                      â”‚ â”‚
â”‚  â”‚  - i_timer_irq                                                        â”‚ â”‚
â”‚  â”‚  - alu_master_start, alu_master_busy, alu_master_done                â”‚ â”‚
â”‚  â”‚  - inst_mem_ready, data_mem_ready, alu_mem_ready, reserved_mem_ready â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”„ Luá»“ng Dá»¯ Liá»‡u Chi Tiáº¿t

### 1. SERV RISC-V Instruction Fetch

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ SERV Core   â”‚
â”‚ (serv_top)  â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚ ibus (Wishbone Read-Only)
       â”‚ - cyc, stb, adr[31:0]
       â”‚ - dat_r[31:0], ack
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ wb2axi_read     â”‚
â”‚ Converter       â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚ M0_AXI (AXI4 Read)
       â”‚ - AR: araddr, arvalid, arready
       â”‚ - R:  rdata, rvalid, rready
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ AXI Interconnect         â”‚
â”‚ - Address Decode         â”‚
â”‚ - Route to M00 (Inst Mem)â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ axi_rom_slave   â”‚
â”‚ (Instruction    â”‚
â”‚  Memory)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2. SERV RISC-V Data Access

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ SERV Core   â”‚
â”‚ (serv_top)  â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚ dbus (Wishbone Read-Write)
       â”‚ - cyc, stb, we, adr[31:0]
       â”‚ - dat_w[31:0], dat_r[31:0], ack
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ wb2axi_write    â”‚
â”‚ Converter       â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚ M1_AXI (AXI4 Read-Write)
       â”‚ - AW, W, B (Write)
       â”‚ - AR, R (Read)
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ AXI Interconnect         â”‚
â”‚ - Address Decode         â”‚
â”‚ - Route to M01 (Data Mem)â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ axi_memory_     â”‚
â”‚ slave           â”‚
â”‚ (Data Memory)   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3. ALU Master Operation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ CPU_ALU_Master  â”‚
â”‚ - start signal  â”‚
â”‚ - ALU ops       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚ M_AXI (AXI4 Full)
         â”‚ - AW, W, B (Write)
         â”‚ - AR, R (Read)
         â”‚
         â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ AXI Interconnect         â”‚
â”‚ - Address Decode         â”‚
â”‚ - Route to M02 (ALU Mem) â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ axi_memory_     â”‚
â”‚ slave           â”‚
â”‚ (ALU Memory)    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ—ºï¸ Address Mapping

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Address Space (32-bit)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                              â”‚
â”‚  0x0000_0000 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 0x3FFF_FFFF             â”‚
â”‚  â”‚                                                           â”‚
â”‚  â”‚  M00: Instruction Memory (ROM)                           â”‚
â”‚  â”‚  - SERV RISC-V instruction fetch                         â”‚
â”‚  â”‚  - Read-only                                             â”‚
â”‚  â”‚  - Size: 256 words (default)                            â”‚
â”‚  â”‚                                                           â”‚
â”‚  0x4000_0000 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 0x7FFF_FFFF             â”‚
â”‚  â”‚                                                           â”‚
â”‚  â”‚  M01: Data Memory (RAM)                                  â”‚
â”‚  â”‚  - SERV RISC-V data access (load/store)                 â”‚
â”‚  â”‚  - Read-write                                            â”‚
â”‚  â”‚  - Size: 256 words (default)                            â”‚
â”‚  â”‚                                                           â”‚
â”‚  0x8000_0000 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 0xBFFF_FFFF             â”‚
â”‚  â”‚                                                           â”‚
â”‚  â”‚  M02: ALU Memory (RAM)                                   â”‚
â”‚  â”‚  - ALU Master operations                                â”‚
â”‚  â”‚  - Read-write                                            â”‚
â”‚  â”‚  - Size: 256 words (default)                            â”‚
â”‚  â”‚                                                           â”‚
â”‚  0xC000_0000 â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ 0xFFFF_FFFF               â”‚
â”‚  â”‚                                                           â”‚
â”‚  â”‚  M03: Reserved Memory (ROM)                             â”‚
â”‚  â”‚  - Reserved for future use                              â”‚
â”‚  â”‚  - Read-only                                             â”‚
â”‚  â”‚  - Size: 256 words (default)                            â”‚
â”‚  â”‚                                                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”Œ AXI Interconnect Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              AXI_Interconnect_Full                            â”‚
â”‚                                                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Master Ports (Input)                                â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  S00: SERV Instruction Bus (Read-only)               â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚  â”‚  â”‚  AR Channel: araddr, arvalid, arready       â”‚   â”‚   â”‚
â”‚  â”‚  â”‚  R Channel:  rdata, rvalid, rready            â”‚   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  S01: SERV Data Bus (Read-Write)                    â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚  â”‚  â”‚  AW Channel: awaddr, awvalid, awready       â”‚   â”‚   â”‚
â”‚  â”‚  â”‚  W Channel:  wdata, wvalid, wready           â”‚   â”‚   â”‚
â”‚  â”‚  â”‚  B Channel:  bresp, bvalid, bready          â”‚   â”‚   â”‚
â”‚  â”‚  â”‚  AR Channel: araddr, arvalid, arready       â”‚   â”‚   â”‚
â”‚  â”‚  â”‚  R Channel:  rdata, rvalid, rready          â”‚   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                           â”‚                                 â”‚
â”‚                           â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Address Decoders                                    â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  Write_Addr_Channel_Dec: Decode AW addresses        â”‚   â”‚
â”‚  â”‚  Read_Addr_Channel_Dec:  Decode AR addresses        â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  Routing Logic:                                      â”‚   â”‚
â”‚  â”‚  - bits[31:30] = 00 â†’ M00 (Inst Mem)                â”‚   â”‚
â”‚  â”‚  - bits[31:30] = 01 â†’ M01 (Data Mem)                â”‚   â”‚
â”‚  â”‚  - bits[31:30] = 10 â†’ M02 (ALU Mem)                 â”‚   â”‚
â”‚  â”‚  - bits[31:30] = 11 â†’ M03 (Reserved Mem)            â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                           â”‚                                 â”‚
â”‚                           â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Arbiters                                           â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  Write_Arbiter:      Arbitrate write requests       â”‚   â”‚
â”‚  â”‚  Read_Arbiter:       Arbitrate read requests        â”‚   â”‚
â”‚  â”‚  Qos_Arbiter:        Quality of Service             â”‚   â”‚
â”‚  â”‚  (Round-Robin priority)                             â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                           â”‚                                 â”‚
â”‚                           â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Channel Controllers                                 â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  AW_Channel_Controller_Top: Write address control   â”‚   â”‚
â”‚  â”‚  WD_Channel_Controller_Top: Write data control      â”‚   â”‚
â”‚  â”‚  BR_Channel_Controller_Top: Write response control  â”‚   â”‚
â”‚  â”‚  AR_Channel_Controller_Top: Read address control    â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                           â”‚                                 â”‚
â”‚                           â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Datapath MUX/DEMUX                                 â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  MUX:  Combine signals from masters                 â”‚   â”‚
â”‚  â”‚  DEMUX: Route signals to slaves                     â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                           â”‚                                 â”‚
â”‚                           â–¼                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚  Slave Ports (Output)                               â”‚   â”‚
â”‚  â”‚                                                       â”‚   â”‚
â”‚  â”‚  M00: Instruction Memory (Read-only)                â”‚   â”‚
â”‚  â”‚  M01: Data Memory (Read-Write)                      â”‚   â”‚
â”‚  â”‚  M02: ALU Memory (Read-Write)                       â”‚   â”‚
â”‚  â”‚  M03: Reserved Memory (Read-only)                   â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Module Hierarchy

```
dual_master_system_ip (TOP)
â”‚
â”œâ”€â”€ serv_axi_wrapper
â”‚   â”œâ”€â”€ serv_top (SERV RISC-V Core)
â”‚   â”‚   â”œâ”€â”€ serv_state
â”‚   â”‚   â”œâ”€â”€ serv_decode
â”‚   â”‚   â”œâ”€â”€ serv_alu
â”‚   â”‚   â”œâ”€â”€ serv_ctrl
â”‚   â”‚   â”œâ”€â”€ serv_csr
â”‚   â”‚   â”œâ”€â”€ serv_mem_if
â”‚   â”‚   â””â”€â”€ serv_rf_top
â”‚   â”œâ”€â”€ wb2axi_read (Instruction bus converter)
â”‚   â””â”€â”€ wb2axi_write (Data bus converter)
â”‚
â”œâ”€â”€ CPU_ALU_Master
â”‚   â”œâ”€â”€ ALU_Core
â”‚   â””â”€â”€ CPU_Controller
â”‚
â”œâ”€â”€ AXI_Interconnect_Full
â”‚   â”œâ”€â”€ Write_Addr_Channel_Dec
â”‚   â”œâ”€â”€ Read_Addr_Channel_Dec
â”‚   â”œâ”€â”€ Write_Arbiter
â”‚   â”œâ”€â”€ Read_Arbiter
â”‚   â”œâ”€â”€ AW_Channel_Controller_Top
â”‚   â”œâ”€â”€ WD_Channel_Controller_Top
â”‚   â”œâ”€â”€ BR_Channel_Controller_Top
â”‚   â”œâ”€â”€ AR_Channel_Controller_Top
â”‚   â”œâ”€â”€ Mux_2x1, Mux_4x1
â”‚   â””â”€â”€ Demux_1x2, Demux_1x4
â”‚
â”œâ”€â”€ axi_rom_slave (M00: Instruction Memory)
â”œâ”€â”€ axi_memory_slave (M01: Data Memory)
â”œâ”€â”€ axi_memory_slave (M02: ALU Memory)
â””â”€â”€ axi_rom_slave (M03: Reserved Memory)
```

---

## ğŸ¯ Testbench Structure

```
dual_master_system_ip_tb
â”‚
â”œâ”€â”€ Clock & Reset Generation
â”‚   â”œâ”€â”€ ACLK (100 MHz)
â”‚   â””â”€â”€ ARESETN
â”‚
â”œâ”€â”€ dual_master_system_ip (DUT)
â”‚   â”œâ”€â”€ SERV RISC-V Core
â”‚   â”œâ”€â”€ ALU Master
â”‚   â”œâ”€â”€ AXI Interconnect
â”‚   â””â”€â”€ 4 Memory Slaves
â”‚
â”œâ”€â”€ Test Stimuli
â”‚   â”œâ”€â”€ RISC-V Program (test_program_simple.hex)
â”‚   â”œâ”€â”€ ALU Master Operations
â”‚   â””â”€â”€ Memory Access Tests
â”‚
â””â”€â”€ Test Cases (20 test cases)
    â”œâ”€â”€ Reset & Initialization
    â”œâ”€â”€ SERV Instruction Fetch
    â”œâ”€â”€ SERV Data Access
    â”œâ”€â”€ ALU Master Operations
    â””â”€â”€ Concurrent Operations
```

---

## ğŸ”§ Key Features

### 1. **Dual Master Architecture**
- **SERV RISC-V**: General-purpose processor
- **ALU Master**: Dedicated ALU operations

### 2. **AXI4 Interconnect**
- **2 Masters** â†’ **4 Slaves** routing
- Address-based decoding
- Round-robin arbitration
- Full AXI4 protocol support

### 3. **Memory Organization**
- **Instruction Memory (ROM)**: RISC-V program storage
- **Data Memory (RAM)**: SERV data access
- **ALU Memory (RAM)**: ALU Master workspace
- **Reserved Memory (ROM)**: Future use

### 4. **Self-Contained IP**
- No external AXI connections needed
- Only requires: Clock, Reset, Control signals
- Integrated memory slaves
- Ready for SoC integration

---

## ğŸ“ Notes

- **Address Width**: 32-bit
- **Data Width**: 32-bit
- **ID Width**: 4-bit (for AXI transaction IDs)
- **Default Memory Size**: 256 words (1KB) per memory
- **Clock Domain**: Single clock (ACLK)
- **Reset**: Active-low asynchronous reset (ARESETN)

---

## ğŸš€ Usage Example

```verilog
dual_master_system_ip #(
    .INST_MEM_SIZE(1024),
    .DATA_MEM_SIZE(1024),
    .ALU_MEM_SIZE(512),
    .INST_MEM_INIT_FILE("program.hex")
) u_system (
    .ACLK(clk),
    .ARESETN(rst_n),
    .i_timer_irq(1'b0),
    .alu_master_start(alu_start),
    .alu_master_busy(alu_busy),
    .alu_master_done(alu_done),
    .inst_mem_ready(inst_ready),
    .data_mem_ready(data_ready),
    .alu_mem_ready(alu_ready),
    .reserved_mem_ready(reserved_ready)
);
```

---

*TÃ i liá»‡u nÃ y mÃ´ táº£ kiáº¿n trÃºc tá»•ng thá»ƒ cá»§a há»‡ thá»‘ng AXI vá»›i dual master (SERV RISC-V + ALU Master) vÃ  AXI Interconnect.*

