{"Source Block": ["hdl/projects/fmcomms2/kc705/system_top.v@209:219@HdlIdDef", "  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [31:0]  mb_intrs;\n\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n"], "Clone Blocks": [["hdl/projects/adv7511/kcu105/system_top.v@135:145", "\n  output          spdif;\n\n  // internal signals\n\n  wire    [31:0]  mb_intrs;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n"], ["hdl/projects/adv7511/kcu105/system_top.v@136:146", "  output          spdif;\n\n  // internal signals\n\n  wire    [31:0]  mb_intrs;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n"], ["hdl/projects/adv7511/kcu105/system_top.v@137:147", "\n  // internal signals\n\n  wire    [31:0]  mb_intrs;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@207:217", "  input           spi_miso;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [31:0]  mb_intrs;\n\n  // default logic\n\n"], ["hdl/projects/adv7511/kcu105/system_top.v@138:148", "  // internal signals\n\n  wire    [31:0]  mb_intrs;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n\n  // default logic\n\n  assign fan_pwm = 1'b1;\n\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@208:218", "\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [31:0]  mb_intrs;\n\n  // default logic\n\n  assign ddr3_1_p = 2'b11;\n"], ["hdl/projects/fmcomms2/kc705/system_top.v@206:216", "  output          spi_mosi;\n  input           spi_miso;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [31:0]  mb_intrs;\n\n  // default logic\n"]], "Diff Content": {"Delete": [[214, "  wire    [31:0]  mb_intrs;\n"]], "Add": []}}