
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.123291 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.123291 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.918213 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.918213 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.555664 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.555664 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.326904 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.326904 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.100342 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.100342 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.635010 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.635010 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018234    0.100426    1.604121 2215.239014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100426    0.000000 2215.239014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020984    0.111206    2.411071 2217.650146 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.111206    0.000227 2217.650391 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.168606    0.221235 2217.871582 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.168606    0.000682 2217.872314 ^ io_north_out[13] (out)
                                           2217.872314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.872314   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.877930   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.946289 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.946289 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.854980 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.854980 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.249756 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.249756 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.982178 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.982178 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.118896 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.118896 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.324707 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.324707 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029870    0.078780    1.447233 2214.771973 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.078780    0.000000 2214.771973 v cell2/CBeast_in[7] (fpgacell)
     1    0.013593    0.045488    2.329898 2217.101807 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045488    0.000227 2217.102051 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033878    0.088641    0.179625 2217.281738 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.088644    0.000682 2217.282471 v io_north_out[7] (out)
                                           2217.282471   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.282471   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.467285   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.098145 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.098145 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.325928 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.325928 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010283    0.040789    1.393346 2214.719238 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040789    0.000000 2214.719238 v cell2/CBeast_in[6] (fpgacell)
     1    0.014764    0.048033    2.270554 2216.989746 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.048033    0.000000 2216.989746 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033941    0.088769    0.180762 2217.170654 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.088773    0.000682 2217.171143 v io_north_out[6] (out)
                                           2217.171143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.171143   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.578613   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.123291 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.123291 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.918213 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.918213 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.555664 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.555664 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.326904 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.326904 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.100342 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.100342 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.635010 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.635010 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018234    0.100426    1.604121 2215.239014 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100426    0.000000 2215.239014 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020166    0.104479    1.589115 2216.828125 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.104479    0.000000 2216.828125 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033928    0.168895    0.218961 2217.047119 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.168895    0.000682 2217.047852 ^ io_west_out[29] (out)
                                           2217.047852   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.047852   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.702148   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.880127 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.880127 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.031738 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.031738 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010534    0.063838    1.900617 2214.932373 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063838    0.000000 2214.932373 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011980    0.065773    1.787839 2216.720215 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.065773    0.000227 2216.720459 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.168731    0.204636 2216.925049 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.168731    0.000682 2216.925781 ^ io_north_out[4] (out)
                                           2216.925781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.925781   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.824219   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.755127 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.755127 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.792480 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.792480 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.365723 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.365723 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2208.954346 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2208.954346 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.048920    2.025899 2210.980225 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048920    0.000000 2210.980225 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.088832    2.060006 2213.040283 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088832    0.000000 2213.040283 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029870    0.153283    1.778517 2214.818848 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.153283    0.000000 2214.818848 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.007941    0.051816    1.693024 2216.511963 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.051816    0.000000 2216.511963 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035468    0.175762    0.204409 2216.716309 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.175817    0.000909 2216.717285 ^ io_west_out[23] (out)
                                           2216.717285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.717285   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.033203   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.880127 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.880127 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.031738 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.031738 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010534    0.063838    1.900617 2214.932373 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063838    0.000000 2214.932373 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009795    0.057749    1.530452 2216.462646 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.057749    0.000000 2216.462646 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.174737    0.205773 2216.668457 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.174796    0.001137 2216.669678 ^ io_west_out[20] (out)
                                           2216.669678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.669678   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.080566   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.098145 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.098145 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.325928 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.325928 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010283    0.040789    1.393346 2214.719238 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040789    0.000000 2214.719238 v cell2/CBeast_in[6] (fpgacell)
     1    0.006769    0.031567    1.487251 2216.206543 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031567    0.000000 2216.206543 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035117    0.091573    0.175760 2216.382324 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.091584    0.000909 2216.383057 v io_west_out[22] (out)
                                           2216.383057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.383057   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.366699   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.123291 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.123291 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.918213 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.918213 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.555664 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.555664 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.326904 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.326904 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.100342 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.100342 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.635010 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.635010 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.020838    0.110582    2.431762 2216.066650 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.110582    0.000227 2216.066895 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.169337    0.221462 2216.288330 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.169337    0.000682 2216.289062 ^ io_north_out[29] (out)
                                           2216.289062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.289062   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.460938   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.251953 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.251953 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.282959 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.282959 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009134    0.038571    1.314220 2213.597168 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038571    0.000000 2213.597168 v cell2/CBeast_in[12] (fpgacell)
     1    0.023119    0.064421    2.432671 2216.029785 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064421    0.000000 2216.029785 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.088857    0.188265 2216.218018 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.088860    0.000682 2216.218750 v io_north_out[12] (out)
                                           2216.218750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.218750   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.531738   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.782959 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.782959 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.819580 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.819580 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.702393 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.702393 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.116211 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.116211 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.320312 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.320312 v cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.058513    2.256229 2213.576416 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058513    0.000000 2213.576416 v cell3/SBsouth_in[13] (fpgacell)
     1    0.007766    0.033605    2.040224 2215.616699 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.033605    0.000000 2215.616699 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034255    0.089579    0.175078 2215.791748 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.089584    0.000682 2215.792480 v io_east_out[29] (out)
                                           2215.792480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.792480   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.957520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.098145 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.098145 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.325928 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.325928 v cell3/SBsouth_in[6] (fpgacell)
     1    0.014778    0.048059    2.167553 2215.493408 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.048059    0.000000 2215.493408 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.088930    0.180989 2215.674561 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.088934    0.000682 2215.675049 v io_north_out[22] (out)
                                           2215.675049   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.675049   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.075195   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.946289 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.946289 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.854980 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.854980 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.249756 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.249756 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.982178 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.982178 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.118896 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.118896 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.324707 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.324707 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013497    0.045306    2.101615 2215.426270 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045306    0.000000 2215.426270 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.088784    0.179625 2215.605957 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.088787    0.000682 2215.606689 v io_north_out[23] (out)
                                           2215.606689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.606689   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.143555   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.018066 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.018066 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.918213 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.918213 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009035    0.038097    1.432909 2213.351074 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.038097    0.000000 2213.351074 v cell2/CBeast_in[5] (fpgacell)
     1    0.021631    0.061089    1.985654 2215.336914 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.061089    0.000000 2215.336914 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.033998    0.088866    0.186674 2215.523438 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.088869    0.000682 2215.524170 v io_north_out[5] (out)
                                           2215.524170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.524170   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.226074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.098145 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.098145 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.325928 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.325928 v cell3/SBsouth_in[6] (fpgacell)
     1    0.005184    0.028566    1.949957 2215.275879 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.028566    0.000000 2215.275879 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034233    0.089578    0.172804 2215.448730 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.089582    0.000682 2215.449463 v io_east_out[22] (out)
                                           2215.449463   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.449463   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.300781   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.946289 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.946289 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.854980 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.854980 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.249756 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.249756 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.982178 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.982178 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.118896 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.118896 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.324707 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.324707 v cell3/SBsouth_in[7] (fpgacell)
     1    0.006941    0.031887    1.908120 2215.232910 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.031887    0.000000 2215.232910 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.089231    0.174168 2215.406982 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.089235    0.000682 2215.407715 v io_east_out[23] (out)
                                           2215.407715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.407715   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.342285   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.880127 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.880127 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.031738 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.031738 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.011906    0.065483    2.155048 2215.186768 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.065483    0.000227 2215.187012 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.168729    0.204636 2215.391602 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.168729    0.000682 2215.392334 ^ io_north_out[20] (out)
                                           2215.392334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.392334   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.357910   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.251953 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.251953 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.282959 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.282959 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009134    0.038571    1.314220 2213.597168 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038571    0.000000 2213.597168 v cell2/CBeast_in[12] (fpgacell)
     1    0.009729    0.038198    1.600938 2215.197998 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038198    0.000000 2215.197998 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035241    0.091806    0.178716 2215.376709 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.091817    0.000909 2215.377686 v io_west_out[28] (out)
                                           2215.377686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.377686   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.372559   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.880127 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.880127 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2213.031738 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2213.031738 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005316    0.038283    2.130037 2215.161621 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.038283    0.000000 2215.161621 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034124    0.169497    0.194859 2215.356689 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.169497    0.000682 2215.357178 ^ io_east_out[20] (out)
                                           2215.357178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.357178   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.393066   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.018066 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.018066 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.918213 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.918213 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009035    0.038097    1.432909 2213.351074 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.038097    0.000000 2213.351074 v cell2/CBeast_in[5] (fpgacell)
     1    0.006794    0.031583    1.361059 2214.712158 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031583    0.000000 2214.712158 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035151    0.091652    0.175760 2214.887939 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.091662    0.000909 2214.888916 v io_west_out[21] (out)
                                           2214.888916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.888916   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.861328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.251953 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.251953 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.282959 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.282959 v cell3/SBsouth_in[12] (fpgacell)
     1    0.023124    0.064432    2.147317 2214.430176 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064432    0.000000 2214.430176 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.088557    0.188038 2214.618408 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.088560    0.000682 2214.618896 v io_north_out[28] (out)
                                           2214.618896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.618896   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.131348   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.251953 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.251953 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.282959 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.282959 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005181    0.028551    1.821263 2214.104248 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028551    0.000000 2214.104248 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.089254    0.172804 2214.277100 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.089258    0.000682 2214.277588 v io_east_out[28] (out)
                                           2214.277588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.277588   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.472168   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.018066 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.018066 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.918213 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.918213 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021632    0.061089    2.051593 2213.969727 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.061089    0.000000 2213.969727 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033865    0.088567    0.186446 2214.156250 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.088570    0.000682 2214.156982 v io_north_out[21] (out)
                                           2214.156982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.156982   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.593262   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.018066 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.018066 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.918213 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.918213 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005285    0.028746    1.815351 2213.733643 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.028746    0.000000 2213.733643 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.089270    0.172804 2213.906494 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.089275    0.000682 2213.906982 v io_east_out[21] (out)
                                           2213.906982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.906982   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.843262   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.782959 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.782959 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.819580 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.819580 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.702393 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.702393 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.116211 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.116211 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.320312 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.320312 v cell1/SBwest_in[13] (fpgacell)
     1    0.007622    0.033291    2.255320 2213.575439 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033291    0.000000 2213.575439 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034059    0.089142    0.174623 2213.750244 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.089146    0.000682 2213.750977 v io_east_out[13] (out)
                                           2213.750977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.750977   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.999023   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.782959 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.782959 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.819580 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.819580 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.702393 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.702393 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.116211 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.116211 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.320312 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.320312 v cell1/SBwest_in[13] (fpgacell)
     1    0.012353    0.042859    1.875833 2213.196045 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042859    0.000000 2213.196045 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.091022    0.180080 2213.376221 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.091032    0.000909 2213.376953 v io_south_out[29] (out)
                                           2213.376953   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.376953   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.373047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.946289 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.946289 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.854980 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.854980 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.249756 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.249756 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.982178 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.982178 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.118896 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.118896 v cell1/SBwest_in[7] (fpgacell)
     1    0.006807    0.031606    2.005436 2213.124512 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031606    0.000000 2213.124512 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.089475    0.174168 2213.298584 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.089479    0.000682 2213.299316 v io_east_out[7] (out)
                                           2213.299316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.299316   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.451172   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.098145 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.098145 v cell1/SBwest_in[6] (fpgacell)
     1    0.005026    0.028277    2.002253 2213.100342 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028277    0.000227 2213.100586 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034298    0.089730    0.172804 2213.273438 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.089735    0.000682 2213.274170 v io_east_out[6] (out)
                                           2213.274170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.274170   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.476074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.880127 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.880127 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005461    0.038867    2.113666 2212.993652 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.038867    0.000000 2212.993652 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034302    0.170336    0.195769 2213.189453 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.170387    0.000682 2213.190186 ^ io_east_out[4] (out)
                                           2213.190186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.190186   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.560059   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.880127 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.880127 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.004886    0.035479    1.773969 2212.654053 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035479    0.000227 2212.654297 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172874    0.195996 2212.850342 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.172930    0.000909 2212.851074 ^ io_south_out[20] (out)
                                           2212.851074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.851074   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.898926   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.755127 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.755127 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.792480 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.792480 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.365723 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.365723 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2208.954346 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2208.954346 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.048920    2.025899 2210.980225 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048920    0.000000 2210.980225 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005737    0.039012    1.566150 2212.546387 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.039012    0.000000 2212.546387 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172867    0.197360 2212.743896 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.172923    0.000909 2212.744629 ^ io_south_out[23] (out)
                                           2212.744629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.744629   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.005371   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.098145 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.098145 v cell1/SBwest_in[6] (fpgacell)
     1    0.005253    0.028660    1.366743 2212.464844 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.028660    0.000000 2212.464844 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.091125    0.173941 2212.638672 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.091135    0.000909 2212.639648 v io_south_out[22] (out)
                                           2212.639648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.639648   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.110352   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.251953 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.251953 v cell1/SBwest_in[12] (fpgacell)
     1    0.005064    0.028346    1.706212 2211.958252 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028346    0.000000 2211.958252 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034194    0.089476    0.172804 2212.131104 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.089480    0.000682 2212.131836 v io_east_out[12] (out)
                                           2212.131836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.131836   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.618164   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.018066 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.018066 v cell1/SBwest_in[5] (fpgacell)
     1    0.005082    0.028377    1.652325 2211.670410 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028377    0.000000 2211.670410 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.089432    0.172804 2211.843262 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.089437    0.000682 2211.843994 v io_east_out[5] (out)
                                           2211.843994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.843994   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.906250   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.251953 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.251953 v cell1/SBwest_in[12] (fpgacell)
     1    0.004606    0.027590    1.146191 2211.398193 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027590    0.000000 2211.398193 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.090803    0.173259 2211.571533 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.090812    0.000909 2211.572510 v io_south_out[28] (out)
                                           2211.572510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.572510   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.177734   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2210.018066 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2210.018066 v cell1/SBwest_in[5] (fpgacell)
     1    0.004406    0.027276    1.123453 2211.141602 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027276    0.000000 2211.141602 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.090805    0.173259 2211.314697 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.090814    0.000909 2211.315674 v io_south_out[21] (out)
                                           2211.315674   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.315674   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.434570   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.123291 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.123291 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.918213 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.918213 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.555664 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.555664 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.326904 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.326904 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019201    0.100181    1.585931 2210.912842 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.100181    0.000000 2210.912842 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035260    0.175167    0.221462 2211.134277 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.175170    0.000909 2211.135254 ^ io_west_out[13] (out)
                                           2211.135254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.135254   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.614746   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.782959 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.782959 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.819580 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.819580 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.702393 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.702393 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.116211 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.116211 v cell0/CBeast_in[13] (fpgacell)
     1    0.012319    0.042806    1.827402 2210.943604 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042806    0.000000 2210.943604 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.090887    0.180080 2211.123779 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.090897    0.000909 2211.124756 v io_south_out[13] (out)
                                           2211.124756   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.124756   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.625488   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009701    0.057343    1.529997 2210.651367 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.057343    0.000000 2210.651367 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174280    0.205318 2210.856689 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.174337    0.000909 2210.857422 ^ io_west_out[4] (out)
                                           2210.857422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.857422   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.892578   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.755127 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.755127 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.792480 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.792480 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.365723 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.365723 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2208.954346 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2208.954346 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007631    0.050551    1.691888 2210.646240 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.050551    0.000000 2210.646240 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035533    0.176069    0.204182 2210.850586 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.176125    0.000909 2210.851318 ^ io_west_out[7] (out)
                                           2210.851318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.851318   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.898438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.502686 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.502686 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.629150 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.629150 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.407715 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.407715 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.121338 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.121338 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004891    0.035498    1.423359 2210.544678 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035498    0.000227 2210.544922 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.172912    0.195996 2210.740967 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.172968    0.000909 2210.741699 ^ io_south_out[4] (out)
                                           2210.741699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.741699   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.008301   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.006727    0.031480    1.487251 2210.530762 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031480    0.000000 2210.530762 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035139    0.091626    0.175532 2210.706299 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.091637    0.000909 2210.707275 v io_west_out[6] (out)
                                           2210.707275   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.707275   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.042969   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.946289 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.946289 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.854980 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.854980 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.249756 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.249756 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.982178 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.982178 v cell0/CBeast_in[7] (fpgacell)
     1    0.005627    0.029323    1.519766 2210.501953 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029323    0.000000 2210.501953 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.091121    0.174396 2210.676270 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.091130    0.000909 2210.677246 v io_south_out[7] (out)
                                           2210.677246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.677246   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.073242   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.984375 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.984375 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.936279 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.936279 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.312256 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.312256 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.043457 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.043457 v cell0/CBeast_in[6] (fpgacell)
     1    0.005219    0.028601    1.416993 2210.460449 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028601    0.000000 2210.460449 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.090990    0.173941 2210.634521 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.091000    0.000909 2210.635498 v io_south_out[6] (out)
                                           2210.635498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.635498   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.114746   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.009843    0.038443    1.601165 2209.748535 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038443    0.000000 2209.748535 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035246    0.091832    0.178716 2209.927246 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.091844    0.001137 2209.928467 v io_west_out[12] (out)
                                           2209.928467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.928467   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.821777   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.500977 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.500977 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.320557 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.320557 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.468750 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.468750 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.147461 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.147461 v cell0/CBeast_in[12] (fpgacell)
     1    0.004523    0.027458    1.545686 2209.693115 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027458    0.000000 2209.693115 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.091090    0.173486 2209.866699 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.091100    0.000909 2209.867432 v io_south_out[12] (out)
                                           2209.867432   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.867432   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.882324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.689453 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.689453 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.503906 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.503906 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.629639 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.629639 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.269775 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.269775 v cell0/CBeast_in[5] (fpgacell)
     1    0.007030    0.032071    1.361741 2209.631592 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.032071    0.000000 2209.631592 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035484    0.092308    0.176669 2209.808105 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.092316    0.000909 2209.809082 v io_west_out[5] (out)
                                           2209.809082   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.809082   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.940918   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.138708    6.565642 2203.701660 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.138708    0.000000 2203.701660 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.038343    1.917215 2205.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.038343    0.000000 2205.618896 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.039936    1.061608 2206.680420 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.039936    0.000000 2206.680420 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.056426    1.358103 2208.038574 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.056426    0.000000 2208.038574 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004483    0.036858    1.429726 2209.468262 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.036858    0.000000 2209.468262 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.173097    0.196678 2209.665039 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.173153    0.000909 2209.665771 ^ io_south_out[5] (out)
                                           2209.665771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.665771   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.084473   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.501465 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.501465 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019889    0.102179    2.306251 2205.807861 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102179    0.000000 2205.807861 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019362    0.099528    2.163915 2207.971680 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.099528    0.000227 2207.971924 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.169274    0.217369 2208.189209 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.169274    0.000682 2208.189941 ^ io_north_out[17] (out)
                                           2208.189941   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.189941   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.560059   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.501465 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.501465 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019889    0.102179    2.306251 2205.807861 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102179    0.000000 2205.807861 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005175    0.038169    1.866511 2207.674316 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.038169    0.000000 2207.674316 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034179    0.169754    0.195087 2207.869385 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.169804    0.000682 2207.870117 ^ io_east_out[17] (out)
                                           2207.870117   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.870117   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.879883   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.501465 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.501465 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005607    0.039883    2.008619 2205.510254 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.039883    0.000000 2205.510254 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.170270    0.195996 2205.706055 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.170322    0.000682 2205.706787 ^ io_east_out[1] (out)
                                           2205.706787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.706787   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.043457   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.501465 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.501465 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004790    0.035081    1.477474 2204.979004 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.035081    0.000227 2204.979248 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.173220    0.196223 2205.175537 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.173276    0.000909 2205.176270 ^ io_south_out[17] (out)
                                           2205.176270   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.176270   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.573730   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.007043    0.046091    6.270284 2203.406250 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.046091    0.000000 2203.406250 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035237    0.174714    0.201453 2203.607666 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.174772    0.000909 2203.608643 ^ io_west_out[3] (out)
                                           2203.608643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.608643   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.141602   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.008267    0.051902    6.183200 2203.319092 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.051902    0.000000 2203.319092 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.174362    0.203272 2203.522461 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.174419    0.000909 2203.523438 ^ io_west_out[11] (out)
                                           2203.523438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.523438   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.226562   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.005008    0.035707    6.138180 2203.274170 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.035707    0.000000 2203.274170 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.035003    0.173645    0.196678 2203.470947 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.173701    0.000909 2203.471680 ^ io_south_out[3] (out)
                                           2203.471680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.471680   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.278320   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.005691    0.039531    6.100891 2203.236816 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.039531    0.000227 2203.237061 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.172904    0.197588 2203.434814 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.172960    0.000909 2203.435547 ^ io_south_out[11] (out)
                                           2203.435547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.435547   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.314453   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.006737    0.046524    6.101118 2203.237061 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.046524    0.000000 2203.237061 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035245    0.174752    0.201453 2203.438477 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.174810    0.000909 2203.439453 ^ io_west_out[8] (out)
                                           2203.439453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.439453   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.311035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.007331    0.047890    6.035407 2203.171387 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.047890    0.000000 2203.171387 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035525    0.176037    0.203045 2203.374512 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.176092    0.000909 2203.375244 ^ io_west_out[2] (out)
                                           2203.375244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.375244   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.374512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.006473    0.045317    5.993343 2203.129395 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.045317    0.000000 2203.129395 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.174376    0.200771 2203.330078 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.174433    0.000909 2203.331055 ^ io_west_out[1] (out)
                                           2203.331055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.331055   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.418945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.006067    0.030140    6.004939 2203.140869 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.030140    0.000000 2203.140869 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.090784    0.174396 2203.315430 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.090793    0.000909 2203.316162 v io_south_out[8] (out)
                                           2203.316162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.316162   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.433594   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.005915    0.029870    5.918992 2203.054932 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029870    0.000000 2203.054932 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.090942    0.174396 2203.229492 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.090951    0.000909 2203.230225 v io_south_out[2] (out)
                                           2203.230225   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.230225   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.520020   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.135986 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.135986 v cell0/CBeast_in[11] (fpgacell)
     1    0.004367    0.027205    5.904440 2203.040527 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.027205    0.000000 2203.040527 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.090806    0.173259 2203.213623 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.090815    0.000909 2203.214600 v io_south_out[1] (out)
                                           2203.214600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.214600   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.535645   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.040939    6.609526 2192.183350 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040939    0.000000 2192.183350 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.165177    1.902890 2194.086182 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165177    0.000000 2194.086182 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.062137    1.429271 2195.515381 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062137    0.000000 2195.515381 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005538    0.044836    1.956778 2197.472168 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.044836    0.000227 2197.472412 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034258    0.170126    0.197815 2197.670410 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.170127    0.000682 2197.670898 ^ io_east_out[11] (out)
                                           2197.670898   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.670898   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.079102   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.445801 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.445801 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005526    0.029148    1.640728 2197.086426 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.029148    0.000000 2197.086426 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.090969    0.174168 2197.260498 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.090978    0.000909 2197.261475 v io_south_out[27] (out)
                                           2197.261475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.261475   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.488770   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.836670 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.836670 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2194.008789 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2194.008789 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033598    0.086024    2.260094 2196.268799 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.086024    0.000227 2196.269043 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.088757    0.198042 2196.467041 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.088760    0.000682 2196.467773 v io_north_out[27] (out)
                                           2196.467773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.467773   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.282227   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.573730 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.573730 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.040939    6.609526 2192.183350 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040939    0.000000 2192.183350 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.165177    1.902890 2194.086182 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165177    0.000000 2194.086182 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005135    0.043422    1.922217 2196.008545 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043422    0.000227 2196.008789 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034232    0.169999    0.197133 2196.205811 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.170000    0.000682 2196.206543 ^ io_east_out[27] (out)
                                           2196.206543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.206543   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.543457   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.899902 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.899902 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008589    0.035468    1.154376 2193.054199 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035468    0.000000 2193.054199 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005402    0.028947    2.284878 2195.339111 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.028947    0.000000 2195.339111 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.089252    0.172804 2195.511963 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.089256    0.000682 2195.512451 v io_east_out[3] (out)
                                           2195.512451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.512451   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.237793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.063965 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.063965 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010989    0.041028    1.008630 2193.072510 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041028    0.000000 2193.072510 v cell1/CBnorth_in[2] (fpgacell)
     1    0.004917    0.028107    2.258730 2195.331299 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.028107    0.000000 2195.331299 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.089481    0.172577 2195.503906 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.089485    0.000682 2195.504639 v io_east_out[2] (out)
                                           2195.504639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.504639   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.245117   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.929443 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.929443 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006489    0.031014    1.175295 2193.104736 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031014    0.000000 2193.104736 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005450    0.029032    1.959506 2195.064209 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.029032    0.000000 2195.064209 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034066    0.089189    0.172804 2195.237061 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.089193    0.000682 2195.237549 v io_east_out[8] (out)
                                           2195.237549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.237549   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.512695   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.929443 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.929443 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006489    0.031014    1.175295 2193.104736 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031014    0.000000 2193.104736 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006330    0.030649    1.673925 2194.778564 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.030649    0.000227 2194.778809 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.091123    0.174850 2194.953613 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.091132    0.000909 2194.954590 v io_south_out[24] (out)
                                           2194.954590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.954590   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.795410   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.063965 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.063965 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010989    0.041028    1.008630 2193.072510 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041028    0.000000 2193.072510 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006247    0.030504    1.616854 2194.689453 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030504    0.000227 2194.689697 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034784    0.090834    0.174623 2194.864258 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.090843    0.000909 2194.865234 v io_south_out[18] (out)
                                           2194.865234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.865234   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.884766   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.899902 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.899902 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008589    0.035468    1.154376 2193.054199 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035468    0.000000 2193.054199 v cell1/CBnorth_in[3] (fpgacell)
     1    0.004887    0.028043    1.621629 2194.675781 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.028043    0.000000 2194.675781 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.090994    0.173713 2194.849609 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.091004    0.000909 2194.850342 v io_south_out[19] (out)
                                           2194.850342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.850342   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.899902   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.063965 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.063965 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034286    0.088034    2.107527 2194.171387 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.088034    0.000000 2194.171387 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033860    0.088584    0.198725 2194.370117 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.088587    0.000682 2194.370850 v io_north_out[18] (out)
                                           2194.370850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.370850   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.379395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.899902 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.899902 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019178    0.056492    2.147317 2194.047119 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056492    0.000000 2194.047119 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.088758    0.184627 2194.231689 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.088761    0.000682 2194.232422 v io_north_out[19] (out)
                                           2194.232422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.232422   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.517578   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.929443 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.929443 v cell3/SBsouth_in[8] (fpgacell)
     1    0.013981    0.046149    2.068873 2193.998291 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.046149    0.000227 2193.998535 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.088945    0.180080 2194.178467 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.088948    0.000682 2194.179199 v io_north_out[24] (out)
                                           2194.179199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.179199   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.570801   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.108501    7.882818 2191.893066 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108501    0.000000 2191.893066 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005350    0.038709    1.952685 2193.845703 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.038709    0.000000 2193.845703 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034275    0.170206    0.195541 2194.041260 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.170257    0.000682 2194.041992 ^ io_east_out[19] (out)
                                           2194.041992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.041992   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.708008   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.063965 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.063965 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004830    0.027954    1.638227 2193.702148 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.027954    0.000000 2193.702148 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034079    0.089244    0.172349 2193.874512 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.089249    0.000682 2193.875244 v io_east_out[18] (out)
                                           2193.875244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.875244   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.875000   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.929443 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.929443 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005192    0.028576    1.459739 2193.389160 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028576    0.000000 2193.389160 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.089576    0.173031 2193.562012 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.089581    0.000682 2193.562744 v io_east_out[24] (out)
                                           2193.562744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.562744   data arrival time
---------------------------------------------------------------------------------------------
                                           5806.187012   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005064    0.037743    7.027211 2191.037354 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.037743    0.000227 2191.037598 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034145    0.169600    0.194859 2191.232422 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.169651    0.000682 2191.233154 ^ io_east_out[0] (out)
                                           2191.233154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.233154   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.517090   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034231    0.087919    7.031531 2191.024414 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.087919    0.000000 2191.024414 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.088759    0.198952 2191.223389 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.088762    0.000682 2191.224121 v io_north_out[2] (out)
                                           2191.224121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.224121   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.526367   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.018995    0.055875    6.895107 2190.887939 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.055875    0.000000 2190.887939 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.088548    0.184173 2191.072266 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.088551    0.000682 2191.072754 v io_north_out[1] (out)
                                           2191.072754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.072754   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.677246   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019414    0.100300    6.860091 2190.853027 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.100300    0.000227 2190.853271 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.168928    0.217369 2191.070557 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.168928    0.000682 2191.071289 ^ io_north_out[3] (out)
                                           2191.071289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.071289   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.679199   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.014109    0.046400    6.900791 2190.893555 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046400    0.000227 2190.893799 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034313    0.089608    0.180762 2191.074707 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.089613    0.000682 2191.075439 v io_north_out[8] (out)
                                           2191.075439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.075439   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.674316   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005382    0.043723    6.833943 2190.843994 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.043723    0.000000 2190.843994 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034117    0.169450    0.196906 2191.041016 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.169451    0.000682 2191.041748 ^ io_east_out[10] (out)
                                           2191.041748   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.041748   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.708008   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033736    0.167719    6.698429 2190.691406 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.167719    0.000227 2190.691650 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033854    0.168717    0.237605 2190.929199 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.168717    0.000682 2190.929932 ^ io_north_out[11] (out)
                                           2190.929932   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.929932   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.819824   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2184.010254 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2184.010254 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005577    0.039582    6.523806 2190.533936 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.039582    0.000000 2190.533936 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034298    0.170315    0.195996 2190.729980 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.170366    0.000682 2190.730713 ^ io_east_out[9] (out)
                                           2190.730713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.730713   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.019043   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007195    0.046721    6.271876 2190.264648 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.046721    0.000000 2190.264648 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174266    0.201226 2190.466064 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.174323    0.000909 2190.466797 ^ io_west_out[19] (out)
                                           2190.466797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.466797   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.283203   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008296    0.052025    6.184337 2190.177246 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.052025    0.000000 2190.177246 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035150    0.174296    0.203272 2190.380371 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.174353    0.000909 2190.381348 ^ io_west_out[27] (out)
                                           2190.381348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.381348   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.368652   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006752    0.046583    6.102255 2190.095215 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.046583    0.000000 2190.095215 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174267    0.201226 2190.296387 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.174324    0.000909 2190.297363 ^ io_west_out[24] (out)
                                           2190.297363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.297363   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.453125   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007326    0.047874    6.036316 2190.029297 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.047874    0.000000 2190.029297 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035415    0.175517    0.202817 2190.231934 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.175571    0.000909 2190.232910 ^ io_west_out[18] (out)
                                           2190.232910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.232910   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.517090   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.992920 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.992920 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007075    0.047714    5.996754 2189.989746 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.047714    0.000000 2189.989746 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174267    0.201680 2190.191406 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.174324    0.000909 2190.192139 ^ io_west_out[17] (out)
                                           2190.192139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.192139   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.557617   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004993    0.037475    6.842356 2189.374023 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.037475    0.000000 2189.374023 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.169111    0.194404 2189.568604 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.169111    0.000682 2189.569336 ^ io_east_out[16] (out)
                                           2189.569336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.569336   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.180664   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005082    0.042659    6.648179 2189.179932 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.042659    0.000000 2189.179932 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.169510    0.196678 2189.376709 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.169511    0.000682 2189.377197 ^ io_east_out[26] (out)
                                           2189.377197   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.377197   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.372559   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.652588 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.652588 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.531738 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.531738 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005422    0.038957    6.338724 2188.870605 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.038957    0.000000 2188.870605 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.169459    0.195087 2189.065674 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.169459    0.000682 2189.066162 ^ io_east_out[25] (out)
                                           2189.066162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.066162   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.683594   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.936279 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.936279 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004557    0.027511    1.658691 2185.594971 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027511    0.000000 2185.594971 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.090998    0.173486 2185.768555 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.091008    0.000909 2185.769287 v io_south_out[26] (out)
                                           2185.769287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.769287   data arrival time
---------------------------------------------------------------------------------------------
                                           5813.980469   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.956543 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.956543 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.341553 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.341553 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.464600 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.464600 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045178    0.107459    2.244178 2184.708984 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107459    0.000000 2184.708984 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.088811    0.207820 2184.916748 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.088814    0.000682 2184.917480 v io_north_out[26] (out)
                                           2184.917480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2184.917480   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.832520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028689    0.076021    3.782134 2177.264404 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.076021    0.000000 2177.264404 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026181    0.070514    4.014282 2181.278809 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070514    0.000000 2181.278809 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033860    0.088566    0.190767 2181.469482 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.088569    0.000682 2181.470215 v io_north_out[25] (out)
                                           2181.470215   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.470215   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.279785   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028689    0.141585    3.535888 2177.018311 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141585    0.000000 2177.018311 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010297    0.039269    3.913556 2180.931641 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.039269    0.000000 2180.931641 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.088827    0.177124 2181.108887 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.088830    0.000682 2181.109619 v io_north_out[16] (out)
                                           2181.109619   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.109619   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.640625   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.926270 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.926270 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.460449 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.460449 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.488525 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.488525 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.972412 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.972412 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.313965 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.313965 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.156738 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.156738 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.588379 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.588379 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.271973 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.271973 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.482422 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.482422 v cell1/CBnorth_in[9] (fpgacell)
     1    0.005855    0.029746    1.363333 2174.845703 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.029746    0.000000 2174.845703 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.090787    0.174168 2175.019775 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.090796    0.000909 2175.020752 v io_south_out[25] (out)
                                           2175.020752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.020752   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.729492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004712    0.036518    8.113148 2135.343018 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.036518    0.000227 2135.343262 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.172910    0.196451 2135.539795 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.172966    0.000909 2135.540771 ^ io_south_out[10] (out)
                                           2135.540771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.540771   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.208984   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.014992    0.079244    8.094503 2135.324463 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.079244    0.000000 2135.324463 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035599    0.176601    0.214868 2135.539307 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.176603    0.000909 2135.540283 ^ io_west_out[10] (out)
                                           2135.540283   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.540283   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.209961   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006709    0.032051    5.482889 2132.712891 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.032051    0.000000 2132.712891 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035150    0.091642    0.175987 2132.888916 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.091653    0.000909 2132.889648 v io_west_out[9] (out)
                                           2132.889648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.889648   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.860352   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005715    0.029489    5.397169 2132.627197 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029489    0.000000 2132.627197 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.090944    0.174168 2132.801270 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.090954    0.000909 2132.802246 v io_south_out[9] (out)
                                           2132.802246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.802246   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.947754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005853    0.046085    1.748276 2128.978271 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.046085    0.000000 2128.978271 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035495    0.175899    0.202363 2129.180664 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.175954    0.000909 2129.181396 ^ io_west_out[0] (out)
                                           2129.181396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.181396   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.568359   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.229980 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.229980 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005887    0.039699    1.499075 2128.729004 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039699    0.000227 2128.729248 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.173186    0.197815 2128.927002 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.173242    0.000909 2128.927979 ^ io_south_out[0] (out)
                                           2128.927979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2128.927979   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.822266   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.553711 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.553711 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.161621 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.161621 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.857422 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.857422 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.487061 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.487061 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.224365 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.224365 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.449219 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.449219 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005837    0.039496    1.522949 2126.972168 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.039496    0.000000 2126.972168 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172866    0.197588 2127.169678 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.172922    0.000909 2127.170654 ^ io_south_out[16] (out)
                                           2127.170654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.170654   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.579102   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.044918    0.106952    2.243723 2099.450684 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.106952    0.000000 2099.450684 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034222    0.089427    0.208047 2099.658691 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.089432    0.000682 2099.659180 v io_north_out[10] (out)
                                           2099.659180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.659180   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.090332   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.781006 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.781006 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.206787 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.206787 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014641    0.047223    1.453827 2098.660645 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047223    0.000000 2098.660645 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035184    0.091608    0.182581 2098.843262 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.091619    0.000909 2098.844238 v io_west_out[26] (out)
                                           2098.844238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2098.844238   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.905762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.076001    3.782134 2090.284668 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.076001    0.000000 2090.284668 v cell2/SBsouth_in[9] (fpgacell)
     1    0.026130    0.070407    4.014055 2094.298828 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070407    0.000000 2094.298828 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.088741    0.190994 2094.489746 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.088744    0.000682 2094.490479 v io_north_out[9] (out)
                                           2094.490479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.490479   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.259766   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010471    0.039678    3.914011 2093.952148 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.039678    0.000227 2093.952393 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.088999    0.177351 2094.129883 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.089002    0.000682 2094.130371 v io_north_out[0] (out)
                                           2094.130371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.130371   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.619629   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.502441 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.502441 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.038330 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.038330 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.006989    0.048263    1.796479 2091.834717 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.048263    0.000000 2091.834717 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.174720    0.202135 2092.036865 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.174778    0.001137 2092.037842 ^ io_west_out[25] (out)
                                           2092.037842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2092.037842   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.711914   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005267    0.030461    0.018645 2000.018677 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.030461    0.000000 2000.018677 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.079074    0.100727 2000.119385 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.079074    0.000000 2000.119385 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.682495 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.682495 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.617188 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.617188 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.871094 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.871094 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.736450 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.736450 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.365356 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.365356 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.462158 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.462158 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.704590 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.704590 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.581055 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.581055 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.115112 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.115112 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.254272 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.254272 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.881958 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.881958 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.686035 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.686035 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2050.034180 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2050.034180 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.198975 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.198975 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.282471 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.282471 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.987061 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.987061 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.830078 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.830078 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.644287 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.644287 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.120850 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.120850 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.923828 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.923828 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.309570 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.309570 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.315918 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.315918 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.096924 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.096924 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005360    0.044327    1.746457 2082.843506 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044327    0.000000 2082.843506 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.174431    0.200544 2083.043945 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.174488    0.000909 2083.044922 ^ io_west_out[16] (out)
                                           2083.044922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2083.044922   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.705078   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006052    0.033908    0.021373 2000.021484 ^ config_en (in)
                                                         config_en (net)
                      0.033908    0.000000 2000.021484 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162568    0.281823    0.272621 2000.294067 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.292054    0.042292 2000.336304 ^ cell0/config_en (fpgacell)
                                           2000.336304   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005457 10000.240234 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.199179 10000.439453 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120404    0.006366 10000.445312 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                 -2.563840 9997.631836   library setup time
                                           9997.631836   data required time
---------------------------------------------------------------------------------------------
                                           9997.631836   data required time
                                           -2000.336304   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.295410   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006052    0.033908    0.021373 2000.021484 ^ config_en (in)
                                                         config_en (net)
                      0.033908    0.000000 2000.021484 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162568    0.281823    0.272621 2000.294067 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.292924    0.043883 2000.337891 ^ cell1/config_en (fpgacell)
                                           2000.337891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001819 10000.236328 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210093 10000.446289 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.149137    0.020009 10000.466797 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.216797   clock uncertainty
                                  0.000000 10000.216797   clock reconvergence pessimism
                                 -2.563840 9997.652344   library setup time
                                           9997.652344   data required time
---------------------------------------------------------------------------------------------
                                           9997.652344   data required time
                                           -2000.337891   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.314453   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006052    0.033908    0.021373 2000.021484 ^ config_en (in)
                                                         config_en (net)
                      0.033908    0.000000 2000.021484 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162568    0.281823    0.272621 2000.294067 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.284687    0.023192 2000.317261 ^ cell2/config_en (fpgacell)
                                           2000.317261   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005457 10000.240234 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.199179 10000.439453 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120401    0.006366 10000.445312 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                 -2.563840 9997.631836   library setup time
                                           9997.631836   data required time
---------------------------------------------------------------------------------------------
                                           9997.631836   data required time
                                           -2000.317261   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.314453   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019207    0.092227    0.063475    0.063475 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000    0.063475 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.171150    0.234625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001393    0.236017 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210789    0.446807 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.145087    0.006214    0.453021 ^ cell3/clk (fpgacell)
     1    0.005201    0.044180    1.764216    2.217237 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.044180    0.000100    2.217337 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034186    0.169773    0.197381    2.414717 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.169774    0.000660    2.415378 ^ config_data_out (out)
                                              2.415378   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.415378   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.334473   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.006052    0.033908    0.021373 2000.021484 ^ config_en (in)
                                                         config_en (net)
                      0.033908    0.000000 2000.021484 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162568    0.281823    0.272621 2000.294067 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.281976    0.005684 2000.299683 ^ cell3/config_en (fpgacell)
                                           2000.299683   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001819 10000.236328 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210093 10000.446289 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.145087    0.006366 10000.453125 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.203125   clock uncertainty
                                  0.000000 10000.203125   clock reconvergence pessimism
                                 -2.563840 9997.638672   library setup time
                                           9997.638672   data required time
---------------------------------------------------------------------------------------------
                                           9997.638672   data required time
                                           -2000.299683   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.338867   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005576    0.031815    0.019782 2000.019775 ^ nrst (in)
                                                         nrst (net)
                      0.031815    0.000000 2000.019775 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165580    0.286903    0.271484 2000.291260 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.298934    0.046157 2000.337524 ^ cell0/nrst (fpgacell)
                                           2000.337524   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005457 10000.240234 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.199179 10000.439453 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120404    0.006366 10000.445312 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                 -0.669950 9999.525391   library setup time
                                           9999.525391   data required time
---------------------------------------------------------------------------------------------
                                           9999.525391   data required time
                                           -2000.337524   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.187988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005576    0.031815    0.019782 2000.019775 ^ nrst (in)
                                                         nrst (net)
                      0.031815    0.000000 2000.019775 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165580    0.286903    0.271484 2000.291260 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.300010    0.047976 2000.339233 ^ cell1/nrst (fpgacell)
                                           2000.339233   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001819 10000.236328 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210093 10000.446289 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.149137    0.020009 10000.466797 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.216797   clock uncertainty
                                  0.000000 10000.216797   clock reconvergence pessimism
                                 -0.669950 9999.545898   library setup time
                                           9999.545898   data required time
---------------------------------------------------------------------------------------------
                                           9999.545898   data required time
                                           -2000.339233   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.207031   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005576    0.031815    0.019782 2000.019775 ^ nrst (in)
                                                         nrst (net)
                      0.031815    0.000000 2000.019775 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165580    0.286903    0.271484 2000.291260 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.290623    0.026603 2000.317871 ^ cell2/nrst (fpgacell)
                                           2000.317871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005457 10000.240234 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.199179 10000.439453 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120401    0.006366 10000.445312 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                 -0.669950 9999.525391   library setup time
                                           9999.525391   data required time
---------------------------------------------------------------------------------------------
                                           9999.525391   data required time
                                           -2000.317871   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.207031   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005576    0.031815    0.019782 2000.019775 ^ nrst (in)
                                                         nrst (net)
                      0.031815    0.000000 2000.019775 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165580    0.286903    0.271484 2000.291260 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.286988    0.004320 2000.295654 ^ cell3/nrst (fpgacell)
                                           2000.295654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001819 10000.236328 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210093 10000.446289 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.145087    0.006366 10000.453125 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.203125   clock uncertainty
                                  0.000000 10000.203125   clock reconvergence pessimism
                                 -0.669950 9999.532227   library setup time
                                           9999.532227   data required time
---------------------------------------------------------------------------------------------
                                           9999.532227   data required time
                                           -2000.295654   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.237305   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004771    0.013133    0.007731 2000.007812 v config_data_in (in)
                                                         config_data_in (net)
                      0.013134    0.000000 2000.007812 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.013675    0.084890    0.121872 2000.129639 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.084896    0.000682 2000.130371 v cell0/config_data_in (fpgacell)
                                           2000.130371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005457 10000.240234 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.199179 10000.439453 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120404    0.006366 10000.445312 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                  0.191900 10000.387695   library setup time
                                           10000.387695   data required time
---------------------------------------------------------------------------------------------
                                           10000.387695   data required time
                                           -2000.130371   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.257812   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019207    0.092227    0.063475    0.063475 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000    0.063475 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.171150    0.234625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001393    0.236017 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210789    0.446807 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.149137    0.019830    0.466636 ^ cell1/clk (fpgacell)
     3    0.081220    0.393725    2.005016    2.471653 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.396590    0.029012    2.500665 ^ cell2/config_data_in (fpgacell)
                                              2.500665   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005457 10000.240234 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.199179 10000.439453 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120401    0.006366 10000.445312 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                  0.366640 10000.562500   library setup time
                                           10000.562500   data required time
---------------------------------------------------------------------------------------------
                                           10000.562500   data required time
                                             -2.500665   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.060547   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019207    0.092227    0.063475    0.063475 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000    0.063475 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.171150    0.234625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005930    0.240555 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.198859    0.439414 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120404    0.006549    0.445963 ^ cell0/clk (fpgacell)
     3    0.049663    0.242238    1.911252    2.357214 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.242265    0.006799    2.364013 ^ cell1/config_data_in (fpgacell)
                                              2.364013   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001819 10000.236328 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210093 10000.446289 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.149137    0.020009 10000.466797 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.216797   clock uncertainty
                                  0.000000 10000.216797   clock reconvergence pessimism
                                  0.366640 10000.583008   library setup time
                                           10000.583008   data required time
---------------------------------------------------------------------------------------------
                                           10000.583008   data required time
                                             -2.364013   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.219727   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019207    0.092227    0.063475    0.063475 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000    0.063475 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.171150    0.234625 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.077388    0.005930    0.240555 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105332    0.119843    0.198859    0.439414 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.120401    0.006533    0.445947 ^ cell2/clk (fpgacell)
     3    0.042325    0.208899    1.886998    2.332945 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.208976    0.006669    2.339615 ^ cell3/config_data_in (fpgacell)
                                              2.339615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019207    0.092227    0.063665 10000.063477 ^ clk (in)
                                                         clk (net)
                      0.092244    0.000000 10000.063477 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058267    0.076641    0.170985 10000.234375 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.076681    0.001819 10000.236328 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.131094    0.144700    0.210093 10000.446289 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.145087    0.006366 10000.453125 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.203125   clock uncertainty
                                  0.000000 10000.203125   clock reconvergence pessimism
                                  0.366640 10000.569336   library setup time
                                           10000.569336   data required time
---------------------------------------------------------------------------------------------
                                           10000.569336   data required time
                                             -2.339615   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.230469   slack (MET)



