{
  "design": {
    "design_info": {
      "boundary_crc": "0xBC3FA197BC3FA197",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "c_counter_binary_0": "",
      "ila_0": "",
      "vio_0": "",
      "xlslice_0": "",
      "sim_clk_gen_0": ""
    },
    "ports": {
      "LED": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_1_c_counter_binary_0_0",
        "xci_path": "ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "CE": {
            "value": "true"
          },
          "Output_Width": {
            "value": "32"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip/design_1_ila_0_0/design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip/design_1_vio_0_0/design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip/design_1_xlslice_0_0/design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "26"
          },
          "DIN_TO": {
            "value": "23"
          },
          "DOUT_WIDTH": {
            "value": "4"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "design_1_sim_clk_gen_0_0",
        "xci_path": "ip/design_1_sim_clk_gen_0_0/design_1_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "sim_clk_gen_0/clk",
          "vio_0/clk",
          "ila_0/clk",
          "c_counter_binary_0/CLK"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "ila_0/probe0",
          "vio_0/probe_in0",
          "xlslice_0/Din"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "c_counter_binary_0/CE"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "LED"
        ]
      }
    }
  }
}