$date
	Mon Nov 18 20:59:47 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! p_qbar $end
$var wire 1 " p_q $end
$var reg 1 # p_en $end
$var reg 1 $ p_r $end
$var reg 1 % p_s $end
$scope module latch $end
$var wire 1 % d $end
$var wire 1 # en $end
$var wire 1 ! qbar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
0#
x"
x!
$end
#40
0$
#80
1%
#100
0%
#120
1!
0"
1$
1#
#140
0$
#180
0!
1"
1%
#200
0%
0#
#220
1$
#240
0$
#280
1%
#300
0%
#320
1$
#340
0$
#380
1%
#400
0%
#420
1$
#440
0$
#480
1%
#500
1!
0"
0%
1#
#520
1$
#540
0$
#580
0!
1"
1%
#600
1!
0"
0%
#620
1$
#640
0$
#680
0!
1"
1%
#700
1!
0"
0%
#720
1$
#740
0$
#780
0!
1"
1%
#800
1!
0"
0%
