#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 19:27:08 2024
# Process ID: 51768
# Current directory: F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.runs/ADC_axi_lite_spi_0_1_synth_1
# Command line: vivado.exe -log ADC_axi_lite_spi_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_axi_lite_spi_0_1.tcl
# Log file: F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.runs/ADC_axi_lite_spi_0_1_synth_1/ADC_axi_lite_spi_0_1.vds
# Journal file: F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.runs/ADC_axi_lite_spi_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source ADC_axi_lite_spi_0_1.tcl -notrace
Command: synth_design -top ADC_axi_lite_spi_0_1 -part xc7vx690tffg1927-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45852 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 477.086 ; gain = 109.953
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC_axi_lite_spi_0_1' [f:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_lite_spi_0_1/synth/ADC_axi_lite_spi_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_lite_spi' [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:92]
	Parameter c_s_axi_data_width bound to: 32 - type: integer 
	Parameter c_s_axi_addr_width bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:283]
INFO: [Synth 8-226] default block is never used [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:521]
WARNING: [Synth 8-614] signal 'data_out_reg' is read in the process but is not in the sensitivity list [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:516]
WARNING: [Synth 8-614] signal 'busy_reg' is read in the process but is not in the sensitivity list [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:516]
	Parameter number_of_nop bound to: 4 - type: integer 
	Parameter clock_division_ratio bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'spi_interface' declared at 'F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/spi_interface.vhd:34' bound to instance 'spi_interface_1' of component 'spi_interface' [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:587]
INFO: [Synth 8-638] synthesizing module 'spi_interface' [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/spi_interface.vhd:56]
	Parameter number_of_nop bound to: 4 - type: integer 
	Parameter clock_division_ratio bound to: 100 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/spi_interface.vhd:89]
INFO: [Synth 8-226] default block is never used [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/spi_interface.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'spi_interface' (1#1) [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/spi_interface.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_spi' (2#1) [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/axi_lite_spi.vhd:92]
INFO: [Synth 8-6155] done synthesizing module 'ADC_axi_lite_spi_0_1' (3#1) [f:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/bd/ADC/ip/ADC_axi_lite_spi_0_1/synth/ADC_axi_lite_spi_0_1.v:58]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 533.945 ; gain = 166.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 533.945 ; gain = 166.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 533.945 ; gain = 166.812
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1073.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1075.660 ; gain = 1.672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1927-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'busy_reg' into 'current_state_reg' [F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.srcs/sources_1/new/spi_interface.vhd:119]
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	  16 Input     32 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_lite_spi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  16 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design axi_lite_spi has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    50|
|2     |LUT1   |    41|
|3     |LUT2   |   139|
|4     |LUT3   |    19|
|5     |LUT4   |    32|
|6     |LUT5   |    25|
|7     |LUT6   |   200|
|8     |MUXF7  |    32|
|9     |MUXF8  |    16|
|10    |FDRE   |   573|
|11    |FDSE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  1133|
|2     |  inst              |axi_lite_spi  |  1133|
|3     |    spi_interface_1 |spi_interface |   430|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1075.660 ; gain = 166.812
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1075.660 ; gain = 708.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1098.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1098.613 ; gain = 744.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1098.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.runs/ADC_axi_lite_spi_0_1_synth_1/ADC_axi_lite_spi_0_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1098.613 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/work_panyanjiao/02_yth_pingguban/8T8R/project_vivado18.3_YTH2_ADDA_pgb4_3/project_1/project_1.runs/ADC_axi_lite_spi_0_1_synth_1/ADC_axi_lite_spi_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADC_axi_lite_spi_0_1_utilization_synth.rpt -pb ADC_axi_lite_spi_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 19:27:39 2024...
