DECL|__SOC_CLOCK_FREQ_H__|macro|__SOC_CLOCK_FREQ_H__
DECL|_ccm_ccgr_gate_extra|enum|enum _ccm_ccgr_gate_extra {
DECL|_ccm_root_control_extra|enum|enum _ccm_root_control_extra {
DECL|_ccm_rootmux_pwm|enum|enum _ccm_rootmux_pwm {
DECL|ccmCcgrGatePwm1|enumerator|ccmCcgrGatePwm1 = (u32_t)(&CCM_CCGR132),
DECL|ccmCcgrGatePwm2|enumerator|ccmCcgrGatePwm2 = (u32_t)(&CCM_CCGR133),
DECL|ccmCcgrGatePwm3|enumerator|ccmCcgrGatePwm3 = (u32_t)(&CCM_CCGR134),
DECL|ccmCcgrGatePwm4|enumerator|ccmCcgrGatePwm4 = (u32_t)(&CCM_CCGR135),
DECL|ccmRootPwm1|enumerator|ccmRootPwm1 = (u32_t)(&CCM_TARGET_ROOT106),
DECL|ccmRootPwm2|enumerator|ccmRootPwm2 = (u32_t)(&CCM_TARGET_ROOT107),
DECL|ccmRootPwm3|enumerator|ccmRootPwm3 = (u32_t)(&CCM_TARGET_ROOT108),
DECL|ccmRootPwm4|enumerator|ccmRootPwm4 = (u32_t)(&CCM_TARGET_ROOT109),
DECL|ccmRootmuxPwmAudioPll|enumerator|ccmRootmuxPwmAudioPll = 4U,
DECL|ccmRootmuxPwmEnetPllDiv10|enumerator|ccmRootmuxPwmEnetPllDiv10 = 1U,
DECL|ccmRootmuxPwmEnetPllDiv25|enumerator|ccmRootmuxPwmEnetPllDiv25 = 3U,
DECL|ccmRootmuxPwmExtClk2|enumerator|ccmRootmuxPwmExtClk2 = 5U,
DECL|ccmRootmuxPwmOsc24m|enumerator|ccmRootmuxPwmOsc24m = 0U,
DECL|ccmRootmuxPwmRef1m|enumerator|ccmRootmuxPwmRef1m = 6U,
DECL|ccmRootmuxPwmSysPllDiv4|enumerator|ccmRootmuxPwmSysPllDiv4 = 2U,
DECL|ccmRootmuxPwmVideoPll|enumerator|ccmRootmuxPwmVideoPll = 7U,
