

================================================================
== Vitis HLS Report for 'mm2_Pipeline_VITIS_LOOP_65_4_VITIS_LOOP_67_5'
================================================================
* Date:           Sat Mar  9 22:24:38 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_mm2_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12546|    12546|  0.251 ms|  0.251 ms|  12546|  12546|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_4_VITIS_LOOP_67_5  |    12544|    12544|        50|         49|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 49, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 49, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.73>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 53 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 54 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten141 = alloca i32 1"   --->   Operation 55 'alloca' 'indvar_flatten141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 57 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 58 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%D_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %D"   --->   Operation 59 'read' 'D_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten141"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 61 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_70_6"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [mm2_no_taffo.c:69]   --->   Operation 64 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten141_load = load i9 %indvar_flatten141" [mm2_no_taffo.c:65]   --->   Operation 65 'load' 'indvar_flatten141_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i5 %i_1" [mm2_no_taffo.c:69]   --->   Operation 67 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln69_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln69, i4 0" [mm2_no_taffo.c:69]   --->   Operation 68 'bitconcatenate' 'shl_ln69_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.90ns)   --->   "%icmp_ln65 = icmp_eq  i9 %indvar_flatten141_load, i9 256" [mm2_no_taffo.c:65]   --->   Operation 70 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.35ns)   --->   "%add_ln65 = add i9 %indvar_flatten141_load, i9 1" [mm2_no_taffo.c:65]   --->   Operation 71 'add' 'add_ln65' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %for.inc62, void %for.end64.exitStub" [mm2_no_taffo.c:65]   --->   Operation 72 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [mm2_no_taffo.c:67]   --->   Operation 73 'load' 'j_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.87ns)   --->   "%icmp_ln67 = icmp_eq  i5 %j_load, i5 16" [mm2_no_taffo.c:67]   --->   Operation 74 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.62ns)   --->   "%select_ln65 = select i1 %icmp_ln67, i5 0, i5 %j_load" [mm2_no_taffo.c:65]   --->   Operation 75 'select' 'select_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.09ns)   --->   "%add_ln65_1 = add i5 %i_1, i5 1" [mm2_no_taffo.c:65]   --->   Operation 76 'add' 'add_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln69_2 = trunc i5 %add_ln65_1" [mm2_no_taffo.c:69]   --->   Operation 77 'trunc' 'trunc_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln69_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln69_2, i4 0" [mm2_no_taffo.c:69]   --->   Operation 78 'bitconcatenate' 'shl_ln69_1_mid1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.37ns)   --->   "%select_ln65_1 = select i1 %icmp_ln67, i8 %shl_ln69_1_mid1, i8 %shl_ln69_1" [mm2_no_taffo.c:65]   --->   Operation 79 'select' 'select_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %select_ln65_1" [mm2_no_taffo.c:65]   --->   Operation 80 'zext' 'zext_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln65" [mm2_no_taffo.c:72]   --->   Operation 81 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.26ns)   --->   "%empty_19 = load i8 %tmp_addr" [mm2_no_taffo.c:65]   --->   Operation 82 'load' 'empty_19' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln65 = or i8 %select_ln65_1, i8 1" [mm2_no_taffo.c:65]   --->   Operation 83 'or' 'or_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %or_ln65" [mm2_no_taffo.c:65]   --->   Operation 84 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_1" [mm2_no_taffo.c:72]   --->   Operation 85 'getelementptr' 'tmp_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (2.26ns)   --->   "%empty_20 = load i8 %tmp_addr_1" [mm2_no_taffo.c:65]   --->   Operation 86 'load' 'empty_20' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 87 [1/1] (0.62ns)   --->   "%select_ln65_2 = select i1 %icmp_ln67, i5 %add_ln65_1, i5 %i_1" [mm2_no_taffo.c:65]   --->   Operation 87 'select' 'select_ln65_2' <Predicate = (!icmp_ln65)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln69_3 = trunc i5 %select_ln65" [mm2_no_taffo.c:69]   --->   Operation 88 'trunc' 'trunc_ln69_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln69_4 = trunc i5 %select_ln65_2" [mm2_no_taffo.c:69]   --->   Operation 89 'trunc' 'trunc_ln69_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln69_4, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:69]   --->   Operation 90 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %shl_ln1" [mm2_no_taffo.c:69]   --->   Operation 91 'zext' 'zext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.81ns)   --->   "%add_ln69 = add i64 %zext_ln69, i64 %D_read" [mm2_no_taffo.c:69]   --->   Operation 92 'add' 'add_ln69' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln69, i32 2, i32 63" [mm2_no_taffo.c:69]   --->   Operation 93 'partselect' 'trunc_ln69_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i62 %trunc_ln69_1" [mm2_no_taffo.c:69]   --->   Operation 94 'sext' 'sext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln69" [mm2_no_taffo.c:69]   --->   Operation 95 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.09ns)   --->   "%add_ln67 = add i5 %select_ln65, i5 1" [mm2_no_taffo.c:67]   --->   Operation 96 'add' 'add_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.84ns)   --->   "%store_ln67 = store i9 %add_ln65, i9 %indvar_flatten141" [mm2_no_taffo.c:67]   --->   Operation 97 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.84>
ST_1 : Operation 98 [1/1] (0.84ns)   --->   "%store_ln67 = store i5 %select_ln65_2, i5 %i" [mm2_no_taffo.c:67]   --->   Operation 98 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.84>
ST_1 : Operation 99 [1/1] (0.84ns)   --->   "%store_ln67 = store i5 %add_ln67, i5 %j" [mm2_no_taffo.c:67]   --->   Operation 99 'store' 'store_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.84>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 500 'ret' 'ret_ln0' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 100 [1/2] (2.26ns)   --->   "%empty_19 = load i8 %tmp_addr" [mm2_no_taffo.c:65]   --->   Operation 100 'load' 'empty_19' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 101 [1/2] (2.26ns)   --->   "%empty_20 = load i8 %tmp_addr_1" [mm2_no_taffo.c:65]   --->   Operation 101 'load' 'empty_20' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln65_1 = or i8 %select_ln65_1, i8 2" [mm2_no_taffo.c:65]   --->   Operation 102 'or' 'or_ln65_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i8 %or_ln65_1" [mm2_no_taffo.c:65]   --->   Operation 103 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_addr_2 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_2" [mm2_no_taffo.c:72]   --->   Operation 104 'getelementptr' 'tmp_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (2.26ns)   --->   "%empty_21 = load i8 %tmp_addr_2" [mm2_no_taffo.c:65]   --->   Operation 105 'load' 'empty_21' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln65_2 = or i8 %select_ln65_1, i8 3" [mm2_no_taffo.c:65]   --->   Operation 106 'or' 'or_ln65_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i8 %or_ln65_2" [mm2_no_taffo.c:65]   --->   Operation 107 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_addr_3 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_3" [mm2_no_taffo.c:72]   --->   Operation 108 'getelementptr' 'tmp_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.26ns)   --->   "%empty_22 = load i8 %tmp_addr_3" [mm2_no_taffo.c:65]   --->   Operation 109 'load' 'empty_22' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 110 [7/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 111 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %shl_ln2" [mm2_no_taffo.c:72]   --->   Operation 112 'zext' 'zext_ln72' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.81ns)   --->   "%add_ln72 = add i64 %zext_ln72, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 113 'add' 'add_ln72' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 114 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln72 = sext i62 %trunc_ln3" [mm2_no_taffo.c:72]   --->   Operation 115 'sext' 'sext_ln72' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln72" [mm2_no_taffo.c:72]   --->   Operation 116 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 117 [1/2] (2.26ns)   --->   "%empty_21 = load i8 %tmp_addr_2" [mm2_no_taffo.c:65]   --->   Operation 117 'load' 'empty_21' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 118 [1/2] (2.26ns)   --->   "%empty_22 = load i8 %tmp_addr_3" [mm2_no_taffo.c:65]   --->   Operation 118 'load' 'empty_22' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln65_3 = or i8 %select_ln65_1, i8 4" [mm2_no_taffo.c:65]   --->   Operation 119 'or' 'or_ln65_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i8 %or_ln65_3" [mm2_no_taffo.c:65]   --->   Operation 120 'zext' 'zext_ln65_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_addr_4 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_4" [mm2_no_taffo.c:72]   --->   Operation 121 'getelementptr' 'tmp_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (2.26ns)   --->   "%empty_23 = load i8 %tmp_addr_4" [mm2_no_taffo.c:65]   --->   Operation 122 'load' 'empty_23' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln65_4 = or i8 %select_ln65_1, i8 5" [mm2_no_taffo.c:65]   --->   Operation 123 'or' 'or_ln65_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i8 %or_ln65_4" [mm2_no_taffo.c:65]   --->   Operation 124 'zext' 'zext_ln65_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_addr_5 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_5" [mm2_no_taffo.c:72]   --->   Operation 125 'getelementptr' 'tmp_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 126 [2/2] (2.26ns)   --->   "%empty_24 = load i8 %tmp_addr_5" [mm2_no_taffo.c:65]   --->   Operation 126 'load' 'empty_24' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 127 [6/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 128 [7/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 128 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln72_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 129 'bitconcatenate' 'zext_ln72_1_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i7 %zext_ln72_1_cast" [mm2_no_taffo.c:72]   --->   Operation 130 'zext' 'zext_ln72_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.81ns)   --->   "%add_ln72_1 = add i64 %zext_ln72_1, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 131 'add' 'add_ln72_1' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_1, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 132 'partselect' 'trunc_ln72_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln72_1 = sext i62 %trunc_ln72_1" [mm2_no_taffo.c:72]   --->   Operation 133 'sext' 'sext_ln72_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln72_1" [mm2_no_taffo.c:72]   --->   Operation 134 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 135 [1/2] (2.26ns)   --->   "%empty_23 = load i8 %tmp_addr_4" [mm2_no_taffo.c:65]   --->   Operation 135 'load' 'empty_23' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 136 [1/2] (2.26ns)   --->   "%empty_24 = load i8 %tmp_addr_5" [mm2_no_taffo.c:65]   --->   Operation 136 'load' 'empty_24' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln65_5 = or i8 %select_ln65_1, i8 6" [mm2_no_taffo.c:65]   --->   Operation 137 'or' 'or_ln65_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i8 %or_ln65_5" [mm2_no_taffo.c:65]   --->   Operation 138 'zext' 'zext_ln65_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_addr_6 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_6" [mm2_no_taffo.c:72]   --->   Operation 139 'getelementptr' 'tmp_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 140 [2/2] (2.26ns)   --->   "%empty_25 = load i8 %tmp_addr_6" [mm2_no_taffo.c:65]   --->   Operation 140 'load' 'empty_25' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln65_6 = or i8 %select_ln65_1, i8 7" [mm2_no_taffo.c:65]   --->   Operation 141 'or' 'or_ln65_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i8 %or_ln65_6" [mm2_no_taffo.c:65]   --->   Operation 142 'zext' 'zext_ln65_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_addr_7 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_7" [mm2_no_taffo.c:72]   --->   Operation 143 'getelementptr' 'tmp_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 144 [2/2] (2.26ns)   --->   "%empty_26 = load i8 %tmp_addr_7" [mm2_no_taffo.c:65]   --->   Operation 144 'load' 'empty_26' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 145 [5/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 146 [6/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 146 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 147 [7/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 147 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln72_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 148 'bitconcatenate' 'zext_ln72_2_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i8 %zext_ln72_2_cast" [mm2_no_taffo.c:72]   --->   Operation 149 'zext' 'zext_ln72_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (1.81ns)   --->   "%add_ln72_2 = add i64 %zext_ln72_2, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 150 'add' 'add_ln72_2' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln72_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_2, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 151 'partselect' 'trunc_ln72_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln72_2 = sext i62 %trunc_ln72_2" [mm2_no_taffo.c:72]   --->   Operation 152 'sext' 'sext_ln72_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln72_2" [mm2_no_taffo.c:72]   --->   Operation 153 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 154 [1/2] (2.26ns)   --->   "%empty_25 = load i8 %tmp_addr_6" [mm2_no_taffo.c:65]   --->   Operation 154 'load' 'empty_25' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 155 [1/2] (2.26ns)   --->   "%empty_26 = load i8 %tmp_addr_7" [mm2_no_taffo.c:65]   --->   Operation 155 'load' 'empty_26' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln65_7 = or i8 %select_ln65_1, i8 8" [mm2_no_taffo.c:65]   --->   Operation 156 'or' 'or_ln65_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln65_8 = zext i8 %or_ln65_7" [mm2_no_taffo.c:65]   --->   Operation 157 'zext' 'zext_ln65_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_addr_8 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_8" [mm2_no_taffo.c:72]   --->   Operation 158 'getelementptr' 'tmp_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (2.26ns)   --->   "%empty_27 = load i8 %tmp_addr_8" [mm2_no_taffo.c:65]   --->   Operation 159 'load' 'empty_27' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln65_8 = or i8 %select_ln65_1, i8 9" [mm2_no_taffo.c:65]   --->   Operation 160 'or' 'or_ln65_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln65_9 = zext i8 %or_ln65_8" [mm2_no_taffo.c:65]   --->   Operation 161 'zext' 'zext_ln65_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_addr_9 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_9" [mm2_no_taffo.c:72]   --->   Operation 162 'getelementptr' 'tmp_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 163 [2/2] (2.26ns)   --->   "%empty_28 = load i8 %tmp_addr_9" [mm2_no_taffo.c:65]   --->   Operation 163 'load' 'empty_28' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 164 [4/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 165 [5/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 165 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 166 [6/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 166 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 167 [7/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 167 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln72_16 = sext i7 %zext_ln72_1_cast" [mm2_no_taffo.c:72]   --->   Operation 168 'sext' 'sext_ln72_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln72_3 = zext i8 %sext_ln72_16" [mm2_no_taffo.c:72]   --->   Operation 169 'zext' 'zext_ln72_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (1.81ns)   --->   "%add_ln72_3 = add i64 %zext_ln72_3, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 170 'add' 'add_ln72_3' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln72_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_3, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 171 'partselect' 'trunc_ln72_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln72_3 = sext i62 %trunc_ln72_3" [mm2_no_taffo.c:72]   --->   Operation 172 'sext' 'sext_ln72_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln72_3" [mm2_no_taffo.c:72]   --->   Operation 173 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 174 [1/2] (2.26ns)   --->   "%empty_27 = load i8 %tmp_addr_8" [mm2_no_taffo.c:65]   --->   Operation 174 'load' 'empty_27' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 175 [1/2] (2.26ns)   --->   "%empty_28 = load i8 %tmp_addr_9" [mm2_no_taffo.c:65]   --->   Operation 175 'load' 'empty_28' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%or_ln65_9 = or i8 %select_ln65_1, i8 10" [mm2_no_taffo.c:65]   --->   Operation 176 'or' 'or_ln65_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln65_10 = zext i8 %or_ln65_9" [mm2_no_taffo.c:65]   --->   Operation 177 'zext' 'zext_ln65_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_addr_10 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_10" [mm2_no_taffo.c:72]   --->   Operation 178 'getelementptr' 'tmp_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 179 [2/2] (2.26ns)   --->   "%empty_29 = load i8 %tmp_addr_10" [mm2_no_taffo.c:65]   --->   Operation 179 'load' 'empty_29' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln65_10 = or i8 %select_ln65_1, i8 11" [mm2_no_taffo.c:65]   --->   Operation 180 'or' 'or_ln65_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln65_11 = zext i8 %or_ln65_10" [mm2_no_taffo.c:65]   --->   Operation 181 'zext' 'zext_ln65_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_addr_11 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_11" [mm2_no_taffo.c:72]   --->   Operation 182 'getelementptr' 'tmp_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (2.26ns)   --->   "%empty_30 = load i8 %tmp_addr_11" [mm2_no_taffo.c:65]   --->   Operation 183 'load' 'empty_30' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 184 [3/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 184 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 185 [4/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 185 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 186 [5/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 186 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 187 [6/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 187 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 188 [7/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 188 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln72_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 189 'bitconcatenate' 'zext_ln72_4_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln72_4 = zext i9 %zext_ln72_4_cast" [mm2_no_taffo.c:72]   --->   Operation 190 'zext' 'zext_ln72_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.81ns)   --->   "%add_ln72_4 = add i64 %zext_ln72_4, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 191 'add' 'add_ln72_4' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln72_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_4, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 192 'partselect' 'trunc_ln72_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln72_4 = sext i62 %trunc_ln72_4" [mm2_no_taffo.c:72]   --->   Operation 193 'sext' 'sext_ln72_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln72_4" [mm2_no_taffo.c:72]   --->   Operation 194 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 195 [1/2] (2.26ns)   --->   "%empty_29 = load i8 %tmp_addr_10" [mm2_no_taffo.c:65]   --->   Operation 195 'load' 'empty_29' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 196 [1/2] (2.26ns)   --->   "%empty_30 = load i8 %tmp_addr_11" [mm2_no_taffo.c:65]   --->   Operation 196 'load' 'empty_30' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln65_11 = or i8 %select_ln65_1, i8 12" [mm2_no_taffo.c:65]   --->   Operation 197 'or' 'or_ln65_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln65_12 = zext i8 %or_ln65_11" [mm2_no_taffo.c:65]   --->   Operation 198 'zext' 'zext_ln65_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_addr_12 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_12" [mm2_no_taffo.c:72]   --->   Operation 199 'getelementptr' 'tmp_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (2.26ns)   --->   "%empty_31 = load i8 %tmp_addr_12" [mm2_no_taffo.c:65]   --->   Operation 200 'load' 'empty_31' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln65_12 = or i8 %select_ln65_1, i8 13" [mm2_no_taffo.c:65]   --->   Operation 201 'or' 'or_ln65_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln65_13 = zext i8 %or_ln65_12" [mm2_no_taffo.c:65]   --->   Operation 202 'zext' 'zext_ln65_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_addr_13 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_13" [mm2_no_taffo.c:72]   --->   Operation 203 'getelementptr' 'tmp_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 204 [2/2] (2.26ns)   --->   "%empty_32 = load i8 %tmp_addr_13" [mm2_no_taffo.c:65]   --->   Operation 204 'load' 'empty_32' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 205 [2/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 205 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 206 [3/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 206 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 207 [4/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 207 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 208 [5/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 208 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 209 [6/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 209 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 210 [7/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 210 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln72_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 211 'bitconcatenate' 'zext_ln72_5_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln72_5 = zext i9 %zext_ln72_5_cast" [mm2_no_taffo.c:72]   --->   Operation 212 'zext' 'zext_ln72_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (1.81ns)   --->   "%add_ln72_5 = add i64 %zext_ln72_5, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 213 'add' 'add_ln72_5' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln72_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_5, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 214 'partselect' 'trunc_ln72_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln72_5 = sext i62 %trunc_ln72_5" [mm2_no_taffo.c:72]   --->   Operation 215 'sext' 'sext_ln72_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln72_5" [mm2_no_taffo.c:72]   --->   Operation 216 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 217 [1/2] (2.26ns)   --->   "%empty_31 = load i8 %tmp_addr_12" [mm2_no_taffo.c:65]   --->   Operation 217 'load' 'empty_31' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 218 [1/2] (2.26ns)   --->   "%empty_32 = load i8 %tmp_addr_13" [mm2_no_taffo.c:65]   --->   Operation 218 'load' 'empty_32' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%or_ln65_13 = or i8 %select_ln65_1, i8 14" [mm2_no_taffo.c:65]   --->   Operation 219 'or' 'or_ln65_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln65_14 = zext i8 %or_ln65_13" [mm2_no_taffo.c:65]   --->   Operation 220 'zext' 'zext_ln65_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_addr_14 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_14" [mm2_no_taffo.c:72]   --->   Operation 221 'getelementptr' 'tmp_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 222 [2/2] (2.26ns)   --->   "%empty_33 = load i8 %tmp_addr_14" [mm2_no_taffo.c:65]   --->   Operation 222 'load' 'empty_33' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln65_14 = or i8 %select_ln65_1, i8 15" [mm2_no_taffo.c:65]   --->   Operation 223 'or' 'or_ln65_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln65_15 = zext i8 %or_ln65_14" [mm2_no_taffo.c:65]   --->   Operation 224 'zext' 'zext_ln65_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_addr_15 = getelementptr i32 %tmp, i64 0, i64 %zext_ln65_15" [mm2_no_taffo.c:72]   --->   Operation 225 'getelementptr' 'tmp_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 226 [2/2] (2.26ns)   --->   "%empty_34 = load i8 %tmp_addr_15" [mm2_no_taffo.c:65]   --->   Operation 226 'load' 'empty_34' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 227 [1/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:69]   --->   Operation 227 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 228 [2/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 228 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 229 [3/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 229 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 230 [4/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 230 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 231 [5/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 231 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 232 [6/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 232 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 233 [7/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 233 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln72_17 = sext i8 %zext_ln72_2_cast" [mm2_no_taffo.c:72]   --->   Operation 234 'sext' 'sext_ln72_17' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln72_6 = zext i9 %sext_ln72_17" [mm2_no_taffo.c:72]   --->   Operation 235 'zext' 'zext_ln72_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (1.81ns)   --->   "%add_ln72_6 = add i64 %zext_ln72_6, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 236 'add' 'add_ln72_6' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln72_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_6, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 237 'partselect' 'trunc_ln72_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln72_6 = sext i62 %trunc_ln72_6" [mm2_no_taffo.c:72]   --->   Operation 238 'sext' 'sext_ln72_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln72_6" [mm2_no_taffo.c:72]   --->   Operation 239 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 240 [1/2] (2.26ns)   --->   "%empty_33 = load i8 %tmp_addr_14" [mm2_no_taffo.c:65]   --->   Operation 240 'load' 'empty_33' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 241 [1/2] (2.26ns)   --->   "%empty_34 = load i8 %tmp_addr_15" [mm2_no_taffo.c:65]   --->   Operation 241 'load' 'empty_34' <Predicate = (!icmp_ln65)> <Delay = 2.26> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 242 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:69]   --->   Operation 242 'read' 'gmem_addr_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 243 [1/7] (14.6ns)   --->   "%gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [mm2_no_taffo.c:72]   --->   Operation 243 'readreq' 'gmem_load_33_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 244 [2/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 244 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 245 [3/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 245 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 246 [4/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 246 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 247 [5/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 247 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 248 [6/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 248 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 249 [7/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 249 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln72_18 = sext i7 %zext_ln72_1_cast" [mm2_no_taffo.c:72]   --->   Operation 250 'sext' 'sext_ln72_18' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln72_7 = zext i9 %sext_ln72_18" [mm2_no_taffo.c:72]   --->   Operation 251 'zext' 'zext_ln72_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.81ns)   --->   "%add_ln72_7 = add i64 %zext_ln72_7, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 252 'add' 'add_ln72_7' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln72_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_7, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 253 'partselect' 'trunc_ln72_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln72_7 = sext i62 %trunc_ln72_7" [mm2_no_taffo.c:72]   --->   Operation 254 'sext' 'sext_ln72_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln72_7" [mm2_no_taffo.c:72]   --->   Operation 255 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %gmem_addr_read" [mm2_no_taffo.c:69]   --->   Operation 256 'bitcast' 'bitcast_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 257 [2/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln69, i32 %beta_read" [mm2_no_taffo.c:69]   --->   Operation 257 'fmul' 'mul' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [mm2_no_taffo.c:72]   --->   Operation 258 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 259 [1/7] (14.6ns)   --->   "%gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [mm2_no_taffo.c:72]   --->   Operation 259 'readreq' 'gmem_load_34_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 260 [2/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 260 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 261 [3/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 261 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 262 [4/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 262 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 263 [5/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 263 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 264 [6/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 264 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 265 [7/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 265 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln72_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 266 'bitconcatenate' 'zext_ln72_8_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln72_8 = zext i10 %zext_ln72_8_cast" [mm2_no_taffo.c:72]   --->   Operation 267 'zext' 'zext_ln72_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (1.81ns)   --->   "%add_ln72_8 = add i64 %zext_ln72_8, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 268 'add' 'add_ln72_8' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln72_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_8, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 269 'partselect' 'trunc_ln72_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln72_8 = sext i62 %trunc_ln72_8" [mm2_no_taffo.c:72]   --->   Operation 270 'sext' 'sext_ln72_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln72_8" [mm2_no_taffo.c:72]   --->   Operation 271 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 272 [1/2] (8.46ns)   --->   "%mul = fmul i32 %bitcast_ln69, i32 %beta_read" [mm2_no_taffo.c:69]   --->   Operation 272 'fmul' 'mul' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i32 %gmem_addr_1_read" [mm2_no_taffo.c:72]   --->   Operation 273 'bitcast' 'bitcast_ln72_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 274 [2/2] (8.46ns)   --->   "%mul3 = fmul i32 %empty_19, i32 %bitcast_ln72_1" [mm2_no_taffo.c:72]   --->   Operation 274 'fmul' 'mul3' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [mm2_no_taffo.c:72]   --->   Operation 275 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 276 [1/7] (14.6ns)   --->   "%gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [mm2_no_taffo.c:72]   --->   Operation 276 'readreq' 'gmem_load_35_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 277 [2/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 277 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 278 [3/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 278 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 279 [4/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 279 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 280 [5/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 280 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 281 [6/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 281 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 282 [7/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 282 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln72_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 283 'bitconcatenate' 'zext_ln72_9_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln72_9 = zext i10 %zext_ln72_9_cast" [mm2_no_taffo.c:72]   --->   Operation 284 'zext' 'zext_ln72_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (1.81ns)   --->   "%add_ln72_9 = add i64 %zext_ln72_9, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 285 'add' 'add_ln72_9' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln72_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_9, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 286 'partselect' 'trunc_ln72_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln72_9 = sext i62 %trunc_ln72_9" [mm2_no_taffo.c:72]   --->   Operation 287 'sext' 'sext_ln72_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln72_9" [mm2_no_taffo.c:72]   --->   Operation 288 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 289 [1/2] (8.46ns)   --->   "%mul3 = fmul i32 %empty_19, i32 %bitcast_ln72_1" [mm2_no_taffo.c:72]   --->   Operation 289 'fmul' 'mul3' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln72_2 = bitcast i32 %gmem_addr_2_read" [mm2_no_taffo.c:72]   --->   Operation 290 'bitcast' 'bitcast_ln72_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 291 [2/2] (8.46ns)   --->   "%mul3_1 = fmul i32 %empty_20, i32 %bitcast_ln72_2" [mm2_no_taffo.c:72]   --->   Operation 291 'fmul' 'mul3_1' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [mm2_no_taffo.c:72]   --->   Operation 292 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 293 [1/7] (14.6ns)   --->   "%gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [mm2_no_taffo.c:72]   --->   Operation 293 'readreq' 'gmem_load_36_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 294 [2/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 294 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 295 [3/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 295 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 296 [4/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 296 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 297 [5/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 297 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 298 [6/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 298 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 299 [7/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 299 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln72_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 300 'bitconcatenate' 'zext_ln72_10_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln72_10 = zext i10 %zext_ln72_10_cast" [mm2_no_taffo.c:72]   --->   Operation 301 'zext' 'zext_ln72_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (1.81ns)   --->   "%add_ln72_10 = add i64 %zext_ln72_10, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 302 'add' 'add_ln72_10' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln72_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_10, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 303 'partselect' 'trunc_ln72_s' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln72_10 = sext i62 %trunc_ln72_s" [mm2_no_taffo.c:72]   --->   Operation 304 'sext' 'sext_ln72_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln72_10" [mm2_no_taffo.c:72]   --->   Operation 305 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 306 [2/2] (13.1ns)   --->   "%add1 = fadd i32 %mul, i32 %mul3" [mm2_no_taffo.c:72]   --->   Operation 306 'fadd' 'add1' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/2] (8.46ns)   --->   "%mul3_1 = fmul i32 %empty_20, i32 %bitcast_ln72_2" [mm2_no_taffo.c:72]   --->   Operation 307 'fmul' 'mul3_1' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln72_3 = bitcast i32 %gmem_addr_3_read" [mm2_no_taffo.c:72]   --->   Operation 308 'bitcast' 'bitcast_ln72_3' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 309 [2/2] (8.46ns)   --->   "%mul3_2 = fmul i32 %empty_21, i32 %bitcast_ln72_3" [mm2_no_taffo.c:72]   --->   Operation 309 'fmul' 'mul3_2' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [mm2_no_taffo.c:72]   --->   Operation 310 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 311 [1/7] (14.6ns)   --->   "%gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1" [mm2_no_taffo.c:72]   --->   Operation 311 'readreq' 'gmem_load_37_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 312 [2/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 312 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 313 [3/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 313 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 314 [4/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 314 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 315 [5/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 315 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 316 [6/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 316 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 317 [7/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 317 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln72_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %trunc_ln69_3, i2 0" [mm2_no_taffo.c:72]   --->   Operation 318 'bitconcatenate' 'zext_ln72_11_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln72_11 = zext i10 %zext_ln72_11_cast" [mm2_no_taffo.c:72]   --->   Operation 319 'zext' 'zext_ln72_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 320 [1/1] (1.81ns)   --->   "%add_ln72_11 = add i64 %zext_ln72_11, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 320 'add' 'add_ln72_11' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln72_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_11, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 321 'partselect' 'trunc_ln72_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln72_11 = sext i62 %trunc_ln72_10" [mm2_no_taffo.c:72]   --->   Operation 322 'sext' 'sext_ln72_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln72_11" [mm2_no_taffo.c:72]   --->   Operation 323 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 324 [1/2] (13.1ns)   --->   "%add1 = fadd i32 %mul, i32 %mul3" [mm2_no_taffo.c:72]   --->   Operation 324 'fadd' 'add1' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/2] (8.46ns)   --->   "%mul3_2 = fmul i32 %empty_21, i32 %bitcast_ln72_3" [mm2_no_taffo.c:72]   --->   Operation 325 'fmul' 'mul3_2' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln72_4 = bitcast i32 %gmem_addr_4_read" [mm2_no_taffo.c:72]   --->   Operation 326 'bitcast' 'bitcast_ln72_4' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 327 [2/2] (8.46ns)   --->   "%mul3_3 = fmul i32 %empty_22, i32 %bitcast_ln72_4" [mm2_no_taffo.c:72]   --->   Operation 327 'fmul' 'mul3_3' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (14.6ns)   --->   "%gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5" [mm2_no_taffo.c:72]   --->   Operation 328 'read' 'gmem_addr_5_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 329 [1/7] (14.6ns)   --->   "%gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [mm2_no_taffo.c:72]   --->   Operation 329 'readreq' 'gmem_load_38_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 330 [2/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 330 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 331 [3/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 331 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 332 [4/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 332 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 333 [5/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 333 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 334 [6/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 334 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 335 [7/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 335 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln72_19 = sext i9 %zext_ln72_4_cast" [mm2_no_taffo.c:72]   --->   Operation 336 'sext' 'sext_ln72_19' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln72_12 = zext i10 %sext_ln72_19" [mm2_no_taffo.c:72]   --->   Operation 337 'zext' 'zext_ln72_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (1.81ns)   --->   "%add_ln72_12 = add i64 %zext_ln72_12, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 338 'add' 'add_ln72_12' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln72_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_12, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 339 'partselect' 'trunc_ln72_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln72_12 = sext i62 %trunc_ln72_11" [mm2_no_taffo.c:72]   --->   Operation 340 'sext' 'sext_ln72_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln72_12" [mm2_no_taffo.c:72]   --->   Operation 341 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 342 [2/2] (13.1ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul3_1" [mm2_no_taffo.c:72]   --->   Operation 342 'fadd' 'add1_1' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/2] (8.46ns)   --->   "%mul3_3 = fmul i32 %empty_22, i32 %bitcast_ln72_4" [mm2_no_taffo.c:72]   --->   Operation 343 'fmul' 'mul3_3' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln72_5 = bitcast i32 %gmem_addr_5_read" [mm2_no_taffo.c:72]   --->   Operation 344 'bitcast' 'bitcast_ln72_5' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 345 [2/2] (8.46ns)   --->   "%mul3_4 = fmul i32 %empty_23, i32 %bitcast_ln72_5" [mm2_no_taffo.c:72]   --->   Operation 345 'fmul' 'mul3_4' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [mm2_no_taffo.c:72]   --->   Operation 346 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 347 [1/7] (14.6ns)   --->   "%gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1" [mm2_no_taffo.c:72]   --->   Operation 347 'readreq' 'gmem_load_39_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 348 [2/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 348 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 349 [3/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 349 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 350 [4/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 350 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 351 [5/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 351 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 352 [6/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 352 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 353 [7/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 353 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln72_20 = sext i9 %zext_ln72_5_cast" [mm2_no_taffo.c:72]   --->   Operation 354 'sext' 'sext_ln72_20' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln72_13 = zext i10 %sext_ln72_20" [mm2_no_taffo.c:72]   --->   Operation 355 'zext' 'zext_ln72_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (1.81ns)   --->   "%add_ln72_13 = add i64 %zext_ln72_13, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 356 'add' 'add_ln72_13' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln72_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_13, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 357 'partselect' 'trunc_ln72_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln72_13 = sext i62 %trunc_ln72_12" [mm2_no_taffo.c:72]   --->   Operation 358 'sext' 'sext_ln72_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln72_13" [mm2_no_taffo.c:72]   --->   Operation 359 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln72_21 = sext i8 %zext_ln72_2_cast" [mm2_no_taffo.c:72]   --->   Operation 360 'sext' 'sext_ln72_21' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln72_14 = zext i10 %sext_ln72_21" [mm2_no_taffo.c:72]   --->   Operation 361 'zext' 'zext_ln72_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (1.81ns)   --->   "%add_ln72_14 = add i64 %zext_ln72_14, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 362 'add' 'add_ln72_14' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln72_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_14, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 363 'partselect' 'trunc_ln72_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln72_14 = sext i62 %trunc_ln72_13" [mm2_no_taffo.c:72]   --->   Operation 364 'sext' 'sext_ln72_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 365 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln72_14" [mm2_no_taffo.c:72]   --->   Operation 365 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln72_22 = sext i7 %zext_ln72_1_cast" [mm2_no_taffo.c:72]   --->   Operation 366 'sext' 'sext_ln72_22' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln72_15 = zext i10 %sext_ln72_22" [mm2_no_taffo.c:72]   --->   Operation 367 'zext' 'zext_ln72_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 368 [1/1] (1.81ns)   --->   "%add_ln72_15 = add i64 %zext_ln72_15, i64 %C_read" [mm2_no_taffo.c:72]   --->   Operation 368 'add' 'add_ln72_15' <Predicate = (!icmp_ln65)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln72_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln72_15, i32 2, i32 63" [mm2_no_taffo.c:72]   --->   Operation 369 'partselect' 'trunc_ln72_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln72_15 = sext i62 %trunc_ln72_14" [mm2_no_taffo.c:72]   --->   Operation 370 'sext' 'sext_ln72_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_15 : Operation 371 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln72_15" [mm2_no_taffo.c:72]   --->   Operation 371 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 372 [1/2] (13.1ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul3_1" [mm2_no_taffo.c:72]   --->   Operation 372 'fadd' 'add1_1' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 373 [1/2] (8.46ns)   --->   "%mul3_4 = fmul i32 %empty_23, i32 %bitcast_ln72_5" [mm2_no_taffo.c:72]   --->   Operation 373 'fmul' 'mul3_4' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln72_6 = bitcast i32 %gmem_addr_6_read" [mm2_no_taffo.c:72]   --->   Operation 374 'bitcast' 'bitcast_ln72_6' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_16 : Operation 375 [2/2] (8.46ns)   --->   "%mul3_5 = fmul i32 %empty_24, i32 %bitcast_ln72_6" [mm2_no_taffo.c:72]   --->   Operation 375 'fmul' 'mul3_5' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 376 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7" [mm2_no_taffo.c:72]   --->   Operation 376 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 377 [1/7] (14.6ns)   --->   "%gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1" [mm2_no_taffo.c:72]   --->   Operation 377 'readreq' 'gmem_load_40_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 378 [2/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 378 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 379 [3/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 379 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 380 [4/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 380 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 381 [5/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 381 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 382 [6/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 382 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 383 [7/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 383 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 384 [2/2] (13.1ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul3_2" [mm2_no_taffo.c:72]   --->   Operation 384 'fadd' 'add1_2' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 385 [1/2] (8.46ns)   --->   "%mul3_5 = fmul i32 %empty_24, i32 %bitcast_ln72_6" [mm2_no_taffo.c:72]   --->   Operation 385 'fmul' 'mul3_5' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln72_7 = bitcast i32 %gmem_addr_7_read" [mm2_no_taffo.c:72]   --->   Operation 386 'bitcast' 'bitcast_ln72_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_17 : Operation 387 [2/2] (8.46ns)   --->   "%mul3_6 = fmul i32 %empty_25, i32 %bitcast_ln72_7" [mm2_no_taffo.c:72]   --->   Operation 387 'fmul' 'mul3_6' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 388 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8" [mm2_no_taffo.c:72]   --->   Operation 388 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 389 [1/7] (14.6ns)   --->   "%gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1" [mm2_no_taffo.c:72]   --->   Operation 389 'readreq' 'gmem_load_41_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 390 [2/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 390 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 391 [3/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 391 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 392 [4/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 392 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 393 [5/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 393 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 394 [6/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 394 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 395 [7/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 395 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 396 [1/2] (13.1ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul3_2" [mm2_no_taffo.c:72]   --->   Operation 396 'fadd' 'add1_2' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [1/2] (8.46ns)   --->   "%mul3_6 = fmul i32 %empty_25, i32 %bitcast_ln72_7" [mm2_no_taffo.c:72]   --->   Operation 397 'fmul' 'mul3_6' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln72_8 = bitcast i32 %gmem_addr_8_read" [mm2_no_taffo.c:72]   --->   Operation 398 'bitcast' 'bitcast_ln72_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_18 : Operation 399 [2/2] (8.46ns)   --->   "%mul3_7 = fmul i32 %empty_26, i32 %bitcast_ln72_8" [mm2_no_taffo.c:72]   --->   Operation 399 'fmul' 'mul3_7' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 400 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9" [mm2_no_taffo.c:72]   --->   Operation 400 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 401 [1/7] (14.6ns)   --->   "%gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1" [mm2_no_taffo.c:72]   --->   Operation 401 'readreq' 'gmem_load_42_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 402 [2/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 402 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 403 [3/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 403 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 404 [4/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 404 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 405 [5/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 405 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 406 [6/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 406 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 407 [7/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 407 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 408 [2/2] (13.1ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul3_3" [mm2_no_taffo.c:72]   --->   Operation 408 'fadd' 'add1_3' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 409 [1/2] (8.46ns)   --->   "%mul3_7 = fmul i32 %empty_26, i32 %bitcast_ln72_8" [mm2_no_taffo.c:72]   --->   Operation 409 'fmul' 'mul3_7' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln72_9 = bitcast i32 %gmem_addr_9_read" [mm2_no_taffo.c:72]   --->   Operation 410 'bitcast' 'bitcast_ln72_9' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_19 : Operation 411 [2/2] (8.46ns)   --->   "%mul3_8 = fmul i32 %empty_27, i32 %bitcast_ln72_9" [mm2_no_taffo.c:72]   --->   Operation 411 'fmul' 'mul3_8' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 412 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10" [mm2_no_taffo.c:72]   --->   Operation 412 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 413 [1/7] (14.6ns)   --->   "%gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1" [mm2_no_taffo.c:72]   --->   Operation 413 'readreq' 'gmem_load_43_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 414 [2/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 414 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 415 [3/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 415 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 416 [4/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 416 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 417 [5/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 417 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 418 [6/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 418 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 419 [1/2] (13.1ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul3_3" [mm2_no_taffo.c:72]   --->   Operation 419 'fadd' 'add1_3' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 420 [1/2] (8.46ns)   --->   "%mul3_8 = fmul i32 %empty_27, i32 %bitcast_ln72_9" [mm2_no_taffo.c:72]   --->   Operation 420 'fmul' 'mul3_8' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln72_10 = bitcast i32 %gmem_addr_10_read" [mm2_no_taffo.c:72]   --->   Operation 421 'bitcast' 'bitcast_ln72_10' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_20 : Operation 422 [2/2] (8.46ns)   --->   "%mul3_9 = fmul i32 %empty_28, i32 %bitcast_ln72_10" [mm2_no_taffo.c:72]   --->   Operation 422 'fmul' 'mul3_9' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11" [mm2_no_taffo.c:72]   --->   Operation 423 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 424 [1/7] (14.6ns)   --->   "%gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1" [mm2_no_taffo.c:72]   --->   Operation 424 'readreq' 'gmem_load_44_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 425 [2/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 425 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 426 [3/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 426 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 427 [4/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 427 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 428 [5/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 428 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 429 [2/2] (13.1ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul3_4" [mm2_no_taffo.c:72]   --->   Operation 429 'fadd' 'add1_4' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 430 [1/2] (8.46ns)   --->   "%mul3_9 = fmul i32 %empty_28, i32 %bitcast_ln72_10" [mm2_no_taffo.c:72]   --->   Operation 430 'fmul' 'mul3_9' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln72_11 = bitcast i32 %gmem_addr_11_read" [mm2_no_taffo.c:72]   --->   Operation 431 'bitcast' 'bitcast_ln72_11' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_21 : Operation 432 [2/2] (8.46ns)   --->   "%mul3_s = fmul i32 %empty_29, i32 %bitcast_ln72_11" [mm2_no_taffo.c:72]   --->   Operation 432 'fmul' 'mul3_s' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 433 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12" [mm2_no_taffo.c:72]   --->   Operation 433 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 434 [1/7] (14.6ns)   --->   "%gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_13, i32 1" [mm2_no_taffo.c:72]   --->   Operation 434 'readreq' 'gmem_load_45_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 435 [2/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 435 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 436 [3/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 436 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 437 [4/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 437 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 438 [1/2] (13.1ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul3_4" [mm2_no_taffo.c:72]   --->   Operation 438 'fadd' 'add1_4' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 439 [1/2] (8.46ns)   --->   "%mul3_s = fmul i32 %empty_29, i32 %bitcast_ln72_11" [mm2_no_taffo.c:72]   --->   Operation 439 'fmul' 'mul3_s' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln72_12 = bitcast i32 %gmem_addr_12_read" [mm2_no_taffo.c:72]   --->   Operation 440 'bitcast' 'bitcast_ln72_12' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_22 : Operation 441 [2/2] (8.46ns)   --->   "%mul3_10 = fmul i32 %empty_30, i32 %bitcast_ln72_12" [mm2_no_taffo.c:72]   --->   Operation 441 'fmul' 'mul3_10' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 442 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_13" [mm2_no_taffo.c:72]   --->   Operation 442 'read' 'gmem_addr_13_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 443 [1/7] (14.6ns)   --->   "%gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_14, i32 1" [mm2_no_taffo.c:72]   --->   Operation 443 'readreq' 'gmem_load_46_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 444 [2/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 444 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 445 [3/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 445 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 446 [2/2] (13.1ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul3_5" [mm2_no_taffo.c:72]   --->   Operation 446 'fadd' 'add1_5' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [1/2] (8.46ns)   --->   "%mul3_10 = fmul i32 %empty_30, i32 %bitcast_ln72_12" [mm2_no_taffo.c:72]   --->   Operation 447 'fmul' 'mul3_10' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%bitcast_ln72_13 = bitcast i32 %gmem_addr_13_read" [mm2_no_taffo.c:72]   --->   Operation 448 'bitcast' 'bitcast_ln72_13' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_23 : Operation 449 [2/2] (8.46ns)   --->   "%mul3_11 = fmul i32 %empty_31, i32 %bitcast_ln72_13" [mm2_no_taffo.c:72]   --->   Operation 449 'fmul' 'mul3_11' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_14" [mm2_no_taffo.c:72]   --->   Operation 450 'read' 'gmem_addr_14_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 451 [1/7] (14.6ns)   --->   "%gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_15, i32 1" [mm2_no_taffo.c:72]   --->   Operation 451 'readreq' 'gmem_load_47_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 452 [2/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 452 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 453 [1/2] (13.1ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul3_5" [mm2_no_taffo.c:72]   --->   Operation 453 'fadd' 'add1_5' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [1/2] (8.46ns)   --->   "%mul3_11 = fmul i32 %empty_31, i32 %bitcast_ln72_13" [mm2_no_taffo.c:72]   --->   Operation 454 'fmul' 'mul3_11' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln72_14 = bitcast i32 %gmem_addr_14_read" [mm2_no_taffo.c:72]   --->   Operation 455 'bitcast' 'bitcast_ln72_14' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_24 : Operation 456 [2/2] (8.46ns)   --->   "%mul3_12 = fmul i32 %empty_32, i32 %bitcast_ln72_14" [mm2_no_taffo.c:72]   --->   Operation 456 'fmul' 'mul3_12' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_15" [mm2_no_taffo.c:72]   --->   Operation 457 'read' 'gmem_addr_15_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 458 [1/7] (14.6ns)   --->   "%gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_16, i32 1" [mm2_no_taffo.c:72]   --->   Operation 458 'readreq' 'gmem_load_48_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 459 [2/2] (13.1ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul3_6" [mm2_no_taffo.c:72]   --->   Operation 459 'fadd' 'add1_6' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [1/2] (8.46ns)   --->   "%mul3_12 = fmul i32 %empty_32, i32 %bitcast_ln72_14" [mm2_no_taffo.c:72]   --->   Operation 460 'fmul' 'mul3_12' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln72_15 = bitcast i32 %gmem_addr_15_read" [mm2_no_taffo.c:72]   --->   Operation 461 'bitcast' 'bitcast_ln72_15' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_25 : Operation 462 [2/2] (8.46ns)   --->   "%mul3_13 = fmul i32 %empty_33, i32 %bitcast_ln72_15" [mm2_no_taffo.c:72]   --->   Operation 462 'fmul' 'mul3_13' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_16" [mm2_no_taffo.c:72]   --->   Operation 463 'read' 'gmem_addr_16_read' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 464 [1/2] (13.1ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul3_6" [mm2_no_taffo.c:72]   --->   Operation 464 'fadd' 'add1_6' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 465 [1/2] (8.46ns)   --->   "%mul3_13 = fmul i32 %empty_33, i32 %bitcast_ln72_15" [mm2_no_taffo.c:72]   --->   Operation 465 'fmul' 'mul3_13' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%bitcast_ln72_16 = bitcast i32 %gmem_addr_16_read" [mm2_no_taffo.c:72]   --->   Operation 466 'bitcast' 'bitcast_ln72_16' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_26 : Operation 467 [2/2] (8.46ns)   --->   "%mul3_14 = fmul i32 %empty_34, i32 %bitcast_ln72_16" [mm2_no_taffo.c:72]   --->   Operation 467 'fmul' 'mul3_14' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 468 [2/2] (13.1ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul3_7" [mm2_no_taffo.c:72]   --->   Operation 468 'fadd' 'add1_7' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 469 [1/2] (8.46ns)   --->   "%mul3_14 = fmul i32 %empty_34, i32 %bitcast_ln72_16" [mm2_no_taffo.c:72]   --->   Operation 469 'fmul' 'mul3_14' <Predicate = (!icmp_ln65)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 470 [1/2] (13.1ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul3_7" [mm2_no_taffo.c:72]   --->   Operation 470 'fadd' 'add1_7' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 471 [2/2] (13.1ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul3_8" [mm2_no_taffo.c:72]   --->   Operation 471 'fadd' 'add1_8' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 472 [1/2] (13.1ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul3_8" [mm2_no_taffo.c:72]   --->   Operation 472 'fadd' 'add1_8' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 473 [2/2] (13.1ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul3_9" [mm2_no_taffo.c:72]   --->   Operation 473 'fadd' 'add1_9' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 474 [1/2] (13.1ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul3_9" [mm2_no_taffo.c:72]   --->   Operation 474 'fadd' 'add1_9' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 475 [2/2] (13.1ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul3_s" [mm2_no_taffo.c:72]   --->   Operation 475 'fadd' 'add1_s' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 476 [1/2] (13.1ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul3_s" [mm2_no_taffo.c:72]   --->   Operation 476 'fadd' 'add1_s' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 477 [2/2] (13.1ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul3_10" [mm2_no_taffo.c:72]   --->   Operation 477 'fadd' 'add1_10' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 478 [1/2] (13.1ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul3_10" [mm2_no_taffo.c:72]   --->   Operation 478 'fadd' 'add1_10' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 479 [2/2] (13.1ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul3_11" [mm2_no_taffo.c:72]   --->   Operation 479 'fadd' 'add1_11' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 480 [1/2] (13.1ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul3_11" [mm2_no_taffo.c:72]   --->   Operation 480 'fadd' 'add1_11' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 13.1>
ST_39 : Operation 481 [2/2] (13.1ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul3_12" [mm2_no_taffo.c:72]   --->   Operation 481 'fadd' 'add1_12' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 482 [1/2] (13.1ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul3_12" [mm2_no_taffo.c:72]   --->   Operation 482 'fadd' 'add1_12' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 483 [2/2] (13.1ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul3_13" [mm2_no_taffo.c:72]   --->   Operation 483 'fadd' 'add1_13' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 484 [1/2] (13.1ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul3_13" [mm2_no_taffo.c:72]   --->   Operation 484 'fadd' 'add1_13' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 485 [2/2] (13.1ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul3_14" [mm2_no_taffo.c:72]   --->   Operation 485 'fadd' 'add1_14' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 486 [1/2] (13.1ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul3_14" [mm2_no_taffo.c:72]   --->   Operation 486 'fadd' 'add1_14' <Predicate = (!icmp_ln65)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 487 [1/1] (14.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [mm2_no_taffo.c:72]   --->   Operation 487 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %add1_14" [mm2_no_taffo.c:72]   --->   Operation 488 'bitcast' 'bitcast_ln72' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_45 : Operation 489 [1/1] (14.6ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln72, i4 15" [mm2_no_taffo.c:72]   --->   Operation 489 'write' 'write_ln72' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 490 [5/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:72]   --->   Operation 490 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 491 [4/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:72]   --->   Operation 491 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 492 [3/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:72]   --->   Operation 492 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 493 [2/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:72]   --->   Operation 493 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln65)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 494 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_65_4_VITIS_LOOP_67_5_str"   --->   Operation 494 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 495 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 495 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 496 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 496 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 497 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [mm2_no_taffo.c:49]   --->   Operation 497 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 498 [1/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [mm2_no_taffo.c:72]   --->   Operation 498 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln67 = br void %VITIS_LOOP_70_6" [mm2_no_taffo.c:67]   --->   Operation 499 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', mm2_no_taffo.c:69) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln65_1', mm2_no_taffo.c:65) [33]  (1.1 ns)
	'select' operation ('select_ln65_1', mm2_no_taffo.c:65) [36]  (0.372 ns)
	'getelementptr' operation ('tmp_addr', mm2_no_taffo.c:72) [38]  (0 ns)
	'load' operation ('empty_19', mm2_no_taffo.c:65) on array 'tmp' [39]  (2.27 ns)

 <State 2>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 3>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 5>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 6>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 7>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 8>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [111]  (14.6 ns)

 <State 9>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', mm2_no_taffo.c:69) on port 'gmem' (mm2_no_taffo.c:69) [112]  (14.6 ns)

 <State 10>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [122]  (14.6 ns)

 <State 11>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [133]  (14.6 ns)

 <State 12>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_3_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [144]  (14.6 ns)

 <State 13>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_4_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [155]  (14.6 ns)

 <State 14>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_5_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [166]  (14.6 ns)

 <State 15>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_6_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [177]  (14.6 ns)

 <State 16>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_7_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [188]  (14.6 ns)

 <State 17>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_8_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [199]  (14.6 ns)

 <State 18>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_9_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [210]  (14.6 ns)

 <State 19>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_10_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [221]  (14.6 ns)

 <State 20>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_11_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [232]  (14.6 ns)

 <State 21>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_12_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [243]  (14.6 ns)

 <State 22>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_13_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [254]  (14.6 ns)

 <State 23>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_14_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [265]  (14.6 ns)

 <State 24>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_15_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [276]  (14.6 ns)

 <State 25>: 14.6ns
The critical path consists of the following:
	bus read operation ('gmem_addr_16_read', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [287]  (14.6 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_6', mm2_no_taffo.c:72) [191]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_7', mm2_no_taffo.c:72) [202]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_7', mm2_no_taffo.c:72) [202]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_8', mm2_no_taffo.c:72) [213]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_8', mm2_no_taffo.c:72) [213]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_9', mm2_no_taffo.c:72) [224]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_9', mm2_no_taffo.c:72) [224]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_s', mm2_no_taffo.c:72) [235]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_s', mm2_no_taffo.c:72) [235]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_10', mm2_no_taffo.c:72) [246]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_10', mm2_no_taffo.c:72) [246]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_11', mm2_no_taffo.c:72) [257]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_11', mm2_no_taffo.c:72) [257]  (13.1 ns)

 <State 39>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_12', mm2_no_taffo.c:72) [268]  (13.1 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_12', mm2_no_taffo.c:72) [268]  (13.1 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_13', mm2_no_taffo.c:72) [279]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_13', mm2_no_taffo.c:72) [279]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	'fadd' operation ('add1_14', mm2_no_taffo.c:72) [290]  (13.1 ns)

 <State 44>: 14.6ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [292]  (14.6 ns)

 <State 45>: 14.6ns
The critical path consists of the following:
	bus write operation ('write_ln72', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [293]  (14.6 ns)

 <State 46>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [294]  (14.6 ns)

 <State 47>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [294]  (14.6 ns)

 <State 48>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [294]  (14.6 ns)

 <State 49>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [294]  (14.6 ns)

 <State 50>: 14.6ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', mm2_no_taffo.c:72) on port 'gmem' (mm2_no_taffo.c:72) [294]  (14.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
