INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/Accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accelerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/BUF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/CNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/new/EXE_to_MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_to_MEM_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/new/ID_to_EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_to_EXE_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/new/IF_to_ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_to_ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/new/MEM_to_WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_to_WB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/new/MUL_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL_op
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/first_lab.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/ad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/fact_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/four2one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four2one_mux_fact
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/new/mips_top_4_to_1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top_4_to_1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sources_1/imports/lab8_week3.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Desktop/CMPE140/LAB/lab8/lab8_week4/lab8_week4/lab8_week4.srcs/sim_1/imports/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
