<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3907" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3907{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3907{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3907{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3907{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t5_3907{left:70px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t6_3907{left:70px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_3907{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3907{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t9_3907{left:70px;bottom:954px;letter-spacing:0.14px;}
#ta_3907{left:152px;bottom:954px;letter-spacing:0.15px;word-spacing:0.01px;}
#tb_3907{left:70px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3907{left:70px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_3907{left:70px;bottom:897px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#te_3907{left:70px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_3907{left:70px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_3907{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3907{left:70px;bottom:822px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ti_3907{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tj_3907{left:582px;bottom:812px;}
#tk_3907{left:597px;bottom:805px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tl_3907{left:70px;bottom:788px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tm_3907{left:70px;bottom:762px;}
#tn_3907{left:96px;bottom:765px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#to_3907{left:70px;bottom:739px;}
#tp_3907{left:96px;bottom:742px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tq_3907{left:70px;bottom:716px;}
#tr_3907{left:96px;bottom:719px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_3907{left:70px;bottom:693px;}
#tt_3907{left:96px;bottom:697px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tu_3907{left:70px;bottom:670px;}
#tv_3907{left:96px;bottom:674px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tw_3907{left:70px;bottom:647px;}
#tx_3907{left:96px;bottom:651px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ty_3907{left:70px;bottom:624px;}
#tz_3907{left:96px;bottom:628px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t10_3907{left:70px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t11_3907{left:70px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3907{left:487px;bottom:593px;}
#t13_3907{left:502px;bottom:587px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t14_3907{left:70px;bottom:570px;letter-spacing:-0.19px;word-spacing:-0.34px;}
#t15_3907{left:70px;bottom:543px;}
#t16_3907{left:96px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t17_3907{left:96px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t18_3907{left:70px;bottom:504px;}
#t19_3907{left:96px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#t1a_3907{left:96px;bottom:490px;letter-spacing:-0.38px;word-spacing:-0.27px;}
#t1b_3907{left:70px;bottom:432px;letter-spacing:0.16px;word-spacing:0.31px;}
#t1c_3907{left:70px;bottom:408px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1d_3907{left:70px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#t1e_3907{left:70px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3907{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#t1g_3907{left:70px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1h_3907{left:70px;bottom:324px;letter-spacing:-0.2px;word-spacing:-0.35px;}
#t1i_3907{left:70px;bottom:265px;letter-spacing:0.16px;word-spacing:0.16px;}
#t1j_3907{left:70px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#t1k_3907{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3907{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1m_3907{left:70px;bottom:149px;letter-spacing:0.15px;word-spacing:0.31px;}
#t1n_3907{left:70px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3907{left:70px;bottom:108px;letter-spacing:-0.13px;word-spacing:-1.42px;}

.s1_3907{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3907{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3907{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3907{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3907{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3907{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3907" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3907Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3907" style="-webkit-user-select: none;"><object width="935" height="1210" data="3907/3907.svg" type="image/svg+xml" id="pdf3907" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3907" class="t s1_3907">Vol. 3B </span><span id="t2_3907" class="t s1_3907">23-15 </span>
<span id="t3_3907" class="t s2_3907">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3907" class="t s3_3907">instructions are guaranteed to be monotonic, with respect to the input operands, throughout the domain supported </span>
<span id="t5_3907" class="t s3_3907">by the instruction. </span>
<span id="t6_3907" class="t s3_3907">Transcendental instructions may generate different results in the round-up flag (C1) on the 32-bit x87 FPUs. The </span>
<span id="t7_3907" class="t s3_3907">round-up flag is undefined for these instructions on the 16-bit IA-32 math coprocessors. This difference has no </span>
<span id="t8_3907" class="t s3_3907">impact on existing software. </span>
<span id="t9_3907" class="t s4_3907">23.18.9 </span><span id="ta_3907" class="t s4_3907">Obsolete Instructions and Undefined Opcodes </span>
<span id="tb_3907" class="t s3_3907">The 8087 math coprocessor instructions FENI and FDISI, and the Intel 287 math coprocessor instruction FSETPM </span>
<span id="tc_3907" class="t s3_3907">are treated as integer NOP instructions in the 32-bit x87 FPUs. If these opcodes are detected in the instruction </span>
<span id="td_3907" class="t s3_3907">stream, no specific operation is performed and no internal states are affected. FSETPM informed the Intel 287 math </span>
<span id="te_3907" class="t s3_3907">coprocessor that the processor was in protected mode. The 32-bit x87 FPUs handle all addressing and exception- </span>
<span id="tf_3907" class="t s3_3907">pointer information, whether in protected mode or not. </span>
<span id="tg_3907" class="t s3_3907">For compatibility with prior generations there are a few reserved x87 opcodes which do not result in an invalid- </span>
<span id="th_3907" class="t s3_3907">opcode (#UD) exception, but rather result in the same behavior as existing defined x87 instructions. In the interest </span>
<span id="ti_3907" class="t s3_3907">of standardization, it is recommended that the opcodes defined in the Intel </span>
<span id="tj_3907" class="t s5_3907">® </span>
<span id="tk_3907" class="t s3_3907">64 and IA-32 Architectures Software </span>
<span id="tl_3907" class="t s3_3907">Developer’s Manual, Volumes 2A, 2B, 2C, &amp; 2D, be used for these operations for standardization. </span>
<span id="tm_3907" class="t s6_3907">• </span><span id="tn_3907" class="t s3_3907">DCD0H through DCD7H - Behaves the same as FCOM, D8D0H through D8D7H. </span>
<span id="to_3907" class="t s6_3907">• </span><span id="tp_3907" class="t s3_3907">DCD8H through DCDFH - Behaves the same as FCOMP, D8D8H through D8DFH. </span>
<span id="tq_3907" class="t s6_3907">• </span><span id="tr_3907" class="t s3_3907">D0C8H through D0CFH - Behaves the same as FXCH, D9C8H through D9CFH. </span>
<span id="ts_3907" class="t s6_3907">• </span><span id="tt_3907" class="t s3_3907">DED0H through DED7H - Behaves the same as FCOMP, D8D8H through D8DFH. </span>
<span id="tu_3907" class="t s6_3907">• </span><span id="tv_3907" class="t s3_3907">DFD0H through DFD7H - Behaves the same as FSTP, DDD8H through DDDFH. </span>
<span id="tw_3907" class="t s6_3907">• </span><span id="tx_3907" class="t s3_3907">DFC8H through DFCFH - Behaves the same as FXCH, D9C8H through D9CFH. </span>
<span id="ty_3907" class="t s6_3907">• </span><span id="tz_3907" class="t s3_3907">DFD8H through DFDFH - Behaves the same as FSTP, DDD8H through DDDFH. </span>
<span id="t10_3907" class="t s3_3907">There are a few reserved x87 opcodes which provide unique behavior but do not provide capabilities which are not </span>
<span id="t11_3907" class="t s3_3907">already available in the main instructions defined in the Intel </span>
<span id="t12_3907" class="t s5_3907">® </span>
<span id="t13_3907" class="t s3_3907">64 and IA-32 Architectures Software Developer’s </span>
<span id="t14_3907" class="t s3_3907">Manual, Volumes 2A, 2B, 2C, &amp; 2D. </span>
<span id="t15_3907" class="t s6_3907">• </span><span id="t16_3907" class="t s3_3907">D9D8H through D9DFH - Behaves the same as FSTP (DDD8H through DDDFH) but won't cause a stack </span>
<span id="t17_3907" class="t s3_3907">underflow exception. </span>
<span id="t18_3907" class="t s6_3907">• </span><span id="t19_3907" class="t s3_3907">DFC0H through DFC7H - Behaves the same as FFREE (DDC0H through DDD7H) with the addition of an x87 </span>
<span id="t1a_3907" class="t s3_3907">stack POP. </span>
<span id="t1b_3907" class="t s4_3907">23.18.10 WAIT/FWAIT Prefix Differences </span>
<span id="t1c_3907" class="t s3_3907">On the Intel486 processor, when a WAIT/FWAIT instruction precedes a floating-point instruction (one which itself </span>
<span id="t1d_3907" class="t s3_3907">automatically synchronizes with the previous floating-point instruction), the WAIT/FWAIT instruction is treated as </span>
<span id="t1e_3907" class="t s3_3907">a no-op. Pending floating-point exceptions from a previous floating-point instruction are processed not on the </span>
<span id="t1f_3907" class="t s3_3907">WAIT/FWAIT instruction but on the floating-point instruction following the WAIT/FWAIT instruction. In such a case, </span>
<span id="t1g_3907" class="t s3_3907">the report of a floating-point exception may appear one instruction later on the Intel486 processor than on a P6 </span>
<span id="t1h_3907" class="t s3_3907">family or Pentium FPU, or on Intel 387 math coprocessor. </span>
<span id="t1i_3907" class="t s4_3907">23.18.11 Operands Split Across Segments and/or Pages </span>
<span id="t1j_3907" class="t s3_3907">On the P6 family, Pentium, and Intel486 processor FPUs, when the first half of an operand to be written is inside a </span>
<span id="t1k_3907" class="t s3_3907">page or segment and the second half is outside, a memory fault can cause the first half to be stored but not the </span>
<span id="t1l_3907" class="t s3_3907">second half. In this situation, the Intel 387 math coprocessor stores nothing. </span>
<span id="t1m_3907" class="t s4_3907">23.18.12 FPU Instruction Synchronization </span>
<span id="t1n_3907" class="t s3_3907">On the 32-bit x87 FPUs, all floating-point instructions are automatically synchronized; that is, the processor auto- </span>
<span id="t1o_3907" class="t s3_3907">matically waits until the previous floating-point instruction has completed before completing the next floating-point </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
