

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                     15.96591MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        5 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                   10 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8aa444bebaa7cbfca23dcaf7b8db40c4  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_atXq1m
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d51, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_4cq71n"
Running: cat _ptx_4cq71n | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_2x6P2o
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_2x6P2o --output-file  /dev/null 2> _ptx_4cq71ninfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_4cq71n _ptx2_2x6P2o _ptx_4cq71ninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c00, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 131056
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1393139
gpu_sim_insn = 224892096
gpu_ipc =     161.4283
gpu_tot_sim_cycle = 1615289
gpu_tot_sim_insn = 224892096
gpu_tot_ipc =     139.2272
gpu_tot_issued_cta = 8191
max_total_param_size = 0
gpu_stall_dramfull = 75947
gpu_stall_icnt2sh    = 275735
partiton_reqs_in_parallel = 30573111
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9455
partiton_level_parallism_total  =      18.9273
partiton_reqs_in_parallel_util = 30573111
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1391006
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9791
partiton_level_parallism_util_total  =      21.9791
partiton_replys_in_parallel = 397459
partiton_replys_in_parallel_total    = 0
L2_BW  =      27.0416 GB/Sec
L2_BW_total  =      23.3226 GB/Sec
gpu_total_sim_rate=142067

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4677061
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 262112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 260320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4673572
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 262112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4677061
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7038, 5583, 6064, 5578, 6577, 5575, 6111, 5611, 7037, 5568, 6061, 5569, 6569, 5568, 6100, 5606, 6861, 5434, 5911, 5433, 6409, 5433, 5953, 5466, 6500, 5146, 5599, 5141, 6074, 5142, 5641, 5176, 6502, 5143, 5596, 5142, 6066, 5129, 5628, 5167, 6141, 4858, 5289, 4849, 5725, 4849, 5322, 4882, 6137, 4856, 5284, 4856, 5723, 4848, 5317, 4882, 5779, 4573, 4976, 4567, 5395, 4567, 5011, 4590, 
gpgpu_n_tot_thrd_icount = 284391520
gpgpu_n_tot_w_icount = 8887235
gpgpu_n_stall_shd_mem = 282162
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200679
gpgpu_n_mem_write_global = 196584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2227952
gpgpu_n_store_insn = 2227952
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8387584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 266415
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 10861
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:360197	W0_Idle:10784732	W0_Scoreboard:59176392	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351515	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6487272
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1605432 {8:200679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15202464 {40:98293,72:32763,136:65528,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16021592 {40:90101,72:40954,136:69624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572672 {8:196584,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 957 
maxdqlatency = 0 
maxmflatency = 126650 
averagemflatency = 3812 
max_icnt2mem_latency = 126392 
max_icnt2sh_latency = 1615288 
mrq_lat_table:51646 	4064 	7040 	19082 	33147 	20918 	15238 	13873 	14345 	1857 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	185190 	151208 	17918 	4387 	3029 	180 	6009 	10251 	16124 	2995 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	72277 	120873 	8864 	226 	148798 	6904 	369 	113 	447 	3029 	180 	6121 	13018 	13245 	2995 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	60236 	96785 	40711 	2926 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	264 	118 	18 	1 	20 	6 	15 	29 	20 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        26        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        27        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    134538    134539    131500    131501    131641    131587    150723    150719    150386    150386    149774    149767    149521    149524    145684    145616 
dram[1]:    134537    134537    131481    131460    131644    131582    150703    150703    150390    150396    149759    149758    149528    149523    145304    145609 
dram[2]:    134532    134531    131462    131465    131630    131565    150700    150717    150396    150392    149759    149759    149474    149468    145692    145682 
dram[3]:    134536    134562    131466    131458    131625    131562    150714    150700    150391    150393    149761    149761    149485    149498    145681    145605 
dram[4]:    134562    134537    131457    131456    131618    131560    150705    150688    150422    150404    149761    149650    149499    149478    128184    130630 
dram[5]:    134517    134539    131439    131454    131665    131612    150715    150717    150403    150405    149649    149669    149477    149491    130508    128237 
dram[6]:    134538    134561    131455    131483    131666    131604    150717    150710    150379    150378    149668    149638    149491    149532    130493    128246 
dram[7]:    146362    146212    131484    131494    131656    131592    150707    150706    150372    150372    149666    149665    149532    149460    128241    130573 
dram[8]:    146322    146125    131495    131491    131630    131565    150707    150708    150412    150410    149680    149679    149459    149458    128139    130515 
dram[9]:    146202    146335    131511    131503    131666    131608    150700    150695    150409    150413    149686    149697    149513    149536    128074    130747 
dram[10]:    146188    146116    131503    131503    131706    131649    150678    150672    150415    150415    149679    149764    149546    149539    127987    130677 
average row accesses per activate:
dram[0]:  5.066964  5.145454  5.725119  5.994949  3.987288  4.376147  4.319249  4.787879  4.539216  4.643216  3.868644  3.951754  6.279762  6.378882  5.453659  5.791045 
dram[1]:  5.085586  5.156250  5.691176  5.816832  4.204444  4.407407  4.286385  4.521951  4.512077  4.541872  3.781893  4.217778  6.017341  6.173653  6.005155  5.772021 
dram[2]:  5.151376  5.514286  5.897059  5.964646  4.295455  4.626794  4.319445  4.456731  4.752525  4.957219  4.077253  4.061674  6.208333  5.908046  5.811224  6.425415 
dram[3]:  4.863248  5.258065  6.087629  6.153846  4.287611  4.495327  4.355769  4.793815  5.052910  4.922680  4.057017  4.373272  6.093023  6.147929  5.949495  5.633663 
dram[4]:  5.186956  5.070796  5.970297  5.751220  4.162996  4.500000  4.751269  4.907692  4.806122  4.937500  4.008696  3.913793  5.886364  6.088235  5.611111  5.627451 
dram[5]:  4.723849  5.097345  5.709524  5.623188  4.248889  4.511737  4.316038  4.814433  4.279070  4.433333  4.004348  4.167421  5.867816  6.035503  5.502512  5.739796 
dram[6]:  4.707113  4.783898  5.634615  5.772727  3.948718  4.237443  4.509804  4.776650  4.364486  4.439613  4.043478  4.442857  5.874286  6.310976  5.641414  5.734375 
dram[7]:  4.909483  5.056277  5.569378  5.862245  4.254464  4.365297  4.383886  4.600985  4.456731  4.823232  4.202765  4.211982  5.858757  6.104651  5.702020  5.286408 
dram[8]:  4.855932  5.103139  5.609524  5.792079  4.444445  4.327189  4.593137  4.766840  4.735000  5.032085  4.126126  4.171946  6.063584  6.351191  5.608040  5.671717 
dram[9]:  5.224215  5.406542  5.780000  6.067358  4.363636  4.396313  4.533980  4.626263  4.763819  5.096774  4.080357  4.004386  6.343373  6.191861  5.517413  5.560976 
dram[10]:  5.509346  5.183036  5.693069  5.693780  4.252252  4.281106  4.563981  4.861538  5.106952  5.042328  3.939394  3.889831  6.341317  6.487500  5.295774  5.912820 
average row locality = 181210/36202 = 5.005525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       453       452       456       456       435       435       432       432       432       432       434       434       448       448       448       448 
dram[1]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[2]:       452       452       456       456       435       435       432       432       432       432       435       435       448       448       448       448 
dram[3]:       452       452       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[4]:       452       452       455       455       435       435       432       432       432       432       435       435       448       447       449       449 
dram[5]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[6]:       452       452       455       455       435       435       432       432       432       432       435       435       447       447       449       449 
dram[7]:       453       453       455       455       435       435       432       432       432       432       435       435       447       447       448       448 
dram[8]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[9]:       453       453       455       455       435       435       432       432       432       432       435       435       448       448       448       448 
dram[10]:       453       453       455       455       434       434       432       432       432       432       435       435       448       448       448       448 
total reads: 77824
bank skew: 456/432 = 1.06
chip skew: 7076/7074 = 1.00
number of total write accesses:
dram[0]:       682       680       752       731       506       519       488       516       494       492       479       467       607       579       670       716 
dram[1]:       677       703       705       719       511       517       481       495       502       490       484       514       593       583       717       666 
dram[2]:       671       706       747       725       510       532       501       495       509       495       515       487       595       580       691       715 
dram[3]:       686       689       726       745       534       527       474       498       523       523       490       514       600       591       730       690 
dram[4]:       741       694       751       724       510       519       504       525       510       516       487       473       588       588       662       699 
dram[5]:       677       700       744       709       521       526       483       502       488       499       486       486       574       573       646       676 
dram[6]:       673       677       717       688       489       493       488       509       502       487       495       498       581       588       668       652 
dram[7]:       686       715       709       694       518       521       493       502       495       523       477       479       590       603       681       641 
dram[8]:       693       685       723       715       525       504       505       488       515       509       481       487       601       619       668       675 
dram[9]:       712       704       701       716       525       519       502       484       516       516       479       478       605       617       661       692 
dram[10]:       726       708       695       735       510       495       531       516       523       521       475       483       611       590       680       705 
total reads: 103386
bank skew: 752/467 = 1.61
chip skew: 9540/9205 = 1.04
average mf latency per bank:
dram[0]:       8661      8545      7845      8051      7423      7241      8995      8784     11360     11428      9135      9319      7521      7892      5625      5212
dram[1]:       8694      8551      8354      8385      7367      7261      9165      8941     11111     11318      8980      8618      7728      7661      5298      5571
dram[2]:       8898      8599      8023      8191      7215      7118      8942      8873     11088     11260      8655      9061      7259      7336      5477      5267
dram[3]:       8527      8492      8446      8311      7114      7202      9073      8879     11169     10980      9123      8704      7323      7416      4961      5251
dram[4]:       8154      8591      8372      8444      7372      7290      8822      8701     11106     10525      8950      9045      7429      7333      7304      7099
dram[5]:       8963      8693      8299      8559      7348      7274      8939      8774     10851     10718      9019      9148      7362      7439      7420      7208
dram[6]:       8904      8871      8477      8790      7610      7542      8938      8811     10569     10849      9011      8951      7427      7467      7356      7359
dram[7]:       8981      8716      8558      8536      7272      7274      9205      8983     10761     10493      8999      9029      7515      7506      7213      7495
dram[8]:       8756      8852      8350      8368      7186      7420      8992      9074     10581     10698      9119      8927      8037      7745      7309      7251
dram[9]:       8633      8745      8453      8214      7149      7184      8954      9242     11263     11106      9028      8988      7734      7626      7202      7127
dram[10]:       8613      8744      8426      7889      7301      7377      8651      8786     11057     11020      9284      9246      7670      7703      7197      6175
maximum mf latency per bank:
dram[0]:     123947    123985    123866    123834     63171     63198    123810    123818    123498    123530    123739    123794    123475    123492    123269    123264
dram[1]:     123933    124000    123863    123837     63186     63199    123814    123825    123504    123535    123747    123668    123491    123487    123231    123258
dram[2]:     123931    124029    123848    123882     63179     63198    123826    123828    123510    123545    123640    123674    123499    123504    123173    123219
dram[3]:     123958    124009    123838    123869     63172     63191    123829    123822    123515    123532    123657    123658    123500    123507    123143    123186
dram[4]:     123940    124022    123806    123844     63184     63205    123785    123721    123516    123546    123628    123655    123489    123494    126650    126565
dram[5]:     123990    124074    123777    123896     63179     63192    123713    123713    123374    123420    123602    123617    123500    123455    126604    126584
dram[6]:     123996    124081    123858    123898     63171     63197    123811    123823    123462    123499    123589    123590    123315    123323    126595    126565
dram[7]:     123993    124064    123866    123898     63173     63187    123739    123749    123493    123506    123574    123607    123341    123388    126481    126471
dram[8]:     123988    124064    123839    123890     63178     63189    123828    123848    123604    123635    123586    123602    123379    123359    126471    126414
dram[9]:     123961    124040    123879    123893     63188     63207    123724    123747    123496    123533    123564    123571    123368    123410    126374    126381
dram[10]:     123968    124021    123879    123887     63200     63217    123823    123785    123593    123627    123752    123792    123409    123446    126308    126236
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528720 n_act=3321 n_pre=3305 n_req=16453 n_rd=28300 n_write=23208 bw_util=0.03982
n_activity=158848 dram_eff=0.6485
bk0: 1812a 2561524i bk1: 1808a 2559041i bk2: 1824a 2557774i bk3: 1824a 2556616i bk4: 1740a 2560144i bk5: 1740a 2558789i bk6: 1728a 2562205i bk7: 1728a 2561131i bk8: 1728a 2562604i bk9: 1728a 2560637i bk10: 1736a 2559817i bk11: 1736a 2559167i bk12: 1792a 2560447i bk13: 1792a 2559558i bk14: 1792a 2559527i bk15: 1792a 2558153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.76861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528753 n_act=3316 n_pre=3300 n_req=16433 n_rd=28304 n_write=23181 bw_util=0.03981
n_activity=158029 dram_eff=0.6516
bk0: 1808a 2561514i bk1: 1808a 2559646i bk2: 1824a 2557854i bk3: 1824a 2556380i bk4: 1740a 2560190i bk5: 1740a 2558030i bk6: 1728a 2561212i bk7: 1728a 2561241i bk8: 1728a 2562341i bk9: 1728a 2560334i bk10: 1740a 2559948i bk11: 1740a 2559371i bk12: 1792a 2559658i bk13: 1792a 2559721i bk14: 1792a 2558916i bk15: 1792a 2557996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.778015
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528828 n_act=3247 n_pre=3231 n_req=16550 n_rd=28304 n_write=23244 bw_util=0.03985
n_activity=157952 dram_eff=0.6527
bk0: 1808a 2559836i bk1: 1808a 2558634i bk2: 1824a 2557363i bk3: 1824a 2556325i bk4: 1740a 2559683i bk5: 1740a 2558181i bk6: 1728a 2562773i bk7: 1728a 2560988i bk8: 1728a 2562672i bk9: 1728a 2562089i bk10: 1740a 2560067i bk11: 1740a 2558810i bk12: 1792a 2560784i bk13: 1792a 2560706i bk14: 1792a 2559867i bk15: 1792a 2557368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.776621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528762 n_act=3251 n_pre=3235 n_req=16614 n_rd=28296 n_write=23310 bw_util=0.0399
n_activity=157565 dram_eff=0.655
bk0: 1808a 2560105i bk1: 1808a 2559415i bk2: 1820a 2558239i bk3: 1820a 2557352i bk4: 1740a 2559567i bk5: 1740a 2558617i bk6: 1728a 2563170i bk7: 1728a 2561109i bk8: 1728a 2564148i bk9: 1728a 2561925i bk10: 1740a 2561381i bk11: 1740a 2560885i bk12: 1792a 2561040i bk13: 1792a 2559266i bk14: 1792a 2558901i bk15: 1792a 2557619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.791844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528704 n_act=3292 n_pre=3276 n_req=16566 n_rd=28300 n_write=23282 bw_util=0.03988
n_activity=156481 dram_eff=0.6593
bk0: 1808a 2560578i bk1: 1808a 2559676i bk2: 1820a 2558391i bk3: 1820a 2556843i bk4: 1740a 2559928i bk5: 1740a 2559603i bk6: 1728a 2561714i bk7: 1728a 2560547i bk8: 1728a 2561967i bk9: 1728a 2561741i bk10: 1740a 2562139i bk11: 1740a 2559159i bk12: 1792a 2561732i bk13: 1788a 2560344i bk14: 1796a 2558525i bk15: 1796a 2556412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.789815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528771 n_act=3340 n_pre=3324 n_req=16364 n_rd=28296 n_write=23123 bw_util=0.03975
n_activity=157514 dram_eff=0.6529
bk0: 1808a 2559414i bk1: 1808a 2559135i bk2: 1820a 2558164i bk3: 1820a 2556277i bk4: 1740a 2559771i bk5: 1740a 2559999i bk6: 1728a 2560696i bk7: 1728a 2560770i bk8: 1728a 2561619i bk9: 1728a 2559814i bk10: 1740a 2560491i bk11: 1740a 2558997i bk12: 1788a 2562625i bk13: 1788a 2560752i bk14: 1796a 2559053i bk15: 1796a 2556644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.792885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528850 n_act=3325 n_pre=3309 n_req=16279 n_rd=28296 n_write=23074 bw_util=0.03972
n_activity=157729 dram_eff=0.6514
bk0: 1808a 2560146i bk1: 1808a 2559124i bk2: 1820a 2558918i bk3: 1820a 2558488i bk4: 1740a 2560241i bk5: 1740a 2558128i bk6: 1728a 2561483i bk7: 1728a 2560667i bk8: 1728a 2560914i bk9: 1728a 2559633i bk10: 1740a 2559795i bk11: 1740a 2560041i bk12: 1788a 2561553i bk13: 1788a 2561355i bk14: 1796a 2558973i bk15: 1796a 2557220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780965
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528781 n_act=3318 n_pre=3302 n_req=16401 n_rd=28296 n_write=23157 bw_util=0.03978
n_activity=156867 dram_eff=0.656
bk0: 1812a 2559791i bk1: 1812a 2557729i bk2: 1820a 2557946i bk3: 1820a 2556489i bk4: 1740a 2560336i bk5: 1740a 2559124i bk6: 1728a 2561725i bk7: 1728a 2561282i bk8: 1728a 2560861i bk9: 1728a 2559457i bk10: 1740a 2559799i bk11: 1740a 2557968i bk12: 1788a 2561758i bk13: 1788a 2560690i bk14: 1792a 2558749i bk15: 1792a 2557857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77637
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528808 n_act=3269 n_pre=3253 n_req=16469 n_rd=28304 n_write=23220 bw_util=0.03984
n_activity=157494 dram_eff=0.6543
bk0: 1812a 2560786i bk1: 1812a 2559345i bk2: 1820a 2558920i bk3: 1820a 2557043i bk4: 1740a 2561987i bk5: 1740a 2559394i bk6: 1728a 2561258i bk7: 1728a 2561223i bk8: 1728a 2562277i bk9: 1728a 2560296i bk10: 1740a 2559319i bk11: 1740a 2557942i bk12: 1792a 2562073i bk13: 1792a 2559055i bk14: 1792a 2559101i bk15: 1792a 2557601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.774231
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528847 n_act=3252 n_pre=3236 n_req=16503 n_rd=28304 n_write=23215 bw_util=0.03983
n_activity=158112 dram_eff=0.6517
bk0: 1812a 2559532i bk1: 1812a 2559325i bk2: 1820a 2557893i bk3: 1820a 2556285i bk4: 1740a 2558815i bk5: 1740a 2559170i bk6: 1728a 2564131i bk7: 1728a 2561075i bk8: 1728a 2561887i bk9: 1728a 2560135i bk10: 1740a 2558955i bk11: 1740a 2557606i bk12: 1792a 2561080i bk13: 1792a 2558588i bk14: 1792a 2559898i bk15: 1792a 2557691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777229
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2586854 n_nop=2528747 n_act=3272 n_pre=3256 n_req=16578 n_rd=28296 n_write=23283 bw_util=0.03988
n_activity=158310 dram_eff=0.6516
bk0: 1812a 2561329i bk1: 1812a 2558603i bk2: 1820a 2558398i bk3: 1820a 2556608i bk4: 1736a 2560114i bk5: 1736a 2558818i bk6: 1728a 2560502i bk7: 1728a 2561927i bk8: 1728a 2563577i bk9: 1728a 2561291i bk10: 1740a 2558749i bk11: 1740a 2558042i bk12: 1792a 2559589i bk13: 1792a 2558169i bk14: 1792a 2558518i bk15: 1792a 2557231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 17
L2_cache_bank[1]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7508, Reservation_fails = 9
L2_cache_bank[2]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7561, Reservation_fails = 18
L2_cache_bank[3]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7467, Reservation_fails = 12
L2_cache_bank[4]: Access = 18071, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 9
L2_cache_bank[5]: Access = 18063, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7597, Reservation_fails = 18
L2_cache_bank[6]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7588, Reservation_fails = 15
L2_cache_bank[7]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7602, Reservation_fails = 12
L2_cache_bank[8]: Access = 18080, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7628, Reservation_fails = 9
L2_cache_bank[9]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7605, Reservation_fails = 9
L2_cache_bank[10]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7433, Reservation_fails = 12
L2_cache_bank[11]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7546, Reservation_fails = 14
L2_cache_bank[12]: Access = 18076, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7478, Reservation_fails = 12
L2_cache_bank[13]: Access = 18078, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7381, Reservation_fails = 12
L2_cache_bank[14]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7530, Reservation_fails = 7
L2_cache_bank[15]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7548, Reservation_fails = 12
L2_cache_bank[16]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7596, Reservation_fails = 14
L2_cache_bank[17]: Access = 18068, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7447, Reservation_fails = 14
L2_cache_bank[18]: Access = 18070, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7514, Reservation_fails = 14
L2_cache_bank[19]: Access = 18062, Miss = 3538, Miss_rate = 0.196, Pending_hits = 7562, Reservation_fails = 16
L2_cache_bank[20]: Access = 18054, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7611, Reservation_fails = 10
L2_cache_bank[21]: Access = 18052, Miss = 3537, Miss_rate = 0.196, Pending_hits = 7590, Reservation_fails = 14
L2_total_cache_accesses = 397459
L2_total_cache_misses = 77824
L2_total_cache_miss_rate = 0.1958
L2_total_cache_pending_hits = 165896
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9874
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 117084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 73721
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143835
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 200679
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196584
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=848692
icnt_total_pkts_simt_to_mem=823390
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.6871
	minimum = 6
	maximum = 542
Network latency average = 12.5071
	minimum = 6
	maximum = 542
Slowest packet = 410735
Flit latency average = 12.127
	minimum = 6
	maximum = 542
Slowest flit = 860274
Fragmentation average = 0.000495649
	minimum = 0
	maximum = 162
Injected packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Accepted packet rate average = 0.00570595
	minimum = 0.00499592 (at node 0)
	maximum = 0.00648895 (at node 28)
Injected flit rate average = 0.0120023
	minimum = 0.0103314 (at node 0)
	maximum = 0.0138759 (at node 36)
Accepted flit rate average= 0.0120023
	minimum = 0.0106903 (at node 0)
	maximum = 0.0134394 (at node 46)
Injected packet length average = 2.10346
Accepted packet length average = 2.10346
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6871 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Network latency average = 12.5071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Flit latency average = 12.127 (1 samples)
	minimum = 6 (1 samples)
	maximum = 542 (1 samples)
Fragmentation average = 0.000495649 (1 samples)
	minimum = 0 (1 samples)
	maximum = 162 (1 samples)
Injected packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Accepted packet rate average = 0.00570595 (1 samples)
	minimum = 0.00499592 (1 samples)
	maximum = 0.00648895 (1 samples)
Injected flit rate average = 0.0120023 (1 samples)
	minimum = 0.0103314 (1 samples)
	maximum = 0.0138759 (1 samples)
Accepted flit rate average = 0.0120023 (1 samples)
	minimum = 0.0106903 (1 samples)
	maximum = 0.0134394 (1 samples)
Injected packet size average = 2.10346 (1 samples)
Accepted packet size average = 2.10346 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 26 min, 23 sec (1583 sec)
gpgpu_simulation_rate = 142067 (inst/sec)
gpgpu_simulation_rate = 1020 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d51 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,8191,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 4114227
gpu_sim_insn = 113232736
gpu_ipc =      27.5222
gpu_tot_sim_cycle = 7130237
gpu_tot_sim_insn = 338124832
gpu_tot_ipc =      47.4213
gpu_tot_issued_cta = 16382
max_total_param_size = 0
gpu_stall_dramfull = 731892
gpu_stall_icnt2sh    = 546664
partiton_reqs_in_parallel = 89857049
partiton_reqs_in_parallel_total    = 30573111
partiton_level_parallism =      21.8406
partiton_level_parallism_total  =      16.8901
partiton_reqs_in_parallel_util = 89857049
partiton_reqs_in_parallel_util_total    = 30573111
gpu_sim_cycle_parition_util = 4111032
gpu_tot_sim_cycle_parition_util    = 1391006
partiton_level_parallism_util =      21.8575
partiton_level_parallism_util_total  =      21.8883
partiton_replys_in_parallel = 925702
partiton_replys_in_parallel_total    = 397459
L2_BW  =      21.3264 GB/Sec
L2_BW_total  =      17.5891 GB/Sec
gpu_total_sim_rate=46528

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6511856
	L1I_total_cache_misses = 6785
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61201
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 589752
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 587960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6505071
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6785
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61201
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 589752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6511856
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
9511, 8060, 8536, 8058, 9050, 8058, 8589, 8094, 9507, 8051, 8531, 8052, 9036, 8050, 8571, 8086, 9091, 7666, 8138, 7669, 8641, 7664, 8184, 7705, 8672, 7323, 7770, 7320, 8246, 7327, 7813, 7360, 8549, 7193, 7642, 7183, 8111, 7179, 7677, 7216, 8188, 6902, 7333, 6890, 7772, 6887, 7369, 6928, 8182, 6906, 7320, 6911, 7762, 6901, 7351, 6939, 7751, 6562, 6947, 6556, 7366, 6559, 6983, 6585, 
gpgpu_n_tot_thrd_icount = 397624640
gpgpu_n_tot_w_icount = 12425770
gpgpu_n_stall_shd_mem = 16914727
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 864154
gpgpu_n_mem_write_global = 458698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16906304
gpgpu_n_store_insn = 6421776
gpgpu_n_shmem_insn = 16644112
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18872064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16655567
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 254274
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:28651462	W0_Idle:57416813	W0_Scoreboard:211471701	W1:0	W2:1048448	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1351538	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10025784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6913232 {8:864154,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40365424 {40:163823,72:98289,136:196586,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 78470416 {40:303068,72:155625,136:405461,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3669584 {8:458698,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 1006 
maxdqlatency = 0 
maxmflatency = 153682 
averagemflatency = 4901 
max_icnt2mem_latency = 153414 
max_icnt2sh_latency = 7130236 
mrq_lat_table:155268 	10221 	13629 	34950 	89411 	55835 	38957 	31513 	30210 	2640 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	625905 	213411 	246733 	74401 	41525 	11849 	12371 	33430 	38818 	15860 	8577 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	177878 	247377 	115213 	118608 	196457 	11282 	114328 	121721 	68086 	32982 	10792 	11869 	36844 	35389 	15759 	8576 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	465813 	270756 	117299 	10129 	178 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	2160 	22848 	79416 	92160 	92638 	169476 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	917 	401 	743 	214 	67 	52 	86 	172 	226 	134 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        79        69       111        95        26        33        43        51        51        52        48        43        85        85        60        77 
dram[1]:        77        86        86        87        27        32        25        26        55        52        33        74        85        85        69        65 
dram[2]:        85        80       104       103        35        51        34        43        68        60        69        35        85        85        69        69 
dram[3]:        76        74        82       103        35        51        26        33        68        60        48        43        85        85        77        69 
dram[4]:        77        68       100        78        34        43        26        42        59        68        45        43        85        85        66        60 
dram[5]:        61        70        90        94        26        41        28        34        60        60        51        33        85        85        69        69 
dram[6]:        69        56        84        86        27        26        33        34        68        50        51        51        85        85        68        77 
dram[7]:        68        61        78        78        27        34        34        41        60        68        41        43        85        85        74        61 
dram[8]:        69        77        94        86        35        31        41        42        60        60        37        40       102       102        79        94 
dram[9]:        69        65        81        78        42        35        34        43        51        43        54        41        85        85        86        69 
dram[10]:        77        69        70        86        42        31        36        51        52        43        51        38        85        85        69        85 
maximum service time to same row:
dram[0]:    424860    529038    348673    348666    343477    343473    490846    500425    502250    494842    496039    498262    492522    498280    485470    486584 
dram[1]:    437902    437880    348671    348672    343473    343480    497589    502224    502794    500500    494200    495923    495870    495917    487851    487694 
dram[2]:    437877    424843    348674    348671    343479    343473    501784    492567    498279    503360    495951    493663    491259    495915    487722    494265 
dram[3]:    529028    422235    348683    348706    343473    343453    502847    497555    506323    503452    500595    491324    494768    490205    489773    488878 
dram[4]:    417042    417023    348704    348694    343466    343466    501644    498815    494812    502252    491320    494204    491957    356241    486520    485415 
dram[5]:    530137    529604    348704    348672    343462    343458    496607    491796    498777    499976    495979    490840    489153    490217    485024    485399 
dram[6]:    529615    529531    348676    348667    343431    343426    498117    499937    502155    494273    493103    366635    490788    491895    488352    487205 
dram[7]:    529615    530168    348678    348671    343408    343406    492444    493761    495434    497727    371845    491864    490737    495357    484944    485474 
dram[8]:    530131    530152    348678    348670    343457    343448    502324    502290    502194    496588    371873    366704    494280    491348    488247    485932 
dram[9]:    371512    529505    349170    349174    341219    343466    498242    497626    493831    491319    491863    370079    496803    488439    486500    485470 
dram[10]:    529598    529641    348706    348660    343510    343507    496637    502235    495311    504594    497108    499378    491920    492566    505641    486505 
average row accesses per activate:
dram[0]:  2.729970  2.716256  2.822823  2.812249  2.377570  2.546813  2.536831  2.636930  2.604603  2.605236  2.413086  2.399024  2.805263  2.787526  2.697149  2.727718 
dram[1]:  2.669574  2.765936  2.785571  2.880289  2.487805  2.569417  2.487103  2.575077  2.577915  2.600418  2.348485  2.439261  2.709611  2.732161  2.751976  2.756294 
dram[2]:  2.725471  2.841675  2.800995  2.810865  2.501472  2.618126  2.479882  2.673383  2.606660  2.661325  2.382353  2.468191  2.688956  2.703893  2.766533  2.913180 
dram[3]:  2.663452  2.790909  2.750984  2.761297  2.520588  2.546177  2.540650  2.637408  2.626694  2.554767  2.411251  2.413461  2.718814  2.753382  2.850306  2.777666 
dram[4]:  2.742690  2.721022  2.754643  2.751479  2.410596  2.519212  2.616339  2.671204  2.476285  2.589691  2.314073  2.397087  2.762004  2.714579  2.715988  2.779116 
dram[5]:  2.632536  2.728614  2.755882  2.736946  2.428843  2.434948  2.565440  2.652676  2.442478  2.505528  2.467197  2.445320  2.696410  2.788971  2.702381  2.679337 
dram[6]:  2.641691  2.693738  2.694391  2.719921  2.365762  2.413727  2.578462  2.691083  2.476191  2.503532  2.406763  2.531980  2.666330  2.702454  2.731076  2.751766 
dram[7]:  2.721457  2.677543  2.745059  2.764000  2.378605  2.454895  2.481773  2.611570  2.484032  2.594845  2.448515  2.470060  2.718397  2.801897  2.693738  2.640428 
dram[8]:  2.629032  2.741807  2.761622  2.752720  2.416588  2.457005  2.609278  2.697425  2.560204  2.643083  2.388621  2.406008  2.679758  2.835805  2.714569  2.817436 
dram[9]:  2.410900  2.751485  2.444444  2.776670  2.229565  2.420455  2.257143  2.583934  2.240856  2.609148  2.188329  2.376561  2.427530  2.704752  2.443750  2.736634 
dram[10]:  2.832154  2.750000  2.686408  2.755403  2.402830  2.416985  2.608163  2.694592  2.613707  2.710129  2.480924  2.452028  2.744091  2.782563  2.668283  2.740375 
average row locality = 462634/177182 = 2.611067
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1285      1284      1280      1280      1251      1251      1242      1242      1222      1222      1222      1222      1271      1271      1280      1280 
dram[1]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[2]:      1284      1284      1280      1280      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[3]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1271      1280      1280 
dram[4]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1222      1225      1225      1271      1270      1281      1281 
dram[5]:      1284      1284      1278      1278      1251      1251      1242      1242      1222      1221      1225      1225      1270      1270      1281      1281 
dram[6]:      1284      1284      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[7]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1270      1270      1281      1281 
dram[8]:      1285      1285      1278      1278      1251      1251      1242      1242      1221      1221      1225      1225      1272      1272      1281      1281 
dram[9]:      1285      1285      1278      1278      1251      1251      1242      1241      1222      1221      1225      1225      1272      1272      1281      1280 
dram[10]:      1285      1285      1278      1278      1250      1250      1241      1241      1221      1221      1225      1225      1272      1272      1280      1280 
total reads: 221176
bank skew: 1285/1221 = 1.05
chip skew: 20110/20104 = 1.00
number of total write accesses:
dram[0]:      1475      1473      1540      1521      1293      1306      1272      1300      1268      1266      1249      1237      1394      1366      1463      1505 
dram[1]:      1471      1493      1500      1511      1299      1303      1265      1279      1276      1264      1255      1285      1379      1371      1505      1457 
dram[2]:      1466      1498      1535      1514      1298      1320      1285      1279      1283      1269      1286      1258      1383      1368      1481      1505 
dram[3]:      1478      1479      1517      1533      1320      1313      1258      1282      1297      1297      1261      1285      1388      1375      1519      1481 
dram[4]:      1530      1486      1540      1512      1297      1306      1288      1309      1284      1290      1258      1244      1375      1374      1454      1487 
dram[5]:      1467      1491      1533      1500      1309      1313      1267      1286      1262      1272      1257      1257      1359      1360      1443      1468 
dram[6]:      1466      1469      1508      1480      1278      1281      1272      1293      1275      1260      1266      1269      1367      1373      1461      1446 
dram[7]:      1480      1505      1500      1486      1306      1307      1277      1286      1268      1296      1248      1250      1375      1389      1472      1436 
dram[8]:      1486      1476      1514      1505      1313      1292      1289      1272      1288      1282      1252      1258      1389      1405      1458      1466 
dram[9]:      1502      1494      1494      1507      1313      1305      1286      1268      1290      1289      1250      1249      1391      1403      1456      1484 
dram[10]:      1516      1498      1489      1527      1297      1283      1315      1300      1296      1294      1246      1254      1398      1377      1471      1496 
total reads: 241458
bank skew: 1540/1237 = 1.24
chip skew: 22083/21764 = 1.01
average mf latency per bank:
dram[0]:      14264     14290     15543     15726     14695     14501     14864     14653     13934     14006     12156     12099     11794     11975     12293     12078
dram[1]:      14364     14196     15851     15803     14600     14543     14804     14655     13825     14053     12080     11952     11926     11802     12050     12207
dram[2]:      14227     13985     15606     15676     14596     14653     14601     14602     13821     13826     11939     12051     11610     11640     12125     12024
dram[3]:      14082     14145     16019     15848     14490     14415     14719     14592     13758     13707     11891     11759     11645     11807     11838     12063
dram[4]:      14036     14239     15885     15959     14567     14479     14673     14489     13893     13607     11940     11913     11847     11757     12981     12725
dram[5]:      14474     14259     15773     16066     14584     14526     14785     14677     13748     13512     12018     11958     11766     11792     13048     12905
dram[6]:      14577     14630     16035     16166     14703     14510     14729     14679     13529     13760     12039     11985     11866     11833     13001     13063
dram[7]:      14678     14430     16049     16043     14346     14469     14738     14577     13718     13670     12097     12177     11860     11808     12933     13142
dram[8]:      14437     14596     15897     15811     14422     14525     14678     14727     13552     13536     12111     12016     12125     11992     13057     13067
dram[9]:      15018     14666     16268     15739     14893     14583     15081     14687     63194     13867     12479     12070     12477     12008     13533     12920
dram[10]:      14458     14420     15832     15495     14723     14811     14288     14413     13921     13750     12334     12244     11839     11871     12918     12400
maximum mf latency per bank:
dram[0]:     153651    153646    153658    153671    153656    153673    153649    153655    151042    151040    151062    151072    151056    151071    151064    151066
dram[1]:     153639    153653    153663    153662    153670    153672    153655    153655    151057    151045    151066    151061    151068    151068    151058    151060
dram[2]:     153641    153646    153659    153666    153667    153673    153645    153653    151063    151060    151061    151070    151060    151066    151058    151057
dram[3]:     153635    153651    153668    153669    153667    153674    153666    153682    151065    151062    151065    151063    151050    151067    151066    151064
dram[4]:     153638    153657    153656    153664    153669    153667    153650    153654    151056    151062    151060    151070    151056    151062    151066    151060
dram[5]:     153640    153647    153663    153660    153661    153672    153655    153658    151049    151071    151062    151073    151062    151059    151057    151050
dram[6]:     153640    153637    153664    153657    153662    153670    153650    153658    151063    151051    151067    151066    151056    151059    151050    151073
dram[7]:     153640    153639    153660    153672    153659    153669    153650    153664    151046    151059    151063    151070    151049    151060    151048    151076
dram[8]:     153638    153654    153663    153670    153662    153667    153653    153664    151049    151048    151067    151063    151062    151055    151051    151070
dram[9]:     153638    153648    153658    153664    153663    153661    153646    153667    151046    151048    151063    151079    151058    151062    151064    151065
dram[10]:     153649    153650    153662    153659    153670    153677    153651    153653    151058    151047    151058    151059    151057    151065    151057    151075
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040667 n_act=15945 n_pre=15929 n_req=42033 n_rd=80420 n_write=73408 bw_util=0.03008
n_activity=512940 dram_eff=0.5998
bk0: 5140a 10139227i bk1: 5136a 10133406i bk2: 5120a 10136139i bk3: 5120a 10131941i bk4: 5004a 10135114i bk5: 5004a 10133111i bk6: 4968a 10142331i bk7: 4968a 10138615i bk8: 4888a 10141118i bk9: 4888a 10136744i bk10: 4888a 10137854i bk11: 4888a 10133605i bk12: 5084a 10134838i bk13: 5084a 10132954i bk14: 5120a 10133888i bk15: 5120a 10129263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431244
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040602 n_act=15969 n_pre=15953 n_req=42023 n_rd=80440 n_write=73405 bw_util=0.03009
n_activity=513370 dram_eff=0.5994
bk0: 5136a 10137555i bk1: 5136a 10134335i bk2: 5120a 10135865i bk3: 5120a 10133147i bk4: 5004a 10136539i bk5: 5004a 10132154i bk6: 4968a 10140378i bk7: 4968a 10138724i bk8: 4888a 10140828i bk9: 4888a 10137804i bk10: 4900a 10136021i bk11: 4900a 10135400i bk12: 5084a 10134138i bk13: 5084a 10132745i bk14: 5120a 10133542i bk15: 5120a 10131662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040837 n_act=15824 n_pre=15808 n_req=42138 n_rd=80440 n_write=73460 bw_util=0.0301
n_activity=512622 dram_eff=0.6004
bk0: 5136a 10137174i bk1: 5136a 10134489i bk2: 5120a 10134163i bk3: 5120a 10130634i bk4: 5004a 10135314i bk5: 5004a 10133626i bk6: 4968a 10141978i bk7: 4968a 10139884i bk8: 4888a 10141958i bk9: 4888a 10138453i bk10: 4900a 10137686i bk11: 4900a 10135461i bk12: 5084a 10134673i bk13: 5084a 10134635i bk14: 5120a 10134350i bk15: 5120a 10130227i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.43818
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040559 n_act=15960 n_pre=15944 n_req=42189 n_rd=80424 n_write=73482 bw_util=0.0301
n_activity=512695 dram_eff=0.6004
bk0: 5136a 10136412i bk1: 5136a 10133988i bk2: 5112a 10133798i bk3: 5112a 10130159i bk4: 5004a 10136950i bk5: 5004a 10133375i bk6: 4968a 10143284i bk7: 4968a 10138928i bk8: 4888a 10141007i bk9: 4888a 10137154i bk10: 4900a 10138824i bk11: 4900a 10134424i bk12: 5084a 10136661i bk13: 5084a 10131955i bk14: 5120a 10134063i bk15: 5120a 10129726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.439795
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040313 n_act=16095 n_pre=16079 n_req=42141 n_rd=80428 n_write=73454 bw_util=0.0301
n_activity=515628 dram_eff=0.5969
bk0: 5136a 10136539i bk1: 5136a 10134305i bk2: 5112a 10133915i bk3: 5112a 10132431i bk4: 5004a 10136761i bk5: 5004a 10136320i bk6: 4968a 10141333i bk7: 4968a 10139415i bk8: 4888a 10140103i bk9: 4888a 10139914i bk10: 4900a 10137962i bk11: 4900a 10136069i bk12: 5084a 10138517i bk13: 5080a 10134944i bk14: 5124a 10134208i bk15: 5124a 10130541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.438912
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040386 n_act=16120 n_pre=16104 n_req=41949 n_rd=80420 n_write=73339 bw_util=0.03007
n_activity=517387 dram_eff=0.5944
bk0: 5136a 10135231i bk1: 5136a 10134456i bk2: 5112a 10133263i bk3: 5112a 10129532i bk4: 5004a 10136158i bk5: 5004a 10134530i bk6: 4968a 10142287i bk7: 4968a 10141334i bk8: 4888a 10141436i bk9: 4884a 10137052i bk10: 4900a 10140665i bk11: 4900a 10135994i bk12: 5080a 10138829i bk13: 5080a 10135146i bk14: 5124a 10132095i bk15: 5124a 10128615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.435761
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040405 n_act=16127 n_pre=16111 n_req=41868 n_rd=80416 n_write=73310 bw_util=0.03006
n_activity=514199 dram_eff=0.5979
bk0: 5136a 10138136i bk1: 5136a 10133533i bk2: 5112a 10136108i bk3: 5112a 10132423i bk4: 5004a 10135127i bk5: 5004a 10130498i bk6: 4968a 10141319i bk7: 4968a 10140192i bk8: 4884a 10140726i bk9: 4884a 10135052i bk10: 4900a 10136642i bk11: 4900a 10135880i bk12: 5080a 10136764i bk13: 5080a 10135228i bk14: 5124a 10133783i bk15: 5124a 10129177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.435399
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040334 n_act=16127 n_pre=16111 n_req=41987 n_rd=80424 n_write=73373 bw_util=0.03008
n_activity=513691 dram_eff=0.5988
bk0: 5140a 10137341i bk1: 5140a 10132783i bk2: 5112a 10135742i bk3: 5112a 10132300i bk4: 5004a 10135746i bk5: 5004a 10134523i bk6: 4968a 10141797i bk7: 4968a 10139538i bk8: 4884a 10141563i bk9: 4884a 10138370i bk10: 4900a 10138642i bk11: 4900a 10135273i bk12: 5080a 10138606i bk13: 5080a 10135955i bk14: 5124a 10131887i bk15: 5124a 10129223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.431987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040521 n_act=15998 n_pre=15982 n_req=42055 n_rd=80440 n_write=73428 bw_util=0.03009
n_activity=516127 dram_eff=0.5962
bk0: 5140a 10137982i bk1: 5140a 10134158i bk2: 5112a 10136272i bk3: 5112a 10132864i bk4: 5004a 10137888i bk5: 5004a 10132916i bk6: 4968a 10141601i bk7: 4968a 10140706i bk8: 4884a 10140869i bk9: 4884a 10138876i bk10: 4900a 10135833i bk11: 4900a 10133038i bk12: 5088a 10137317i bk13: 5088a 10133478i bk14: 5124a 10133351i bk15: 5124a 10132514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.430771
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10038376 n_act=17071 n_pre=17055 n_req=42090 n_rd=80436 n_write=73431 bw_util=0.03009
n_activity=640955 dram_eff=0.4801
bk0: 5140a 10140997i bk1: 5140a 10141413i bk2: 5112a 10140964i bk3: 5112a 10139312i bk4: 5004a 10140785i bk5: 5004a 10140919i bk6: 4968a 10147836i bk7: 4964a 10146868i bk8: 4888a 10144597i bk9: 4884a 10145234i bk10: 4900a 10142395i bk11: 4900a 10139751i bk12: 5088a 10141818i bk13: 5088a 10139675i bk14: 5124a 10140482i bk15: 5120a 10138003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.391728
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10226369 n_nop=10040580 n_act=15947 n_pre=15931 n_req=42161 n_rd=80416 n_write=73495 bw_util=0.0301
n_activity=512845 dram_eff=0.6002
bk0: 5140a 10138194i bk1: 5140a 10132074i bk2: 5112a 10134837i bk3: 5112a 10131621i bk4: 5000a 10134569i bk5: 5000a 10130802i bk6: 4964a 10139397i bk7: 4964a 10138840i bk8: 4884a 10142363i bk9: 4884a 10139935i bk10: 4900a 10136804i bk11: 4900a 10133249i bk12: 5088a 10134305i bk13: 5088a 10131094i bk14: 5120a 10134211i bk15: 5120a 10130551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.437012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54185, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10237, Reservation_fails = 17
L2_cache_bank[1]: Access = 54160, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10190, Reservation_fails = 9
L2_cache_bank[2]: Access = 54214, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10311, Reservation_fails = 18
L2_cache_bank[3]: Access = 54219, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10232, Reservation_fails = 12
L2_cache_bank[4]: Access = 54216, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10324, Reservation_fails = 9
L2_cache_bank[5]: Access = 54192, Miss = 10055, Miss_rate = 0.186, Pending_hits = 10356, Reservation_fails = 18
L2_cache_bank[6]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10323, Reservation_fails = 15
L2_cache_bank[7]: Access = 54166, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10330, Reservation_fails = 12
L2_cache_bank[8]: Access = 54192, Miss = 10054, Miss_rate = 0.186, Pending_hits = 10426, Reservation_fails = 9
L2_cache_bank[9]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10370, Reservation_fails = 9
L2_cache_bank[10]: Access = 54187, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10161, Reservation_fails = 12
L2_cache_bank[11]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10339, Reservation_fails = 14
L2_cache_bank[12]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10244, Reservation_fails = 12
L2_cache_bank[13]: Access = 54186, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10110, Reservation_fails = 12
L2_cache_bank[14]: Access = 54188, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10262, Reservation_fails = 7
L2_cache_bank[15]: Access = 54192, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10207, Reservation_fails = 12
L2_cache_bank[16]: Access = 54207, Miss = 10055, Miss_rate = 0.185, Pending_hits = 10297, Reservation_fails = 14
L2_cache_bank[17]: Access = 54180, Miss = 10055, Miss_rate = 0.186, Pending_hits = 10117, Reservation_fails = 14
L2_cache_bank[18]: Access = 185265, Miss = 10056, Miss_rate = 0.054, Pending_hits = 9908, Reservation_fails = 14
L2_cache_bank[19]: Access = 54168, Miss = 10053, Miss_rate = 0.186, Pending_hits = 10128, Reservation_fails = 16
L2_cache_bank[20]: Access = 54162, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10258, Reservation_fails = 10
L2_cache_bank[21]: Access = 54157, Miss = 10052, Miss_rate = 0.186, Pending_hits = 10254, Reservation_fails = 14
L2_total_cache_accesses = 1323161
L2_total_cache_misses = 221176
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 225384
L2_total_cache_reservation_fails = 279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 470573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 176513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 405949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 279
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 79
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 864154
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=3560503
icnt_total_pkts_simt_to_mem=2469906
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 222.169
	minimum = 6
	maximum = 5463
Network latency average = 124.024
	minimum = 6
	maximum = 3027
Slowest packet = 795367
Flit latency average = 74.3276
	minimum = 6
	maximum = 3027
Slowest flit = 1672643
Fragmentation average = 0.0779981
	minimum = 0
	maximum = 963
Injected packet rate average = 0.00450001
	minimum = 0.00393464 (at node 2)
	maximum = 0.0203191 (at node 46)
Accepted packet rate average = 0.00450001
	minimum = 0.00393464 (at node 2)
	maximum = 0.0203191 (at node 46)
Injected flit rate average = 0.0105933
	minimum = 0.00698965 (at node 2)
	maximum = 0.0910089 (at node 46)
Accepted flit rate average= 0.0105933
	minimum = 0.00836901 (at node 28)
	maximum = 0.0243006 (at node 46)
Injected packet length average = 2.35407
Accepted packet length average = 2.35407
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 118.928 (2 samples)
	minimum = 6 (2 samples)
	maximum = 3002.5 (2 samples)
Network latency average = 68.2656 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Flit latency average = 43.2273 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1784.5 (2 samples)
Fragmentation average = 0.0392469 (2 samples)
	minimum = 0 (2 samples)
	maximum = 562.5 (2 samples)
Injected packet rate average = 0.00510298 (2 samples)
	minimum = 0.00446528 (2 samples)
	maximum = 0.013404 (2 samples)
Accepted packet rate average = 0.00510298 (2 samples)
	minimum = 0.00446528 (2 samples)
	maximum = 0.013404 (2 samples)
Injected flit rate average = 0.0112978 (2 samples)
	minimum = 0.0086605 (2 samples)
	maximum = 0.0524424 (2 samples)
Accepted flit rate average = 0.0112978 (2 samples)
	minimum = 0.00952963 (2 samples)
	maximum = 0.01887 (2 samples)
Injected packet size average = 2.21396 (2 samples)
Accepted packet size average = 2.21396 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 7 sec (7267 sec)
gpgpu_simulation_rate = 46528 (inst/sec)
gpgpu_simulation_rate = 981 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 46639 Tlb_hit: 33691 Tlb_miss: 12948 Tlb_hit_rate: 0.722378
Shader1: Tlb_access: 47166 Tlb_hit: 34255 Tlb_miss: 12911 Tlb_hit_rate: 0.726265
Shader2: Tlb_access: 46589 Tlb_hit: 33855 Tlb_miss: 12734 Tlb_hit_rate: 0.726674
Shader3: Tlb_access: 47108 Tlb_hit: 34343 Tlb_miss: 12765 Tlb_hit_rate: 0.729027
Shader4: Tlb_access: 47480 Tlb_hit: 34652 Tlb_miss: 12828 Tlb_hit_rate: 0.729823
Shader5: Tlb_access: 47359 Tlb_hit: 34332 Tlb_miss: 13027 Tlb_hit_rate: 0.724931
Shader6: Tlb_access: 47086 Tlb_hit: 34322 Tlb_miss: 12764 Tlb_hit_rate: 0.728922
Shader7: Tlb_access: 47707 Tlb_hit: 34858 Tlb_miss: 12849 Tlb_hit_rate: 0.730668
Shader8: Tlb_access: 46575 Tlb_hit: 33864 Tlb_miss: 12711 Tlb_hit_rate: 0.727085
Shader9: Tlb_access: 47294 Tlb_hit: 34506 Tlb_miss: 12788 Tlb_hit_rate: 0.729606
Shader10: Tlb_access: 47238 Tlb_hit: 34331 Tlb_miss: 12907 Tlb_hit_rate: 0.726767
Shader11: Tlb_access: 47155 Tlb_hit: 34442 Tlb_miss: 12713 Tlb_hit_rate: 0.730400
Shader12: Tlb_access: 47306 Tlb_hit: 34286 Tlb_miss: 13020 Tlb_hit_rate: 0.724771
Shader13: Tlb_access: 47498 Tlb_hit: 34574 Tlb_miss: 12924 Tlb_hit_rate: 0.727904
Shader14: Tlb_access: 47293 Tlb_hit: 34277 Tlb_miss: 13016 Tlb_hit_rate: 0.724780
Shader15: Tlb_access: 46942 Tlb_hit: 33894 Tlb_miss: 13048 Tlb_hit_rate: 0.722040
Shader16: Tlb_access: 47536 Tlb_hit: 34520 Tlb_miss: 13016 Tlb_hit_rate: 0.726186
Shader17: Tlb_access: 46996 Tlb_hit: 34090 Tlb_miss: 12906 Tlb_hit_rate: 0.725381
Shader18: Tlb_access: 46996 Tlb_hit: 34058 Tlb_miss: 12938 Tlb_hit_rate: 0.724700
Shader19: Tlb_access: 47251 Tlb_hit: 34231 Tlb_miss: 13020 Tlb_hit_rate: 0.724450
Shader20: Tlb_access: 47077 Tlb_hit: 34399 Tlb_miss: 12678 Tlb_hit_rate: 0.730696
Shader21: Tlb_access: 47662 Tlb_hit: 34795 Tlb_miss: 12867 Tlb_hit_rate: 0.730036
Shader22: Tlb_access: 47670 Tlb_hit: 34623 Tlb_miss: 13047 Tlb_hit_rate: 0.726306
Shader23: Tlb_access: 47761 Tlb_hit: 34717 Tlb_miss: 13044 Tlb_hit_rate: 0.726890
Shader24: Tlb_access: 47186 Tlb_hit: 34233 Tlb_miss: 12953 Tlb_hit_rate: 0.725491
Shader25: Tlb_access: 47243 Tlb_hit: 34365 Tlb_miss: 12878 Tlb_hit_rate: 0.727409
Shader26: Tlb_access: 47681 Tlb_hit: 34654 Tlb_miss: 13027 Tlb_hit_rate: 0.726788
Shader27: Tlb_access: 47358 Tlb_hit: 34400 Tlb_miss: 12958 Tlb_hit_rate: 0.726382
Tlb_tot_access: 1322852 Tlb_tot_hit: 961567, Tlb_tot_miss: 361285, Tlb_tot_hit_rate: 0.726889
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1317 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader1: Tlb_validate: 1309 Tlb_invalidate: 1198 Tlb_evict: 0 Tlb_page_evict: 1198
Shader2: Tlb_validate: 1324 Tlb_invalidate: 1213 Tlb_evict: 0 Tlb_page_evict: 1213
Shader3: Tlb_validate: 1348 Tlb_invalidate: 1237 Tlb_evict: 0 Tlb_page_evict: 1237
Shader4: Tlb_validate: 1345 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader5: Tlb_validate: 1341 Tlb_invalidate: 1230 Tlb_evict: 0 Tlb_page_evict: 1230
Shader6: Tlb_validate: 1354 Tlb_invalidate: 1243 Tlb_evict: 0 Tlb_page_evict: 1243
Shader7: Tlb_validate: 1328 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader8: Tlb_validate: 1312 Tlb_invalidate: 1201 Tlb_evict: 0 Tlb_page_evict: 1201
Shader9: Tlb_validate: 1345 Tlb_invalidate: 1234 Tlb_evict: 0 Tlb_page_evict: 1234
Shader10: Tlb_validate: 1347 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader11: Tlb_validate: 1319 Tlb_invalidate: 1208 Tlb_evict: 0 Tlb_page_evict: 1208
Shader12: Tlb_validate: 1350 Tlb_invalidate: 1239 Tlb_evict: 0 Tlb_page_evict: 1239
Shader13: Tlb_validate: 1335 Tlb_invalidate: 1224 Tlb_evict: 0 Tlb_page_evict: 1224
Shader14: Tlb_validate: 1359 Tlb_invalidate: 1248 Tlb_evict: 0 Tlb_page_evict: 1248
Shader15: Tlb_validate: 1317 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader16: Tlb_validate: 1353 Tlb_invalidate: 1242 Tlb_evict: 0 Tlb_page_evict: 1242
Shader17: Tlb_validate: 1327 Tlb_invalidate: 1216 Tlb_evict: 0 Tlb_page_evict: 1216
Shader18: Tlb_validate: 1355 Tlb_invalidate: 1244 Tlb_evict: 0 Tlb_page_evict: 1244
Shader19: Tlb_validate: 1322 Tlb_invalidate: 1211 Tlb_evict: 0 Tlb_page_evict: 1211
Shader20: Tlb_validate: 1317 Tlb_invalidate: 1206 Tlb_evict: 0 Tlb_page_evict: 1206
Shader21: Tlb_validate: 1326 Tlb_invalidate: 1215 Tlb_evict: 0 Tlb_page_evict: 1215
Shader22: Tlb_validate: 1348 Tlb_invalidate: 1237 Tlb_evict: 0 Tlb_page_evict: 1237
Shader23: Tlb_validate: 1306 Tlb_invalidate: 1195 Tlb_evict: 0 Tlb_page_evict: 1195
Shader24: Tlb_validate: 1328 Tlb_invalidate: 1217 Tlb_evict: 0 Tlb_page_evict: 1217
Shader25: Tlb_validate: 1347 Tlb_invalidate: 1236 Tlb_evict: 0 Tlb_page_evict: 1236
Shader26: Tlb_validate: 1344 Tlb_invalidate: 1233 Tlb_evict: 0 Tlb_page_evict: 1233
Shader27: Tlb_validate: 1316 Tlb_invalidate: 1205 Tlb_evict: 0 Tlb_page_evict: 1205
Tlb_tot_valiate: 37339 Tlb_invalidate: 34231, Tlb_tot_evict: 0, Tlb_tot_evict page: 34231
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:12948 Page_hit: 8874 Page_miss: 4074 Page_hit_rate: 0.685357
Shader1: Page_table_access:12911 Page_hit: 8806 Page_miss: 4105 Page_hit_rate: 0.682054
Shader2: Page_table_access:12734 Page_hit: 8494 Page_miss: 4240 Page_hit_rate: 0.667033
Shader3: Page_table_access:12765 Page_hit: 8594 Page_miss: 4171 Page_hit_rate: 0.673247
Shader4: Page_table_access:12828 Page_hit: 8730 Page_miss: 4098 Page_hit_rate: 0.680543
Shader5: Page_table_access:13027 Page_hit: 8818 Page_miss: 4209 Page_hit_rate: 0.676902
Shader6: Page_table_access:12764 Page_hit: 8533 Page_miss: 4231 Page_hit_rate: 0.668521
Shader7: Page_table_access:12849 Page_hit: 8629 Page_miss: 4220 Page_hit_rate: 0.671570
Shader8: Page_table_access:12711 Page_hit: 8410 Page_miss: 4301 Page_hit_rate: 0.661632
Shader9: Page_table_access:12788 Page_hit: 8486 Page_miss: 4302 Page_hit_rate: 0.663591
Shader10: Page_table_access:12907 Page_hit: 8503 Page_miss: 4404 Page_hit_rate: 0.658790
Shader11: Page_table_access:12713 Page_hit: 8376 Page_miss: 4337 Page_hit_rate: 0.658853
Shader12: Page_table_access:13020 Page_hit: 8583 Page_miss: 4437 Page_hit_rate: 0.659217
Shader13: Page_table_access:12924 Page_hit: 8657 Page_miss: 4267 Page_hit_rate: 0.669839
Shader14: Page_table_access:13016 Page_hit: 8522 Page_miss: 4494 Page_hit_rate: 0.654733
Shader15: Page_table_access:13048 Page_hit: 8536 Page_miss: 4512 Page_hit_rate: 0.654200
Shader16: Page_table_access:13016 Page_hit: 8847 Page_miss: 4169 Page_hit_rate: 0.679702
Shader17: Page_table_access:12906 Page_hit: 8369 Page_miss: 4537 Page_hit_rate: 0.648458
Shader18: Page_table_access:12938 Page_hit: 8444 Page_miss: 4494 Page_hit_rate: 0.652651
Shader19: Page_table_access:13020 Page_hit: 8457 Page_miss: 4563 Page_hit_rate: 0.649539
Shader20: Page_table_access:12678 Page_hit: 8263 Page_miss: 4415 Page_hit_rate: 0.651759
Shader21: Page_table_access:12867 Page_hit: 8527 Page_miss: 4340 Page_hit_rate: 0.662703
Shader22: Page_table_access:13047 Page_hit: 8578 Page_miss: 4469 Page_hit_rate: 0.657469
Shader23: Page_table_access:13044 Page_hit: 8737 Page_miss: 4307 Page_hit_rate: 0.669810
Shader24: Page_table_access:12953 Page_hit: 8624 Page_miss: 4329 Page_hit_rate: 0.665792
Shader25: Page_table_access:12878 Page_hit: 8438 Page_miss: 4440 Page_hit_rate: 0.655226
Shader26: Page_table_access:13027 Page_hit: 8614 Page_miss: 4413 Page_hit_rate: 0.661242
Shader27: Page_table_access:12958 Page_hit: 8583 Page_miss: 4375 Page_hit_rate: 0.662371
Page_table_tot_access: 361285 Page_tot_hit: 240032, Page_tot_miss 121253, Page_tot_hit_rate: 0.664384 Page_tot_fault: 602 Page_tot_pending: 120651
Total_memory_access_page_fault: 602, Average_latency: 5877941.000000
========================================Page thrashing statistics==============================
Page_validate: 6800 Page_evict_dirty: 651 Page_evict_not_dirty: 38
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.564722
[0-25]: 0.320091, [26-50]: 0.023837, [51-75]: 0.656072, [76-100]: 0.000000
Pcie_write_utilization: 0.136696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:  1615289 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(940.674561)
F:   223063----T:   225668 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: c00d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: c00d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: c00e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   258407 	 St: c00f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   258407----T:   272697 	 St: c00f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:   272697----T:   275302 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275302----T:   283542 	 St: c1a81000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284267----T:   287697 	 St: c0110000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   287697----T:   317009 	 St: c0114000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F:   320879----T:   323484 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   323484----T:   384320 	 St: c0151000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   393154----T:   395759 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   395759----T:   516848 	 St: c01d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   516848----T:   519453 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   519453----T:   527693 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   527693----T:   530298 	 St: c1a90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   530298----T:   538538 	 St: c1a91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   554827----T:   557432 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   557432----T:   565672 	 St: c02d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   566190----T:   568795 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   568795----T:   584490 	 St: c0021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   584490----T:   587920 	 St: c02e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   587920----T:   594785 	 St: c02e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   594785----T:   598597 	 St: c02f0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   598597----T:   601397 	 St: c02f5000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   601397----T:   614285 	 St: c02f7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:   614285----T:   616890 	 St: c1aa0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   616890----T:   632585 	 St: c1aa1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   633349----T:   636149 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   636149----T:   666402 	 St: c0312000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   670363----T:   672968 	 St: c0350000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672968----T:   733804 	 St: c0351000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   742508----T:   745308 	 St: c03d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   745308----T:   865926 	 St: c03d2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:   884627----T:   887232 	 St: c04d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   887232----T:   895472 	 St: c04d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   895472----T:   898902 	 St: c04e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   898902----T:   905767 	 St: c04e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   906450----T:   909055 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   909055----T:   939778 	 St: c0041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   939778----T:   942383 	 St: c04f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942383----T:   945183 	 St: c04f1000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   945183----T:   959941 	 St: c04f3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:   959941----T:   964160 	 St: c0510000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   964160----T:   966765 	 St: c0516000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966765----T:   994667 	 St: c0517000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:   994667----T:   997272 	 St: c1ac0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997272----T:  1027995 	 St: c1ac1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1029212----T:  1032642 	 St: c0550000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1032642----T:  1092066 	 St: c0554000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  1100343----T:  1102948 	 St: c05d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1102948----T:  1224037 	 St: c05d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1242778----T:  1245383 	 St: c06d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1245383----T:  1253623 	 St: c06d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1253623----T:  1256228 	 St: c06e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1256228----T:  1264468 	 St: c06e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1265407----T:  1268012 	 St: c06f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1268012----T:  1271098 	 St: c06f1000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1271098----T:  1285388 	 St: c06f4000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  1285388----T:  1288474 	 St: c0710000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1288474----T:  1318257 	 St: c0713000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  1321784----T:  1324389 	 St: c0750000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1324389----T:  1385225 	 St: c0751000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1393909----T:  1396514 	 St: c07d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1396514----T:  1517603 	 St: c07d1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1536365----T:  1538970 	 St: c08d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1538970----T:  1547210 	 St: c08d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1547210----T:  1549815 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1549815----T:  1558055 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1558954----T:  1561559 	 St: c08f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1561559----T:  1577254 	 St: c08f1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1577254----T:  1581066 	 St: c0910000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1581066----T:  1609908 	 St: c0915000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  1615289----T:  1617894 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1615289----T:  1623529 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1626134----T:  1628739 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1626134----T:  1634374 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1636979----T:  1639584 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1636979----T:  1652674 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1655279----T:  1657884 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1655279----T:  1686002 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1688607----T:  1691212 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1688607----T:  1749443 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1752048----T:  1754653 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1752048----T:  1873137 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1875742----T:  1878347 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1875742----T:  1883982 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1886587----T:  1889192 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1886587----T:  1894827 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1897432----T:  1900037 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1897432----T:  1913127 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1915732----T:  1918337 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1915732----T:  1946455 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1949060----T:  1951665 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1949060----T:  2009896 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2012501----T:  2015106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2012501----T:  2133590 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2136195----T:  2138800 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2136195----T:  2144435 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2147040----T:  2149645 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2147040----T:  2155280 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2157885----T:  2160490 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2157885----T:  2173580 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2176185----T:  2178790 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2176185----T:  2206908 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2209513----T:  2212118 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2209513----T:  2270349 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2272954----T:  2275559 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2272954----T:  2394043 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2396648----T:  2399253 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2396648----T:  2404888 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2407493----T:  2410098 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2407493----T:  2415733 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2418338----T:  2420943 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2418338----T:  2434033 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2436638----T:  2439243 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2436638----T:  2467361 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2469966----T:  2472571 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2469966----T:  2530802 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2533407----T:  2536012 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2533407----T:  2654496 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2657101----T:  2659706 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2657101----T:  2665341 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2667946----T:  2670551 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2667946----T:  2676186 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2678791----T:  2681396 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2678791----T:  2694486 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2697091----T:  2699696 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2697091----T:  2727814 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2730419----T:  2733024 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2730419----T:  2791255 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  3016010----T:  7130237 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2778.006104)
F:  3016783----T:  3019388 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3019388----T:  3027628 	 St: c00a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3027933----T:  3030733 	 St: c11e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3030733----T:  3038513 	 St: c11e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3038513----T:  3041118 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041118----T:  3049358 	 St: c11f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3049358----T:  3054432 	 St: c1200000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3054432----T:  3066853 	 St: c1208000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  3066853----T:  3069458 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3069458----T:  3077698 	 St: c0951000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3077698----T:  3080303 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3080303----T:  3088543 	 St: c0961000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3088543----T:  3091148 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3091148----T:  3106843 	 St: c0971000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  3111572----T:  3117984 	 St: c1220000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3117984----T:  3144006 	 St: c122b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  3144006----T:  3146611 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3146611----T:  3177334 	 St: c0991000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3189968----T:  3193054 	 St: c1260000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3193054----T:  3252949 	 St: c1263000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3252949----T:  3255554 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3255554----T:  3316390 	 St: c09d1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  3350428----T:  3353033 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3353033----T:  3474122 	 St: c12e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3474122----T:  3476727 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3476727----T:  3597816 	 St: c0a51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  3677458----T:  3680544 	 St: c13e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3680544----T:  3687866 	 St: c13e3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3687866----T:  3690666 	 St: c0b50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3690666----T:  3698446 	 St: c0b52000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3700673----T:  3705747 	 St: c13f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3705747----T:  3710821 	 St: c13f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3710821----T:  3714251 	 St: c1400000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3714251----T:  3728541 	 St: c1404000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F:  3728541----T:  3731341 	 St: c0b60000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3731341----T:  3735560 	 St: c0b62000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  3735560----T:  3740634 	 St: c0b68000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3740634----T:  3743434 	 St: c0b70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3743434----T:  3758660 	 St: c0b72000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  3762239----T:  3767313 	 St: c1420000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  3767313----T:  3794745 	 St: c1428000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  3794745----T:  3797350 	 St: c0b90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3797350----T:  3828073 	 St: c0b91000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  3840830----T:  3843916 	 St: c1460000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3843916----T:  3903811 	 St: c1463000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  3903811----T:  3906897 	 St: c0bd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3906897----T:  3966792 	 St: c0bd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4000456----T:  4003061 	 St: c14e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4003061----T:  4124150 	 St: c14e1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4124150----T:  4126755 	 St: c0c50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4126755----T:  4247844 	 St: c0c51000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  4327426----T:  4330031 	 St: c15e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4330031----T:  4338271 	 St: c15e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4338271----T:  4340876 	 St: c0d50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4340876----T:  4349116 	 St: c0d51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4351287----T:  4353892 	 St: c15f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4353892----T:  4362132 	 St: c15f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4362132----T:  4365218 	 St: c1600000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4365218----T:  4379976 	 St: c1603000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4379976----T:  4382581 	 St: c0d60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4382581----T:  4390821 	 St: c0d61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4390821----T:  4393621 	 St: c0d70000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4393621----T:  4396226 	 St: c0d72000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4396226----T:  4410984 	 St: c0d73000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  4414553----T:  4426041 	 St: c1620000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F:  4426041----T:  4446895 	 St: c1636000 Sz: 172032 	 Sm: 0 	 T: memcpy_h2d(14.081026)
F:  4446895----T:  4449981 	 St: c0d90000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4449981----T:  4479764 	 St: c0d93000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F:  4492529----T:  4496341 	 St: c1660000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4496341----T:  4555294 	 St: c1665000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  4555294----T:  4558380 	 St: c0dd0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4558380----T:  4618275 	 St: c0dd3000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F:  4652506----T:  4655306 	 St: c16e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4655306----T:  4775924 	 St: c16e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4775924----T:  4778724 	 St: c0e50000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4778724----T:  4899342 	 St: c0e52000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4979046----T:  4981651 	 St: c17e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4981651----T:  4989891 	 St: c17e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  4989891----T:  4992496 	 St: c0f50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4992496----T:  5000736 	 St: c0f51000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5003530----T:  5008171 	 St: c17f0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5008171----T:  5013686 	 St: c17f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5013686----T:  5016291 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5016291----T:  5031986 	 St: c1801000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5031986----T:  5035798 	 St: c0f60000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5035798----T:  5042210 	 St: c0f65000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5042210----T:  5044815 	 St: c0f70000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5044815----T:  5060510 	 St: c0f71000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  5064067----T:  5067879 	 St: c1820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5067879----T:  5096721 	 St: c1825000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5096721----T:  5100533 	 St: c0f90000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5100533----T:  5129375 	 St: c0f95000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  5137704----T:  5140309 	 St: c1860000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5140309----T:  5201145 	 St: c1861000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5201145----T:  5203750 	 St: c0fd0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5203750----T:  5264586 	 St: c0fd1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  5303095----T:  5305895 	 St: c18e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5303095----T:  5305700 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5305700----T:  5308305 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5305895----T:  5426513 	 St: c18e2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  5308305----T:  5310910 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5310910----T:  5313515 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5313515----T:  5316120 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5316120----T:  5318725 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5318725----T:  5321330 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5321330----T:  5323935 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5323935----T:  5326540 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5326540----T:  5329145 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5329145----T:  5331750 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5331750----T:  5334355 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5334355----T:  5336960 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5336960----T:  5339565 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5339565----T:  5342170 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5342170----T:  5344775 	 St: c0950000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5344775----T:  5347380 	 St: c0951000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5347380----T:  5349985 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5349985----T:  5352590 	 St: c0958000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5352590----T:  5355195 	 St: c0954000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5355195----T:  5357800 	 St: c0952000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5357800----T:  5360405 	 St: c0959000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5360405----T:  5363010 	 St: c0953000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5363010----T:  5365615 	 St: c0957000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5365615----T:  5368220 	 St: c095a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5368220----T:  5370825 	 St: c095c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5370825----T:  5373430 	 St: c095e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5373430----T:  5376035 	 St: c095b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5376035----T:  5378640 	 St: c095d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5378640----T:  5381245 	 St: c0955000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5381245----T:  5383850 	 St: c0956000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5383850----T:  5386455 	 St: c11e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5386455----T:  5389060 	 St: c095f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5389060----T:  5391665 	 St: c11e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5391665----T:  5394270 	 St: c11e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5394270----T:  5396875 	 St: c11e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5396875----T:  5399480 	 St: c11e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5399480----T:  5402085 	 St: c11e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5402085----T:  5404690 	 St: c11e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5404690----T:  5407295 	 St: c11eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5407295----T:  5409900 	 St: c11e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5409900----T:  5412505 	 St: c11ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5412505----T:  5415110 	 St: c11e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5415110----T:  5417715 	 St: c11ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5417715----T:  5420320 	 St: c11ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5420320----T:  5422925 	 St: c11ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5422925----T:  5425530 	 St: c11e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5425530----T:  5428135 	 St: c11ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5426513----T:  5429118 	 St: c1050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5428135----T:  5430740 	 St: c0960000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5429118----T:  5431723 	 St: c1051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5430740----T:  5433345 	 St: c0962000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5431723----T:  5434328 	 St: c1052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5433345----T:  5435950 	 St: c0967000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5434328----T:  5436933 	 St: c1053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5435950----T:  5438555 	 St: c0964000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5436933----T:  5439538 	 St: c1054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5438555----T:  5441160 	 St: c0965000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5439538----T:  5442143 	 St: c1059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5441160----T:  5443765 	 St: c0966000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5442143----T:  5444748 	 St: c1058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5443765----T:  5446370 	 St: c0963000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5444748----T:  5447353 	 St: c1055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5446370----T:  5448975 	 St: c096a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5447353----T:  5449958 	 St: c1056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5448975----T:  5451580 	 St: c0961000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5449958----T:  5452563 	 St: c1057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5451580----T:  5454185 	 St: c0969000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5452563----T:  5455168 	 St: c105a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5454185----T:  5456790 	 St: c0968000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5456790----T:  5459395 	 St: c096b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5459395----T:  5462000 	 St: c096d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5462000----T:  5464605 	 St: c096e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5464605----T:  5467210 	 St: c096c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5467210----T:  5469815 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5469815----T:  5472420 	 St: c11f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5472420----T:  5475025 	 St: c11f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5475025----T:  5477630 	 St: c11f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5477630----T:  5480235 	 St: c11f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5480235----T:  5482840 	 St: c11f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5482840----T:  5485445 	 St: c11f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5485445----T:  5488050 	 St: c11f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5488050----T:  5490655 	 St: c11fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5490655----T:  5493260 	 St: c096f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5493260----T:  5495865 	 St: c11f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5495865----T:  5498470 	 St: c11fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5498470----T:  5501075 	 St: c11f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5501075----T:  5503680 	 St: c11fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5503680----T:  5506285 	 St: c11f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5506285----T:  5508890 	 St: c11fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5508890----T:  5511495 	 St: c11fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5511495----T:  5514100 	 St: c11ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5514100----T:  5516705 	 St: c0970000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5516705----T:  5519310 	 St: c0976000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5519310----T:  5521915 	 St: c0977000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5521915----T:  5524520 	 St: c0973000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5524520----T:  5527125 	 St: c0975000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5527125----T:  5529730 	 St: c0971000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5529730----T:  5532335 	 St: c097e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5532335----T:  5534940 	 St: c0972000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5534940----T:  5537545 	 St: c097a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5537545----T:  5540150 	 St: c0974000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5540150----T:  5542755 	 St: c097d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5542755----T:  5545360 	 St: c097b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5545360----T:  5547965 	 St: c097c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5547965----T:  5550570 	 St: c0986000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5550570----T:  5553175 	 St: c0978000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5553175----T:  5555780 	 St: c0982000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5555780----T:  5558385 	 St: c0979000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5558385----T:  5560990 	 St: c097f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5560990----T:  5563595 	 St: c0980000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5563595----T:  5566200 	 St: c0984000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5566200----T:  5568805 	 St: c0981000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5568805----T:  5571410 	 St: c0985000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5571410----T:  5574015 	 St: c0989000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5574015----T:  5576620 	 St: c0983000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5576620----T:  5579225 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5579225----T:  5581830 	 St: c0988000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5581830----T:  5584435 	 St: c0987000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5584435----T:  5587040 	 St: c098a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5587040----T:  5589645 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5589645----T:  5592250 	 St: c1203000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5592250----T:  5594855 	 St: c1206000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5594855----T:  5597460 	 St: c120a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5597460----T:  5600065 	 St: c1207000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5600065----T:  5602670 	 St: c1212000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5602670----T:  5605275 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5605275----T:  5607880 	 St: c1202000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5607880----T:  5610485 	 St: c1204000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5610485----T:  5613090 	 St: c1219000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5613090----T:  5615695 	 St: c1209000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5615695----T:  5618300 	 St: c120e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5618300----T:  5620905 	 St: c120d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5620905----T:  5623510 	 St: c1216000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5623510----T:  5626115 	 St: c1205000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5626115----T:  5628720 	 St: c1208000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5628720----T:  5631325 	 St: c1211000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5631325----T:  5633930 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5633930----T:  5636535 	 St: c1218000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5636535----T:  5639140 	 St: c120f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5639140----T:  5641745 	 St: c1214000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5641745----T:  5644350 	 St: c1215000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5644350----T:  5646955 	 St: c120b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5646955----T:  5649560 	 St: c120c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5649560----T:  5652165 	 St: c1213000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5652165----T:  5654770 	 St: c098c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5654770----T:  5657375 	 St: c098e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5657375----T:  5659980 	 St: c098d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5659980----T:  5662585 	 St: c121a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5662585----T:  5665190 	 St: c1217000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5665190----T:  5667795 	 St: c098b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5667795----T:  5670400 	 St: c098f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5670400----T:  5673005 	 St: c121c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5673005----T:  5675610 	 St: c121d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5675610----T:  5678215 	 St: c121e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5678215----T:  5680820 	 St: c121b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5680820----T:  5683425 	 St: c121f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5683425----T:  5686030 	 St: c0990000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5686030----T:  5688635 	 St: c0996000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5688635----T:  5691240 	 St: c0994000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5691240----T:  5693845 	 St: c0995000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5693845----T:  5696450 	 St: c0997000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5696450----T:  5699055 	 St: c0992000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5699055----T:  5701660 	 St: c0991000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5701660----T:  5704265 	 St: c099b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5704265----T:  5706870 	 St: c0993000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5706870----T:  5709475 	 St: c0998000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5709475----T:  5712080 	 St: c099e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5712080----T:  5714685 	 St: c0999000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5714685----T:  5717290 	 St: c099f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5717290----T:  5719895 	 St: c099d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5719895----T:  5722500 	 St: c099c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5722500----T:  5725105 	 St: c099a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5725105----T:  5727710 	 St: c09a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5727710----T:  5730315 	 St: c09a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5730315----T:  5732920 	 St: c09a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5732920----T:  5735525 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5735525----T:  5738130 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5738130----T:  5740735 	 St: c09a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5740735----T:  5743340 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5743340----T:  5745945 	 St: c09a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5745945----T:  5748550 	 St: c09a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5748550----T:  5751155 	 St: c09a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5751155----T:  5753760 	 St: c09a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5753760----T:  5756365 	 St: c09aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5756365----T:  5758970 	 St: c09ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5758970----T:  5761575 	 St: c09a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5761575----T:  5764180 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5764180----T:  5766785 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5766785----T:  5769390 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5769390----T:  5771995 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5771995----T:  5774600 	 St: c1226000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5774600----T:  5777205 	 St: c1224000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5777205----T:  5779810 	 St: c1221000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5779810----T:  5782415 	 St: c1225000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5782415----T:  5785020 	 St: c1227000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5785020----T:  5787625 	 St: c1229000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5787625----T:  5790230 	 St: c122f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5790231----T:  5792836 	 St: c122e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5796681----T:  5799286 	 St: c105c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5796681----T:  5799286 	 St: c1228000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5799286----T:  5801891 	 St: c105f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5799286----T:  5801891 	 St: c1230000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5801891----T:  5804496 	 St: c105d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5801891----T:  5804496 	 St: c1223000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5804496----T:  5807101 	 St: c105e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5804496----T:  5807101 	 St: c122b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5807101----T:  5809706 	 St: c1066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5807101----T:  5809706 	 St: c122d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5809706----T:  5812311 	 St: c1060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5809706----T:  5812311 	 St: c122a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5812311----T:  5814916 	 St: c1061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5812311----T:  5814916 	 St: c1236000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5814916----T:  5817521 	 St: c105b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5814916----T:  5817521 	 St: c1238000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5817521----T:  5820126 	 St: c1065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5817521----T:  5820126 	 St: c122c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5820126----T:  5822731 	 St: c106f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5820126----T:  5822731 	 St: c1231000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5822731----T:  5825336 	 St: c1067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5822731----T:  5825336 	 St: c1234000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5825336----T:  5827941 	 St: c1068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5825336----T:  5827941 	 St: c1232000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5827941----T:  5830546 	 St: c1062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5827941----T:  5830546 	 St: c1233000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5830546----T:  5833151 	 St: c1064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5830546----T:  5833151 	 St: c1237000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5833151----T:  5835756 	 St: c1069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5833151----T:  5835756 	 St: c1235000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5835756----T:  5838361 	 St: c106b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5835756----T:  5838361 	 St: c09ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5838361----T:  5840966 	 St: c106d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5838361----T:  5840966 	 St: c123b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5840966----T:  5843571 	 St: c1075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5840966----T:  5843571 	 St: c1239000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5843571----T:  5846176 	 St: c1063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5843571----T:  5846176 	 St: c09b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5846176----T:  5848781 	 St: c106e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5846176----T:  5848781 	 St: c123a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5848781----T:  5851386 	 St: c106c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5848781----T:  5851386 	 St: c09b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5851386----T:  5853991 	 St: c1074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5851386----T:  5853991 	 St: c09ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5853991----T:  5856596 	 St: c107c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5853991----T:  5856596 	 St: c09ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5856596----T:  5859201 	 St: c1076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5856596----T:  5859201 	 St: c09b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5859201----T:  5861806 	 St: c106a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5859201----T:  5861806 	 St: c09b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5861806----T:  5864411 	 St: c1071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5861806----T:  5864411 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5864411----T:  5867016 	 St: c1072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5864411----T:  5867016 	 St: c09af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5867016----T:  5869621 	 St: c1077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5867016----T:  5869621 	 St: c09b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5869621----T:  5872226 	 St: c1070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5869621----T:  5872226 	 St: c09b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5872226----T:  5874831 	 St: c107e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5872226----T:  5874831 	 St: c09be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5874831----T:  5877436 	 St: c1079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5874831----T:  5877436 	 St: c09b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5877436----T:  5880041 	 St: c107b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5877436----T:  5880041 	 St: c09bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5880041----T:  5882646 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5880041----T:  5882646 	 St: c09c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5882646----T:  5885251 	 St: c1073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5882646----T:  5885251 	 St: c09b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5885251----T:  5887856 	 St: c1082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5885251----T:  5887856 	 St: c09bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5887856----T:  5890461 	 St: c107d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5887856----T:  5890461 	 St: c09b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5890461----T:  5893066 	 St: c108a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5890461----T:  5893066 	 St: c09b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5893066----T:  5895671 	 St: c108d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5893066----T:  5895671 	 St: c09c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5895671----T:  5898276 	 St: c1084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5895671----T:  5898276 	 St: c123c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5898276----T:  5900881 	 St: c1086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5898276----T:  5900881 	 St: c09bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5900881----T:  5903486 	 St: c1083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5900881----T:  5903486 	 St: c09ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5903486----T:  5906091 	 St: c108b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5903486----T:  5906091 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5906091----T:  5908696 	 St: c1078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5906091----T:  5908696 	 St: c1244000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5908696----T:  5911301 	 St: c107a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5908696----T:  5911301 	 St: c09c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5911301----T:  5913906 	 St: c1092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5911301----T:  5913906 	 St: c09c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5913906----T:  5916511 	 St: c1081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5913906----T:  5916511 	 St: c09c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5916511----T:  5919116 	 St: c107f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5916511----T:  5919116 	 St: c09c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5919116----T:  5921721 	 St: c1089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5919116----T:  5921721 	 St: c09bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5921721----T:  5924326 	 St: c108f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5921721----T:  5924326 	 St: c09c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5924326----T:  5926931 	 St: c1094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5924326----T:  5926931 	 St: c123d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5926931----T:  5929536 	 St: c1095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5926931----T:  5929536 	 St: c1242000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5929536----T:  5932141 	 St: c108c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5929536----T:  5932141 	 St: c1251000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5932141----T:  5934746 	 St: c1091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5932141----T:  5934746 	 St: c1249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5934746----T:  5937351 	 St: c1093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5934746----T:  5937351 	 St: c1248000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5937351----T:  5939956 	 St: c1085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5937351----T:  5939956 	 St: c1250000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5939956----T:  5942561 	 St: c1088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5939956----T:  5942561 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5942561----T:  5945166 	 St: c1087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5942561----T:  5945166 	 St: c1247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5945166----T:  5947771 	 St: c1090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5945166----T:  5947771 	 St: c124e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5947771----T:  5950376 	 St: c108e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5947772----T:  5950377 	 St: c124c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5956787----T:  5959392 	 St: c1096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5956787----T:  5959392 	 St: c1243000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5959392----T:  5961997 	 St: c109a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5959392----T:  5961997 	 St: c1245000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5961997----T:  5964602 	 St: c1098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5961997----T:  5964602 	 St: c123e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5964602----T:  5967207 	 St: c109c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5964602----T:  5967207 	 St: c123f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5967207----T:  5969812 	 St: c10a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5967207----T:  5969812 	 St: c124f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5969812----T:  5972417 	 St: c109d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5969812----T:  5972417 	 St: c1257000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5972417----T:  5975022 	 St: c1097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5972417----T:  5975022 	 St: c1256000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5975022----T:  5977627 	 St: c109e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5975022----T:  5977627 	 St: c1258000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5977627----T:  5980232 	 St: c10ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5977627----T:  5980232 	 St: c09c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5980232----T:  5982837 	 St: c10a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5980232----T:  5982837 	 St: c09cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5982837----T:  5985442 	 St: c109f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5982837----T:  5985442 	 St: c124a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5985442----T:  5988047 	 St: c1099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5985442----T:  5988047 	 St: c09c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5988047----T:  5990652 	 St: c10ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5988047----T:  5990652 	 St: c09cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5990652----T:  5993257 	 St: c10b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5990652----T:  5993257 	 St: c1246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5993257----T:  5995862 	 St: c10b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5993257----T:  5995862 	 St: c124b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5995862----T:  5998467 	 St: c10bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5995862----T:  5998467 	 St: c09ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  5998467----T:  6001072 	 St: c10c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5998467----T:  6001072 	 St: c1254000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6001072----T:  6003677 	 St: c10c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6001072----T:  6003677 	 St: c124d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6003677----T:  6006282 	 St: c10ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6003677----T:  6006282 	 St: c09c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6006282----T:  6008887 	 St: c109b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6006282----T:  6008887 	 St: c1252000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6008887----T:  6011492 	 St: c10a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6008887----T:  6011492 	 St: c09ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6011492----T:  6014097 	 St: c10c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6011492----T:  6014097 	 St: c125b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6014097----T:  6016702 	 St: c10a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6014097----T:  6016702 	 St: c125c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6016702----T:  6019307 	 St: c10a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6016702----T:  6019307 	 St: c1259000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6019307----T:  6021912 	 St: c10a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6019307----T:  6021912 	 St: c1253000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6021912----T:  6024517 	 St: c10a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6021912----T:  6024517 	 St: c125a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6024517----T:  6027122 	 St: c10a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6024517----T:  6027122 	 St: c09cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6027122----T:  6029727 	 St: c10c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6027122----T:  6029727 	 St: c1255000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6029727----T:  6032332 	 St: c10ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6029727----T:  6032332 	 St: c125e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6032332----T:  6034937 	 St: c10a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6032332----T:  6034937 	 St: c125d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6034937----T:  6037542 	 St: c10a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6034937----T:  6037542 	 St: c09cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6037542----T:  6040147 	 St: c10b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6037542----T:  6040147 	 St: c125f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6040147----T:  6042752 	 St: c10b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6040147----T:  6042752 	 St: c09d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6042752----T:  6045357 	 St: c10ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6042752----T:  6045357 	 St: c1260000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6045357----T:  6047962 	 St: c10b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6045357----T:  6047962 	 St: c09d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6047962----T:  6050567 	 St: c10b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6047962----T:  6050567 	 St: c09d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6050567----T:  6053172 	 St: c10b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6050567----T:  6053172 	 St: c09de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6053172----T:  6055777 	 St: c10af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6053172----T:  6055777 	 St: c09d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6055777----T:  6058382 	 St: c10b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6055777----T:  6058382 	 St: c09d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6058382----T:  6060987 	 St: c10b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6058382----T:  6060987 	 St: c09e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6060987----T:  6063592 	 St: c10be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6060987----T:  6063592 	 St: c09d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6063592----T:  6066197 	 St: c10c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6063592----T:  6066197 	 St: c09d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6066197----T:  6068802 	 St: c10bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6066197----T:  6068802 	 St: c09d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6068802----T:  6071407 	 St: c10bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6068802----T:  6071407 	 St: c09da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6071407----T:  6074012 	 St: c10b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6071407----T:  6074012 	 St: c09e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6074012----T:  6076617 	 St: c10c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6074012----T:  6076617 	 St: c09dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6076617----T:  6079222 	 St: c10c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6076617----T:  6079222 	 St: c09d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6079222----T:  6081827 	 St: c10cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6079222----T:  6081827 	 St: c09db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6081827----T:  6084432 	 St: c10cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6081827----T:  6084432 	 St: c09d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6084432----T:  6087037 	 St: c10ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6084432----T:  6087037 	 St: c09dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6087037----T:  6089642 	 St: c10ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6087037----T:  6089642 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6089642----T:  6092247 	 St: c10c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6089642----T:  6092247 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6092247----T:  6094852 	 St: c10c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6092247----T:  6094852 	 St: c09df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6094852----T:  6097457 	 St: c10cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6094852----T:  6097457 	 St: c1262000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6097457----T:  6100062 	 St: c10aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6097457----T:  6100062 	 St: c1263000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6100062----T:  6102667 	 St: c10bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6100062----T:  6102667 	 St: c1264000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6102667----T:  6105272 	 St: c10c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6102667----T:  6105272 	 St: c126e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6105272----T:  6107877 	 St: c10cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6105273----T:  6107878 	 St: c1268000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6114295----T:  6116900 	 St: c10d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6114295----T:  6116900 	 St: c1265000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6116900----T:  6119505 	 St: c10d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6116900----T:  6119505 	 St: c1266000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6119505----T:  6122110 	 St: c10d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6119505----T:  6122110 	 St: c1270000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6122110----T:  6124715 	 St: c10d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6122110----T:  6124715 	 St: c1261000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6124715----T:  6127320 	 St: c10e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6124715----T:  6127320 	 St: c1269000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6127320----T:  6129925 	 St: c10d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6127320----T:  6129925 	 St: c126a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6129925----T:  6132530 	 St: c10db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6129925----T:  6132530 	 St: c1271000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6132530----T:  6135135 	 St: c10e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6132530----T:  6135135 	 St: c126d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6135135----T:  6137740 	 St: c10dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6135135----T:  6137740 	 St: c1267000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6137740----T:  6140345 	 St: c10d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6137740----T:  6140345 	 St: c09e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6140345----T:  6142950 	 St: c10da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6140345----T:  6142950 	 St: c09e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6142950----T:  6145555 	 St: c10d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6142950----T:  6145555 	 St: c126b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6145555----T:  6148160 	 St: c10d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6145555----T:  6148160 	 St: c126c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6148160----T:  6150765 	 St: c10d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6148160----T:  6150765 	 St: c126f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6150765----T:  6153370 	 St: c10d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6150765----T:  6153370 	 St: c09e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6153370----T:  6155975 	 St: c10e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6153370----T:  6155975 	 St: c09ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6155975----T:  6158580 	 St: c10e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6155975----T:  6158580 	 St: c09e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6158580----T:  6161185 	 St: c10f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6158580----T:  6161185 	 St: c09f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6161185----T:  6163790 	 St: c10ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6161185----T:  6163790 	 St: c09e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6163790----T:  6166395 	 St: c10df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6163790----T:  6166395 	 St: c09f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6166395----T:  6169000 	 St: c10de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6166395----T:  6169000 	 St: c09eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6169000----T:  6171605 	 St: c10dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6169000----T:  6171605 	 St: c09e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6171605----T:  6174210 	 St: c10eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6171605----T:  6174210 	 St: c09e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6174210----T:  6176815 	 St: c10f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6174210----T:  6176815 	 St: c09ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6176815----T:  6179420 	 St: c10e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6176815----T:  6179420 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6179420----T:  6182025 	 St: c10f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6179420----T:  6182025 	 St: c09ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6182025----T:  6184630 	 St: c10e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6182025----T:  6184630 	 St: c1273000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6184630----T:  6187235 	 St: c10ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6184630----T:  6187235 	 St: c09f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6187235----T:  6189840 	 St: c10f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6187235----T:  6189840 	 St: c09f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6189840----T:  6192445 	 St: c10e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6189840----T:  6192445 	 St: c09e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6192445----T:  6195050 	 St: c10e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6192445----T:  6195050 	 St: c09f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6195050----T:  6197655 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6195050----T:  6197655 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6197655----T:  6200260 	 St: c10e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6197655----T:  6200260 	 St: c1272000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6200260----T:  6202865 	 St: c10ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6200260----T:  6202865 	 St: c09f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6202865----T:  6205470 	 St: c10e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6202865----T:  6205470 	 St: c09f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6205470----T:  6208075 	 St: c10ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6205470----T:  6208075 	 St: c09fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6208075----T:  6210680 	 St: c10ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6208075----T:  6210680 	 St: c1274000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6210680----T:  6213285 	 St: c10f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6210680----T:  6213285 	 St: c1276000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6213285----T:  6215890 	 St: c10f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6213285----T:  6215890 	 St: c127a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6215890----T:  6218495 	 St: c10f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6215890----T:  6218495 	 St: c09f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6218495----T:  6221100 	 St: c10ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6218495----T:  6221100 	 St: c09ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6221100----T:  6223705 	 St: c1101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6221100----T:  6223705 	 St: c09f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6223705----T:  6226310 	 St: c10f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6223705----T:  6226310 	 St: c09fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6226310----T:  6228915 	 St: c1107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6226310----T:  6228915 	 St: c1282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6228915----T:  6231520 	 St: c10fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6228915----T:  6231520 	 St: c0a03000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6231520----T:  6234125 	 St: c10fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6231520----T:  6234125 	 St: c127f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6234125----T:  6236730 	 St: c10f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6234125----T:  6236730 	 St: c09ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6236730----T:  6239335 	 St: c1105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6236730----T:  6239335 	 St: c09ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6239335----T:  6241940 	 St: c1108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6239335----T:  6241940 	 St: c1277000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6241940----T:  6244545 	 St: c1106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6241940----T:  6244545 	 St: c127b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6244545----T:  6247150 	 St: c10fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6244545----T:  6247150 	 St: c09fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6247150----T:  6249755 	 St: c1109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6247150----T:  6249755 	 St: c1281000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6249755----T:  6252360 	 St: c10f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6249755----T:  6252360 	 St: c127e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6252360----T:  6254965 	 St: c1102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6252360----T:  6254965 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6254965----T:  6257570 	 St: c10fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6254965----T:  6257570 	 St: c09f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6257570----T:  6260175 	 St: c10fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6257570----T:  6260175 	 St: c1275000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6260175----T:  6262780 	 St: c1103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6260175----T:  6262780 	 St: c0a07000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6262780----T:  6265385 	 St: c1104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6262781----T:  6265386 	 St: c1285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6271760----T:  6274365 	 St: c1110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6271760----T:  6274365 	 St: c1278000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6274365----T:  6276970 	 St: c110b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6274365----T:  6276970 	 St: c1279000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6276970----T:  6279575 	 St: c110c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6276970----T:  6279575 	 St: c1287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6279575----T:  6282180 	 St: c110f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6279575----T:  6282180 	 St: c0a05000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6282180----T:  6284785 	 St: c110a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6282180----T:  6284785 	 St: c0a09000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6284785----T:  6287390 	 St: c1111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6284785----T:  6287390 	 St: c0a01000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6287390----T:  6289995 	 St: c1113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6287390----T:  6289995 	 St: c1284000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6289995----T:  6292600 	 St: c1121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6289995----T:  6292600 	 St: c0a02000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6292600----T:  6295205 	 St: c1112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6292600----T:  6295205 	 St: c0a08000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6295205----T:  6297810 	 St: c1119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6295205----T:  6297810 	 St: c1289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6297810----T:  6300415 	 St: c1118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6297810----T:  6300415 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6300415----T:  6303020 	 St: c111a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6300415----T:  6303020 	 St: c128e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6303020----T:  6305625 	 St: c110e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6303020----T:  6305625 	 St: c1286000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6305625----T:  6308230 	 St: c1120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6305625----T:  6308230 	 St: c0a04000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6308230----T:  6310835 	 St: c112f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6308230----T:  6310835 	 St: c09fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6310835----T:  6313440 	 St: c1127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6310835----T:  6313440 	 St: c127d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6313440----T:  6316045 	 St: c1128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6313440----T:  6316045 	 St: c09fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6316045----T:  6318650 	 St: c1136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6316045----T:  6318650 	 St: c0a06000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6318650----T:  6321255 	 St: c110d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6318650----T:  6321255 	 St: c127c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6321255----T:  6323860 	 St: c1130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6321255----T:  6323860 	 St: c1283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6323860----T:  6326465 	 St: c1137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6323860----T:  6326465 	 St: c1293000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6326465----T:  6329070 	 St: c1115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6326465----T:  6329070 	 St: c0a0c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6329070----T:  6331675 	 St: c1116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6329070----T:  6331675 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6331675----T:  6334280 	 St: c1117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6331675----T:  6334280 	 St: c128d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6334280----T:  6336885 	 St: c111d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6334280----T:  6336885 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6336885----T:  6339490 	 St: c111e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6336885----T:  6339490 	 St: c0a0a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6339490----T:  6342095 	 St: c111c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6339490----T:  6342095 	 St: c1288000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6342095----T:  6344700 	 St: c1114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6342095----T:  6344700 	 St: c128f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6344700----T:  6347305 	 St: c111b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6344700----T:  6347305 	 St: c1291000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6347305----T:  6349910 	 St: c1123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6347305----T:  6349910 	 St: c1290000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6349910----T:  6352515 	 St: c1125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6349910----T:  6352515 	 St: c128c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6352515----T:  6355120 	 St: c112a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6352515----T:  6355120 	 St: c1295000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6355120----T:  6357725 	 St: c1124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6355120----T:  6357725 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6357725----T:  6360330 	 St: c112d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6357725----T:  6360330 	 St: c0a0d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6360330----T:  6362935 	 St: c111f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6360330----T:  6362935 	 St: c0a0b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6362935----T:  6365540 	 St: c1122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6362935----T:  6365540 	 St: c128a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6365540----T:  6368145 	 St: c113b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6365540----T:  6368145 	 St: c1294000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6368145----T:  6370750 	 St: c112b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6368145----T:  6370750 	 St: c1292000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6370750----T:  6373355 	 St: c1129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6370750----T:  6373355 	 St: c1298000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6373355----T:  6375960 	 St: c112c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6373355----T:  6375960 	 St: c1299000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6375960----T:  6378565 	 St: c1126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6375960----T:  6378565 	 St: c0a17000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6378565----T:  6381170 	 St: c1131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6378565----T:  6381170 	 St: c0a12000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6381170----T:  6383775 	 St: c112e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6381170----T:  6383775 	 St: c1296000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6383775----T:  6386380 	 St: c1138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6383775----T:  6386380 	 St: c0a13000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6386380----T:  6388985 	 St: c1135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6386380----T:  6388985 	 St: c1297000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6388985----T:  6391590 	 St: c1133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6388985----T:  6391590 	 St: c129a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6391590----T:  6394195 	 St: c1134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6391590----T:  6394195 	 St: c128b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6394195----T:  6396800 	 St: c1141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6394195----T:  6396800 	 St: c0a16000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6396800----T:  6399405 	 St: c1132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6396800----T:  6399405 	 St: c0a14000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6399405----T:  6402010 	 St: c1139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6399405----T:  6402010 	 St: c129c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6402010----T:  6404615 	 St: c113c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6402010----T:  6404615 	 St: c0a0e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6404615----T:  6407220 	 St: c113e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6404615----T:  6407220 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6407220----T:  6409825 	 St: c113d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6407220----T:  6409825 	 St: c129d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6409825----T:  6412430 	 St: c113f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6409825----T:  6412430 	 St: c129b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6412430----T:  6415035 	 St: c1143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6412430----T:  6415035 	 St: c0a15000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6415035----T:  6417640 	 St: c1140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6415035----T:  6417640 	 St: c0a18000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6417640----T:  6420245 	 St: c1142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6417640----T:  6420245 	 St: c0a1e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6420245----T:  6422850 	 St: c113a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6420245----T:  6422850 	 St: c0a1b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6422850----T:  6425455 	 St: c1144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6422851----T:  6425456 	 St: c12a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6428948----T:  6431553 	 St: c19e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6428948----T:  6431553 	 St: c0a1c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6431553----T:  6434158 	 St: c19ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6431553----T:  6434158 	 St: c12a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6434158----T:  6436763 	 St: c19f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6434158----T:  6436763 	 St: c12a2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6436763----T:  6439368 	 St: c19e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6436763----T:  6439368 	 St: c0a1d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6439368----T:  6441973 	 St: c19e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6439368----T:  6441973 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6441973----T:  6444578 	 St: c19e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6441973----T:  6444578 	 St: c12a3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6444578----T:  6447183 	 St: c19e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6444578----T:  6447183 	 St: c0a19000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6447183----T:  6449788 	 St: c19eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6447183----T:  6449788 	 St: c0a1a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6449788----T:  6452393 	 St: c19ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6449788----T:  6452393 	 St: c0a11000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6452393----T:  6454998 	 St: c19e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6452393----T:  6454998 	 St: c12a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6454998----T:  6457603 	 St: c19ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6454998----T:  6457603 	 St: c0a22000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6457603----T:  6460208 	 St: c19e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6457603----T:  6460208 	 St: c129e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6460208----T:  6462813 	 St: c19e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6460208----T:  6462813 	 St: c129f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6462813----T:  6465418 	 St: c19e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6462813----T:  6465418 	 St: c12a4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6465418----T:  6468023 	 St: c19ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6465418----T:  6468023 	 St: c12a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6468023----T:  6470628 	 St: c19f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6468023----T:  6470628 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6470628----T:  6473233 	 St: c19e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6470628----T:  6473233 	 St: c0a25000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6473233----T:  6475838 	 St: c19ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6473233----T:  6475838 	 St: c0a27000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6475838----T:  6478443 	 St: c19f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6475838----T:  6478443 	 St: c0a26000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6478443----T:  6481048 	 St: c19fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6478443----T:  6481048 	 St: c0a1f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6481048----T:  6483653 	 St: c19f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6481048----T:  6483653 	 St: c12ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6483653----T:  6486258 	 St: c19f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6483653----T:  6486258 	 St: c12ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6486258----T:  6488863 	 St: c19f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6486258----T:  6488863 	 St: c0a24000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6488863----T:  6491468 	 St: c19f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6488863----T:  6491468 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6491468----T:  6494073 	 St: c19f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6491468----T:  6494073 	 St: c12a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6494073----T:  6496678 	 St: c19f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6494073----T:  6496678 	 St: c12a8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6496678----T:  6499283 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6496678----T:  6499283 	 St: c12a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6499283----T:  6501888 	 St: c19ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6499283----T:  6501888 	 St: c12aa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6501888----T:  6504493 	 St: c1148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6501888----T:  6504493 	 St: c12ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6504493----T:  6507098 	 St: c19fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6504493----T:  6507098 	 St: c0a21000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6507098----T:  6509703 	 St: c1a05000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6507098----T:  6509703 	 St: c12ad000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6509703----T:  6512308 	 St: c19fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6509703----T:  6512308 	 St: c0a28000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6512308----T:  6514913 	 St: c1a0b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6512308----T:  6514913 	 St: c12b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6514913----T:  6517518 	 St: c1149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6514913----T:  6517518 	 St: c0a23000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6517518----T:  6520123 	 St: c19f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6517518----T:  6520123 	 St: c12b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6520123----T:  6522728 	 St: c1a0d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6520123----T:  6522728 	 St: c0a2e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6522728----T:  6525333 	 St: c1147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6522728----T:  6525333 	 St: c0a2f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6525333----T:  6527938 	 St: c1a04000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6525333----T:  6527938 	 St: c0a2a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6527938----T:  6530543 	 St: c19fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6527938----T:  6530543 	 St: c0a33000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6530543----T:  6533148 	 St: c1a03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6530543----T:  6533148 	 St: c0a2b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6533148----T:  6535753 	 St: c1145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6533148----T:  6535753 	 St: c12af000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6535753----T:  6538358 	 St: c1a01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6535753----T:  6538358 	 St: c12b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6538358----T:  6540963 	 St: c1a09000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6538358----T:  6540963 	 St: c0a30000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6540963----T:  6543568 	 St: c1146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6540963----T:  6543568 	 St: c12b7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6543568----T:  6546173 	 St: c19fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6543568----T:  6546173 	 St: c12b5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6546173----T:  6548778 	 St: c1a02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6546173----T:  6548778 	 St: c0a38000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6548778----T:  6551383 	 St: c1a08000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6548778----T:  6551383 	 St: c0a31000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6551383----T:  6553988 	 St: c1a0a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6551383----T:  6553988 	 St: c12b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6553988----T:  6556593 	 St: c114c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6553988----T:  6556593 	 St: c0a2c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6556593----T:  6559198 	 St: c114d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6556593----T:  6559198 	 St: c0a2d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6559198----T:  6561803 	 St: c1a07000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6559198----T:  6561803 	 St: c0a34000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6561803----T:  6564408 	 St: c114e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6561803----T:  6564408 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6564408----T:  6567013 	 St: c114b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564408----T:  6567013 	 St: c12b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6567013----T:  6569618 	 St: c114a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6567013----T:  6569618 	 St: c0a39000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6569618----T:  6572223 	 St: c1a06000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6569618----T:  6572223 	 St: c0a36000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6572223----T:  6574828 	 St: c1a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6572223----T:  6574828 	 St: c12b8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6574828----T:  6577433 	 St: c114f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6574828----T:  6577433 	 St: c0a29000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6577433----T:  6580038 	 St: c1a0c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6577433----T:  6580038 	 St: c0a35000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6580038----T:  6582643 	 St: c1a0e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6580038----T:  6582643 	 St: c0a3d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6582643----T:  6585248 	 St: c1152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6582643----T:  6585248 	 St: c0a3f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6585248----T:  6587853 	 St: c115a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585248----T:  6587853 	 St: c12be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6587853----T:  6590458 	 St: c1161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6587853----T:  6590458 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6590458----T:  6593063 	 St: c1150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6590458----T:  6593063 	 St: c12b3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6593063----T:  6595668 	 St: c1154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6593063----T:  6595668 	 St: c12bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6595668----T:  6598273 	 St: c1155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6595668----T:  6598273 	 St: c0a49000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6598273----T:  6600878 	 St: c1157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6598273----T:  6600878 	 St: c12bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6600878----T:  6603483 	 St: c115b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6600878----T:  6603483 	 St: c12c1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6603483----T:  6606088 	 St: c115c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6603483----T:  6606088 	 St: c0a3e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6606088----T:  6608693 	 St: c1151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6606088----T:  6608693 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6608693----T:  6611298 	 St: c115d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6608693----T:  6611298 	 St: c12c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6611298----T:  6613903 	 St: c1158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6611298----T:  6613903 	 St: c12ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6613903----T:  6616508 	 St: c1153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6613903----T:  6616508 	 St: c12c8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6616508----T:  6619113 	 St: c1159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6616508----T:  6619113 	 St: c0a32000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6619113----T:  6621718 	 St: c115f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6619113----T:  6621718 	 St: c0a44000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6621718----T:  6624323 	 St: c1160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6621718----T:  6624323 	 St: c12c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6624323----T:  6626928 	 St: c1156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6624323----T:  6626928 	 St: c0a45000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6626928----T:  6629533 	 St: c115e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6626928----T:  6629533 	 St: c0a37000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6629533----T:  6632138 	 St: c1167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6629533----T:  6632138 	 St: c12bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6632138----T:  6634743 	 St: c116e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6632138----T:  6634743 	 St: c12bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6634743----T:  6637348 	 St: c1162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6634743----T:  6637348 	 St: c12c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6637348----T:  6639953 	 St: c1163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6637348----T:  6639953 	 St: c0a47000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6639953----T:  6642558 	 St: c1164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6639953----T:  6642558 	 St: c12c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6642558----T:  6645163 	 St: c1165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6642558----T:  6645163 	 St: c0a4d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6645163----T:  6647768 	 St: c1166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6645163----T:  6647768 	 St: c0a48000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6647768----T:  6650373 	 St: c1168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6647768----T:  6650373 	 St: c12b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6650373----T:  6652978 	 St: c1170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6650373----T:  6652978 	 St: c12c5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6652978----T:  6655583 	 St: c116f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6652978----T:  6655583 	 St: c12cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6655583----T:  6658188 	 St: c116d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6655583----T:  6658188 	 St: c12c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6658188----T:  6660793 	 St: c1175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6658188----T:  6660793 	 St: c0a3c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6660793----T:  6663398 	 St: c116a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6660793----T:  6663398 	 St: c0a4a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6663398----T:  6666003 	 St: c117b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6663398----T:  6666003 	 St: c0a43000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6666003----T:  6668608 	 St: c1169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6666003----T:  6668608 	 St: c12d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6668608----T:  6671213 	 St: c117d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6668608----T:  6671213 	 St: c0a41000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6671213----T:  6673818 	 St: c1174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6671213----T:  6673818 	 St: c0a42000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6673818----T:  6676423 	 St: c116c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6673818----T:  6676423 	 St: c0a4e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6676423----T:  6679028 	 St: c1173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6676423----T:  6679028 	 St: c12cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6679028----T:  6681633 	 St: c1171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6679028----T:  6681633 	 St: c0a4c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6681633----T:  6684238 	 St: c1179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6681633----T:  6684238 	 St: c0a3a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6684238----T:  6686843 	 St: c116b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6684238----T:  6686843 	 St: c12ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6686843----T:  6689448 	 St: c1172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6686843----T:  6689448 	 St: c12d4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6689448----T:  6692053 	 St: c1178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6689448----T:  6692053 	 St: c12d0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6692053----T:  6694658 	 St: c117a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6692053----T:  6694658 	 St: c12c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6694658----T:  6697263 	 St: c1177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6694658----T:  6697263 	 St: c0a46000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6697263----T:  6699868 	 St: c1176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6697263----T:  6699868 	 St: c0a3b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6699868----T:  6702473 	 St: c117f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6699868----T:  6702473 	 St: c12c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6702473----T:  6705078 	 St: c117c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6702473----T:  6705078 	 St: c12d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6705078----T:  6707683 	 St: c117e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6705079----T:  6707684 	 St: c12d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6711193----T:  6713798 	 St: c1a15000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6711193----T:  6713798 	 St: c12dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6713798----T:  6716403 	 St: c1a16000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6713798----T:  6716403 	 St: c12d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6716403----T:  6719008 	 St: c1a1d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6716403----T:  6719008 	 St: c12cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6719008----T:  6721613 	 St: c1a24000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6719008----T:  6721613 	 St: c0a4b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6721613----T:  6724218 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6721613----T:  6724218 	 St: c12d3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6724218----T:  6726823 	 St: c1a11000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6724218----T:  6726823 	 St: c12da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6726823----T:  6729428 	 St: c1a12000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6726823----T:  6729428 	 St: c12d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6729428----T:  6732033 	 St: c1a13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6729428----T:  6732033 	 St: c12d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6732033----T:  6734638 	 St: c1a14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6732033----T:  6734638 	 St: c12de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6734638----T:  6737243 	 St: c1a18000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6734638----T:  6737243 	 St: c12dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6737243----T:  6739848 	 St: c1a19000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6737243----T:  6739848 	 St: c12ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6739848----T:  6742453 	 St: c1a1a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6739848----T:  6742453 	 St: c12d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6742453----T:  6745058 	 St: c1a1c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6742453----T:  6745058 	 St: c12cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6745058----T:  6747663 	 St: c1a2b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6745058----T:  6747663 	 St: c12db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6747663----T:  6750268 	 St: c1a25000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6747663----T:  6750268 	 St: c0a4f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6750268----T:  6752873 	 St: c1a2c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6750268----T:  6752873 	 St: c12df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6752873----T:  6755478 	 St: c1a17000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6752873----T:  6755478 	 St: c0a50000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6755478----T:  6758083 	 St: c1a1e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6755478----T:  6758083 	 St: c0a51000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6758083----T:  6760688 	 St: c1a1f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6758083----T:  6760688 	 St: c0a52000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6760688----T:  6763293 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6760688----T:  6763293 	 St: c0a54000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6763293----T:  6765898 	 St: c1a26000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6763293----T:  6765898 	 St: c0a53000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6765898----T:  6768503 	 St: c1a27000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6765898----T:  6768503 	 St: c0a55000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6768503----T:  6771108 	 St: c1a1b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6768503----T:  6771108 	 St: c12e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6771108----T:  6773713 	 St: c1a21000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6771108----T:  6773713 	 St: c12e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6773713----T:  6776318 	 St: c1a28000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6773713----T:  6776318 	 St: c12e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6776318----T:  6778923 	 St: c1a22000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6776318----T:  6778923 	 St: c12e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6778923----T:  6781528 	 St: c1a29000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6778923----T:  6781528 	 St: c12e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6781528----T:  6784133 	 St: c1a23000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6781528----T:  6784133 	 St: c12e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6784133----T:  6786738 	 St: c1a2a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6784133----T:  6786738 	 St: c0a56000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6786738----T:  6789343 	 St: c1a3a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6786738----T:  6789343 	 St: c0a5d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6789343----T:  6791948 	 St: c1a2f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6789343----T:  6791948 	 St: c0a58000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6791948----T:  6794553 	 St: c1a30000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6791948----T:  6794553 	 St: c0a59000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6794553----T:  6797158 	 St: c1a33000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6794553----T:  6797158 	 St: c0a5b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6797158----T:  6799763 	 St: c1a37000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6797158----T:  6799763 	 St: c0a57000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6799763----T:  6802368 	 St: c1a34000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6799763----T:  6802368 	 St: c0a62000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6802368----T:  6804973 	 St: c1a2d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6802368----T:  6804973 	 St: c0a6b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6804973----T:  6807578 	 St: c1a2e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6804973----T:  6807578 	 St: c0a67000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6807578----T:  6810183 	 St: c1a3b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6807578----T:  6810183 	 St: c0a6a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6810183----T:  6812788 	 St: c1a31000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6810183----T:  6812788 	 St: c0a60000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6812788----T:  6815393 	 St: c1a38000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6812788----T:  6815393 	 St: c0a61000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6815393----T:  6817998 	 St: c1a39000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6815393----T:  6817998 	 St: c0a66000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6817998----T:  6820603 	 St: c1a36000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6817998----T:  6820603 	 St: c0a69000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6820603----T:  6823208 	 St: c1a32000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6820603----T:  6823208 	 St: c0a68000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6823208----T:  6825813 	 St: c1a3c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6823208----T:  6825813 	 St: c0a63000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6825813----T:  6828418 	 St: c1a44000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6825813----T:  6828418 	 St: c0a64000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6828418----T:  6831023 	 St: c1a3d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6828418----T:  6831023 	 St: c0a79000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6831023----T:  6833628 	 St: c1a35000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6831023----T:  6833628 	 St: c12e8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6833628----T:  6836233 	 St: c1a46000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6833628----T:  6836233 	 St: c12e9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6836233----T:  6838838 	 St: c1a3e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6836233----T:  6838838 	 St: c12ed000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6838838----T:  6841443 	 St: c1a3f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6838838----T:  6841443 	 St: c12e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6841443----T:  6844048 	 St: c1a42000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6841443----T:  6844048 	 St: c12eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6844048----T:  6846653 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6844048----T:  6846653 	 St: c12f2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6846653----T:  6849258 	 St: c1a41000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6846653----T:  6849258 	 St: c12e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6849258----T:  6851863 	 St: c1a45000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6849258----T:  6851863 	 St: c0a5e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6851863----T:  6854468 	 St: c1a43000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6851863----T:  6854468 	 St: c0a70000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6854468----T:  6857073 	 St: c1a49000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6854468----T:  6857073 	 St: c0a5c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6857073----T:  6859678 	 St: c1185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6857073----T:  6859678 	 St: c0a71000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6859678----T:  6862283 	 St: c1a48000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6859678----T:  6862283 	 St: c0a65000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6862283----T:  6864888 	 St: c1a47000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6862283----T:  6864888 	 St: c0a5f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6864888----T:  6867493 	 St: c1186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6864888----T:  6867493 	 St: c0a78000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6867493----T:  6870098 	 St: c118d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6867493----T:  6870098 	 St: c0a72000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6870098----T:  6872703 	 St: c1194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6870098----T:  6872703 	 St: c0a5a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6872703----T:  6875308 	 St: c1180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6872703----T:  6875308 	 St: c0a6c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6875308----T:  6877913 	 St: c1181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6875308----T:  6877913 	 St: c12f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6877913----T:  6880518 	 St: c1182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6877913----T:  6880518 	 St: c0a7a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6880518----T:  6883123 	 St: c1183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6880518----T:  6883123 	 St: c12f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6883123----T:  6885728 	 St: c1184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6883123----T:  6885728 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6885728----T:  6888333 	 St: c1188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6885728----T:  6888333 	 St: c0a6e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6888333----T:  6890938 	 St: c1189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6888333----T:  6890938 	 St: c12f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6890938----T:  6893543 	 St: c118a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6890938----T:  6893543 	 St: c12f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6893543----T:  6896148 	 St: c118c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6893543----T:  6896148 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6896148----T:  6898753 	 St: c119b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6896148----T:  6898753 	 St: c12fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6898753----T:  6901358 	 St: c1195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6898753----T:  6901358 	 St: c0a6f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6901358----T:  6903963 	 St: c119c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6901358----T:  6903963 	 St: c0a77000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6903963----T:  6906568 	 St: c1187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6903963----T:  6906568 	 St: c0a74000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6906568----T:  6909173 	 St: c118e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6906568----T:  6909173 	 St: c12f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6909173----T:  6911778 	 St: c118f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6909173----T:  6911778 	 St: c12f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6911778----T:  6914383 	 St: c1190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6911778----T:  6914383 	 St: c12f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6914383----T:  6916988 	 St: c1196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6914383----T:  6916988 	 St: c0a73000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6916988----T:  6919593 	 St: c1197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6916988----T:  6919593 	 St: c12fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6919593----T:  6922198 	 St: c118b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6919593----T:  6922198 	 St: c0a76000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6922198----T:  6924803 	 St: c1191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6922198----T:  6924803 	 St: c0a81000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6924803----T:  6927408 	 St: c1198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6924803----T:  6927408 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6927408----T:  6930013 	 St: c1192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6927408----T:  6930013 	 St: c0a75000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6930013----T:  6932618 	 St: c1199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6930013----T:  6932618 	 St: c0a7d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6932618----T:  6935223 	 St: c1193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6932618----T:  6935223 	 St: c0a7e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6935223----T:  6937828 	 St: c119a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6935223----T:  6937828 	 St: c0a84000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6937828----T:  6940433 	 St: c11aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6937828----T:  6940433 	 St: c0a87000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6940433----T:  6943038 	 St: c119f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6940433----T:  6943038 	 St: c12f5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6943038----T:  6945643 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6943038----T:  6945643 	 St: c12fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6945643----T:  6948248 	 St: c11a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6945643----T:  6948248 	 St: c0a7b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6948248----T:  6950853 	 St: c11a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6948248----T:  6950853 	 St: c1309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6950853----T:  6953458 	 St: c11a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6950853----T:  6953458 	 St: c0a82000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6953458----T:  6956063 	 St: c119d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6953458----T:  6956063 	 St: c0a88000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6956063----T:  6958668 	 St: c119e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6956063----T:  6958668 	 St: c1301000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6958668----T:  6961273 	 St: c11ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6958668----T:  6961273 	 St: c12ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6961273----T:  6963878 	 St: c11a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6961273----T:  6963878 	 St: c12ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6963878----T:  6966483 	 St: c11a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6963878----T:  6966483 	 St: c0a89000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6966483----T:  6969088 	 St: c11a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6966483----T:  6969088 	 St: c12f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6969088----T:  6971693 	 St: c11a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6969088----T:  6971693 	 St: c0a7c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6971693----T:  6974298 	 St: c11a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6971693----T:  6974298 	 St: c0a7f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6974298----T:  6976903 	 St: c11ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6974298----T:  6976903 	 St: c0a86000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6976903----T:  6979508 	 St: c11b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6976903----T:  6979508 	 St: c0a8a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6979508----T:  6982113 	 St: c11ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6979508----T:  6982113 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6982113----T:  6984718 	 St: c11a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6982113----T:  6984718 	 St: c1302000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6984718----T:  6987323 	 St: c11b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6984718----T:  6987323 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6987323----T:  6989928 	 St: c11ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6987323----T:  6989928 	 St: c0a83000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6989928----T:  6992533 	 St: c11af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6989928----T:  6992533 	 St: c130a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6992533----T:  6995138 	 St: c11b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6992533----T:  6995138 	 St: c12ef000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6995138----T:  6997743 	 St: c11b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6995138----T:  6997743 	 St: c0a8b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  6997743----T:  7000348 	 St: c11b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6997743----T:  7000348 	 St: c12fe000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7000348----T:  7002953 	 St: c11b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7000348----T:  7002953 	 St: c1308000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7002953----T:  7005558 	 St: c11b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7002953----T:  7005558 	 St: c0a85000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7005558----T:  7008163 	 St: c11b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7005558----T:  7008163 	 St: c12ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7008163----T:  7010768 	 St: c11b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7008163----T:  7010768 	 St: c0a6d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7010768----T:  7013373 	 St: c11b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7010769----T:  7013374 	 St: c12ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7014630----T:  7017235 	 St: c1a50000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7014630----T:  7017235 	 St: c1303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7017235----T:  7019840 	 St: c1a51000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7017235----T:  7019840 	 St: c1304000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7019840----T:  7022445 	 St: c1a58000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7019840----T:  7022445 	 St: c1310000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7022445----T:  7025050 	 St: c1a4a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7022445----T:  7025050 	 St: c130e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7025050----T:  7027655 	 St: c1a59000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7025050----T:  7027655 	 St: c1306000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7027655----T:  7030260 	 St: c1a4c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7027655----T:  7030260 	 St: c1307000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7030260----T:  7032865 	 St: c1a4d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7030260----T:  7032865 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7032865----T:  7035470 	 St: c1a4b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7032865----T:  7035470 	 St: c1311000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7035470----T:  7038075 	 St: c1a52000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7035470----T:  7038075 	 St: c1305000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7038075----T:  7040680 	 St: c1a53000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7038075----T:  7040680 	 St: c0a8f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7040680----T:  7043285 	 St: c1a54000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7040680----T:  7043285 	 St: c0a8e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7043285----T:  7045890 	 St: c1a4f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7043285----T:  7045890 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7045890----T:  7048495 	 St: c1a4e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7045890----T:  7048495 	 St: c130b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7048495----T:  7051100 	 St: c1a55000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7048495----T:  7051100 	 St: c0a8c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7051100----T:  7053705 	 St: c1a56000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7051100----T:  7053705 	 St: c1312000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7053705----T:  7056310 	 St: c1a5a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7053705----T:  7056310 	 St: c1318000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7056310----T:  7058915 	 St: c1a57000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7056310----T:  7058915 	 St: c130d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7058915----T:  7061520 	 St: c1a5b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7058915----T:  7061520 	 St: c1316000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7061520----T:  7064125 	 St: c1a5d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7061520----T:  7064125 	 St: c130c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7064125----T:  7066730 	 St: c1a5e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7064125----T:  7066730 	 St: c130f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7066730----T:  7069335 	 St: c1a5c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7066730----T:  7069335 	 St: c1317000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7069335----T:  7071940 	 St: c1a5f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7069335----T:  7071940 	 St: c1314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7071940----T:  7074545 	 St: c11c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7071940----T:  7074545 	 St: c12fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7074545----T:  7077150 	 St: c11c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7074545----T:  7077150 	 St: c0a8d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7077150----T:  7079755 	 St: c11c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7077150----T:  7079755 	 St: c131a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7079755----T:  7082360 	 St: c11ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7079755----T:  7082360 	 St: c1319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7082360----T:  7084965 	 St: c11c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7082360----T:  7084965 	 St: c1313000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7084965----T:  7087570 	 St: c11bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7084965----T:  7087570 	 St: c131b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7087570----T:  7090175 	 St: c11bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7087570----T:  7090175 	 St: c131c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7090175----T:  7092780 	 St: c11bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7090175----T:  7092780 	 St: c1315000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7092780----T:  7095385 	 St: c11c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7092780----T:  7095385 	 St: c0a90000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7095385----T:  7097990 	 St: c11c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7095385----T:  7097990 	 St: c131e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7097990----T:  7100595 	 St: c11c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7097990----T:  7100595 	 St: c0a91000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7100595----T:  7103200 	 St: c11bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7100595----T:  7103200 	 St: c131f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7103200----T:  7105805 	 St: c11be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7103200----T:  7105805 	 St: c0a93000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7105805----T:  7108410 	 St: c11c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7105805----T:  7108410 	 St: c0a9b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7108410----T:  7111015 	 St: c11c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7108410----T:  7111015 	 St: c131d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7111015----T:  7113620 	 St: c11ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7111015----T:  7113620 	 St: c0a94000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7113620----T:  7116225 	 St: c11c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7113620----T:  7116225 	 St: c1320000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7116225----T:  7118830 	 St: c11cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7116225----T:  7118830 	 St: c0a9d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7118830----T:  7121435 	 St: c11cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7118830----T:  7121435 	 St: c0a99000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7121435----T:  7124040 	 St: c11ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7121435----T:  7124040 	 St: c0a9f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7124040----T:  7126645 	 St: c11cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7124040----T:  7126645 	 St: c0a97000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7126645----T:  7129250 	 St: c11cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7126646----T:  7129251 	 St: c1321000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  7130237----T:  7132842 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7130237----T:  7138477 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7141082----T:  7143687 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7141082----T:  7149322 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7151927----T:  7154532 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7151927----T:  7167622 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7170227----T:  7172832 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7170227----T:  7200950 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7203555----T:  7206160 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7203555----T:  7264391 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7266996----T:  7269601 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7266996----T:  7388085 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7390690----T:  7393295 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7390690----T:  7398930 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7401535----T:  7404140 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7401535----T:  7409775 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7412380----T:  7414985 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7412380----T:  7428075 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7430680----T:  7433285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7430680----T:  7461403 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7464008----T:  7466613 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7464008----T:  7524844 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7527449----T:  7530054 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7527449----T:  7648538 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7651143----T:  7653748 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7651143----T:  7659383 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7661988----T:  7664593 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7661988----T:  7670228 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7672833----T:  7675438 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7672833----T:  7688528 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7691133----T:  7693738 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7691133----T:  7721856 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7724461----T:  7727066 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7724461----T:  7785297 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  7787902----T:  7790507 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7787902----T:  7908991 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  7911596----T:  7914201 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7911596----T:  7919836 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7922441----T:  7925046 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7922441----T:  7930681 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  7933286----T:  7935891 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7933286----T:  7948981 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  7951586----T:  7954191 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7951586----T:  7982309 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  7984914----T:  7987519 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  7984914----T:  8045750 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8048355----T:  8050960 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8048355----T:  8169444 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8172049----T:  8174654 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8172049----T:  8180289 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8182894----T:  8185499 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8182894----T:  8191134 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8193739----T:  8196344 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8193739----T:  8209434 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8212039----T:  8214644 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8212039----T:  8242762 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8245367----T:  8247972 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8245367----T:  8306203 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8308808----T:  8311413 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8308808----T:  8429897 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8432502----T:  8435107 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8432502----T:  8440742 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8443347----T:  8445952 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8443347----T:  8451587 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8454192----T:  8456797 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8454192----T:  8469887 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8472492----T:  8475097 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8472492----T:  8503215 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8505820----T:  8508425 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8505820----T:  8566656 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8569261----T:  8571866 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8569261----T:  8690350 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8692955----T:  8695560 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8692955----T:  8701195 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8703800----T:  8706405 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8703800----T:  8712040 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8714645----T:  8717250 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8714645----T:  8730340 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8732945----T:  8735550 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8732945----T:  8763668 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  8766273----T:  8768878 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8766273----T:  8827109 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  8829714----T:  8832319 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8829714----T:  8950803 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  8953408----T:  8956013 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8953408----T:  8961648 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8964253----T:  8966858 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8964253----T:  8972493 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  8975098----T:  8977703 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8975098----T:  8990793 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  8993398----T:  8996003 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  8993398----T:  9018950 	 St: 0 Sz: 212992 	 Sm: 0 	 T: device_sync(17.253208)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 5507366(cycle), 3718.680664(us)
Tot_kernel_exec_time_and_fault_time: 45627656(cycle), 30808.679688(us)
Tot_memcpy_h2d_time: 4557454(cycle), 3077.281494(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 4557454(cycle), 3077.281494(us)
Tot_devicesync_time: 3069889(cycle), 2072.848633(us)
Tot_writeback_time: 1794845(cycle), 1211.914307(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 4864734(cycle), 3284.762939(us)
GPGPU-Sim: *** exit detected ***
