//
// Milkyway Hierarchical Verilog Dump:
// Generated on 01/27/2017 at 09:52:37
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :i2c_master_top
// Cell Name    :i2c_master_top
// Hierarchy delimiter:'/'
// Write Command : write_verilog ./output_pnr/i2c_master_top_icc.v -pg -no_physical_only_cells
//


module i2c_master_bit_ctrl_DW01_dec_1 (SUM , A , \VDD! , \VSS! );
output [15:0] SUM ;
input  [15:0] A ;
input  \VDD! ;
input  \VSS! ;

supply1 \VDD! ;
supply0 \VSS! ;


INV_X1 U1 (.A ( n27 ) , .ZN ( n7 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U9 (.A ( n22 ) , .ZN ( SUM[9] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U8 (.A ( n37 ) , .ZN ( SUM[11] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U7 (.A ( n35 ) , .ZN ( SUM[12] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U6 (.A ( n36 ) , .ZN ( n4 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U5 (.A ( n31 ) , .ZN ( n11 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U4 (.A ( n30 ) , .ZN ( n10 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U3 (.A ( n29 ) , .ZN ( n9 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U2 (.A ( n28 ) , .ZN ( n8 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OR2_X1 U17 (.A1 ( n7 ) , .A2 ( A[6] ) , .ZN ( n1 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U16 (.A ( A[1] ) , .ZN ( n13 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U15 (.A ( A[2] ) , .ZN ( n14 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U14 (.A ( A[3] ) , .ZN ( n15 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U13 (.A ( A[4] ) , .ZN ( n16 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U12 (.A ( A[5] ) , .ZN ( n17 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U11 (.A ( A[6] ) , .ZN ( n18 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U10 (.A ( n26 ) , .ZN ( SUM[7] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U25 (.A ( n1 ) , .B1 ( n27 ) , .B2 ( n18 ) , .ZN ( SUM[6] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U24 (.A ( n25 ) , .B1 ( n1 ) , .B2 ( A[7] ) , .ZN ( n26 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U23 (.A ( n23 ) , .B1 ( n25 ) , .B2 ( n19 ) , .ZN ( SUM[8] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U22 (.A ( n24 ) , .B1 ( n23 ) , .B2 ( A[9] ) , .ZN ( n22 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U21 (.A ( A[13] ) , .ZN ( n21 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U20 (.A ( A[10] ) , .ZN ( n20 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U19 (.A ( A[0] ) , .ZN ( SUM[0] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U18 (.A ( A[8] ) , .ZN ( n19 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
XNOR2_X1 U33 (.A ( A[14] ) , .B ( n33 ) , .ZN ( SUM[14] ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U32 (.A1 ( A[14] ) , .A2 ( n33 ) , .ZN ( n32 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
XOR2_X1 U31 (.A ( A[15] ) , .B ( n32 ) , .Z ( SUM[15] ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U30 (.A ( n11 ) , .B1 ( SUM[0] ) , .B2 ( n13 ) , .ZN ( SUM[1] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U29 (.A ( n10 ) , .B1 ( n31 ) , .B2 ( n14 ) , .ZN ( SUM[2] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U28 (.A ( n9 ) , .B1 ( n30 ) , .B2 ( n15 ) , .ZN ( SUM[3] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U27 (.A ( n8 ) , .B1 ( n29 ) , .B2 ( n16 ) , .ZN ( SUM[4] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U26 (.A ( n7 ) , .B1 ( n28 ) , .B2 ( n17 ) , .ZN ( SUM[5] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U41 (.A1 ( n24 ) , .A2 ( n20 ) , .ZN ( n38 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U40 (.A ( n38 ) , .B1 ( n24 ) , .B2 ( n20 ) , .ZN ( SUM[10] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U39 (.A1 ( n38 ) , .A2 ( A[11] ) , .ZN ( n36 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AOI21_X1 U38 (.A ( n36 ) , .B1 ( n38 ) , .B2 ( A[11] ) , .ZN ( n37 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U37 (.A1 ( n4 ) , .A2 ( A[12] ) , .ZN ( n34 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AOI21_X1 U36 (.A ( n34 ) , .B1 ( n4 ) , .B2 ( A[12] ) , .ZN ( n35 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U35 (.A1 ( n34 ) , .A2 ( n21 ) , .ZN ( n33 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U34 (.A ( n33 ) , .B1 ( n34 ) , .B2 ( n21 ) , .ZN ( SUM[13] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U49 (.A1 ( A[1] ) , .A2 ( A[0] ) , .ZN ( n31 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U48 (.A1 ( n11 ) , .A2 ( A[2] ) , .ZN ( n30 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U47 (.A1 ( n10 ) , .A2 ( A[3] ) , .ZN ( n29 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U46 (.A1 ( n9 ) , .A2 ( A[4] ) , .ZN ( n28 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U45 (.A1 ( n8 ) , .A2 ( A[5] ) , .ZN ( n27 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U44 (.A1 ( n1 ) , .A2 ( A[7] ) , .ZN ( n25 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U43 (.A1 ( n25 ) , .A2 ( n19 ) , .ZN ( n23 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U42 (.A1 ( n23 ) , .A2 ( A[9] ) , .ZN ( n24 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
endmodule




module i2c_master_bit_ctrl_DW01_dec_0 (SUM , \VDD! , \VSS! , A );
output [13:0] SUM ;
input  \VDD! ;
input  \VSS! ;
input  [13:0] A ;

supply1 \VDD! ;
supply0 \VSS! ;


INV_X1 U3 (.A ( n26 ) , .ZN ( n6 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U2 (.A ( n25 ) , .ZN ( n5 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U1 (.A ( n32 ) , .ZN ( n2 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U11 (.A ( A[3] ) , .ZN ( n13 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U10 (.A ( A[4] ) , .ZN ( n14 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U9 (.A ( A[5] ) , .ZN ( n15 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U8 (.A ( A[6] ) , .ZN ( n16 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U7 (.A ( n24 ) , .ZN ( SUM[7] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U6 (.A ( n29 ) , .ZN ( n9 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U5 (.A ( n28 ) , .ZN ( n8 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U4 (.A ( n27 ) , .ZN ( n7 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U19 (.A ( A[8] ) , .ZN ( n17 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U18 (.A ( A[11] ) , .ZN ( n19 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U17 (.A ( A[10] ) , .ZN ( n18 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U16 (.A ( A[0] ) , .ZN ( SUM[0] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OR2_X1 U15 (.A1 ( n5 ) , .A2 ( A[6] ) , .ZN ( n1 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U14 (.A ( n20 ) , .ZN ( SUM[9] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U13 (.A ( A[1] ) , .ZN ( n11 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U12 (.A ( A[2] ) , .ZN ( n12 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U27 (.A ( n8 ) , .B1 ( n29 ) , .B2 ( n12 ) , .ZN ( SUM[2] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U26 (.A ( n7 ) , .B1 ( n28 ) , .B2 ( n13 ) , .ZN ( SUM[3] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U25 (.A ( n6 ) , .B1 ( n27 ) , .B2 ( n14 ) , .ZN ( SUM[4] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U24 (.A ( n5 ) , .B1 ( n26 ) , .B2 ( n15 ) , .ZN ( SUM[5] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U23 (.A ( n1 ) , .B1 ( n25 ) , .B2 ( n16 ) , .ZN ( SUM[6] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U22 (.A ( n23 ) , .B1 ( n1 ) , .B2 ( A[7] ) , .ZN ( n24 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U21 (.A ( n21 ) , .B1 ( n23 ) , .B2 ( n17 ) , .ZN ( SUM[8] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U20 (.A ( n22 ) , .B1 ( n21 ) , .B2 ( A[9] ) , .ZN ( n20 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U35 (.A1 ( n22 ) , .A2 ( n18 ) , .ZN ( n32 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U34 (.A ( n32 ) , .B1 ( n22 ) , .B2 ( n18 ) , .ZN ( SUM[10] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U33 (.A1 ( n2 ) , .A2 ( n19 ) , .ZN ( n31 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U32 (.A ( n31 ) , .B1 ( n2 ) , .B2 ( n19 ) , .ZN ( SUM[11] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
XNOR2_X1 U31 (.A ( A[12] ) , .B ( n31 ) , .ZN ( SUM[12] ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U30 (.A1 ( A[12] ) , .A2 ( n31 ) , .ZN ( n30 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
XOR2_X1 U29 (.A ( A[13] ) , .B ( n30 ) , .Z ( SUM[13] ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U28 (.A ( n9 ) , .B1 ( SUM[0] ) , .B2 ( n11 ) , .ZN ( SUM[1] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U43 (.A1 ( A[1] ) , .A2 ( A[0] ) , .ZN ( n29 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U42 (.A1 ( n9 ) , .A2 ( A[2] ) , .ZN ( n28 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U41 (.A1 ( n8 ) , .A2 ( A[3] ) , .ZN ( n27 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U40 (.A1 ( n7 ) , .A2 ( A[4] ) , .ZN ( n26 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U39 (.A1 ( n6 ) , .A2 ( A[5] ) , .ZN ( n25 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U38 (.A1 ( n1 ) , .A2 ( A[7] ) , .ZN ( n23 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U37 (.A1 ( n23 ) , .A2 ( n17 ) , .ZN ( n21 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U36 (.A1 ( n21 ) , .A2 ( A[9] ) , .ZN ( n22 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
endmodule




module i2c_master_bit_ctrl (dout , scl_o , scl_oen , sda_o , sda_oen , 
    \VDD! , \VSS! , nReset_hfs_netlink_0 , din , scl_i , sda_i , VDD , 
    VSS , cmd_ack , busy , al , cmd , clk , rst , nReset , ena , 
    clk_cnt , nReset_hfs_netlink_1 , nReset_hfs_netlink_2 , 
    nReset_hfs_netlink_3 , rst_hfs_netlink_4 , rst_hfs_netlink_5 , 
    rst_hfs_netlink_6 , rst_hfs_netlink_7 );
output dout ;
output scl_o ;
output scl_oen ;
output sda_o ;
output sda_oen ;
input  \VDD! ;
input  \VSS! ;
input  nReset_hfs_netlink_0 ;
input  din ;
input  scl_i ;
input  sda_i ;
input  VDD ;
input  VSS ;
output cmd_ack ;
output busy ;
output al ;
input  [3:0] cmd ;
input  clk ;
input  rst ;
input  nReset ;
input  ena ;
input  [15:0] clk_cnt ;
input  nReset_hfs_netlink_1 ;
input  nReset_hfs_netlink_2 ;
input  nReset_hfs_netlink_3 ;
input  rst_hfs_netlink_4 ;
input  rst_hfs_netlink_5 ;
input  rst_hfs_netlink_6 ;
input  rst_hfs_netlink_7 ;

supply1 \VDD! ;
supply0 \VSS! ;
wire [15:0] cnt ;
wire [13:0] filter_cnt ;



i2c_master_bit_ctrl_DW01_dec_1 sub_228 (
    .SUM ( {N49 , N48 , N47 , N46 , N45 , N44 , N43 , N42 , N41 , N40 , 
	N3910 , N3810 , N3710 , N36 , N35 , N34 } ) , 
    .A ( cnt ) , .\VDD! ( \VDD! ) , .\VSS! ( \VSS! ) ) ;


i2c_master_bit_ctrl_DW01_dec_0 sub_260 (
    .SUM ( {N90 , N89 , N88 , N871 , N86 , N85 , N84 , N83 , N821 , N81 , 
	N800 , N79 , N78 , N77 } ) , 
    .\VDD! ( \VDD! ) , .\VSS! ( \VSS! ) , .A ( filter_cnt ) ) ;

CLKBUF_X1 U296 (.A ( nReset_hfs_netlink_0 ) , .Z ( n420 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U295 (.A ( nReset_hfs_netlink_0 ) , .Z ( n419 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U294 (.A ( n377 ) , .Z ( n418 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U293 (.A ( nReset ) , .Z ( n417 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U292 (.A ( nReset ) , .Z ( n416 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U291 (.A ( n376 ) , .Z ( n415 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U290 (.A ( n377 ) , .Z ( n414 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U289 (.A ( n376 ) , .Z ( n413 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U288 (.A ( n377 ) , .Z ( n412 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U287 (.A ( n377 ) , .Z ( n411 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U286 (.A ( n376 ) , .Z ( n409 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U285 (.A ( n376 ) , .Z ( n408 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U284 (.A ( rst_hfs_netlink_6 ) , .Z ( n407 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U283 (.A ( rst_hfs_netlink_5 ) , .Z ( n406 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U282 (.A ( rst_hfs_netlink_5 ) , .Z ( n405 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U281 (.A ( rst_hfs_netlink_5 ) , .Z ( n404 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U280 (.A ( rst_hfs_netlink_5 ) , .Z ( n403 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U267 (.A ( nReset_hfs_netlink_1 ) , .Z ( n402 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U266 (.A ( n378 ) , .Z ( n401 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U265 (.A ( n378 ) , .Z ( n400 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U260 (.A ( n378 ) , .Z ( n399 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U259 (.A ( nReset_hfs_netlink_1 ) , .Z ( n398 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U258 (.A ( n7 ) , .ZN ( n397 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U257 (.A ( n7 ) , .ZN ( n396 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U256 (.A ( n7 ) , .ZN ( n395 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U255 (.A ( n970 ) , .ZN ( n394 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U253 (.A ( n970 ) , .ZN ( n393 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U252 (.A ( n970 ) , .ZN ( n392 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U251 (.A ( n3 ) , .ZN ( n391 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U249 (.A ( n3 ) , .ZN ( n390 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U248 (.A ( n3 ) , .ZN ( n389 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U247 (.A ( n990 ) , .ZN ( n388 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U246 (.A ( n990 ) , .ZN ( n387 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U245 (.A ( n990 ) , .ZN ( n386 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U244 (.A ( n8 ) , .ZN ( n385 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U243 (.A ( n8 ) , .ZN ( n384 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U242 (.A ( n8 ) , .ZN ( n383 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U241 (.A ( n375 ) , .ZN ( n382 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U239 (.A ( n375 ) , .ZN ( n381 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U238 (.A ( n101 ) , .ZN ( n379 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U237 (.A ( nReset_hfs_netlink_1 ) , .Z ( n378 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U235 (.A ( nReset ) , .Z ( n377 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U234 (.A ( nReset ) , .Z ( n376 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U233 (.A ( n101 ) , .Z ( n375 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U232 (.A ( n384 ) , .Z ( n374 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U223 (.A ( n375 ) , .ZN ( n367 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U228 (.A ( n8 ) , .ZN ( n372 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U225 (.A ( n990 ) , .ZN ( n368 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U227 (.A ( n3 ) , .ZN ( n371 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U226 (.A ( n970 ) , .ZN ( n369 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U230 (.A ( n7 ) , .ZN ( n373 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U222 (.A ( n378 ) , .Z ( n366 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X2 U300 (.A ( clk ) , .Z ( n294 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X2 U299 (.A ( clk ) , .Z ( n293 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X32 U298 (.A ( n80 ) , .Z ( n292 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X32 U297 (.A ( n80 ) , .Z ( n291 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U279 (.A ( n291 ) , .Z ( n169 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U278 (.A ( n291 ) , .Z ( n168 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U277 (.A ( n291 ) , .Z ( n167 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U276 (.A ( n292 ) , .Z ( n166 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U275 (.A ( n292 ) , .Z ( n165 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U274 (.A ( n291 ) , .Z ( n164 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U273 (.A ( n293 ) , .Z ( n163 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U272 (.A ( n293 ) , .Z ( n161 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U271 (.A ( n294 ) , .Z ( n160 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U270 (.A ( n293 ) , .Z ( n159 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U269 (.A ( n293 ) , .Z ( n158 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U268 (.A ( n294 ) , .Z ( n157 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U264 (.A ( n294 ) , .Z ( n133 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U263 (.A ( n87 ) , .Z ( n128 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U262 (.A ( n294 ) , .Z ( n126 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U261 (.A ( n87 ) , .Z ( n125 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U254 (.A1 ( n131 ) , .A2 ( n407 ) , .ZN ( n115 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND4_X1 U250 (.A1 ( ena ) , .A2 ( n108 ) , .A3 ( n109 ) , .A4 ( n406 ) 
    , .ZN ( n101 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U240 (.A ( n870 ) , .ZN ( n910 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X2 U236 (.A ( clk ) , .Z ( n87 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U231 (.A ( n870 ) , .Z ( n82 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X32 U229 (.A ( clk ) , .Z ( n80 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U3 (.A ( n87 ) , .Z ( n37 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U1 (.A ( n292 ) , .Z ( n39 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U2 (.A ( n292 ) , .Z ( n38 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U224 (.A ( n82 ) , .ZN ( n73 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U148 (.A1 ( N90 ) , .A2 ( n388 ) , .ZN ( n1260 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U149 (.A ( n127 ) , .B1 ( n269 ) , .B2 ( n393 ) , .ZN ( N103 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U150 (.A1 ( N89 ) , .A2 ( n387 ) , .ZN ( n127 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U151 (.A ( n1000 ) , .B1 ( n274 ) , .B2 ( n392 ) , .ZN ( N98 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U152 (.A1 ( N84 ) , .A2 ( n368 ) , .ZN ( n1000 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U153 (.A ( n10100 ) , .B1 ( n275 ) , .B2 ( n392 ) , .ZN ( N97 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U154 (.A1 ( N83 ) , .A2 ( n386 ) , .ZN ( n10100 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U155 (.A ( n1020 ) , .B1 ( n276 ) , .B2 ( n369 ) , .ZN ( N96 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U156 (.A1 ( N821 ) , .A2 ( n368 ) , .ZN ( n1020 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U157 (.A ( n1030 ) , .B1 ( n277 ) , .B2 ( n369 ) , .ZN ( N95 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U158 (.A1 ( N81 ) , .A2 ( n386 ) , .ZN ( n1030 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U159 (.A ( n1040 ) , .B1 ( n278 ) , .B2 ( n369 ) , .ZN ( N94 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U161 (.A1 ( N800 ) , .A2 ( n368 ) , .ZN ( n1040 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U162 (.A ( n105 ) , .B1 ( n279 ) , .B2 ( n369 ) , .ZN ( N93 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U164 (.A1 ( N79 ) , .A2 ( n368 ) , .ZN ( n105 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U166 (.A ( n106 ) , .B1 ( n280 ) , .B2 ( n393 ) , .ZN ( N92 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U169 (.A1 ( N78 ) , .A2 ( n387 ) , .ZN ( n106 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U170 (.A ( n130 ) , .B1 ( n272 ) , .B2 ( n392 ) , .ZN ( N100 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U171 (.A1 ( N86 ) , .A2 ( n386 ) , .ZN ( n130 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U172 (.A ( n850 ) , .B1 ( n206 ) , .B2 ( n860 ) , .ZN ( n243 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U173 (.A ( cmd[2] ) , .ZN ( n266 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U174 (.A ( n59 ) , .B1 ( n197 ) , .B2 ( n340 ) , .ZN ( n231 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U175 (.A1 ( cmd[1] ) , .A2 ( n391 ) , .ZN ( n61 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U176 (.A ( n63 ) , .B1 ( n201 ) , .B2 ( n360 ) , .ZN ( n235 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR4_X1 U177 (.A1 ( n407 ) , .A2 ( n151 ) , .A3 ( n190 ) , .A4 ( n188 ) 
    , .ZN ( N1250 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI211_X1 U178 (.A ( sto_condition ) , .B ( rst_hfs_netlink_4 ) , .C1 ( n145 ) 
    , .C2 ( n144 ) , .ZN ( N1281 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI211_X1 U179 (.A ( n178 ) , .B ( n404 ) , .C1 ( n186 ) , .C2 ( n187 ) 
    , .ZN ( N120 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U180 (.A ( n123 ) , .ZN ( n178 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U181 (.A ( n185 ) , .B1 ( n187 ) , .B2 ( n186 ) , .ZN ( n123 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI211_X1 U182 (.A ( n177 ) , .B ( n405 ) , .C1 ( n183 ) , .C2 ( n184 ) 
    , .ZN ( N119 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U183 (.A ( n12500 ) , .ZN ( n177 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U184 (.A ( n182 ) , .B1 ( n184 ) , .B2 ( n183 ) , .ZN ( n12500 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U185 (.A ( rst_hfs_netlink_4 ) , .B1 ( n920 ) , .B2 ( n930 ) 
    , .ZN ( n162 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U186 (.A1 ( n21 ) , .A2 ( n262 ) , .ZN ( n920 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U187 (.A ( cmd[3] ) , .ZN ( n265 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND4_X1 U188 (.A1 ( n405 ) , .A2 ( n152 ) , .A3 ( n151 ) , .A4 ( n190 ) 
    , .ZN ( N1261 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND2_X1 U189 (.A1 ( n117 ) , .A2 ( rst ) , .ZN ( N1330 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR4_X1 U190 (.A1 ( n149 ) , .A2 ( n840 ) , .A3 ( n116 ) , .A4 ( n67 ) 
    , .ZN ( n1190 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND3_X1 U191 (.A1 ( n200 ) , .A2 ( n204 ) , .A3 ( n203 ) , .ZN ( n1200 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI211_X1 U192 (.A ( n33 ) , .B ( n255 ) , .C1 ( din ) , .C2 ( n790 ) 
    , .ZN ( n780 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U193 (.A1 ( n154 ) , .A2 ( n179 ) , .B1 ( n900 ) , .B2 ( n223 ) 
    , .ZN ( n155 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U194 (.A ( n900 ) , .ZN ( n179 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U195 (.A1 ( n152 ) , .A2 ( n153 ) , .ZN ( n900 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U196 (.A1 ( cmd[0] ) , .A2 ( cmd[2] ) , .ZN ( n60 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U197 (.A1 ( n132 ) , .A2 ( n13300 ) , .ZN ( n131 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR4_X1 U198 (.A1 ( n135 ) , .A2 ( filter_cnt[10] ) , .A3 ( filter_cnt[0] ) 
    , .A4 ( filter_cnt[11] ) , .ZN ( n132 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR4_X1 U199 (.A1 ( n134 ) , .A2 ( filter_cnt[4] ) , .A3 ( filter_cnt[3] ) 
    , .A4 ( filter_cnt[5] ) , .ZN ( n13300 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U200 (.A ( cmd[1] ) , .ZN ( n264 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U201 (.A ( n152 ) , .B1 ( n260 ) , .B2 ( n114 ) , .ZN ( N29 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U203 (.A1 ( n147 ) , .A2 ( scl_oen ) , .ZN ( n114 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U205 (.A ( clk_cnt[15] ) , .ZN ( n268 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U208 (.A ( clk_cnt[14] ) , .ZN ( n269 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U209 (.A ( clk_cnt[13] ) , .ZN ( n270 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U210 (.A ( clk_cnt[12] ) , .ZN ( n271 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U211 (.A ( clk_cnt[10] ) , .ZN ( n273 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U212 (.A ( clk_cnt[9] ) , .ZN ( n274 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U213 (.A ( clk_cnt[8] ) , .ZN ( n275 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U214 (.A ( clk_cnt[11] ) , .ZN ( n272 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U215 (.A ( clk_cnt[7] ) , .ZN ( n276 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U216 (.A ( clk_cnt[6] ) , .ZN ( n277 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U217 (.A ( clk_cnt[5] ) , .ZN ( n278 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U218 (.A ( clk_cnt[4] ) , .ZN ( n279 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U219 (.A ( clk_cnt[3] ) , .ZN ( n280 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U220 (.A ( clk_cnt[2] ) , .ZN ( n281 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U53 (.A ( n14 ) , .B1 ( n381 ) , .B2 ( n270 ) , .ZN ( n211 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U55 (.A1 ( N47 ) , .A2 ( n395 ) , .B1 ( n374 ) , .B2 ( cnt[13] ) 
    , .ZN ( n14 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U56 (.A ( n23 ) , .B1 ( n379 ) , .B2 ( n273 ) , .ZN ( n2140 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U57 (.A1 ( N44 ) , .A2 ( n397 ) , .B1 ( n384 ) , .B2 ( cnt[10] ) 
    , .ZN ( n23 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U58 (.A ( n290 ) , .B1 ( n367 ) , .B2 ( n275 ) , .ZN ( n216 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U59 (.A1 ( N42 ) , .A2 ( n396 ) , .B1 ( n385 ) , .B2 ( cnt[8] ) 
    , .ZN ( n290 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U60 (.A1 ( n131 ) , .A2 ( n407 ) , .ZN ( n870 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U61 (.A ( n66 ) , .B1 ( n64 ) , .B2 ( n259 ) , .ZN ( n241 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U62 (.A ( n64 ) , .B1 ( n67 ) , .B2 ( n68 ) , .ZN ( n66 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U63 (.A1 ( n69 ) , .A2 ( n252 ) , .ZN ( n64 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U64 (.A ( n830 ) , .ZN ( n252 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U65 (.A1 ( n22 ) , .A2 ( n261 ) , .ZN ( n72 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U66 (.A ( n1280 ) , .B1 ( n270 ) , .B2 ( n394 ) , .ZN ( N102 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U67 (.A1 ( N88 ) , .A2 ( n388 ) , .ZN ( n1280 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U68 (.A ( n129 ) , .B1 ( n271 ) , .B2 ( n393 ) , .ZN ( N1010 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U69 (.A1 ( N871 ) , .A2 ( n387 ) , .ZN ( n129 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U71 (.A ( n980 ) , .B1 ( n273 ) , .B2 ( n392 ) , .ZN ( N99 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U72 (.A1 ( N85 ) , .A2 ( n386 ) , .ZN ( n980 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI21_X1 U74 (.A ( n107 ) , .B1 ( n281 ) , .B2 ( n393 ) , .ZN ( N91 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U75 (.A1 ( N77 ) , .A2 ( n387 ) , .ZN ( n107 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U76 (.A ( n68 ) , .ZN ( n253 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U77 (.A1 ( n256 ) , .A2 ( n72 ) , .ZN ( N214 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U79 (.A ( n116 ) , .ZN ( n256 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR4_X1 U80 (.A1 ( cnt[4] ) , .A2 ( cnt[5] ) , .A3 ( cnt[6] ) , .A4 ( cnt[7] ) 
    , .ZN ( n112 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR4_X1 U81 (.A1 ( cnt[0] ) , .A2 ( cnt[1] ) , .A3 ( cnt[2] ) , .A4 ( cnt[3] ) 
    , .ZN ( n113 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR4_X1 U82 (.A1 ( cnt[8] ) , .A2 ( cnt[9] ) , .A3 ( cnt[10] ) , .A4 ( cnt[11] ) 
    , .ZN ( n111 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U83 (.A ( n71 ) , .ZN ( n250 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OR3_X1 U84 (.A1 ( n153 ) , .A2 ( n152 ) , .A3 ( n259 ) , .ZN ( n108 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR4_X1 U85 (.A1 ( cnt[12] ) , .A2 ( cnt[13] ) , .A3 ( cnt[14] ) 
    , .A4 ( cnt[15] ) , .ZN ( n110 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U86 (.A ( n6 ) , .B1 ( n381 ) , .B2 ( n268 ) , .ZN ( n209 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U87 (.A1 ( N49 ) , .A2 ( n395 ) , .B1 ( n383 ) , .B2 ( cnt[15] ) 
    , .ZN ( n6 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U88 (.A ( n11 ) , .B1 ( n367 ) , .B2 ( n269 ) , .ZN ( n210 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U89 (.A1 ( N48 ) , .A2 ( n373 ) , .B1 ( n372 ) , .B2 ( cnt[14] ) 
    , .ZN ( n11 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U90 (.A ( n17 ) , .B1 ( n381 ) , .B2 ( n271 ) , .ZN ( n212 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U91 (.A1 ( N46 ) , .A2 ( n395 ) , .B1 ( n374 ) , .B2 ( cnt[12] ) 
    , .ZN ( n17 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U92 (.A ( n20 ) , .B1 ( n379 ) , .B2 ( n272 ) , .ZN ( n213 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U93 (.A1 ( N45 ) , .A2 ( n397 ) , .B1 ( n374 ) , .B2 ( cnt[11] ) 
    , .ZN ( n20 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U94 (.A ( n26 ) , .B1 ( n367 ) , .B2 ( n274 ) , .ZN ( n215 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U95 (.A1 ( N43 ) , .A2 ( n397 ) , .B1 ( n385 ) , .B2 ( cnt[9] ) 
    , .ZN ( n26 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U97 (.A ( n32 ) , .B1 ( n382 ) , .B2 ( n276 ) , .ZN ( n217 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U98 (.A1 ( N41 ) , .A2 ( n395 ) , .B1 ( n374 ) , .B2 ( cnt[7] ) 
    , .ZN ( n32 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U99 (.A ( n350 ) , .B1 ( n379 ) , .B2 ( n277 ) , .ZN ( n218 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U100 (.A1 ( N40 ) , .A2 ( n397 ) , .B1 ( n385 ) , .B2 ( cnt[6] ) 
    , .ZN ( n350 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U101 (.A ( n380 ) , .B1 ( n367 ) , .B2 ( n278 ) , .ZN ( n219 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U102 (.A1 ( N3910 ) , .A2 ( n396 ) , .B1 ( n385 ) , .B2 ( cnt[5] ) 
    , .ZN ( n380 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U103 (.A ( n410 ) , .B1 ( n381 ) , .B2 ( n279 ) , .ZN ( n220 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U104 (.A1 ( N3810 ) , .A2 ( n373 ) , .B1 ( n372 ) , .B2 ( cnt[4] ) 
    , .ZN ( n410 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U105 (.A ( n440 ) , .B1 ( n379 ) , .B2 ( n280 ) , .ZN ( n221 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U106 (.A1 ( N3710 ) , .A2 ( n373 ) , .B1 ( n383 ) , .B2 ( cnt[3] ) 
    , .ZN ( n440 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U107 (.A ( n470 ) , .B1 ( n382 ) , .B2 ( n281 ) , .ZN ( n222 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U108 (.A1 ( N36 ) , .A2 ( n373 ) , .B1 ( n372 ) , .B2 ( cnt[2] ) 
    , .ZN ( n470 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U109 (.A ( n490 ) , .ZN ( n192 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI222_X1 U110 (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .A1 ( clk_cnt[1] ) , .A2 ( N31 ) 
    , .B1 ( N35 ) , .B2 ( n396 ) , .C1 ( n383 ) , .C2 ( cnt[1] ) , .ZN ( n490 ) ) ;
INV_X1 U111 (.A ( n51 ) , .ZN ( n207 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI222_X1 U112 (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .A1 ( clk_cnt[0] ) , .A2 ( N31 ) 
    , .B1 ( N34 ) , .B2 ( n396 ) , .C1 ( n383 ) , .C2 ( cnt[0] ) , .ZN ( n51 ) ) ;
NOR3_X1 U113 (.A1 ( n391 ) , .A2 ( cmd[3] ) , .A3 ( n71 ) , .ZN ( n56 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U114 (.A1 ( n12 ) , .A2 ( n24 ) , .ZN ( n1 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U115 (.A1 ( n12 ) , .A2 ( n22 ) , .ZN ( n860 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U116 (.A1 ( n12 ) , .A2 ( n22 ) , .ZN ( n830 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U117 (.A ( n404 ) , .B1 ( n185 ) , .B2 ( n82 ) , .C1 ( n186 ) 
    , .C2 ( n73 ) , .ZN ( n244 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U118 (.A ( n404 ) , .B1 ( n186 ) , .B2 ( n82 ) , .C1 ( n187 ) 
    , .C2 ( n910 ) , .ZN ( n245 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U119 (.A ( n403 ) , .B1 ( n187 ) , .B2 ( n115 ) , .C1 ( n910 ) 
    , .C2 ( n180 ) , .ZN ( n246 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U120 (.A ( n405 ) , .B1 ( n182 ) , .B2 ( n82 ) , .C1 ( n183 ) 
    , .C2 ( n73 ) , .ZN ( n247 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U121 (.A ( n404 ) , .B1 ( n183 ) , .B2 ( n115 ) , .C1 ( n184 ) 
    , .C2 ( n73 ) , .ZN ( n248 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U122 (.A ( n403 ) , .B1 ( n184 ) , .B2 ( n115 ) , .C1 ( n73 ) 
    , .C2 ( n181 ) , .ZN ( n249 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U123 (.A1 ( n193 ) , .A2 ( n860 ) , .B1 ( n391 ) , .B2 ( n257 ) 
    , .ZN ( n226 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U124 (.A1 ( n198 ) , .A2 ( n340 ) , .B1 ( n199 ) , .B2 ( n390 ) 
    , .ZN ( n232 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U125 (.A1 ( n199 ) , .A2 ( n860 ) , .B1 ( n200 ) , .B2 ( n391 ) 
    , .ZN ( n233 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U126 (.A1 ( n200 ) , .A2 ( n340 ) , .B1 ( n201 ) , .B2 ( n371 ) 
    , .ZN ( n234 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U129 (.A1 ( n191 ) , .A2 ( n340 ) , .B1 ( n5 ) , .B2 ( n390 ) 
    , .ZN ( n240 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U130 (.A1 ( n830 ) , .A2 ( n258 ) , .B1 ( n5 ) , .B2 ( n371 ) 
    , .ZN ( n208 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U131 (.A1 ( n5 ) , .A2 ( n360 ) , .B1 ( n193 ) , .B2 ( n390 ) 
    , .ZN ( n225 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U132 (.A1 ( n202 ) , .A2 ( n360 ) , .B1 ( n203 ) , .B2 ( n389 ) 
    , .ZN ( n236 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U133 (.A1 ( n203 ) , .A2 ( n1 ) , .B1 ( n204 ) , .B2 ( n371 ) 
    , .ZN ( n237 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U134 (.A1 ( n204 ) , .A2 ( n360 ) , .B1 ( n205 ) , .B2 ( n390 ) 
    , .ZN ( n238 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U135 (.A1 ( n205 ) , .A2 ( n1 ) , .B1 ( n206 ) , .B2 ( n389 ) 
    , .ZN ( n239 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U136 (.A1 ( n194 ) , .A2 ( n830 ) , .B1 ( n195 ) , .B2 ( n389 ) 
    , .ZN ( n228 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U137 (.A1 ( n195 ) , .A2 ( n830 ) , .B1 ( n196 ) , .B2 ( n371 ) 
    , .ZN ( n229 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U138 (.A1 ( n196 ) , .A2 ( n1 ) , .B1 ( n197 ) , .B2 ( n389 ) 
    , .ZN ( n230 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U139 (.A1 ( n251 ) , .A2 ( n263 ) , .B1 ( n75 ) , .B2 ( n76 ) 
    , .ZN ( n242 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND3_X1 U140 (.A1 ( n253 ) , .A2 ( n197 ) , .A3 ( n780 ) , .ZN ( n75 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U141 (.A ( n76 ) , .ZN ( n251 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U142 (.A ( n860 ) , .B1 ( n71 ) , .B2 ( n72 ) , .ZN ( n76 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U143 (.A ( n840 ) , .ZN ( n254 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U144 (.A ( n72 ) , .B1 ( n71 ) , .B2 ( n206 ) , .ZN ( n69 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U145 (.A ( n55 ) , .B1 ( n1 ) , .B2 ( n257 ) , .ZN ( n227 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U146 (.A ( cmd[0] ) , .ZN ( n267 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U147 (.A ( n1260 ) , .B1 ( n268 ) , .B2 ( n394 ) , .ZN ( N104 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_4_ (.D ( n236 ) , .RN ( n413 ) , .CK ( n169 ) , .QN ( n202 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_10_ (.D ( n230 ) , .RN ( n408 ) , .CK ( n168 ) 
    , .QN ( n196 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_3_ (.D ( n237 ) , .RN ( n413 ) , .CK ( n169 ) , .QN ( n203 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_1_ (.D ( n239 ) , .RN ( n411 ) , .CK ( n167 ) , .QN ( n205 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_12_ (.D ( n228 ) , .RN ( n408 ) , .CK ( n133 ) , .Q ( n255 ) 
    , .QN ( n194 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_11_ (.D ( n229 ) , .RN ( n408 ) , .CK ( n168 ) 
    , .QN ( n195 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_2_ (.D ( n238 ) , .RN ( n411 ) , .CK ( n167 ) , .QN ( n204 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_7_ (.D ( n233 ) , .RN ( n408 ) , .CK ( n133 ) , .QN ( n199 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_8_ (.D ( n232 ) , .RN ( n409 ) , .CK ( n126 ) , .QN ( n198 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_9_ (.D ( n231 ) , .RN ( n409 ) , .CK ( n168 ) , .QN ( n197 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_5_ (.D ( n235 ) , .RN ( n411 ) , .CK ( n167 ) , .QN ( n201 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 al_reg (.D ( N1330 ) , .RN ( n415 ) , .CK ( n128 ) , .Q ( al ) 
    , .QN ( n146 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 busy_reg (.D ( N1281 ) , .RN ( n417 ) , .CK ( n125 ) , .Q ( busy ) 
    , .QN ( n145 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_12_ (.D ( N103 ) , .RN ( n418 ) , .CK ( n166 ) 
    , .Q ( filter_cnt[12] ) , .QN ( n136 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_7_ (.D ( N98 ) , .RN ( n419 ) , .CK ( n166 ) 
    , .Q ( filter_cnt[7] ) , .QN ( n141 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_2_ (.D ( N93 ) , .RN ( n420 ) , .CK ( n38 ) 
    , .Q ( filter_cnt[2] ) , .QN ( n139 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_1_ (.D ( N92 ) , .RN ( n417 ) , .CK ( n165 ) 
    , .Q ( filter_cnt[1] ) , .QN ( n138 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_13_ (.D ( N104 ) , .RN ( n411 ) , .CK ( n167 ) 
    , .Q ( filter_cnt[13] ) , .QN ( n137 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_9_ (.D ( N100 ) , .RN ( n419 ) , .CK ( n166 ) 
    , .Q ( filter_cnt[9] ) , .QN ( n143 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_8_ (.D ( N99 ) , .RN ( n417 ) , .CK ( n165 ) 
    , .Q ( filter_cnt[8] ) , .QN ( n142 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_6_ (.D ( N97 ) , .RN ( n420 ) , .CK ( n166 ) 
    , .Q ( filter_cnt[6] ) , .QN ( n140 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_15_ (.D ( n225 ) , .RN ( n414 ) , .CK ( n37 ) , .Q ( n2 ) 
    , .QN ( n310 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_7_ (.D ( n217 ) , .RN ( n418 ) , .CK ( n39 ) , .Q ( cnt[7] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_12_ (.D ( n212 ) , .RN ( n418 ) , .CK ( n39 ) , .Q ( cnt[12] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_4_ (.D ( n220 ) , .RN ( n398 ) , .CK ( n157 ) , .Q ( cnt[4] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_13_ (.D ( n211 ) , .RN ( n399 ) , .CK ( n159 ) , .Q ( cnt[13] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_8_ (.D ( n216 ) , .RN ( n409 ) , .CK ( n126 ) , .Q ( cnt[8] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_15_ (.D ( n209 ) , .RN ( n399 ) , .CK ( n157 ) , .Q ( cnt[15] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_14_ (.D ( n210 ) , .RN ( n402 ) , .CK ( n126 ) , .Q ( cnt[14] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_11_ (.D ( n213 ) , .RN ( n416 ) , .CK ( n39 ) , .Q ( cnt[11] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_6_ (.D ( n218 ) , .RN ( n415 ) , .CK ( n128 ) , .Q ( cnt[6] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_3_ (.D ( n221 ) , .RN ( n402 ) , .CK ( n126 ) , .Q ( cnt[3] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_2_ (.D ( n222 ) , .RN ( n399 ) , .CK ( n159 ) , .Q ( cnt[2] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_9_ (.D ( n215 ) , .RN ( n415 ) , .CK ( n128 ) , .Q ( cnt[9] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_5_ (.D ( n219 ) , .RN ( n418 ) , .CK ( n128 ) , .Q ( cnt[5] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_10_ (.D ( n2140 ) , .RN ( n415 ) , .CK ( n39 ) , .Q ( cnt[10] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_0_ (.D ( n243 ) , .RN ( n412 ) , .CK ( n164 ) , .Q ( n33 ) 
    , .QN ( n206 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_1_ (.D ( n192 ) , .RN ( n398 ) , .CK ( n157 ) , .Q ( cnt[1] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cnt_reg_0_ (.D ( n207 ) , .RN ( n398 ) , .CK ( n157 ) , .Q ( cnt[0] ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 slave_wait_reg (.D ( N29 ) , .RN ( n401 ) , .CK ( n158 ) , .QN ( n260 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sto_condition_reg (.D ( N1261 ) , .RN ( n416 ) , .CK ( n125 ) 
    , .Q ( sto_condition ) , .QN ( n224 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cmd_ack_reg (.D ( N214 ) , .RN ( n416 ) , .CK ( n165 ) , .Q ( cmd_ack ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_5_ (.D ( N96 ) , .RN ( n420 ) , .CK ( n38 ) 
    , .Q ( filter_cnt[5] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_4_ (.D ( N95 ) , .RN ( n419 ) , .CK ( n38 ) 
    , .Q ( filter_cnt[4] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_11_ (.D ( N102 ) , .RN ( n412 ) , .CK ( n164 ) 
    , .Q ( filter_cnt[11] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_10_ (.D ( N1010 ) , .RN ( n412 ) , .CK ( n164 ) 
    , .Q ( filter_cnt[10] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_3_ (.D ( N94 ) , .RN ( n419 ) , .CK ( n38 ) 
    , .Q ( filter_cnt[3] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 filter_cnt_reg_0_ (.D ( N91 ) , .RN ( n417 ) , .CK ( n165 ) 
    , .Q ( filter_cnt[0] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sda_chk_reg (.D ( n208 ) , .RN ( n412 ) , .CK ( n164 ) , .QN ( n258 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_13_ (.D ( n227 ) , .RN ( n414 ) , .CK ( n37 ) , .Q ( n149 ) 
    , .QN ( n257 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U4 (.A ( n2 ) , .ZN ( n5 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U7 (.A ( n261 ) , .ZN ( n12 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND2_X1 U8 (.A1 ( scl_i ) , .A2 ( n405 ) , .ZN ( n13 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AND2_X1 U9 (.A1 ( sda_i ) , .A2 ( rst ) , .ZN ( n15 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AND2_X1 U10 (.A1 ( cSCL_0_ ) , .A2 ( n403 ) , .ZN ( n16 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AND2_X1 U11 (.A1 ( cSDA_0_ ) , .A2 ( n403 ) , .ZN ( n18 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U13 (.A1 ( n146 ) , .A2 ( rst ) , .ZN ( n820 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U14 (.A ( n820 ) , .ZN ( n22 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U15 (.A ( n820 ) , .ZN ( n24 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U21 (.A1 ( n12 ) , .A2 ( n24 ) , .ZN ( n340 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U22 (.A1 ( n21 ) , .A2 ( n24 ) , .ZN ( n360 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U23 (.A ( n252 ) , .ZN ( n370 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND2_X1 U24 (.A1 ( n115 ) , .A2 ( ena ) , .ZN ( n970 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OR2_X1 U29 (.A1 ( n372 ) , .A2 ( N31 ) , .ZN ( n7 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND3_X1 U35 (.A1 ( n131 ) , .A2 ( rst ) , .A3 ( ena ) , .ZN ( n990 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND2_X1 U40 (.A1 ( n22 ) , .A2 ( n370 ) , .ZN ( n3 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OR2_X1 U46 (.A1 ( n260 ) , .A2 ( n375 ) , .ZN ( n8 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
DFFS_X1 fSCL_reg_0_ (.D ( n249 ) , .SN ( n400 ) , .CK ( n161 ) , .QN ( n184 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 fSCL_reg_1_ (.D ( n248 ) , .SN ( n366 ) , .CK ( n161 ) , .QN ( n183 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 fSCL_reg_2_ (.D ( n247 ) , .SN ( n400 ) , .CK ( n161 ) , .QN ( n182 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 fSDA_reg_0_ (.D ( n246 ) , .SN ( n398 ) , .CK ( n160 ) , .QN ( n187 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 fSDA_reg_1_ (.D ( n245 ) , .SN ( n400 ) , .CK ( n160 ) , .QN ( n186 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 fSDA_reg_2_ (.D ( n244 ) , .SN ( n401 ) , .CK ( n158 ) , .QN ( n185 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
SDFFS_X1 dSCL_reg (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .D ( \VDD! ) , .SE ( n188 ) 
    , .SI ( rst_hfs_netlink_6 ) , .SN ( n366 ) , .CK ( n163 ) , .QN ( n153 ) ) ;
SDFFS_X1 dSDA_reg (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .D ( \VDD! ) , .SE ( n223 ) 
    , .SI ( n407 ) , .SN ( n366 ) , .CK ( n163 ) , .QN ( n190 ) ) ;
DFF_X1 dout_reg (.D ( n155 ) , .CK ( n163 ) , .Q ( dout ) , .QN ( n154 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFF_X1 dscl_oen_reg (.D ( scl_oen ) , .CK ( n163 ) , .QN ( n147 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U42 (.A1 ( cmd[2] ) , .A2 ( n56 ) , .A3 ( n267 ) , .A4 ( n264 ) 
    , .ZN ( n55 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U48 (.A1 ( cmd[3] ) , .A2 ( n60 ) , .A3 ( n61 ) , .A4 ( n250 ) 
    , .ZN ( n59 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U54 (.A1 ( n60 ) , .A2 ( n56 ) , .A3 ( cmd[1] ) , .ZN ( n63 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U70 (.A1 ( n191 ) , .A2 ( n5 ) , .A3 ( n193 ) , .A4 ( n257 ) 
    , .ZN ( n790 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U73 (.A1 ( n198 ) , .A2 ( n24 ) , .A3 ( n254 ) , .ZN ( n68 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U78 (.A1 ( cmd[0] ) , .A2 ( n56 ) , .A3 ( n264 ) , .A4 ( n266 ) 
    , .ZN ( n850 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U96 (.A1 ( cmd[1] ) , .A2 ( n60 ) , .A3 ( n265 ) , .A4 ( n261 ) 
    , .ZN ( n930 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U127 (.A1 ( ena ) , .A2 ( n108 ) , .A3 ( n109 ) , .A4 ( n406 ) 
    , .ZN ( N31 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U128 (.A1 ( n110 ) , .A2 ( n111 ) , .A3 ( n112 ) , .A4 ( n113 ) 
    , .ZN ( n109 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI33_X1 U160 (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .A1 ( n263 ) , .A2 ( n151 ) 
    , .A3 ( n258 ) , .B1 ( n224 ) , .B2 ( n250 ) , .B3 ( n262 ) , .ZN ( n117 ) ) ;
NAND4_X1 U163 (.A1 ( n201 ) , .A2 ( n206 ) , .A3 ( n197 ) , .A4 ( n1190 ) 
    , .ZN ( n71 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U165 (.A1 ( n193 ) , .A2 ( n199 ) , .A3 ( n310 ) , .A4 ( n1200 ) 
    , .ZN ( n67 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U167 (.A1 ( n191 ) , .A2 ( n194 ) , .A3 ( n198 ) , .A4 ( n202 ) 
    , .ZN ( n116 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U168 (.A1 ( n196 ) , .A2 ( n205 ) , .A3 ( n195 ) , .ZN ( n840 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U202 (.A1 ( n140 ) , .A2 ( n141 ) , .A3 ( n142 ) , .A4 ( n143 ) 
    , .ZN ( n134 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U204 (.A1 ( n136 ) , .A2 ( n137 ) , .A3 ( n138 ) , .A4 ( n139 ) 
    , .ZN ( n135 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cSDA_reg_1_ (.D ( n18 ) , .RN ( n402 ) , .CK ( n160 ) , .QN ( n180 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cSCL_reg_1_ (.D ( n16 ) , .RN ( n401 ) , .CK ( n160 ) , .QN ( n181 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cSDA_reg_0_ (.D ( n15 ) , .RN ( n400 ) , .CK ( n159 ) , .Q ( cSDA_0_ ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cSCL_reg_0_ (.D ( n13 ) , .RN ( n399 ) , .CK ( n159 ) , .Q ( cSCL_0_ ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 sSDA_reg (.D ( N120 ) , .SN ( n366 ) , .CK ( n161 ) , .Q ( n151 ) 
    , .QN ( n223 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 sSCL_reg (.D ( N119 ) , .SN ( n402 ) , .CK ( n158 ) , .Q ( n152 ) 
    , .QN ( n188 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 clk_en_reg (.D ( N31 ) , .SN ( n414 ) , .CK ( n37 ) , .Q ( n261 ) 
    , .QN ( n21 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 sda_oen_reg (.D ( n242 ) , .SN ( n416 ) , .CK ( n125 ) , .Q ( sda_oen ) 
    , .QN ( n263 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFS_X1 scl_oen_reg (.D ( n241 ) , .SN ( n401 ) , .CK ( n158 ) , .Q ( scl_oen ) 
    , .QN ( n259 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cmd_stop_reg (.D ( n162 ) , .RN ( n414 ) , .CK ( n37 ) , .Q ( n262 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sta_condition_reg (.D ( N1250 ) , .RN ( n420 ) , .CK ( n125 ) 
    , .QN ( n144 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_14_ (.D ( n226 ) , .RN ( n409 ) , .CK ( n133 ) 
    , .QN ( n193 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_16_ (.D ( n240 ) , .RN ( n413 ) , .CK ( n169 ) 
    , .QN ( n191 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_6_ (.D ( n234 ) , .RN ( n413 ) , .CK ( n168 ) , .QN ( n200 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
endmodule




module i2c_master_byte_ctrl (i2c_al , scl_o , scl_oen , sda_o , sda_oen , 
    \VDD! , \VSS! , nReset_hfs_netlink_8 , ack_in , scl_i , sda_i , VDD , 
    VSS , cmd_ack , ack_out , i2c_busy , clk , rst , nReset , ena , 
    start , stop , read , write , dout , din , clk_cnt , 
    nReset_hfs_netlink_9 , nReset_hfs_netlink_10 , nReset_hfs_netlink_11 , 
    nReset_hfs_netlink_12 , rst_hfs_netlink_13 , rst_hfs_netlink_14 , 
    rst_hfs_netlink_15 , clk_cts_0 );
output i2c_al ;
output scl_o ;
output scl_oen ;
output sda_o ;
output sda_oen ;
input  \VDD! ;
input  \VSS! ;
input  nReset_hfs_netlink_8 ;
input  ack_in ;
input  scl_i ;
input  sda_i ;
input  VDD ;
input  VSS ;
output cmd_ack ;
output ack_out ;
output i2c_busy ;
input  clk ;
input  rst ;
input  nReset ;
input  ena ;
input  start ;
input  stop ;
input  read ;
input  write ;
output [7:0] dout ;
input  [7:0] din ;
input  [15:0] clk_cnt ;
input  nReset_hfs_netlink_9 ;
input  nReset_hfs_netlink_10 ;
input  nReset_hfs_netlink_11 ;
input  nReset_hfs_netlink_12 ;
input  rst_hfs_netlink_13 ;
input  rst_hfs_netlink_14 ;
input  rst_hfs_netlink_15 ;
input  clk_cts_0 ;

supply1 \VDD! ;
supply0 \VSS! ;
wire [3:0] core_cmd ;

wire [4:0] c_state ;


i2c_master_bit_ctrl bit_controller (.dout ( core_rxd ) , 
    .scl_oen ( scl_oen ) , .sda_oen ( sda_oen ) , .\VDD! ( \VDD! ) , .\VSS! ( \VSS! ) , 
    .nReset_hfs_netlink_0 ( n206 ) , .din ( core_txd ) , .scl_i ( scl_i ) , 
    .sda_i ( sda_i ) , .VDD ( \VSS! ) , .VSS ( \VSS! ) , .cmd_ack ( core_ack ) , 
    .busy ( i2c_busy ) , .al ( i2c_al ) , .cmd ( core_cmd ) , .clk ( n158 ) , 
    .rst ( rst ) , .nReset ( nReset_hfs_netlink_8 ) , .ena ( ena ) , 
    .clk_cnt ( clk_cnt ) , .nReset_hfs_netlink_1 ( nReset_hfs_netlink_10 ) , 
    .nReset_hfs_netlink_2 ( \VSS! ) , .nReset_hfs_netlink_3 ( \VSS! ) , 
    .rst_hfs_netlink_4 ( rst_hfs_netlink_13 ) , .rst_hfs_netlink_5 ( n198 ) , 
    .rst_hfs_netlink_6 ( n199 ) , .rst_hfs_netlink_7 ( \VSS! ) ) ;

BUF_X2 CTS_wb_clk_i_CTO_delay6 (.A ( n157 ) , .Z ( CTS_wb_clk_i_CTO_delay61 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U105 (.A ( n148 ) , .Z ( n146 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U25 (.A ( n148 ) , .Z ( n143 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X2 U107 (.A ( n157 ) , .Z ( n148 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U104 (.A ( clk_cts_0 ) , .Z ( n145 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X1 U1 (.A ( CTS_wb_clk_i_CTO_delay61 ) , .Z ( n103 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
BUF_X1 U26 (.A ( CTS_wb_clk_i_CTO_delay61 ) , .Z ( n144 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
BUF_X1 U106 (.A ( CTS_wb_clk_i_CTO_delay61 ) , .Z ( n147 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
BUF_X1 BUF_X1_G5B1I1 (.A ( n148 ) , .Z ( n148_G5B1I1 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
BUF_X32 U117 (.A ( clk ) , .Z ( n158 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
BUF_X32 U116 (.A ( clk ) , .Z ( n157 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U54 (.A ( n61 ) , .ZN ( n120 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U55 (.A ( n63 ) , .B1 ( n197 ) , .B2 ( n21 ) , .ZN ( n61 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI211_X1 U56 (.A ( n115 ) , .B ( read ) , .C1 ( n66 ) , .C2 ( c_state[0] ) 
    , .ZN ( n37 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U57 (.A1 ( n116 ) , .A2 ( n24 ) , .B1 ( n46 ) , .B2 ( n17 ) 
    , .ZN ( n100 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI22_X1 U58 (.A1 ( n116 ) , .A2 ( n31 ) , .B1 ( n46 ) , .B2 ( n17 ) 
    , .ZN ( n84 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI211_X1 U59 (.A ( n62 ) , .B ( n59 ) , .C1 ( n21 ) , .C2 ( n63 ) , .ZN ( n95 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI211_X1 U60 (.A ( n43 ) , .B ( n38 ) , .C1 ( n25 ) , .C2 ( n116 ) , .ZN ( n96 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U61 (.A ( n47 ) , .B1 ( n116 ) , .B2 ( n28 ) , .ZN ( n99 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U62 (.A ( n42 ) , .B1 ( n64 ) , .B2 ( n26 ) , .ZN ( n97 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U63 (.A ( n37 ) , .B1 ( n64 ) , .B2 ( n27 ) , .ZN ( n98 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI221_X1 U64 (.A ( n117 ) , .B1 ( n70 ) , .B2 ( n124 ) , .C1 ( n20 ) 
    , .C2 ( core_ack ) , .ZN ( n41 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U65 (.A ( n67 ) , .ZN ( n117 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OR3_X1 U66 (.A1 ( n65 ) , .A2 ( read ) , .A3 ( n45 ) , .ZN ( n42 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U67 (.A ( c_state[0] ) , .B1 ( n66 ) , .B2 ( write ) , .ZN ( n65 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U68 (.A1 ( n40 ) , .A2 ( c_state[2] ) , .B1 ( core_cmd[2] ) 
    , .B2 ( n6 ) , .ZN ( n44 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U69 (.A1 ( n40 ) , .A2 ( c_state[1] ) , .B1 ( core_cmd[3] ) 
    , .B2 ( n41 ) , .ZN ( n39 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U70 (.A1 ( n47 ) , .A2 ( n48 ) , .ZN ( n85 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U71 (.A1 ( core_cmd[0] ) , .A2 ( n6 ) , .ZN ( n48 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI22_X1 U72 (.A1 ( n28 ) , .A2 ( n73 ) , .B1 ( n69 ) , .B2 ( n74 ) 
    , .ZN ( N108 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U73 (.A1 ( n70 ) , .A2 ( n29 ) , .ZN ( n74 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U74 (.A1 ( ld ) , .A2 ( n189 ) , .ZN ( n59 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U75 (.A1 ( n67 ) , .A2 ( core_ack ) , .ZN ( n73 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U76 (.A1 ( n60 ) , .A2 ( n21 ) , .ZN ( n62 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U77 (.A1 ( n76 ) , .A2 ( n73 ) , .ZN ( N107 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AOI21_X1 U78 (.A ( c_state[1] ) , .B1 ( c_state[2] ) , .B2 ( n57 ) , .ZN ( n76 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U79 (.A1 ( n72 ) , .A2 ( n73 ) , .ZN ( N109 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AOI21_X1 U80 (.A ( c_state[4] ) , .B1 ( c_state[3] ) , .B2 ( n126 ) 
    , .ZN ( n72 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U86 (.A ( stop ) , .ZN ( n126 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U89 (.A1 ( c_state[1] ) , .A2 ( c_state[0] ) , .ZN ( n81 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U90 (.A1 ( cmd_ack ) , .A2 ( n75 ) , .ZN ( n70 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR3_X1 U91 (.A1 ( read ) , .A2 ( write ) , .A3 ( stop ) , .ZN ( n75 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI221_X1 U92 (.A ( n36 ) , .B1 ( dout[7] ) , .B2 ( n78 ) , .C1 ( ack_in ) 
    , .C2 ( n79 ) , .ZN ( n77 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI21_X1 U93 (.A ( n25 ) , .B1 ( n119 ) , .B2 ( n27 ) , .ZN ( n79 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI211_X1 U94 (.A ( n69 ) , .B ( n80 ) , .C1 ( core_ack ) , .C2 ( n27 ) 
    , .ZN ( n78 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR3_X1 U95 (.A1 ( c_state[0] ) , .A2 ( c_state[4] ) , .A3 ( c_state[2] ) 
    , .ZN ( n80 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U96 (.A1 ( n69 ) , .A2 ( start ) , .ZN ( n66 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NOR2_X1 U97 (.A1 ( n119 ) , .A2 ( n25 ) , .ZN ( n36 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
AOI21_X1 U98 (.A ( n68 ) , .B1 ( c_state[3] ) , .B2 ( stop ) , .ZN ( n46 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR3_X1 U99 (.A1 ( read ) , .A2 ( write ) , .A3 ( n125 ) , .ZN ( n68 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U100 (.A ( n66 ) , .ZN ( n125 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI22_X1 U101 (.A1 ( core_rxd ) , .A2 ( n36 ) , .B1 ( ack_out ) , .B2 ( n118 ) 
    , .ZN ( n35 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U102 (.A ( n36 ) , .ZN ( n118 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U103 (.A ( core_ack ) , .ZN ( n119 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
SDFFR_X1 core_txd_reg (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .D ( n29 ) , .RN ( n204 ) 
    , .SE ( n77 ) , .SI ( \VSS! ) , .CK ( n143 ) , .Q ( core_txd ) ) ;
SDFFR_X1 ack_out_reg (.VDD ( \VDD! ) , .VSS ( \VSS! ) , .D ( n29 ) , .RN ( n204 ) 
    , .SE ( n35 ) , .SI ( \VSS! ) , .CK ( n143 ) , .Q ( ack_out ) ) ;
NAND3_X1 U81 (.A1 ( n37 ) , .A2 ( n38 ) , .A3 ( n39 ) , .ZN ( n82 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U82 (.A1 ( n42 ) , .A2 ( n43 ) , .A3 ( n44 ) , .ZN ( n83 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U83 (.A1 ( n115 ) , .A2 ( n123 ) , .A3 ( c_state[2] ) , .ZN ( n38 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U84 (.A1 ( n115 ) , .A2 ( n123 ) , .A3 ( c_state[1] ) , .ZN ( n43 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U85 (.A1 ( n115 ) , .A2 ( n124 ) , .A3 ( start ) , .ZN ( n47 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND3_X1 U87 (.A1 ( n19 ) , .A2 ( n18 ) , .A3 ( n21 ) , .ZN ( n57 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND4_X1 U88 (.A1 ( n25 ) , .A2 ( n24 ) , .A3 ( n26 ) , .A4 ( n81 ) , .ZN ( n69 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 shift_reg (.D ( N107 ) , .RN ( n201 ) , .CK ( n144 ) , .QN ( n30 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 dcnt_reg_0_ (.D ( n95 ) , .RN ( n202 ) , .CK ( n147 ) , .QN ( n21 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 dcnt_reg_2_ (.D ( n93 ) , .RN ( n202 ) , .CK ( n147 ) , .QN ( n18 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 dcnt_reg_1_ (.D ( n94 ) , .RN ( n200 ) , .CK ( n146 ) , .Q ( dcnt_1_ ) 
    , .QN ( n19 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_7_ (.D ( n101 ) , .RN ( n201 ) , .CK ( n144 ) , .Q ( dout[7] ) 
    , .QN ( n9 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_4_ (.D ( n88 ) , .RN ( nReset ) , .CK ( n146 ) , .Q ( dout[4] ) 
    , .QN ( n12 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_3_ (.D ( n89 ) , .RN ( n202 ) , .CK ( n147 ) , .Q ( dout[3] ) 
    , .QN ( n13 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_2_ (.D ( n90 ) , .RN ( n202 ) , .CK ( n147 ) , .Q ( dout[2] ) 
    , .QN ( n14 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_1_ (.D ( n91 ) , .RN ( n200 ) , .CK ( n148_G5B1I1 ) 
    , .Q ( dout[1] ) , .QN ( n15 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_6_ (.D ( n86 ) , .RN ( n201 ) , .CK ( n144 ) , .Q ( dout[6] ) 
    , .QN ( n10 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_0_ (.D ( n92 ) , .RN ( n200 ) , .CK ( n146 ) , .Q ( dout[0] ) 
    , .QN ( n16 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 sr_reg_5_ (.D ( n87 ) , .RN ( n200 ) , .CK ( n146 ) , .Q ( dout[5] ) 
    , .QN ( n11 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_2_ (.D ( n97 ) , .RN ( n205 ) , .CK ( n143 ) 
    , .Q ( c_state[2] ) , .QN ( n26 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 core_cmd_reg_1_ (.D ( n84 ) , .RN ( n205 ) , .CK ( n145 ) 
    , .Q ( core_cmd[1] ) , .QN ( n31 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_4_ (.D ( n100 ) , .RN ( n205 ) , .CK ( n145 ) 
    , .Q ( c_state[4] ) , .QN ( n24 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_0_ (.D ( n99 ) , .RN ( n203 ) , .CK ( n103 ) 
    , .Q ( c_state[0] ) , .QN ( n28 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_3_ (.D ( n96 ) , .RN ( n203 ) , .CK ( n103 ) 
    , .Q ( c_state[3] ) , .QN ( n25 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 c_state_reg_1_ (.D ( n98 ) , .RN ( n204 ) , .CK ( n103 ) 
    , .Q ( c_state[1] ) , .QN ( n27 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 cmd_ack_reg (.D ( N109 ) , .RN ( n204 ) , .CK ( n143 ) , .Q ( cmd_ack ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 ld_reg (.D ( N108 ) , .RN ( n201 ) , .CK ( n144 ) , .Q ( ld ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 core_cmd_reg_0_ (.D ( n85 ) , .RN ( n203 ) , .CK ( n145 ) 
    , .Q ( core_cmd[0] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 core_cmd_reg_2_ (.D ( n83 ) , .RN ( n205 ) , .CK ( n103 ) 
    , .Q ( core_cmd[2] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
DFFR_X1 core_cmd_reg_3_ (.D ( n82 ) , .RN ( n203 ) , .CK ( n145 ) 
    , .Q ( core_cmd[3] ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U7 (.A ( n6 ) , .ZN ( n5 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U8 (.A ( n41 ) , .Z ( n6 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U10 (.A ( n139 ) , .ZN ( n137 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U11 (.A ( n60 ) , .ZN ( n197 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U12 (.A ( n45 ) , .Z ( n17 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U13 (.A ( n124 ) , .ZN ( n20 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AND3_X1 U14 (.A1 ( n59 ) , .A2 ( n189 ) , .A3 ( n196 ) , .ZN ( n49 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U15 (.A ( n49 ) , .ZN ( n22 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U16 (.A ( n49 ) , .ZN ( n23 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U17 (.A ( n117 ) , .ZN ( n29 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U19 (.A ( n199 ) , .ZN ( n198 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U22 (.A1 ( n123 ) , .A2 ( n45 ) , .ZN ( n40 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
NAND2_X1 U23 (.A1 ( n197 ) , .A2 ( n189 ) , .ZN ( n63 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U24 (.A ( n45 ) , .ZN ( n115 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U27 (.A ( n41 ) , .B1 ( n57 ) , .B2 ( n67 ) , .ZN ( n64 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U28 (.A1 ( n67 ) , .A2 ( n5 ) , .ZN ( n45 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U29 (.A ( n41 ) , .ZN ( n116 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U30 (.A ( n69 ) , .ZN ( n124 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U31 (.A ( n57 ) , .ZN ( n123 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR2_X1 U32 (.A1 ( i2c_al ) , .A2 ( rst_hfs_netlink_13 ) , .ZN ( n67 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NOR3_X1 U33 (.A1 ( ld ) , .A2 ( rst_hfs_netlink_14 ) , .A3 ( n30 ) , .ZN ( n60 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U34 (.A ( n59 ) , .B1 ( n57 ) , .B2 ( n197 ) , .C1 ( n58 ) 
    , .C2 ( n18 ) , .ZN ( n93 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
AOI21_X1 U35 (.A ( n61 ) , .B1 ( dcnt_1_ ) , .B2 ( n60 ) , .ZN ( n58 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OAI221_X1 U36 (.A ( n71 ) , .B1 ( n197 ) , .B2 ( n10 ) , .C1 ( n22 ) , .C2 ( n9 ) 
    , .ZN ( n101 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U37 (.A1 ( din[7] ) , .A2 ( n137 ) , .ZN ( n71 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U38 (.A ( n50 ) , .B1 ( n196 ) , .B2 ( n11 ) , .C1 ( n22 ) 
    , .C2 ( n10 ) , .ZN ( n86 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U39 (.A1 ( din[6] ) , .A2 ( n137 ) , .ZN ( n50 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U40 (.A ( n51 ) , .B1 ( n196 ) , .B2 ( n12 ) , .C1 ( n11 ) 
    , .C2 ( n22 ) , .ZN ( n87 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U41 (.A1 ( din[5] ) , .A2 ( n137 ) , .ZN ( n51 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U42 (.A ( n52 ) , .B1 ( n135 ) , .B2 ( n13 ) , .C1 ( n23 ) 
    , .C2 ( n12 ) , .ZN ( n88 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U43 (.A1 ( din[4] ) , .A2 ( n134 ) , .ZN ( n52 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U44 (.A ( n53 ) , .B1 ( n135 ) , .B2 ( n14 ) , .C1 ( n23 ) 
    , .C2 ( n13 ) , .ZN ( n89 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U45 (.A1 ( din[3] ) , .A2 ( n134 ) , .ZN ( n53 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U46 (.A ( n54 ) , .B1 ( n135 ) , .B2 ( n15 ) , .C1 ( n23 ) 
    , .C2 ( n14 ) , .ZN ( n90 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U47 (.A1 ( din[2] ) , .A2 ( n134 ) , .ZN ( n54 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U48 (.A ( n55 ) , .B1 ( n135 ) , .B2 ( n16 ) , .C1 ( n23 ) 
    , .C2 ( n15 ) , .ZN ( n91 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U49 (.A1 ( din[1] ) , .A2 ( n134 ) , .ZN ( n55 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U50 (.A ( n56 ) , .B1 ( n114 ) , .B2 ( n196 ) , .C1 ( n22 ) 
    , .C2 ( n16 ) , .ZN ( n92 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U51 (.A ( core_rxd ) , .ZN ( n114 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U52 (.A1 ( din[0] ) , .A2 ( n137 ) , .ZN ( n56 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
OAI221_X1 U53 (.A ( n59 ) , .B1 ( dcnt_1_ ) , .B2 ( n62 ) , .C1 ( n120 ) 
    , .C2 ( n19 ) , .ZN ( n94 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U6 (.A ( n139 ) , .ZN ( n134 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
INV_X1 U4 (.A ( n199 ) , .ZN ( n189 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
OR3_X1 U5 (.A1 ( ld ) , .A2 ( rst_hfs_netlink_14 ) , .A3 ( n30 ) , .ZN ( n135 ) 
    , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
NAND2_X1 U18 (.A1 ( ld ) , .A2 ( n189 ) , .ZN ( n139 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U21 (.A ( nReset ) , .Z ( n200 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U108 (.A ( nReset ) , .Z ( n201 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U109 (.A ( nReset ) , .Z ( n202 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U110 (.A ( nReset_hfs_netlink_9 ) , .Z ( n203 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U111 (.A ( nReset_hfs_netlink_9 ) , .Z ( n204 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U112 (.A ( nReset_hfs_netlink_9 ) , .Z ( n205 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U113 (.A ( nReset_hfs_netlink_9 ) , .Z ( n206 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
INV_X1 U9 (.A ( n60 ) , .ZN ( n196 ) , .VDD ( \VDD! ) , .VSS ( \VSS! ) ) ;
CLKBUF_X1 U20 (.A ( rst_hfs_netlink_14 ) , .Z ( n199 ) , .VDD ( \VDD! ) 
    , .VSS ( \VSS! ) ) ;
endmodule




module i2c_master_top (wb_adr_i , wb_dat_i , wb_dat_o , sda_pad_i , 
    scl_pad_i , wb_cyc_i , wb_stb_i , wb_we_i , arst_i , wb_rst_i , 
    wb_clk_i , sda_padoen_o , sda_pad_o , scl_padoen_o , scl_pad_o , 
    wb_inta_o , wb_ack_o , VSS , VDD );
input  [2:0] wb_adr_i ;
input  [7:0] wb_dat_i ;
output [7:0] wb_dat_o ;
input  sda_pad_i ;
input  scl_pad_i ;
input  wb_cyc_i ;
input  wb_stb_i ;
input  wb_we_i ;
input  arst_i ;
input  wb_rst_i ;
input  wb_clk_i ;
output sda_padoen_o ;
output sda_pad_o ;
output scl_padoen_o ;
output scl_pad_o ;
output wb_inta_o ;
output wb_ack_o ;
input  VSS ;
input  VDD ;

supply0 \VSS! ;
supply1 \VDD! ;
wire [7:0] cr ;
wire [7:5] sr ;
wire [7:0] rxr ;
wire [7:0] txr ;
wire [15:0] prer ;

wire [7:0] ctr ;
wire SPARE_PREFIX_NAME_0_A1 ;
assign SPARE_PREFIX_NAME_0_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_A1_A2 ;
assign SPARE_PREFIX_NAME_0_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_1_A1 ;
assign SPARE_PREFIX_NAME_1_A1 = 1'b0;
wire SPARE_PREFIX_NAME_1_A1_A2 ;
assign SPARE_PREFIX_NAME_1_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_2_A1 ;
assign SPARE_PREFIX_NAME_2_A1 = 1'b0;
wire SPARE_PREFIX_NAME_2_A1_A2 ;
assign SPARE_PREFIX_NAME_2_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_3_A1 ;
assign SPARE_PREFIX_NAME_3_A1 = 1'b0;
wire SPARE_PREFIX_NAME_3_A1_A2 ;
assign SPARE_PREFIX_NAME_3_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_4_A1 ;
assign SPARE_PREFIX_NAME_4_A1 = 1'b0;
wire SPARE_PREFIX_NAME_4_A1_A2 ;
assign SPARE_PREFIX_NAME_4_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_5_A1 ;
assign SPARE_PREFIX_NAME_5_A1 = 1'b0;
wire SPARE_PREFIX_NAME_5_A1_A2 ;
assign SPARE_PREFIX_NAME_5_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_6_A1 ;
assign SPARE_PREFIX_NAME_6_A1 = 1'b0;
wire SPARE_PREFIX_NAME_6_A1_A2 ;
assign SPARE_PREFIX_NAME_6_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_7_A1 ;
assign SPARE_PREFIX_NAME_7_A1 = 1'b0;
wire SPARE_PREFIX_NAME_7_A1_A2 ;
assign SPARE_PREFIX_NAME_7_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_8_A1 ;
assign SPARE_PREFIX_NAME_8_A1 = 1'b0;
wire SPARE_PREFIX_NAME_8_A1_A2 ;
assign SPARE_PREFIX_NAME_8_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_9_A1 ;
assign SPARE_PREFIX_NAME_9_A1 = 1'b0;
wire SPARE_PREFIX_NAME_9_A1_A2 ;
assign SPARE_PREFIX_NAME_9_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_10_A1 ;
assign SPARE_PREFIX_NAME_10_A1 = 1'b0;
wire SPARE_PREFIX_NAME_10_A1_A2 ;
assign SPARE_PREFIX_NAME_10_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_11_A1 ;
assign SPARE_PREFIX_NAME_11_A1 = 1'b0;
wire SPARE_PREFIX_NAME_11_A1_A2 ;
assign SPARE_PREFIX_NAME_11_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_12_A1 ;
assign SPARE_PREFIX_NAME_12_A1 = 1'b0;
wire SPARE_PREFIX_NAME_12_A1_A2 ;
assign SPARE_PREFIX_NAME_12_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_13_A1 ;
assign SPARE_PREFIX_NAME_13_A1 = 1'b0;
wire SPARE_PREFIX_NAME_13_A1_A2 ;
assign SPARE_PREFIX_NAME_13_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_14_A1 ;
assign SPARE_PREFIX_NAME_14_A1 = 1'b0;
wire SPARE_PREFIX_NAME_14_A1_A2 ;
assign SPARE_PREFIX_NAME_14_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_15_A1 ;
assign SPARE_PREFIX_NAME_15_A1 = 1'b0;
wire SPARE_PREFIX_NAME_15_A1_A2 ;
assign SPARE_PREFIX_NAME_15_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_16_A1 ;
assign SPARE_PREFIX_NAME_16_A1 = 1'b0;
wire SPARE_PREFIX_NAME_16_A1_A2 ;
assign SPARE_PREFIX_NAME_16_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_17_A1 ;
assign SPARE_PREFIX_NAME_17_A1 = 1'b0;
wire SPARE_PREFIX_NAME_17_A1_A2 ;
assign SPARE_PREFIX_NAME_17_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_18_A1 ;
assign SPARE_PREFIX_NAME_18_A1 = 1'b0;
wire SPARE_PREFIX_NAME_18_A1_A2 ;
assign SPARE_PREFIX_NAME_18_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_19_A1 ;
assign SPARE_PREFIX_NAME_19_A1 = 1'b0;
wire SPARE_PREFIX_NAME_19_A1_A2 ;
assign SPARE_PREFIX_NAME_19_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_0_A1 ;
assign SPARE_PREFIX_NAME_0_0_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_0_A1_A2 ;
assign SPARE_PREFIX_NAME_0_0_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_1_A1 ;
assign SPARE_PREFIX_NAME_0_1_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_1_A1_A2 ;
assign SPARE_PREFIX_NAME_0_1_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_2_A1 ;
assign SPARE_PREFIX_NAME_0_2_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_2_A1_A2 ;
assign SPARE_PREFIX_NAME_0_2_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_3_A1 ;
assign SPARE_PREFIX_NAME_0_3_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_3_A1_A2 ;
assign SPARE_PREFIX_NAME_0_3_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_4_A1 ;
assign SPARE_PREFIX_NAME_0_4_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_4_A1_A2 ;
assign SPARE_PREFIX_NAME_0_4_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_5_A1 ;
assign SPARE_PREFIX_NAME_0_5_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_5_A1_A2 ;
assign SPARE_PREFIX_NAME_0_5_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_6_A1 ;
assign SPARE_PREFIX_NAME_0_6_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_6_A1_A2 ;
assign SPARE_PREFIX_NAME_0_6_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_7_A1 ;
assign SPARE_PREFIX_NAME_0_7_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_7_A1_A2 ;
assign SPARE_PREFIX_NAME_0_7_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_8_A1 ;
assign SPARE_PREFIX_NAME_0_8_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_8_A1_A2 ;
assign SPARE_PREFIX_NAME_0_8_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_9_A1 ;
assign SPARE_PREFIX_NAME_0_9_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_9_A1_A2 ;
assign SPARE_PREFIX_NAME_0_9_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_10_A1 ;
assign SPARE_PREFIX_NAME_0_10_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_10_A1_A2 ;
assign SPARE_PREFIX_NAME_0_10_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_11_A1 ;
assign SPARE_PREFIX_NAME_0_11_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_11_A1_A2 ;
assign SPARE_PREFIX_NAME_0_11_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_12_A1 ;
assign SPARE_PREFIX_NAME_0_12_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_12_A1_A2 ;
assign SPARE_PREFIX_NAME_0_12_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_13_A1 ;
assign SPARE_PREFIX_NAME_0_13_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_13_A1_A2 ;
assign SPARE_PREFIX_NAME_0_13_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_14_A1 ;
assign SPARE_PREFIX_NAME_0_14_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_14_A1_A2 ;
assign SPARE_PREFIX_NAME_0_14_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_15_A1 ;
assign SPARE_PREFIX_NAME_0_15_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_15_A1_A2 ;
assign SPARE_PREFIX_NAME_0_15_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_16_A1 ;
assign SPARE_PREFIX_NAME_0_16_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_16_A1_A2 ;
assign SPARE_PREFIX_NAME_0_16_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_17_A1 ;
assign SPARE_PREFIX_NAME_0_17_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_17_A1_A2 ;
assign SPARE_PREFIX_NAME_0_17_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_18_A1 ;
assign SPARE_PREFIX_NAME_0_18_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_18_A1_A2 ;
assign SPARE_PREFIX_NAME_0_18_A1_A2 = 1'b0;
wire SPARE_PREFIX_NAME_0_19_A1 ;
assign SPARE_PREFIX_NAME_0_19_A1 = 1'b0;
wire SPARE_PREFIX_NAME_0_19_A1_A2 ;
assign SPARE_PREFIX_NAME_0_19_A1_A2 = 1'b0;

assign scl_pad_o = sda_pad_o ;

i2c_master_byte_ctrl byte_controller (.i2c_al ( i2c_al ) , 
    .scl_oen ( scl_padoen_o ) , .sda_oen ( sda_padoen_o ) , .\VDD! ( \VDD! ) , 
    .\VSS! ( sda_pad_o ) , .nReset_hfs_netlink_8 ( n306 ) , .ack_in ( cr[3] ) , 
    .scl_i ( scl_pad_i ) , .sda_i ( sda_pad_i ) , .VDD ( sda_pad_o ) , 
    .VSS ( sda_pad_o ) , .cmd_ack ( done ) , .ack_out ( irxack ) , 
    .i2c_busy ( sr[6] ) , .clk ( n193 ) , .rst ( n329 ) , .nReset ( n324 ) , 
    .ena ( n148 ) , .start ( cr[7] ) , .stop ( cr[6] ) , .read ( cr[5] ) , 
    .write ( cr[4] ) , .dout ( rxr ) , .din ( txr ) , .clk_cnt ( prer ) , 
    .nReset_hfs_netlink_9 ( n320 ) , .nReset_hfs_netlink_10 ( n311 ) , 
    .nReset_hfs_netlink_11 ( sda_pad_o ) , .nReset_hfs_netlink_12 ( sda_pad_o ) , 
    .rst_hfs_netlink_13 ( n307 ) , .rst_hfs_netlink_14 ( n301 ) , 
    .rst_hfs_netlink_15 ( sda_pad_o ) , .clk_cts_0 ( n193_G3B1I1 ) ) ;

BUF_X1 CTS_wb_clk_i_CTO_delay7 (.A ( n193 ) , .Z ( CTS_wb_clk_i_CTO_delay71 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U69 (.A ( n108 ) , .Z ( n207 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X2 U42 (.A ( n108 ) , .Z ( n170 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X2 U1 (.A ( n108 ) , .Z ( n44 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 CTS_wb_clk_i_CTO_delay4 (.A ( wb_clk_i ) 
    , .Z ( CTS_wb_clk_i_CTO_delay41 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 BUF_X2_G2B1I2 (.A ( wb_clk_i ) , .Z ( n57_G2B1I2 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
BUF_X1 U3 (.A ( n58 ) , .Z ( n42 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U43 (.A ( n58 ) , .Z ( n180 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U72 (.A ( n58 ) , .Z ( n218 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U73 (.A ( n58 ) , .Z ( n219 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U71 (.A ( n57_G2B1I1 ) , .Z ( n217 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U44 (.A ( n192 ) , .Z ( n182 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U67 (.A ( n192 ) , .Z ( n205 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U2 (.A ( n192 ) , .Z ( n43 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 U68 (.A ( n192 ) , .Z ( n206 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X2 U54 (.A ( n57_G2B1I2 ) , .Z ( n192 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X2 U70 (.A ( n108 ) , .Z ( n208 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X2 U32 (.A ( n57_G2B1I2 ) , .Z ( n108 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 BUF_X2_G2B1I1 (.A ( CTS_wb_clk_i_CTO_delay41 ) , .Z ( n57_G2B1I1 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 BUF_X2_G3B3I1 (.A ( CTS_wb_clk_i_CTO_delay71 ) , .Z ( n193_G3B1I1 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X2 U25 (.A ( wb_clk_i_G1B1I1 ) , .Z ( n58 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
BUF_X2 BUF_X1_G1B5I1 (.A ( wb_clk_i ) , .Z ( wb_clk_i_G1B1I1 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
BUF_X1 BUF_X1_G1B3I1 (.A ( wb_clk_i_G1B1I1 ) , .Z ( wb_clk_i_G1B2I1 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 BUF_X1_G1B1I1 (.A ( wb_clk_i_G1B2I1 ) , .Z ( wb_clk_i_G1B3I1 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
BUF_X1 BUF_X1_G3B1I1 (.A ( n193_G3B1I1 ) , .Z ( n193_G3B2I1 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
BUF_X32 U55 (.A ( wb_clk_i ) , .Z ( n193 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U204 (.A1 ( n166 ) , .A2 ( n25 ) , .B1 ( n229 ) , .B2 ( n178 ) 
    , .ZN ( n136 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U205 (.A1 ( n167 ) , .A2 ( n24 ) , .B1 ( n228 ) , .B2 ( n178 ) 
    , .ZN ( n137 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U206 (.A1 ( n166 ) , .A2 ( n23 ) , .B1 ( n227 ) , .B2 ( n178 ) 
    , .ZN ( n138 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U207 (.A1 ( n167 ) , .A2 ( n22 ) , .B1 ( n226 ) , .B2 ( n178 ) 
    , .ZN ( n139 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U208 (.A1 ( n172 ) , .A2 ( n21 ) , .B1 ( n233 ) , .B2 ( n159 ) 
    , .ZN ( n140 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U209 (.A1 ( n173 ) , .A2 ( n20 ) , .B1 ( n232 ) , .B2 ( n159 ) 
    , .ZN ( n141 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U210 (.A1 ( n172 ) , .A2 ( n19 ) , .B1 ( n231 ) , .B2 ( n159 ) 
    , .ZN ( n142 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U211 (.A1 ( n173 ) , .A2 ( n17 ) , .B1 ( n229 ) , .B2 ( n160 ) 
    , .ZN ( n144 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U212 (.A1 ( n172 ) , .A2 ( n16 ) , .B1 ( n228 ) , .B2 ( n160 ) 
    , .ZN ( n145 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U213 (.A1 ( n173 ) , .A2 ( n15 ) , .B1 ( n227 ) , .B2 ( n160 ) 
    , .ZN ( n146 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U214 (.A1 ( n14 ) , .A2 ( n173 ) , .B1 ( n226 ) , .B2 ( n160 ) 
    , .ZN ( n147 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U215 (.A1 ( n166 ) , .A2 ( n26 ) , .B1 ( n230 ) , .B2 ( n177 ) 
    , .ZN ( n135 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U216 (.A1 ( n172 ) , .A2 ( n1800 ) , .B1 ( n230 ) , .B2 ( n159 ) 
    , .ZN ( n143 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U217 (.A ( wb_adr_i[2] ) , .ZN ( n223 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
OR3_X1 U218 (.A1 ( n67 ) , .A2 ( n290 ) , .A3 ( n70 ) , .ZN ( n68 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI21_X1 U219 (.A ( n71 ) , .B1 ( wb_ack_o ) , .B2 ( wb_we_i ) , .ZN ( n70 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U220 (.A ( n76 ) , .ZN ( n209 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U221 (.A ( n289 ) , .B1 ( n77 ) , .B2 ( wb_dat_i[0] ) , .C1 ( n298 ) 
    , .C2 ( prer[8] ) , .ZN ( n76 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U222 (.A ( n78 ) , .ZN ( n210 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U223 (.A ( n289 ) , .B1 ( n161 ) , .B2 ( wb_dat_i[1] ) , .C1 ( n313 ) 
    , .C2 ( prer[9] ) , .ZN ( n78 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U224 (.A ( n79 ) , .ZN ( n211 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U225 (.A ( n325 ) , .B1 ( n162 ) , .B2 ( wb_dat_i[2] ) , .C1 ( n313 ) 
    , .C2 ( prer[10] ) , .ZN ( n79 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U226 (.A ( n80 ) , .ZN ( n212 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U227 (.A ( n289 ) , .B1 ( n161 ) , .B2 ( wb_dat_i[3] ) , .C1 ( n313 ) 
    , .C2 ( prer[11] ) , .ZN ( n80 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U228 (.A ( n81 ) , .ZN ( n213 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U229 (.A ( n325 ) , .B1 ( n250 ) , .B2 ( wb_dat_i[4] ) , .C1 ( n313 ) 
    , .C2 ( prer[12] ) , .ZN ( n81 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U230 (.A ( n82 ) , .ZN ( n214 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U231 (.A ( n326 ) , .B1 ( n161 ) , .B2 ( wb_dat_i[5] ) , .C1 ( n298 ) 
    , .C2 ( prer[13] ) , .ZN ( n82 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U232 (.A ( n83 ) , .ZN ( n215 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U233 (.A ( n289 ) , .B1 ( n77 ) , .B2 ( wb_dat_i[6] ) , .C1 ( n298 ) 
    , .C2 ( prer[14] ) , .ZN ( n83 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U234 (.A ( n84 ) , .ZN ( n216 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U235 (.A ( n326 ) , .B1 ( n161 ) , .B2 ( wb_dat_i[7] ) , .C1 ( n298 ) 
    , .C2 ( prer[15] ) , .ZN ( n84 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR3_X1 U236 (.A1 ( n223 ) , .A2 ( wb_adr_i[0] ) , .A3 ( n224 ) , .ZN ( n103 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR3_X1 U237 (.A1 ( n223 ) , .A2 ( wb_adr_i[1] ) , .A3 ( n225 ) , .ZN ( n104 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X1 U238 (.A1 ( wb_dat_i[3] ) , .A2 ( ctr[7] ) , .ZN ( n72 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U239 (.A ( n112 ) , .B ( n113 ) , .C1 ( n333 ) , .C2 ( n37 ) 
    , .ZN ( N41 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI22_X1 U240 (.A1 ( ctr[0] ) , .A2 ( n163 ) , .B1 ( prer[8] ) , .B2 ( n330 ) 
    , .ZN ( n112 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U241 (.A ( n114 ) , .B1 ( sr_0 ) , .B2 ( n73 ) , .C1 ( rxr[0] ) 
    , .C2 ( n157 ) , .ZN ( n113 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U242 (.A1 ( n29 ) , .A2 ( n221 ) , .B1 ( n450 ) , .B2 ( n220 ) 
    , .ZN ( n114 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U243 (.A ( n109 ) , .B ( n1100 ) , .C1 ( n333 ) , .C2 ( n36 ) 
    , .ZN ( N421 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI22_X1 U244 (.A1 ( ctr[1] ) , .A2 ( n164 ) , .B1 ( prer[9] ) , .B2 ( n331 ) 
    , .ZN ( n109 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U245 (.A ( n1110 ) , .B1 ( sr_1 ) , .B2 ( n73 ) , .C1 ( rxr[1] ) 
    , .C2 ( n158 ) , .ZN ( n1100 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U246 (.A1 ( n28 ) , .A2 ( n221 ) , .B1 ( n440 ) , .B2 ( n220 ) 
    , .ZN ( n1110 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U247 (.A ( n92 ) , .B ( n93 ) , .C1 ( n333 ) , .C2 ( n30 ) 
    , .ZN ( N48 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI22_X1 U248 (.A1 ( n164 ) , .A2 ( ctr[7] ) , .B1 ( prer[15] ) , .B2 ( n331 ) 
    , .ZN ( n92 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U249 (.A ( n94 ) , .B1 ( sr[7] ) , .B2 ( n73 ) , .C1 ( rxr[7] ) 
    , .C2 ( n157 ) , .ZN ( n93 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U250 (.A1 ( n22 ) , .A2 ( n221 ) , .B1 ( n38 ) , .B2 ( n220 ) 
    , .ZN ( n94 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U251 (.A ( n98 ) , .B ( n99 ) , .C1 ( n332 ) , .C2 ( n32 ) 
    , .ZN ( N46 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI22_X1 U252 (.A1 ( ctr[5] ) , .A2 ( n163 ) , .B1 ( prer[13] ) , .B2 ( n330 ) 
    , .ZN ( n98 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U253 (.A ( n100 ) , .B1 ( sr[5] ) , .B2 ( n155 ) , .C1 ( rxr[5] ) 
    , .C2 ( n158 ) , .ZN ( n99 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U254 (.A1 ( n24 ) , .A2 ( n153 ) , .B1 ( n40 ) , .B2 ( n152 ) 
    , .ZN ( n100 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U255 (.A ( n95 ) , .B ( n96 ) , .C1 ( n295 ) , .C2 ( n31 ) 
    , .ZN ( N47 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI22_X1 U256 (.A1 ( ctr[6] ) , .A2 ( n163 ) , .B1 ( prer[14] ) , .B2 ( n331 ) 
    , .ZN ( n95 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI221_X1 U257 (.A ( n97 ) , .B1 ( sr[6] ) , .B2 ( n155 ) , .C1 ( rxr[6] ) 
    , .C2 ( n157 ) , .ZN ( n96 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U258 (.A1 ( n23 ) , .A2 ( n153 ) , .B1 ( n39 ) , .B2 ( n152 ) 
    , .ZN ( n97 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI211_X1 U259 (.A ( n290 ) , .B ( cr[0] ) , .C1 ( n71 ) , .C2 ( n460 ) 
    , .ZN ( N111 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U260 (.A ( n328 ) , .B1 ( n190 ) , .B2 ( n230 ) , .C1 ( n168 ) 
    , .C2 ( n34 ) , .ZN ( n127 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U261 (.A ( n328 ) , .B1 ( n190 ) , .B2 ( n233 ) , .C1 ( n168 ) 
    , .C2 ( n37 ) , .ZN ( n124 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U262 (.A ( n304 ) , .B1 ( n190 ) , .B2 ( n232 ) , .C1 ( n168 ) 
    , .C2 ( n36 ) , .ZN ( n125 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U263 (.A ( n328 ) , .B1 ( n190 ) , .B2 ( n231 ) , .C1 ( n168 ) 
    , .C2 ( n35 ) , .ZN ( n126 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U264 (.A ( n291 ) , .B1 ( n74 ) , .B2 ( n229 ) , .C1 ( n56 ) 
    , .C2 ( n33 ) , .ZN ( n128 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U265 (.A ( n327 ) , .B1 ( n74 ) , .B2 ( n228 ) , .C1 ( n56 ) 
    , .C2 ( n32 ) , .ZN ( n129 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U266 (.A ( n327 ) , .B1 ( n74 ) , .B2 ( n227 ) , .C1 ( n56 ) 
    , .C2 ( n31 ) , .ZN ( n130 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI221_X1 U267 (.A ( n327 ) , .B1 ( n74 ) , .B2 ( n226 ) , .C1 ( n56 ) 
    , .C2 ( n30 ) , .ZN ( n131 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U268 (.A ( n107 ) , .B ( n1080 ) , .C1 ( n332 ) , .C2 ( n35 ) 
    , .ZN ( N431 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI222_X1 U269 (.VDD ( \VDD! ) , .VSS ( sda_pad_o ) , .A1 ( rxr[2] ) 
    , .A2 ( n157 ) , .B1 ( n103 ) , .B2 ( cr[2] ) , .C1 ( n104 ) , .C2 ( txr[2] ) 
    , .ZN ( n1080 ) ) ;
AOI22_X1 U270 (.A1 ( ctr[2] ) , .A2 ( n164 ) , .B1 ( prer[10] ) , .B2 ( n330 ) 
    , .ZN ( n107 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U271 (.A ( n105 ) , .B ( n106 ) , .C1 ( n332 ) , .C2 ( n34 ) 
    , .ZN ( N441 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI222_X1 U272 (.VDD ( \VDD! ) , .VSS ( sda_pad_o ) , .A1 ( rxr[3] ) 
    , .A2 ( n158 ) , .B1 ( n103 ) , .B2 ( cr[3] ) , .C1 ( n104 ) , .C2 ( txr[3] ) 
    , .ZN ( n106 ) ) ;
AOI22_X1 U273 (.A1 ( ctr[3] ) , .A2 ( n163 ) , .B1 ( prer[11] ) , .B2 ( n331 ) 
    , .ZN ( n105 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI211_X1 U274 (.A ( n101 ) , .B ( n102 ) , .C1 ( n332 ) , .C2 ( n33 ) 
    , .ZN ( N45 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AOI222_X1 U275 (.VDD ( \VDD! ) , .VSS ( sda_pad_o ) , .A1 ( rxr[4] ) 
    , .A2 ( n158 ) , .B1 ( n103 ) , .B2 ( cr[4] ) , .C1 ( n104 ) , .C2 ( txr[4] ) 
    , .ZN ( n102 ) ) ;
AOI22_X1 U276 (.A1 ( ctr[4] ) , .A2 ( n164 ) , .B1 ( prer[12] ) , .B2 ( n330 ) 
    , .ZN ( n101 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR3_X1 U277 (.A1 ( n460 ) , .A2 ( n290 ) , .A3 ( n15 ) , .ZN ( N115 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U278 (.A ( wb_dat_i[0] ) , .ZN ( n233 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U279 (.A ( wb_dat_i[1] ) , .ZN ( n232 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U280 (.A ( wb_dat_i[2] ) , .ZN ( n231 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U281 (.A ( wb_dat_i[4] ) , .ZN ( n229 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U282 (.A ( wb_dat_i[5] ) , .ZN ( n228 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U283 (.A ( wb_dat_i[6] ) , .ZN ( n227 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U284 (.A ( wb_dat_i[7] ) , .ZN ( n226 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
AOI21_X1 U285 (.A ( n325 ) , .B1 ( n40 ) , .B2 ( n410 ) , .ZN ( N110 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR2_X1 U286 (.A1 ( n290 ) , .A2 ( n1150 ) , .ZN ( N1081 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
AOI21_X1 U287 (.A ( i2c_al ) , .B1 ( sr[5] ) , .B2 ( n38 ) , .ZN ( n1150 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U288 (.A ( wb_dat_i[3] ) , .ZN ( n230 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
AND3_X1 U289 (.A1 ( wb_cyc_i ) , .A2 ( n13 ) , .A3 ( wb_stb_i ) , .ZN ( N18 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR2_X1 U290 (.A1 ( done ) , .A2 ( i2c_al ) , .ZN ( n71 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_3_ (.D ( n135 ) , .RN ( n319 ) , .CK ( n180 ) , .Q ( txr[3] ) 
    , .QN ( n26 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_7_ (.D ( n147 ) , .RN ( n314 ) , .CK ( n193_G3B2I1 ) 
    , .Q ( ctr[7] ) , .QN ( n14 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_6_ (.D ( n146 ) , .RN ( n317 ) , .CK ( n219 ) , .Q ( ctr[6] ) 
    , .QN ( n15 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_5_ (.D ( n145 ) , .RN ( n317 ) , .CK ( n42 ) , .Q ( ctr[5] ) 
    , .QN ( n16 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_4_ (.D ( n144 ) , .RN ( n317 ) , .CK ( n219 ) , .Q ( ctr[4] ) 
    , .QN ( n17 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_2_ (.D ( n142 ) , .RN ( n321 ) , .CK ( n42 ) , .Q ( ctr[2] ) 
    , .QN ( n19 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_1_ (.D ( n141 ) , .RN ( n293 ) , .CK ( n170 ) , .Q ( ctr[1] ) 
    , .QN ( n20 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_0_ (.D ( n140 ) , .RN ( n293 ) , .CK ( n170 ) , .Q ( ctr[0] ) 
    , .QN ( n21 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 ctr_reg_3_ (.D ( n143 ) , .RN ( n316 ) , .CK ( n42 ) , .Q ( ctr[3] ) 
    , .QN ( n1800 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_2_ (.D ( n118 ) , .RN ( n314 ) , .CK ( n217 ) , .Q ( cr[2] ) 
    , .QN ( n430 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_0_ (.D ( n116 ) , .RN ( n316 ) , .CK ( n219 ) , .Q ( cr[0] ) 
    , .QN ( n450 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_7_ (.D ( n119 ) , .RN ( n315 ) , .CK ( n217 ) , .Q ( cr[7] ) 
    , .QN ( n38 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_6_ (.D ( n120 ) , .RN ( n318 ) , .CK ( n44 ) , .Q ( cr[6] ) 
    , .QN ( n39 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_5_ (.D ( n121 ) , .RN ( n318 ) , .CK ( n217 ) , .Q ( cr[5] ) 
    , .QN ( n40 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_4_ (.D ( n122 ) , .RN ( n314 ) , .CK ( n217 ) , .Q ( cr[4] ) 
    , .QN ( n410 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 al_reg (.D ( N1081 ) , .RN ( n319 ) , .CK ( n218 ) , .Q ( sr[5] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 tip_reg (.D ( N110 ) , .RN ( n319 ) , .CK ( n218 ) , .Q ( sr_1 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 wb_inta_o_reg (.D ( N115 ) , .RN ( n317 ) , .CK ( n219 ) 
    , .Q ( wb_inta_o ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U129 (.A ( n14 ) , .ZN ( n148 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND2_X1 U132 (.A1 ( irxack ) , .A2 ( n291 ) , .ZN ( n151 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U133 (.A ( n220 ) , .Z ( n152 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U134 (.A ( n221 ) , .Z ( n153 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U136 (.A ( n222 ) , .ZN ( n155 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR3_X1 U138 (.A1 ( n225 ) , .A2 ( wb_adr_i[2] ) , .A3 ( n224 ) , .ZN ( n88 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U139 (.A ( n88 ) , .ZN ( n157 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U140 (.A ( n88 ) , .ZN ( n158 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND2_X1 U141 (.A1 ( n312 ) , .A2 ( n89 ) , .ZN ( n90 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U142 (.A ( n90 ) , .ZN ( n159 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U143 (.A ( n90 ) , .ZN ( n160 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR3_X1 U146 (.A1 ( wb_adr_i[0] ) , .A2 ( wb_adr_i[2] ) , .A3 ( n224 ) 
    , .ZN ( n91 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U147 (.A ( n91 ) , .ZN ( n163 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U148 (.A ( n91 ) , .ZN ( n164 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U149 (.A ( n86 ) , .ZN ( n165 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U150 (.A ( n165 ) , .ZN ( n166 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U151 (.A ( n165 ) , .ZN ( n167 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND2_X1 U152 (.A1 ( n296 ) , .A2 ( n312 ) , .ZN ( n77 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U156 (.A ( n89 ) , .ZN ( n171 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U157 (.A ( n171 ) , .ZN ( n172 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U158 (.A ( n171 ) , .ZN ( n173 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND3_X1 U159 (.A1 ( n224 ) , .A2 ( n223 ) , .A3 ( n225 ) , .ZN ( n75 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND2_X1 U163 (.A1 ( n297 ) , .A2 ( n86 ) , .ZN ( n87 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U164 (.A ( n87 ) , .ZN ( n177 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U165 (.A ( n87 ) , .ZN ( n178 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR3_X1 U166 (.A1 ( wb_adr_i[1] ) , .A2 ( wb_adr_i[2] ) , .A3 ( n225 ) 
    , .ZN ( n85 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X1 U170 (.A1 ( n295 ) , .A2 ( n61 ) , .ZN ( n74 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
NAND2_X1 U175 (.A1 ( n312 ) , .A2 ( n64 ) , .ZN ( n65 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
OAI21_X1 U178 (.A ( n327 ) , .B1 ( n189 ) , .B2 ( n91 ) , .ZN ( n89 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI21_X1 U179 (.A ( n328 ) , .B1 ( n61 ) , .B2 ( n88 ) , .ZN ( n86 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X1 U181 (.A1 ( n312 ) , .A2 ( n299 ) , .ZN ( n69 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U182 (.A ( n73 ) , .ZN ( n222 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X1 U183 (.A1 ( n303 ) , .A2 ( n67 ) , .ZN ( n64 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U184 (.A ( n104 ) , .ZN ( n221 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U185 (.A ( n103 ) , .ZN ( n220 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR3_X1 U190 (.A1 ( wb_adr_i[0] ) , .A2 ( wb_adr_i[1] ) , .A3 ( n223 ) 
    , .ZN ( n73 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NOR3_X1 U191 (.A1 ( n66 ) , .A2 ( n222 ) , .A3 ( n14 ) , .ZN ( n67 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U192 (.A ( wb_adr_i[0] ) , .ZN ( n225 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U193 (.A ( wb_adr_i[1] ) , .ZN ( n224 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U194 (.A1 ( n299 ) , .A2 ( n410 ) , .B1 ( n69 ) , .B2 ( n229 ) 
    , .ZN ( n122 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U195 (.A1 ( n68 ) , .A2 ( n40 ) , .B1 ( n69 ) , .B2 ( n228 ) 
    , .ZN ( n121 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U196 (.A1 ( n68 ) , .A2 ( n39 ) , .B1 ( n69 ) , .B2 ( n227 ) 
    , .ZN ( n120 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U197 (.A1 ( n68 ) , .A2 ( n38 ) , .B1 ( n69 ) , .B2 ( n226 ) 
    , .ZN ( n119 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U198 (.A1 ( n64 ) , .A2 ( n450 ) , .B1 ( n65 ) , .B2 ( n233 ) 
    , .ZN ( n116 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U199 (.A1 ( n64 ) , .A2 ( n440 ) , .B1 ( n65 ) , .B2 ( n232 ) 
    , .ZN ( n117 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U200 (.A1 ( n64 ) , .A2 ( n430 ) , .B1 ( n65 ) , .B2 ( n231 ) 
    , .ZN ( n118 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U201 (.A1 ( n167 ) , .A2 ( n29 ) , .B1 ( n233 ) , .B2 ( n177 ) 
    , .ZN ( n132 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U202 (.A1 ( n166 ) , .A2 ( n28 ) , .B1 ( n232 ) , .B2 ( n177 ) 
    , .ZN ( n133 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI22_X1 U203 (.A1 ( n167 ) , .A2 ( n27 ) , .B1 ( n231 ) , .B2 ( n177 ) 
    , .ZN ( n134 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_ack_o_reg (.D ( N18 ) , .CK ( n218 ) , .Q ( wb_ack_o ) , .QN ( n13 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_6_ (.D ( N47 ) , .CK ( n208 ) , .Q ( wb_dat_o[6] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_4_ (.D ( N45 ) , .CK ( n208 ) , .Q ( wb_dat_o[4] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_3_ (.D ( N441 ) , .CK ( n207 ) , .Q ( wb_dat_o[3] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_2_ (.D ( N431 ) , .CK ( n207 ) , .Q ( wb_dat_o[2] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_5_ (.D ( N46 ) , .CK ( n208 ) , .Q ( wb_dat_o[5] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_7_ (.D ( N48 ) , .CK ( n208 ) , .Q ( wb_dat_o[7] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_1_ (.D ( N421 ) , .CK ( n207 ) , .Q ( wb_dat_o[1] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFF_X1 wb_dat_o_reg_0_ (.D ( N41 ) , .CK ( n207 ) , .Q ( wb_dat_o[0] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OAI33_X1 U126 (.VDD ( \VDD! ) , .VSS ( sda_pad_o ) , .A1 ( n420 ) , .A2 ( n325 ) 
    , .A3 ( n67 ) , .B1 ( n72 ) , .B2 ( n222 ) , .B3 ( n303 ) , .ZN ( n123 ) ) ;
NAND3_X1 U127 (.A1 ( wb_ack_o ) , .A2 ( n291 ) , .A3 ( wb_we_i ) , .ZN ( n66 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 rxack_reg (.D ( n151 ) , .RN ( n315 ) , .CK ( n44 ) , .Q ( sr[7] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_7_ (.D ( n131 ) , .SN ( n316 ) , .CK ( n205 ) , .Q ( prer[7] ) 
    , .QN ( n30 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_6_ (.D ( n130 ) , .SN ( n314 ) , .CK ( wb_clk_i_G1B3I1 ) 
    , .Q ( prer[6] ) , .QN ( n31 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_5_ (.D ( n129 ) , .SN ( n292 ) , .CK ( n205 ) , .Q ( prer[5] ) 
    , .QN ( n32 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_4_ (.D ( n128 ) , .SN ( n318 ) , .CK ( n218 ) , .Q ( prer[4] ) 
    , .QN ( n33 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_3_ (.D ( n127 ) , .SN ( n323 ) , .CK ( n206 ) , .Q ( prer[3] ) 
    , .QN ( n34 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_2_ (.D ( n126 ) , .SN ( n322 ) , .CK ( n206 ) , .Q ( prer[2] ) 
    , .QN ( n35 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_1_ (.D ( n125 ) , .SN ( n294 ) , .CK ( n182 ) , .Q ( prer[1] ) 
    , .QN ( n36 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_0_ (.D ( n124 ) , .SN ( n322 ) , .CK ( n43 ) , .Q ( prer[0] ) 
    , .QN ( n37 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_15_ (.D ( n216 ) , .SN ( n292 ) , .CK ( n205 ) 
    , .Q ( prer[15] ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_14_ (.D ( n215 ) , .SN ( n323 ) , .CK ( n206 ) 
    , .Q ( prer[14] ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_13_ (.D ( n214 ) , .SN ( n294 ) , .CK ( n205 ) 
    , .Q ( prer[13] ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_12_ (.D ( n213 ) , .SN ( n323 ) , .CK ( n43 ) , .Q ( prer[12] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_11_ (.D ( n212 ) , .SN ( n323 ) , .CK ( n206 ) 
    , .Q ( prer[11] ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_10_ (.D ( n211 ) , .SN ( n322 ) , .CK ( n43 ) , .Q ( prer[10] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_9_ (.D ( n210 ) , .SN ( n294 ) , .CK ( n182 ) , .Q ( prer[9] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFS_X1 prer_reg_8_ (.D ( n209 ) , .SN ( n322 ) , .CK ( n43 ) , .Q ( prer[8] ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_1_ (.D ( n117 ) , .RN ( n315 ) , .CK ( wb_clk_i_G1B3I1 ) 
    , .QN ( n440 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 irq_flag_reg (.D ( N111 ) , .RN ( n318 ) , .CK ( n44 ) , .Q ( sr_0 ) 
    , .QN ( n460 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 cr_reg_3_ (.D ( n123 ) , .RN ( n315 ) , .CK ( n44 ) , .Q ( cr[3] ) 
    , .QN ( n420 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_7_ (.D ( n139 ) , .RN ( n292 ) , .CK ( n170 ) , .Q ( txr[7] ) 
    , .QN ( n22 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_6_ (.D ( n138 ) , .RN ( n294 ) , .CK ( n182 ) , .Q ( txr[6] ) 
    , .QN ( n23 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_5_ (.D ( n137 ) , .RN ( n293 ) , .CK ( n180 ) , .Q ( txr[5] ) 
    , .QN ( n24 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_4_ (.D ( n136 ) , .RN ( n293 ) , .CK ( n180 ) , .Q ( txr[4] ) 
    , .QN ( n25 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_2_ (.D ( n134 ) , .RN ( n319 ) , .CK ( n180 ) , .Q ( txr[2] ) 
    , .QN ( n27 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_1_ (.D ( n133 ) , .RN ( n316 ) , .CK ( n42 ) , .Q ( txr[1] ) 
    , .QN ( n28 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
DFFR_X1 txr_reg_0_ (.D ( n132 ) , .RN ( n292 ) , .CK ( n170 ) , .Q ( txr[0] ) 
    , .QN ( n29 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U22 (.A ( n85 ) , .ZN ( n296 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U23 (.A ( n303 ) , .ZN ( n297 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U24 (.A ( n191 ) , .ZN ( n56 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U19 (.A ( n309 ) , .Z ( n293 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U20 (.A ( n310 ) , .Z ( n294 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U18 (.A ( n302 ) , .Z ( n292 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U17 (.A ( n326 ) , .ZN ( n291 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U15 (.A ( n300 ) , .Z ( n289 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U16 (.A ( n300 ) , .Z ( n290 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U28 (.A ( n68 ) , .Z ( n299 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U29 (.A ( n189 ) , .Z ( n61 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U31 (.A ( wb_rst_i ) , .Z ( n300 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U33 (.A ( wb_rst_i ) , .Z ( n301 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U34 (.A ( n308 ) , .Z ( n302 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U35 (.A ( n66 ) , .Z ( n303 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U37 (.A ( n300 ) , .Z ( n305 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND2_X1 U38 (.A1 ( n296 ) , .A2 ( n297 ) , .ZN ( n161 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
AND2_X1 U39 (.A1 ( n296 ) , .A2 ( n297 ) , .ZN ( n162 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
INV_X1 U40 (.A ( n191 ) , .ZN ( n168 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U45 (.A ( wb_rst_i ) , .Z ( n307 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U46 (.A ( arst_i ) , .Z ( n308 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U47 (.A ( arst_i ) , .Z ( n309 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND3_X1 U51 (.A1 ( wb_ack_o ) , .A2 ( n291 ) , .A3 ( wb_we_i ) , .ZN ( n189 ) 
    , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X1 U52 (.A1 ( n295 ) , .A2 ( n61 ) , .ZN ( n190 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
OR2_X1 U53 (.A1 ( n295 ) , .A2 ( n61 ) , .ZN ( n191 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U57 (.A ( n309 ) , .Z ( n314 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U58 (.A ( n309 ) , .Z ( n315 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U59 (.A ( n302 ) , .Z ( n316 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U60 (.A ( n308 ) , .Z ( n317 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U61 (.A ( n309 ) , .Z ( n318 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U62 (.A ( n308 ) , .Z ( n319 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U63 (.A ( n308 ) , .Z ( n320 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U64 (.A ( n311 ) , .Z ( n321 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U65 (.A ( n310 ) , .Z ( n322 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U66 (.A ( n310 ) , .Z ( n323 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U36 (.A ( n305 ) , .ZN ( n304 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U48 (.A ( arst_i ) , .Z ( n310 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U49 (.A ( arst_i ) , .Z ( n311 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U50 (.A ( n303 ) , .ZN ( n312 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U56 (.A ( n77 ) , .ZN ( n313 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U76 (.A ( n307 ) , .Z ( n326 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U83 (.A ( n75 ) , .ZN ( n333 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U27 (.A ( n77 ) , .ZN ( n298 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U21 (.A ( n75 ) , .ZN ( n295 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
AND2_X1 U30 (.A1 ( n296 ) , .A2 ( n297 ) , .ZN ( n250 ) , .VDD ( \VDD! ) 
    , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U41 (.A ( n321 ) , .Z ( n306 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U74 (.A ( n310 ) , .Z ( n324 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
CLKBUF_X1 U75 (.A ( n300 ) , .Z ( n325 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U77 (.A ( n326 ) , .ZN ( n327 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U78 (.A ( n305 ) , .ZN ( n328 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U79 (.A ( n305 ) , .ZN ( n329 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U80 (.A ( n85 ) , .ZN ( n330 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U81 (.A ( n85 ) , .ZN ( n331 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
INV_X1 U82 (.A ( n75 ) , .ZN ( n332 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_0 (.A1 ( SPARE_PREFIX_NAME_0_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_1 (.A1 ( SPARE_PREFIX_NAME_1_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_1_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_2 (.A1 ( SPARE_PREFIX_NAME_2_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_2_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_3 (.A1 ( SPARE_PREFIX_NAME_3_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_3_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_4 (.A1 ( SPARE_PREFIX_NAME_4_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_4_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_5 (.A1 ( SPARE_PREFIX_NAME_5_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_5_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_6 (.A1 ( SPARE_PREFIX_NAME_6_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_6_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_7 (.A1 ( SPARE_PREFIX_NAME_7_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_7_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_8 (.A1 ( SPARE_PREFIX_NAME_8_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_8_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_9 (.A1 ( SPARE_PREFIX_NAME_9_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_9_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_10 (.A1 ( SPARE_PREFIX_NAME_10_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_10_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_11 (.A1 ( SPARE_PREFIX_NAME_11_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_11_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_12 (.A1 ( SPARE_PREFIX_NAME_12_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_12_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_13 (.A1 ( SPARE_PREFIX_NAME_13_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_13_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_14 (.A1 ( SPARE_PREFIX_NAME_14_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_14_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_15 (.A1 ( SPARE_PREFIX_NAME_15_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_15_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_16 (.A1 ( SPARE_PREFIX_NAME_16_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_16_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_17 (.A1 ( SPARE_PREFIX_NAME_17_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_17_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_18 (.A1 ( SPARE_PREFIX_NAME_18_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_18_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
OR2_X4 SPARE_PREFIX_NAME_19 (.A1 ( SPARE_PREFIX_NAME_19_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_19_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_0 (.A1 ( SPARE_PREFIX_NAME_0_0_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_0_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_1 (.A1 ( SPARE_PREFIX_NAME_0_1_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_1_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_2 (.A1 ( SPARE_PREFIX_NAME_0_2_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_2_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_3 (.A1 ( SPARE_PREFIX_NAME_0_3_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_3_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_4 (.A1 ( SPARE_PREFIX_NAME_0_4_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_4_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_5 (.A1 ( SPARE_PREFIX_NAME_0_5_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_5_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_6 (.A1 ( SPARE_PREFIX_NAME_0_6_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_6_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_7 (.A1 ( SPARE_PREFIX_NAME_0_7_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_7_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_8 (.A1 ( SPARE_PREFIX_NAME_0_8_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_8_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_9 (.A1 ( SPARE_PREFIX_NAME_0_9_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_9_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_10 (.A1 ( SPARE_PREFIX_NAME_0_10_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_10_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_11 (.A1 ( SPARE_PREFIX_NAME_0_11_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_11_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_12 (.A1 ( SPARE_PREFIX_NAME_0_12_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_12_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_13 (.A1 ( SPARE_PREFIX_NAME_0_13_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_13_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_14 (.A1 ( SPARE_PREFIX_NAME_0_14_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_14_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_15 (.A1 ( SPARE_PREFIX_NAME_0_15_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_15_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_16 (.A1 ( SPARE_PREFIX_NAME_0_16_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_16_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_17 (.A1 ( SPARE_PREFIX_NAME_0_17_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_17_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_18 (.A1 ( SPARE_PREFIX_NAME_0_18_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_18_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
NAND2_X4 SPARE_PREFIX_NAME_0_19 (.A1 ( SPARE_PREFIX_NAME_0_19_A1 ) 
    , .A2 ( SPARE_PREFIX_NAME_0_19_A1_A2 ) , .VDD ( \VDD! ) , .VSS ( sda_pad_o ) ) ;
assign sda_pad_o = \VSS! ;
endmodule


