

================================================================
== Vivado HLS Report for 'Loop_1_proc421'
================================================================
* Date:           Thu Dec 12 22:34:38 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.204 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98305|    98305| 0.492 ms | 0.492 ms |  98305|  98305|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    98304|    98304|         6|          -|          -|  16384|    no    |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    303|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    104|    -|
|Register         |        -|      -|     146|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     146|    407|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_fu_121_p2             |     +    |      0|  0|  21|          15|           1|
    |sub_ln281_fu_175_p2     |     -    |      0|  0|  15|           8|           9|
    |sub_ln294_fu_277_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln461_fu_343_p2     |     -    |      0|  0|  15|           1|           8|
    |and_ln282_fu_309_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln285_1_fu_264_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln285_fu_259_p2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_115_p2     |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln278_fu_169_p2    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln282_fu_181_p2    |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln284_fu_187_p2    |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln285_fu_193_p2    |   icmp   |      0|  0|  13|           9|           5|
    |icmp_ln295_fu_292_p2    |   icmp   |      0|  0|  11|           5|           1|
    |lshr_ln286_fu_229_p2    |   lshr   |      0|  0|  69|          24|          24|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |or_ln22_fu_209_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln282_fu_203_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln284_fu_332_p2      |    or    |      0|  0|   2|           1|           1|
    |select_ln278_fu_298_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln282_fu_314_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln284_fu_336_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln285_fu_269_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln288_fu_246_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln295_fu_325_p3  |  select  |      0|  0|   8|           1|           8|
    |tmp_data_0_V_fu_348_p3  |  select  |      0|  0|   8|           1|           8|
    |shl_ln297_fu_321_p2     |    shl   |      0|  0|  19|           8|           8|
    |xor_ln278_fu_304_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln282_fu_254_p2     |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 303|         151|         145|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  41|          8|    1|          8|
    |ap_done                    |   9|          2|    1|          2|
    |ap_return                  |   9|          2|    1|          2|
    |i_0_i_reg_104              |   9|          2|   15|         30|
    |in_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |is_last_0_i_out_0_reg_93   |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 104|         22|   22|         50|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_return_preg            |   1|   0|    1|          0|
    |bitcast_ln705_reg_362     |  32|   0|   32|          0|
    |i_0_i_reg_104             |  15|   0|   15|          0|
    |i_reg_357                 |  15|   0|   15|          0|
    |icmp_ln278_reg_379        |   1|   0|    1|          0|
    |icmp_ln282_reg_390        |   1|   0|    1|          0|
    |icmp_ln284_reg_395        |   1|   0|    1|          0|
    |icmp_ln285_reg_401        |   1|   0|    1|          0|
    |icmp_ln295_reg_432        |   1|   0|    1|          0|
    |is_last_0_i_out_0_reg_93  |   1|   0|    1|          0|
    |or_ln22_reg_417           |   1|   0|    1|          0|
    |or_ln282_reg_411          |   1|   0|    1|          0|
    |select_ln282_reg_437      |   8|   0|    8|          0|
    |select_ln284_reg_442      |   8|   0|    8|          0|
    |select_ln285_reg_422      |   8|   0|    8|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |sub_ln281_reg_385         |   9|   0|    9|          0|
    |sub_ln294_reg_427         |   8|   0|    8|          0|
    |tmp_24_reg_368            |   1|   0|    1|          0|
    |tmp_data_0_V_reg_448      |   8|   0|    8|          0|
    |trunc_ln294_reg_406       |   8|   0|    8|          0|
    |trunc_ln296_reg_373       |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 146|   0|  146|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|ap_return                   | out |    1| ap_ctrl_hs |    Loop_1_proc421   | return value |
|in_r_TLAST                  |  in |    1|    axis    |      in_last_V      |    pointer   |
|in_r_TVALID                 |  in |    1|    axis    |       in_data       |    pointer   |
|in_r_TREADY                 | out |    1|    axis    |       in_data       |    pointer   |
|in_r_TDATA                  |  in |   32|    axis    |       in_data       |    pointer   |
|in_local_V_data_0_V_din     | out |    8|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_write   | out |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.48>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%is_last_0_i_out_0 = phi i1 [ false, %newFuncRoot ], [ %or_ln22, %_ifconv ]" [firmware/myproject_axi.cpp:22]   --->   Operation 11 'phi' 'is_last_0_i_out_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0_i = phi i15 [ 0, %newFuncRoot ], [ %i, %_ifconv ]"   --->   Operation 12 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.31ns)   --->   "%icmp_ln17 = icmp eq i15 %i_0_i, -16384" [firmware/myproject_axi.cpp:17]   --->   Operation 13 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.94ns)   --->   "%i = add i15 %i_0_i, 1" [firmware/myproject_axi.cpp:17]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %myproject_axi_.exit.exitStub, label %_ifconv" [firmware/myproject_axi.cpp:17]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_322 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:22]   --->   Operation 17 'read' 'empty_322' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln22)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_322, 0" [firmware/myproject_axi.cpp:22]   --->   Operation 18 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_322, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 19 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:21]   --->   Operation 20 'bitcast' 'bitcast_ln705' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i32 %bitcast_ln705 to i31" [firmware/myproject_axi.cpp:21]   --->   Operation 21 'trunc' 'trunc_ln263' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 22 'bitselect' 'tmp_24' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705, i32 23, i32 30)" [firmware/myproject_axi.cpp:21]   --->   Operation 23 'partselect' 'p_Result_i' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i8 %p_Result_i to i9" [firmware/myproject_axi.cpp:21]   --->   Operation 24 'zext' 'zext_ln266' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %bitcast_ln705 to i8" [firmware/myproject_axi.cpp:21]   --->   Operation 25 'trunc' 'trunc_ln296' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln263, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 26 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%sub_ln281 = sub i9 150, %zext_ln266" [firmware/myproject_axi.cpp:21]   --->   Operation 27 'sub' 'sub_ln281' <Predicate = (!icmp_ln17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_i, -106" [firmware/myproject_axi.cpp:21]   --->   Operation 28 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln17)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sub_ln281, 0" [firmware/myproject_axi.cpp:21]   --->   Operation 29 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln17)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sub_ln281, 25" [firmware/myproject_axi.cpp:21]   --->   Operation 30 'icmp' 'icmp_ln285' <Predicate = (!icmp_ln17)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i9 %sub_ln281 to i8" [firmware/myproject_axi.cpp:21]   --->   Operation 31 'trunc' 'trunc_ln294' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [firmware/myproject_axi.cpp:21]   --->   Operation 32 'or' 'or_ln282' <Predicate = (!icmp_ln17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln22 = or i1 %in_last_V_tmp, %is_last_0_i_out_0" [firmware/myproject_axi.cpp:22]   --->   Operation 33 'or' 'or_ln22' <Predicate = (!icmp_ln17)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret i1 %is_last_0_i_out_0" [firmware/myproject_axi.cpp:22]   --->   Operation 34 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln270 = trunc i32 %bitcast_ln705 to i23" [firmware/myproject_axi.cpp:21]   --->   Operation 35 'trunc' 'trunc_ln270' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [firmware/myproject_axi.cpp:21]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sub_ln281 to i24" [firmware/myproject_axi.cpp:21]   --->   Operation 37 'sext' 'sext_ln281' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp, %sext_ln281" [firmware/myproject_axi.cpp:21]   --->   Operation 38 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln286 = trunc i24 %lshr_ln286 to i8" [firmware/myproject_axi.cpp:21]   --->   Operation 39 'trunc' 'trunc_ln286' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)" [firmware/myproject_axi.cpp:21]   --->   Operation 40 'bitselect' 'tmp_26' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%select_ln288 = select i1 %tmp_26, i8 -1, i8 0" [firmware/myproject_axi.cpp:21]   --->   Operation 41 'select' 'select_ln288' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [firmware/myproject_axi.cpp:21]   --->   Operation 42 'xor' 'xor_ln282' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %icmp_ln285, %xor_ln282" [firmware/myproject_axi.cpp:21]   --->   Operation 43 'and' 'and_ln285' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285_1 = and i1 %and_ln285, %icmp_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 44 'and' 'and_ln285_1' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285_1, i8 %trunc_ln286, i8 %select_ln288" [firmware/myproject_axi.cpp:21]   --->   Operation 45 'select' 'select_ln285' <Predicate = (!icmp_ln278)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 46 [1/1] (1.91ns)   --->   "%sub_ln294 = sub i8 0, %trunc_ln294" [firmware/myproject_axi.cpp:21]   --->   Operation 46 'sub' 'sub_ln294' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_25 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sub_ln294, i32 3, i32 7)" [firmware/myproject_axi.cpp:21]   --->   Operation 47 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.36ns)   --->   "%icmp_ln295 = icmp slt i5 %tmp_25, 1" [firmware/myproject_axi.cpp:21]   --->   Operation 48 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%select_ln278 = select i1 %icmp_ln278, i8 0, i8 %select_ln285" [firmware/myproject_axi.cpp:21]   --->   Operation 49 'select' 'select_ln278' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [firmware/myproject_axi.cpp:21]   --->   Operation 50 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [firmware/myproject_axi.cpp:21]   --->   Operation 51 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i8 %trunc_ln296, i8 %select_ln278" [firmware/myproject_axi.cpp:21]   --->   Operation 52 'select' 'select_ln282' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%shl_ln297 = shl i8 %trunc_ln296, %sub_ln294" [firmware/myproject_axi.cpp:21]   --->   Operation 53 'shl' 'shl_ln297' <Predicate = (icmp_ln295)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln295 = select i1 %icmp_ln295, i8 %shl_ln297, i8 0" [firmware/myproject_axi.cpp:21]   --->   Operation 54 'select' 'select_ln295' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 55 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %or_ln284, i8 %select_ln282, i8 %select_ln295" [firmware/myproject_axi.cpp:21]   --->   Operation 56 'select' 'select_ln284' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.16>
ST_6 : Operation 57 [1/1] (1.91ns)   --->   "%sub_ln461 = sub i8 0, %select_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 57 'sub' 'sub_ln461' <Predicate = (tmp_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.24ns)   --->   "%tmp_data_0_V = select i1 %tmp_24, i8 %sub_ln461, i8 %select_ln284" [firmware/myproject_axi.cpp:21]   --->   Operation 58 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %in_local_V_data_0_V, i8 %tmp_data_0_V)" [firmware/myproject_axi.cpp:24]   --->   Operation 59 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:17]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln0            (br               ) [ 01111111]
is_last_0_i_out_0 (phi              ) [ 00100000]
i_0_i             (phi              ) [ 00100000]
icmp_ln17         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111111]
br_ln17           (br               ) [ 00000000]
empty_322         (read             ) [ 00000000]
in_last_V_tmp     (extractvalue     ) [ 00000000]
in_data_tmp       (extractvalue     ) [ 00000000]
bitcast_ln705     (bitcast          ) [ 00010000]
trunc_ln263       (trunc            ) [ 00000000]
tmp_24            (bitselect        ) [ 00011110]
p_Result_i        (partselect       ) [ 00000000]
zext_ln266        (zext             ) [ 00000000]
trunc_ln296       (trunc            ) [ 00011100]
icmp_ln278        (icmp             ) [ 00011000]
sub_ln281         (sub              ) [ 00010000]
icmp_ln282        (icmp             ) [ 00011000]
icmp_ln284        (icmp             ) [ 00011100]
icmp_ln285        (icmp             ) [ 00010000]
trunc_ln294       (trunc            ) [ 00011000]
or_ln282          (or               ) [ 00011100]
or_ln22           (or               ) [ 01111111]
ret_ln22          (ret              ) [ 00000000]
trunc_ln270       (trunc            ) [ 00000000]
tmp               (bitconcatenate   ) [ 00000000]
sext_ln281        (sext             ) [ 00000000]
lshr_ln286        (lshr             ) [ 00000000]
trunc_ln286       (trunc            ) [ 00000000]
tmp_26            (bitselect        ) [ 00000000]
select_ln288      (select           ) [ 00000000]
xor_ln282         (xor              ) [ 00000000]
and_ln285         (and              ) [ 00000000]
and_ln285_1       (and              ) [ 00000000]
select_ln285      (select           ) [ 00001000]
sub_ln294         (sub              ) [ 00000100]
tmp_25            (partselect       ) [ 00000000]
icmp_ln295        (icmp             ) [ 00000100]
select_ln278      (select           ) [ 00000000]
xor_ln278         (xor              ) [ 00000000]
and_ln282         (and              ) [ 00000000]
select_ln282      (select           ) [ 00000100]
shl_ln297         (shl              ) [ 00000000]
select_ln295      (select           ) [ 00000000]
or_ln284          (or               ) [ 00000000]
select_ln284      (select           ) [ 00000010]
sub_ln461         (sub              ) [ 00000000]
tmp_data_0_V      (select           ) [ 00000001]
write_ln24        (write            ) [ 00000000]
br_ln17           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_last_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="empty_322_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="33" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_322/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln24_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="1"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln24/7 "/>
</bind>
</comp>

<comp id="93" class="1005" name="is_last_0_i_out_0_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_i_out_0 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="is_last_0_i_out_0_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_last_0_i_out_0/2 "/>
</bind>
</comp>

<comp id="104" class="1005" name="i_0_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="1"/>
<pin id="106" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_0_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="15" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln17_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="15" slack="0"/>
<pin id="117" dir="0" index="1" bw="15" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="15" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="in_last_V_tmp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="33" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="in_data_tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="33" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="bitcast_ln705_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln705/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln263_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln263/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_24_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Result_i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln266_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln296_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln296/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln278_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="0" index="1" bw="31" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sub_ln281_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln281/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln282_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln284_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln285_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="9" slack="0"/>
<pin id="195" dir="0" index="1" bw="9" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln294_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln294/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="or_ln282_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="or_ln22_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln270_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="23" slack="0"/>
<pin id="222" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln281_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="1"/>
<pin id="228" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="lshr_ln286_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln286/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln286_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln286/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_26_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln288_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln282_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="and_ln285_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln285_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln285_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln294_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln294/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="3" slack="0"/>
<pin id="286" dir="0" index="3" bw="4" slack="0"/>
<pin id="287" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln295_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="5" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln278_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="1"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln278/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln278_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="and_ln282_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="2"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln282/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln282_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="2"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln297_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="3"/>
<pin id="323" dir="0" index="1" bw="8" slack="1"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln297/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln295_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln284_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="3"/>
<pin id="334" dir="0" index="1" bw="1" slack="3"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln284_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="1"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln284/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln461_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="1"/>
<pin id="346" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_data_0_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="4"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="1"/>
<pin id="352" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/6 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="15" slack="0"/>
<pin id="359" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="362" class="1005" name="bitcast_ln705_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln705 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_24_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="4"/>
<pin id="370" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="373" class="1005" name="trunc_ln296_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln296 "/>
</bind>
</comp>

<comp id="379" class="1005" name="icmp_ln278_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln278 "/>
</bind>
</comp>

<comp id="385" class="1005" name="sub_ln281_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="1"/>
<pin id="387" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln281 "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln282_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2"/>
<pin id="392" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln282 "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln284_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln284 "/>
</bind>
</comp>

<comp id="401" class="1005" name="icmp_ln285_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln285 "/>
</bind>
</comp>

<comp id="406" class="1005" name="trunc_ln294_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2"/>
<pin id="408" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln294 "/>
</bind>
</comp>

<comp id="411" class="1005" name="or_ln282_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln282 "/>
</bind>
</comp>

<comp id="417" class="1005" name="or_ln22_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln22 "/>
</bind>
</comp>

<comp id="422" class="1005" name="select_ln285_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln285 "/>
</bind>
</comp>

<comp id="427" class="1005" name="sub_ln294_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="1"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln294 "/>
</bind>
</comp>

<comp id="432" class="1005" name="icmp_ln295_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln295 "/>
</bind>
</comp>

<comp id="437" class="1005" name="select_ln282_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln282 "/>
</bind>
</comp>

<comp id="442" class="1005" name="select_ln284_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln284 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_data_0_V_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="76" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="108" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="108" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="78" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="78" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="135" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="135" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="151" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="135" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="139" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="161" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="151" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="175" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="175" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="175" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="169" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="181" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="127" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="97" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="233"><net_src comp="218" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="229" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="64" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="235" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="246" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="277" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="282" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="62" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="298" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="341"><net_src comp="332" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="325" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="121" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="365"><net_src comp="135" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="371"><net_src comp="143" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="376"><net_src comp="165" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="382"><net_src comp="169" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="388"><net_src comp="175" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="393"><net_src comp="181" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="398"><net_src comp="187" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="404"><net_src comp="193" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="409"><net_src comp="199" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="414"><net_src comp="203" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="420"><net_src comp="209" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="425"><net_src comp="269" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="430"><net_src comp="277" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="435"><net_src comp="292" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="440"><net_src comp="314" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="445"><net_src comp="336" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="451"><net_src comp="348" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_last_V | {}
	Port: in_local_V_data_0_V | {7 }
	Port: in_data | {}
 - Input state : 
	Port: Loop_1_proc421 : in_last_V | {2 }
	Port: Loop_1_proc421 : in_data | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		bitcast_ln705 : 1
		trunc_ln263 : 2
		tmp_24 : 2
		p_Result_i : 2
		zext_ln266 : 3
		trunc_ln296 : 2
		icmp_ln278 : 3
		sub_ln281 : 4
		icmp_ln282 : 3
		icmp_ln284 : 5
		icmp_ln285 : 5
		trunc_ln294 : 5
		or_ln282 : 4
		or_ln22 : 1
		ret_ln22 : 1
	State 3
		tmp : 1
		lshr_ln286 : 2
		trunc_ln286 : 3
		select_ln288 : 1
		select_ln285 : 4
	State 4
		tmp_25 : 1
		icmp_ln295 : 2
	State 5
		select_ln295 : 1
		select_ln284 : 2
	State 6
		tmp_data_0_V : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln17_fu_115    |    0    |    13   |
|          |    icmp_ln278_fu_169   |    0    |    18   |
|   icmp   |    icmp_ln282_fu_181   |    0    |    11   |
|          |    icmp_ln284_fu_187   |    0    |    13   |
|          |    icmp_ln285_fu_193   |    0    |    13   |
|          |    icmp_ln295_fu_292   |    0    |    11   |
|----------|------------------------|---------|---------|
|   lshr   |    lshr_ln286_fu_229   |    0    |    69   |
|----------|------------------------|---------|---------|
|          |   select_ln288_fu_246  |    0    |    8    |
|          |   select_ln285_fu_269  |    0    |    8    |
|          |   select_ln278_fu_298  |    0    |    8    |
|  select  |   select_ln282_fu_314  |    0    |    8    |
|          |   select_ln295_fu_325  |    0    |    8    |
|          |   select_ln284_fu_336  |    0    |    8    |
|          |   tmp_data_0_V_fu_348  |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    sub_ln281_fu_175    |    0    |    15   |
|    sub   |    sub_ln294_fu_277    |    0    |    15   |
|          |    sub_ln461_fu_343    |    0    |    15   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_121        |    0    |    21   |
|----------|------------------------|---------|---------|
|    shl   |    shl_ln297_fu_321    |    0    |    19   |
|----------|------------------------|---------|---------|
|          |     or_ln282_fu_203    |    0    |    2    |
|    or    |     or_ln22_fu_209     |    0    |    2    |
|          |     or_ln284_fu_332    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    and_ln285_fu_259    |    0    |    2    |
|    and   |   and_ln285_1_fu_264   |    0    |    2    |
|          |    and_ln282_fu_309    |    0    |    2    |
|----------|------------------------|---------|---------|
|    xor   |    xor_ln282_fu_254    |    0    |    2    |
|          |    xor_ln278_fu_304    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |  empty_322_read_fu_78  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln24_write_fu_86 |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|  in_last_V_tmp_fu_127  |    0    |    0    |
|          |   in_data_tmp_fu_131   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln263_fu_139   |    0    |    0    |
|          |   trunc_ln296_fu_165   |    0    |    0    |
|   trunc  |   trunc_ln294_fu_199   |    0    |    0    |
|          |   trunc_ln270_fu_215   |    0    |    0    |
|          |   trunc_ln286_fu_235   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|      tmp_24_fu_143     |    0    |    0    |
|          |      tmp_26_fu_239     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|    p_Result_i_fu_151   |    0    |    0    |
|          |      tmp_25_fu_282     |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln266_fu_161   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       tmp_fu_218       |    0    |    0    |
|----------|------------------------|---------|---------|
|   sext   |    sext_ln281_fu_226   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   305   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln705_reg_362 |   32   |
|      i_0_i_reg_104     |   15   |
|        i_reg_357       |   15   |
|   icmp_ln278_reg_379   |    1   |
|   icmp_ln282_reg_390   |    1   |
|   icmp_ln284_reg_395   |    1   |
|   icmp_ln285_reg_401   |    1   |
|   icmp_ln295_reg_432   |    1   |
|is_last_0_i_out_0_reg_93|    1   |
|     or_ln22_reg_417    |    1   |
|    or_ln282_reg_411    |    1   |
|  select_ln282_reg_437  |    8   |
|  select_ln284_reg_442  |    8   |
|  select_ln285_reg_422  |    8   |
|    sub_ln281_reg_385   |    9   |
|    sub_ln294_reg_427   |    8   |
|     tmp_24_reg_368     |    1   |
|  tmp_data_0_V_reg_448  |    8   |
|   trunc_ln294_reg_406  |    8   |
|   trunc_ln296_reg_373  |    8   |
+------------------------+--------+
|          Total         |   136  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   305  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   136  |    -   |
+-----------+--------+--------+
|   Total   |   136  |   305  |
+-----------+--------+--------+
