// Seed: 144211596
`timescale 1ps / 1ps
module module_0;
  type_2(
      1 - 1, id_0, id_0, id_0
  );
  always @(posedge id_1) begin
    id_0 <= 1'b0;
    id_1 = 1 ? 1 : 1'h0 == id_1;
  end
endmodule
