// Seed: 317440831
module module_0 ();
  always @(posedge id_1 or negedge 1 == id_1) begin
    id_1 <= 1;
    $display(id_1, id_1, 1'd0, id_1);
    if (id_1) begin
      begin
        wait (1'b0 == id_1);
        disable id_2;
      end
    end else begin
      id_1 = #id_3 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_5 = 1;
  module_0();
  logic [7:0] id_6, id_7, id_8;
  assign id_7[1] = id_3 & 1;
  assign id_7[1] = id_5;
endmodule
