<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="TOP::work"/><component name="UART::work"/><component name="RCOSC::work"/><component name="Init_Monitor::work"/><component name="PROCESSOR::work"/><component name="JTAG_DEBUG::work"/><component name="Mi_V_Processor::work"/><component name="IO::work"/><component name="AHB_MMIO::work"/><component name="AHBtoAPB::work"/><component name="APB_PERIPHERALS::work"/><component name="GPIO::work"/><component name="MEMORY::work"/><component name="AHB_MEM::work"/><component name="LSRAM_64kBytes::work"/><component name="CLOCKS_RESETS::work"/><component name="CCC_100MHz::work"/><component name="CoreSPI_0::work"/><component name="DDR3::work"/><component name="AXI_INTERCONNECT::work"/><component name="DDR3_DDRPHY_BLK::work"/><component name="MEMORY2::work"/><component name="LSRAM_code::work"/><component name="AHB::work"/><device die="PA5M300TS_ES" family="PolarFire" package="fcg1152"/><SmartGen version="8.0"/></workspace>