
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2594276 heartbeat IPC: 3.85464 cumulative IPC: 3.85464 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5183880 heartbeat IPC: 3.86159 cumulative IPC: 3.85811 (Simulation time: 0 hr 1 min 20 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6478948 (Simulation time: 0 hr 1 min 53 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30064494 heartbeat IPC: 0.401919 cumulative IPC: 0.211994 (Simulation time: 0 hr 5 min 6 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77085256 heartbeat IPC: 0.212672 cumulative IPC: 0.212446 (Simulation time: 0 hr 8 min 43 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125198630 heartbeat IPC: 0.207842 cumulative IPC: 0.21058 (Simulation time: 0 hr 11 min 37 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118719682 cumulative IPC: 0.21058 (Simulation time: 0 hr 11 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.21058 instructions: 25000000 cycles: 118719682
cpu0_DTLB TOTAL     ACCESS:    4451120  HIT:    4417073  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980789  HIT:    1976168  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470331  HIT:    2440905  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 522.574 cycles
cpu0_ITLB TOTAL     ACCESS:     472110  HIT:     472110  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472110  HIT:     472110  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     552177  HIT:     552177  MISS:          0
cpu0_L1I LOAD      ACCESS:     552177  HIT:     552177  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 946.256 cycles
cpu0_L1D TOTAL     ACCESS:    5917004  HIT:    3966428  MISS:    1950576
cpu0_L1D LOAD      ACCESS:    1404530  HIT:    1108978  MISS:     295552
cpu0_L1D RFO       ACCESS:    4494949  HIT:    2839934  MISS:    1655015
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17525  HIT:      17516  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 762.406 cycles
cpu0_L2C TOTAL     ACCESS:    3811298  HIT:    2585333  MISS:    1225965
cpu0_L2C LOAD      ACCESS:     295552  HIT:          3  MISS:     295549
cpu0_L2C RFO       ACCESS:    1655014  HIT:     739720  MISS:     915294
cpu0_L2C PREFETCH  ACCESS:     205682  HIT:     190626  MISS:      15056
cpu0_L2C WRITEBACK ACCESS:    1655041  HIT:    1654984  MISS:         57
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     287952  ISSUED:     230164  USEFUL:      14881  USELESS:        176
cpu0_L2C AVERAGE MISS LATENCY: 1211.85 cycles
LLC TOTAL     ACCESS:    2142694  HIT:     945456  MISS:    1197238
LLC LOAD      ACCESS:     295549  HIT:          1  MISS:     295548
LLC RFO       ACCESS:     915245  HIT:      28664  MISS:     886581
LLC PREFETCH  ACCESS:      16463  HIT:       1407  MISS:      15056
LLC WRITEBACK ACCESS:     915428  HIT:     915384  MISS:         44
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1221.66 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      34618  ROW_BUFFER_MISS:    1162576
 DBUS AVG_CONGESTED_CYCLE:    4.00313
 WQ ROW_BUFFER_HIT:      15179  ROW_BUFFER_MISS:     871606  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.048
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

