Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan  5 20:17:45 2019
| Host         : luminary running 64-bit unknown
| Command      : report_methodology -file agc_monitor_methodology_drc_routed.rpt -pb agc_monitor_methodology_drc_routed.pb -rpx agc_monitor_methodology_drc_routed.rpx
| Design       : agc_monitor
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 33         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on data[0] relative to clock(s) clkout
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on data[1] relative to clock(s) clkout
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on data[2] relative to clock(s) clkout
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on data[3] relative to clock(s) clkout
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on data[4] relative to clock(s) clkout
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on data[5] relative to clock(s) clkout
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on data[6] relative to clock(s) clkout
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on data[7] relative to clock(s) clkout
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on monwt relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on mwag relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on mwl[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on mwl[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on mwl[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on mwl[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on mwl[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on mwl[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on mwl[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on mwl[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on mwl[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on mwl[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on mwl[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on mwl[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on mwl[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on mwl[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on mwl[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on mwl[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk, clkout
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on rxf_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on txe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on mnhnc relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on oe_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on rd_n relative to clock(s) clkout
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on wr_n relative to clock(s) clkout
Related violations: <none>


