INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/master_slave_D_filp_flop/master_slave_D_filp_flop_file/D_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/master_slave_D_filp_flop/master_slave_D_filp_flop_file/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/master_slave_D_filp_flop/master_slave_D_filp_flop_file/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/master_slave_D_filp_flop/master_slave_D_filp_flop_file/master_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Master_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/master_slave_D_filp_flop/master_slave_D_filp_flop_file/time_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/master_slave_D_filp_flop/master_slave_D_filp_flop/master_slave_D_filp_flop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
