<!doctype html>
<html lang="en-US" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-beta.66" />
    <meta name="theme" content="VuePress Theme Hope" />
    <link rel="preconnect" href="https://fonts.googleapis.com"><link rel="preconnect" href="https://fonts.gstatic.com" crossorigin=""><link href="https://fonts.googleapis.com/css2?family=Noto+Serif+SC:wght@400;500;700&display=swap" rel="stylesheet"><link rel="icon" href="/favicon.ico"><link rel="icon" href="/assets/icon/chrome-mask-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-mask-192.png" type="image/png" sizes="192x192"><link rel="icon" href="/assets/icon/chrome-512.png" type="image/png" sizes="512x512"><link rel="icon" href="/assets/icon/chrome-192.png" type="image/png" sizes="192x192"><link rel="manifest" href="/manifest.webmanifest" crossorigin="use-credentials"><meta name="theme-color" content="#46bd87"><link rel="apple-touch-icon" href="/assets/icon/apple-icon-152.png"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="black"><meta name="msapplication-TileImage" content="/assets/icon/ms-icon-144.png"><meta name="msapplication-TileColor" content="#ffffff"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, viewport-fit=cover"><link rel="icon" href="/res/images/logo/ieda_icon.png"><title>2.2 SDC文件</title><meta name="description" content="">
    <style>
      :root {
        --bg-color: #fff;
      }

      html[data-theme="dark"] {
        --bg-color: #1d1e1f;
      }

      html,
      body {
        background: var(--bg-color);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <link rel="preload" href="/assets/style-b9de12a5.css" as="style"><link rel="stylesheet" href="/assets/style-b9de12a5.css">
    <link rel="modulepreload" href="/assets/app-1ed3f6c2.js"><link rel="modulepreload" href="/assets/2_2_SDC.html-4c7e3cfb.js"><link rel="modulepreload" href="/assets/sdc_uncertainty-5d693772.js"><link rel="modulepreload" href="/assets/plugin-vue_export-helper-c27b6911.js"><link rel="modulepreload" href="/assets/2_2_SDC.html-8578002f.js">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">Skip to main content</a><!--]--><!--[--><div class="theme-container"><!--[--><header id="navbar" class="vp-navbar"><div class="vp-navbar-start"><button type="button" class="vp-toggle-sidebar-button" title="Toggle Sidebar"><span class="icon"></span></button><!--[--><!----><!--]--><!--[--><a class="vp-link vp-brand" href="/"><img class="vp-nav-logo light" src="/res/images/logo/ieda_logo_b.png" alt><img class="vp-nav-logo dark" src="/res/images/logo/ieda_logo_d.png" alt><!----></a><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-center"><!--[--><!----><!--]--><!--[--><nav class="vp-nav-links"><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Project"><span class="title"><!---->Project</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/intro/"><!---->Introduction<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/plan/"><!---->Our Plan<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/project/team/"><!---->Team Member<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Training"><span class="title"><!---->Training</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/"><!---->EDA Basic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/water_drop/"><span class="font-icon icon fa-fw fa-sm fas fa-bell" style=""></span>Water-Drop<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/practice/"><span class="font-icon icon fa-fw fa-sm fas fa-book" style=""></span>iEDA Practice<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/train/others/"><!---->Other Training<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Toolchain"><span class="title"><!---->Toolchain</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-platform/"><!---->iEDA Infrastructure<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/ieda-tools/"><!---->iEDA Toolchain<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/tools/auto-scripts/"><!---->Flow Scripts<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Intelligence"><span class="title"><!---->Intelligence</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/ibm/"><!---->iBM Dataset<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-model/"><!---->AiEDA Models<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/aieda/aieda-framework/"><!---->AiEDA Framework<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Research"><span class="title"><!---->Research</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/subjects/"><!---->Academic<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/tasks/"><!---->Development<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/research/achieves/"><!---->Achievement<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Activities"><span class="title"><!---->Activities</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/conferences/"><!---->Conference<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/communication/"><!---->Tutorial<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/contests/"><!---->Contest<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/activities/tape-out/"><!---->Tape-out<!----></a></li></ul></button></div></div><div class="nav-item hide-in-mobile"><div class="dropdown-wrapper"><button type="button" class="dropdown-title" aria-label="Publicity"><span class="title"><!---->Publicity</span><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/news/"><!---->News<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/collaborate/"><!---->Cooperation<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/recruit/"><!---->Job Description<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link" href="/en/publicity/connection.html"><!---->Contact Us<!----></a></li></ul></button></div></div></nav><!--]--><!--[--><!----><!--]--></div><div class="vp-navbar-end"><!--[--><!----><!--]--><!--[--><div class="nav-item"><div class="dropdown-wrapper i18n-dropdown"><button type="button" class="dropdown-title" aria-label="Select language"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon i18n-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="i18n icon" style="width:1rem;height:1rem;vertical-align:middle;"><path d="M379.392 460.8 494.08 575.488l-42.496 102.4L307.2 532.48 138.24 701.44l-71.68-72.704L234.496 460.8l-45.056-45.056c-27.136-27.136-51.2-66.56-66.56-108.544h112.64c7.68 14.336 16.896 27.136 26.112 35.84l45.568 46.08 45.056-45.056C382.976 312.32 409.6 247.808 409.6 204.8H0V102.4h256V0h102.4v102.4h256v102.4H512c0 70.144-37.888 161.28-87.04 210.944L378.88 460.8zM576 870.4 512 1024H409.6l256-614.4H768l256 614.4H921.6l-64-153.6H576zM618.496 768h196.608L716.8 532.48 618.496 768z"></path></svg><!--]--><span class="arrow"></span><ul class="nav-dropdown"><li class="dropdown-item"><a class="vp-link nav-link" href="/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html"><!---->简体中文<!----></a></li><li class="dropdown-item"><a class="vp-link nav-link active" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html"><!---->English<!----></a></li></ul></button></div></div><div class="nav-item vp-repo"><a class="vp-repo-link" href="https://github.com/OSCC-Project/iEDA" target="_blank" rel="noopener noreferrer" aria-label="GitHub"><svg xmlns="http://www.w3.org/2000/svg" class="icon github-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="github icon" style="width:1.25rem;height:1.25rem;vertical-align:middle;"><path d="M511.957 21.333C241.024 21.333 21.333 240.981 21.333 512c0 216.832 140.544 400.725 335.574 465.664 24.49 4.395 32.256-10.07 32.256-23.083 0-11.69.256-44.245 0-85.205-136.448 29.61-164.736-64.64-164.736-64.64-22.315-56.704-54.4-71.765-54.4-71.765-44.587-30.464 3.285-29.824 3.285-29.824 49.195 3.413 75.179 50.517 75.179 50.517 43.776 75.008 114.816 53.333 142.762 40.79 4.523-31.66 17.152-53.377 31.19-65.537-108.971-12.458-223.488-54.485-223.488-242.602 0-53.547 19.114-97.323 50.517-131.67-5.035-12.33-21.93-62.293 4.779-129.834 0 0 41.258-13.184 134.912 50.346a469.803 469.803 0 0 1 122.88-16.554c41.642.213 83.626 5.632 122.88 16.554 93.653-63.488 134.784-50.346 134.784-50.346 26.752 67.541 9.898 117.504 4.864 129.834 31.402 34.347 50.474 78.123 50.474 131.67 0 188.586-114.73 230.016-224.042 242.09 17.578 15.232 33.578 44.672 33.578 90.454v135.85c0 13.142 7.936 27.606 32.854 22.87C862.25 912.597 1002.667 728.747 1002.667 512c0-271.019-219.648-490.667-490.71-490.667z"></path></svg></a></div><div class="nav-item hide-in-mobile"><button type="button" class="outlook-button" tabindex="-1" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" class="icon outlook-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="outlook icon"><path d="M224 800c0 9.6 3.2 44.8 6.4 54.4 6.4 48-48 76.8-48 76.8s80 41.6 147.2 0 134.4-134.4 38.4-195.2c-22.4-12.8-41.6-19.2-57.6-19.2C259.2 716.8 227.2 761.6 224 800zM560 675.2l-32 51.2c-51.2 51.2-83.2 32-83.2 32 25.6 67.2 0 112-12.8 128 25.6 6.4 51.2 9.6 80 9.6 54.4 0 102.4-9.6 150.4-32l0 0c3.2 0 3.2-3.2 3.2-3.2 22.4-16 12.8-35.2 6.4-44.8-9.6-12.8-12.8-25.6-12.8-41.6 0-54.4 60.8-99.2 137.6-99.2 6.4 0 12.8 0 22.4 0 12.8 0 38.4 9.6 48-25.6 0-3.2 0-3.2 3.2-6.4 0-3.2 3.2-6.4 3.2-6.4 6.4-16 6.4-16 6.4-19.2 9.6-35.2 16-73.6 16-115.2 0-105.6-41.6-198.4-108.8-268.8C704 396.8 560 675.2 560 675.2zM224 419.2c0-28.8 22.4-51.2 51.2-51.2 28.8 0 51.2 22.4 51.2 51.2 0 28.8-22.4 51.2-51.2 51.2C246.4 470.4 224 448 224 419.2zM320 284.8c0-22.4 19.2-41.6 41.6-41.6 22.4 0 41.6 19.2 41.6 41.6 0 22.4-19.2 41.6-41.6 41.6C339.2 326.4 320 307.2 320 284.8zM457.6 208c0-12.8 12.8-25.6 25.6-25.6 12.8 0 25.6 12.8 25.6 25.6 0 12.8-12.8 25.6-25.6 25.6C470.4 233.6 457.6 220.8 457.6 208zM128 505.6C128 592 153.6 672 201.6 736c28.8-60.8 112-60.8 124.8-60.8-16-51.2 16-99.2 16-99.2l316.8-422.4c-48-19.2-99.2-32-150.4-32C297.6 118.4 128 291.2 128 505.6zM764.8 86.4c-22.4 19.2-390.4 518.4-390.4 518.4-22.4 28.8-12.8 76.8 22.4 99.2l9.6 6.4c35.2 22.4 80 12.8 99.2-25.6 0 0 6.4-12.8 9.6-19.2 54.4-105.6 275.2-524.8 288-553.6 6.4-19.2-3.2-32-19.2-32C777.6 76.8 771.2 80 764.8 86.4z"></path></svg><div class="outlook-dropdown"><!----></div></button></div><!--[--><button type="button" class="search-pro-button" role="search" aria-label="Search"><svg xmlns="http://www.w3.org/2000/svg" class="icon search-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="search icon"><path d="M192 480a256 256 0 1 1 512 0 256 256 0 0 1-512 0m631.776 362.496-143.2-143.168A318.464 318.464 0 0 0 768 480c0-176.736-143.264-320-320-320S128 303.264 128 480s143.264 320 320 320a318.016 318.016 0 0 0 184.16-58.592l146.336 146.368c12.512 12.48 32.768 12.48 45.28 0 12.48-12.512 12.48-32.768 0-45.28"></path></svg><div class="search-pro-placeholder">Search</div><div class="search-pro-key-hints"><kbd class="search-pro-key">Ctrl</kbd><kbd class="search-pro-key">K</kbd></div></button><!--]--><!--]--><!--[--><!----><!--]--><button type="button" class="vp-toggle-navbar-button" aria-label="Toggle Navbar" aria-expanded="false" aria-controls="nav-screen"><span><span class="vp-top"></span><span class="vp-middle"></span><span class="vp-bottom"></span></span></button></div></header><!----><!--]--><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar"><!--[--><!----><!--]--><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><a class="vp-link nav-link active vp-sidebar-title" href="/en/train/eda/"><!---->EDA Basic<!----></a><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Chips and Circuits</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Basics</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable active" type="button"><!----><span class="vp-sidebar-title">Standard File Formats</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_1_summary.html"><!---->2.1 VLSI 设计常用文件格式<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link active vp-sidebar-link vp-sidebar-page active" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html"><!---->2.2 SDC文件<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_1-sdc文件是什么"><!---->1 SDC文件是什么？<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_2-sdc文件的作用是什么"><!---->2 SDC文件的作用是什么？<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_3-sdc文件的产生"><!---->3 SDC文件的产生？<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_4-sdc文件的内容及其命令"><!---->4 SDC文件的内容及其命令<!----></a><ul class="vp-sidebar-sub-headers"><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_1-sdc版本"><!---->(1) SDC版本<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_2-基本单位"><!---->(2) 基本单位<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_3-注释部分"><!---->(3) 注释部分<!----></a><ul class="vp-sidebar-sub-headers"></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_4-设计约束"><!---->(4) 设计约束<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul></li><li class="vp-sidebar-sub-header"><a class="vp-link nav-link vp-sidebar-link vp-heading" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.html#_5-引用"><!---->5 引用<!----></a><ul class="vp-sidebar-sub-headers"></ul></li></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html"><!---->2.3 LEF文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_4_DEF.html"><!---->2.4 DEF文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_5_LIB.html"><!---->2.5 LIB文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_5_copt.html"><!---->2.5 物理设计中的CCO文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li><li><!--[--><a class="vp-link nav-link vp-sidebar-link vp-sidebar-page" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_6_Input_files.html"><!---->2.6 各阶段输入文件<!----></a><ul class="vp-sidebar-sub-headers"></ul><!--]--></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Process</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Chip Design Concepts</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Standard Cells</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">EDA Problems and Model</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><span class="vp-sidebar-title">Algorithms and Data Structures</span><span class="vp-arrow end"></span></button><!----></section></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/water_drop/"><!---->Water-drop Plan<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/practice/"><!---->iEDA Practice<!----></a><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-heading clickable" type="button"><!----><a class="vp-link nav-link vp-sidebar-title" href="/en/train/others/"><!---->Other Training<!----></a><span class="vp-arrow end"></span></button><!----></section></li></ul><!--[--><!----><!--]--></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->2.2 SDC文件</h1><div class="page-info"><span class="page-author-info" aria-label="Author🖊" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon author-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="author icon"><path d="M649.6 633.6c86.4-48 147.2-144 147.2-249.6 0-160-128-288-288-288s-288 128-288 288c0 108.8 57.6 201.6 147.2 249.6-121.6 48-214.4 153.6-240 288-3.2 9.6 0 19.2 6.4 25.6 3.2 9.6 12.8 12.8 22.4 12.8h704c9.6 0 19.2-3.2 25.6-12.8 6.4-6.4 9.6-16 6.4-25.6-25.6-134.4-121.6-240-243.2-288z"></path></svg><span><a class="page-author-item" href="https://github.com/OSCC-Project" target="_blank" rel="noopener noreferrer">iEDA</a></span><span property="author" content="iEDA"></span></span><!----><span class="page-date-info" aria-label="Writing Date📅" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span><!----></span><meta property="datePublished" content="2024-08-08T15:41:54.000Z"></span><!----><!----><span class="page-reading-time-info" aria-label="Reading Time⌛" data-balloon-pos="down"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>About 12 min</span><meta property="timeRequired" content="PT12M"></span></div><hr></div><!----><!----><div class="theme-hope-content"><p>快问快答迅速了解一下SDC的基本内容吧~</p><h2 id="_1-sdc文件是什么" tabindex="-1"><a class="header-anchor" href="#_1-sdc文件是什么" aria-hidden="true">#</a> 1 SDC文件是什么？</h2><ul><li><p>SDC 全称 Synopsys Design Constraint，基于<strong>TCL格式</strong>，由Synopsys公司开发定义的。</p></li><li><p>SDC是一种<strong>通用的设计约束格式</strong>，几乎所有综合、PnR和其他工具都支持。</p></li><li><p>此文件扩展名为 <strong>.sdc</strong>。</p></li><li><p>逻辑综合时期撰写约束，综合到布线都将用到SDC。</p></li></ul><h2 id="_2-sdc文件的作用是什么" tabindex="-1"><a class="header-anchor" href="#_2-sdc文件的作用是什么" aria-hidden="true">#</a> 2 SDC文件的作用是什么？</h2><p>SDC设计约束文件用来约束电路的<strong>时序、功耗、面积</strong>等，从而使芯片满足设计要求的规范。</p><h2 id="_3-sdc文件的产生" tabindex="-1"><a class="header-anchor" href="#_3-sdc文件的产生" aria-hidden="true">#</a> 3 SDC文件的产生？</h2><p>SDC文件可以由综合工具<strong>Logic Synthesis tool</strong> 生成，附加一些约束后生成，并使用于<strong>PnR</strong>（Place and Route），即布局和布线环节。</p><div style="text-align:center;"><img src="/res/images/train_eda_2/sdc1.png" alt="ASIC Flow" width="600"><h4>图1 SDC文件产生流程</h4></div><h2 id="_4-sdc文件的内容及其命令" tabindex="-1"><a class="header-anchor" href="#_4-sdc文件的内容及其命令" aria-hidden="true">#</a> 4 SDC文件的内容及其命令</h2><p>SDC文件包含以下4部分：① 版本；② 基本单位；③ 设计约束；④ 注释部分。其中设计约束是SDC的主要内容，而 ①、②、④ 部分不是必须的。</p><h3 id="_1-sdc版本" tabindex="-1"><a class="header-anchor" href="#_1-sdc版本" aria-hidden="true">#</a> (1) SDC版本</h3><p>此语句指定SDC文件的版本。它可以是2.1、2.0、1.9或更早的版本。版本2.1于2017年12月引入。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set sdc_version 2.1
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><h3 id="_2-基本单位" tabindex="-1"><a class="header-anchor" href="#_2-基本单位" aria-hidden="true">#</a> (2) 基本单位</h3><p>可以使用set_unit命令指定各种量的单位，如时间、电阻、电容、电压、电流和功率。也可以使用单个set_unit命令设置多个单位。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_units -time ns -resistance Kohm -capacitance pF -voltage V -current mA
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><h3 id="_3-注释部分" tabindex="-1"><a class="header-anchor" href="#_3-注释部分" aria-hidden="true">#</a> (3) 注释部分</h3><p>一个SDC文件会在文件开头包含SDC版本号，其次是设计约束，注释（注释以字符＃开始，并在行尾处结束）在SDC文件中可以散布在设计约束中。设计约束中较长的命令行可以使用反斜杠（\）字符分成多行。</p><h3 id="_4-设计约束" tabindex="-1"><a class="header-anchor" href="#_4-设计约束" aria-hidden="true">#</a> (4) 设计约束</h3><p>SDC与设计约束相关的命令可分为9类，如下：<br><img src="/res/images/train_eda_2/e150d899dea7f4f187b982e625705b3.png" alt="alt text"></p><hr><h4 id="工作环境相关命令" tabindex="-1"><a class="header-anchor" href="#工作环境相关命令" aria-hidden="true">#</a> <strong>- 工作环境相关命令</strong></h4><p>工作环境命令 <strong>set operating_conditions</strong> 用于设置电路最快和最慢情况下所对应的库文件和工作环境。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code># 定义工作条件
set_operating_conditions -process &quot;typical&quot; -corner &quot;slow&quot; {
    voltage 1.0
    temperature 25
}

set_operating_conditions -process &quot;typical&quot; -corner &quot;fast&quot; {
    voltage 1.1
    temperature 85
}
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>在这个示例中，我们定义了两种不同的工作条件：一种是在典型工艺、慢角的情况下，电压为1.0V，温度为25摄氏度；另一种是在典型工艺、快角的情况下，电压为1.1V，温度为85摄氏度。</p><hr><h4 id="设计规则约束相关命令" tabindex="-1"><a class="header-anchor" href="#设计规则约束相关命令" aria-hidden="true">#</a> <strong>- 设计规则约束相关命令</strong></h4><p>设计规则约束的所有命令如表：</p><figure><img src="/res/images/train_eda_2/41f515265e8d2ca329611628cbd34ec.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><table><thead><tr><th style="text-align:center;">序号</th><th style="text-align:center;">命令名称</th><th style="text-align:center;">描述</th><th style="text-align:center;">示例</th></tr></thead><tbody><tr><td style="text-align:center;">1</td><td style="text-align:center;"><strong>create_clock</strong></td><td style="text-align:center;">定义时钟信号及其特性。</td><td style="text-align:center;"><code>create_clock -period 10 [get_ports clk]</code></td></tr><tr><td style="text-align:center;">2</td><td style="text-align:center;"><strong>create_generated_clock</strong></td><td style="text-align:center;">创建由时钟衍生出的时钟。</td><td style="text-align:center;"><code>create_generated_clock -name Gated_Clock -source Main_Clock -divide_by 2</code></td></tr><tr><td style="text-align:center;">3</td><td style="text-align:center;"><strong>set_clock_groups</strong></td><td style="text-align:center;">定义时钟组。</td><td style="text-align:center;"><code>set_clock_groups -logically_exclusive {Group1 Group2}</code></td></tr><tr><td style="text-align:center;">4</td><td style="text-align:center;"><strong>derived_clock</strong></td><td style="text-align:center;">创建一个派生时钟。</td><td style="text-align:center;"><code>derived_clock -source Parent_Clock -divide_by 4</code></td></tr><tr><td style="text-align:center;">5</td><td style="text-align:center;"><strong>set_clock_latency</strong></td><td style="text-align:center;">设置时钟路径的延迟。</td><td style="text-align:center;"><code>set_clock_latency -source Main_Clock -max 5 [get_pins DFF*]</code></td></tr><tr><td style="text-align:center;">6</td><td style="text-align:center;"><strong>set_input_delay</strong></td><td style="text-align:center;">设置输入延迟。</td><td style="text-align:center;"><code>set_input_delay 2 -clock [get_clocks Main_Clock] [get_ports data_in]</code></td></tr><tr><td style="text-align:center;">7</td><td style="text-align:center;"><strong>set_output_delay</strong></td><td style="text-align:center;">设置输出延迟。</td><td style="text-align:center;"><code>set_output_delay 1 -clock [get_clocks Main_Clock] [get_ports data_out]</code></td></tr><tr><td style="text-align:center;">8</td><td style="text-align:center;"><strong>set_max_delay</strong></td><td style="text-align:center;">设置路径的最大延迟。</td><td style="text-align:center;"><code>set_max_delay 6 -from [get_pins U1/Q] -to [get_pins U2/D]</code></td></tr><tr><td style="text-align:center;">9</td><td style="text-align:center;"><strong>set_min_delay</strong></td><td style="text-align:center;">设置路径的最小延迟。</td><td style="text-align:center;"><code>set_min_delay 2 -from [get_pins U1/Q] -to [get_pins U2/D]</code></td></tr><tr><td style="text-align:center;">10</td><td style="text-align:center;"><strong>set_false_path</strong></td><td style="text-align:center;">指定不需要进行时序验证的路径。</td><td style="text-align:center;"><code>set_false_path -from [get_pins U1/Q] -to [get_pins U2/D]</code></td></tr><tr><td style="text-align:center;">11</td><td style="text-align:center;"><strong>set_multicycle_path</strong></td><td style="text-align:center;">设置多周期路径。</td><td style="text-align:center;"><code>set_multicycle_path -setup 2 -hold 1 -from [get_pins U1/Q] -to [get_pins U2/D]</code></td></tr><tr><td style="text-align:center;">12</td><td style="text-align:center;"><strong>set_disable_timing</strong></td><td style="text-align:center;">禁用特定路径的时序分析。</td><td style="text-align:center;"><code>set_disable_timing -from [get_pins U1/Q] -to [get_pins U2/D]</code></td></tr><tr><td style="text-align:center;">13</td><td style="text-align:center;"><strong>set_false_hold</strong></td><td style="text-align:center;">设置保持时间约束。</td><td style="text-align:center;"><code>set_false_hold -from [get_pins U1/Q] -to [get_pins U2/D]</code></td></tr><tr><td style="text-align:center;">14</td><td style="text-align:center;"><strong>set_max_fanout</strong></td><td style="text-align:center;">设置路径上的最大负载数。</td><td style="text-align:center;"><code>set_max_fanout 10 [get_nets clk_net]</code></td></tr><tr><td style="text-align:center;">15</td><td style="text-align:center;"><strong>set_max_transition</strong></td><td style="text-align:center;">设置信号过渡时间。</td><td style="text-align:center;"><code>set_max_transition 0.2 [get_pins U1/Q]</code></td></tr><tr><td style="text-align:center;">16</td><td style="text-align:center;"><strong>set_case_analysis</strong></td><td style="text-align:center;">定义逻辑混合时的条件和优先级。</td><td style="text-align:center;"><code>set_case_analysis -priority high -case 1 {A B} -case 2 {C D}</code></td></tr><tr><td style="text-align:center;">17</td><td style="text-align:center;"><strong>set_disable_port_transition</strong></td><td style="text-align:center;">禁用端口过渡时间约束。</td><td style="text-align:center;"><code>set_disable_port_transition -port data_in</code></td></tr><tr><td style="text-align:center;">18</td><td style="text-align:center;"><strong>set_dont_touch</strong></td><td style="text-align:center;">指定不进行任何操作的单元。</td><td style="text-align:center;"><code>set_dont_touch [get_cells -hierarchical -filter {is_ff == 1}]</code></td></tr><tr><td style="text-align:center;">19</td><td style="text-align:center;"><strong>set_false_path_group</strong></td><td style="text-align:center;">指定不需要进行时序验证的路径组。</td><td style="text-align:center;"><code>set_false_path_group -group Group1 -from [get_cells -hierarchical -filter {is_latch == 1}]</code></td></tr><tr><td style="text-align:center;">20</td><td style="text-align:center;"><strong>set_max_area</strong></td><td style="text-align:center;">设置最大面积约束。</td><td style="text-align:center;"><code>set_max_area 1000 [get_cells -hierarchical -filter {is_comb == 1}]</code></td></tr></tbody></table><hr><h4 id="线负载模型相关命令" tabindex="-1"><a class="header-anchor" href="#线负载模型相关命令" aria-hidden="true">#</a> <strong>- 线负载模型相关命令</strong></h4><p>在SDC（Synopsys Design Constraints）中，<strong>set_wire_load_min_block_size、set_wire_load_mode、set_wire_load_model和set_wire_load_selection_group</strong>是用于描述线负载模型的关键命令。下面我们将解释它们的含义并提供一些示例：</p><table><thead><tr><th>命令名称</th><th>含义</th><th>示例</th></tr></thead><tbody><tr><td>set_wire_load_min_block_size</td><td>该命令用于设置最小的线负载块大小。在实际设计中，线负载会被分成不同的块，这个命令可以指定最小的块大小。</td><td><code>set_wire_load_min_block_size 10</code><br> 这个示例命令将设置线负载的最小块大小为 10。</td></tr><tr><td>set_wire_load_mode</td><td>该命令用于设置线负载的模式，例如设置线负载是全局的还是局部的。</td><td><code>set_wire_load_mode local</code><br> 这个示例命令将设置线负载模式为局部（local）。</td></tr><tr><td>set_wire_load_model</td><td>该命令用于设置线负载的模型，即描述线负载的特性和行为的模型。</td><td><code>set_wire_load_model rc_tree</code><br> 这个示例命令将设置线负载的模型为 RC 树模型。</td></tr><tr><td>set_wire_load_selection_group</td><td>该命令用于设置特定的线负载选择组，用于对不同的线负载进行分组和管理。</td><td><code>set_wire_load_selection_group Group1 -members {net1 net2}</code><br> 这个示例命令将创建一个名为 Group1 的线负载选择组，并将 net1 和 net2 加入到这个组中。</td></tr></tbody></table><hr><h4 id="系统接口约束相关命令" tabindex="-1"><a class="header-anchor" href="#系统接口约束相关命令" aria-hidden="true">#</a> <strong>- 系统接口约束相关命令</strong></h4><p>系统接口相关命令主要有六条：</p><table><thead><tr><th>命令</th><th>含义</th><th>示例</th></tr></thead><tbody><tr><td><code>set_drive</code></td><td>设置信号驱动器的驱动能力，即输出信号的电流能力。</td><td><code>set_drive(portA, strong)</code></td></tr><tr><td><code>set_driving_cell</code></td><td>指定特定端口的驱动单元类型，确保信号在逻辑路径上传输时稳定和准确。</td><td><code>set_driving_cell(portB, inverter)</code></td></tr><tr><td><code>set_fanout_load</code></td><td>设置端口的负载电容，表示端口输出信号连接的所有负载元件的总电容。</td><td><code>set_fanout_load(portC, 10pF)</code></td></tr><tr><td><code>set_input_transition</code></td><td>设置端口的输入过渡时间，即输入信号从低电平到高电平或从高电平到低电平的时间。</td><td><code>set_input_transition(portD, 0.1ns)</code></td></tr><tr><td><code>set_load</code></td><td>设置端口的负载值，表示端口连接的负载电容大小。</td><td><code>set_load(portE, 5pF)</code></td></tr><tr><td><code>set_port_fanout_number</code></td><td>设置端口的扇出数量，表示一个端口连接的逻辑门数量。</td><td><code>set_port_fanout_number(portF, 4)</code></td></tr></tbody></table><p>最重要的是设置输入端口的驱动能力和设置输出端电容值，下面进行详细说明：</p><p><strong>a 设置驱动单元</strong></p><p>指定由技术库中的单元驱动的输入或双向端口的驱动特性。这些命令将库引脚与输入端口关联，以便可以准确地建模延迟计算。</p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_driving_cell [-lib_cell lib_cell_name] [-library lib_name] [-rise] [-fall] [-min] [-max] [-pin pin_name] [-from_pin from_pin_name] [-dont_scale] [-no_design_rule] [-input_transition_rise rtrans] [-input_transition_fall ftrans] [-multiply_by_facrtor] [-clock clock_name] [-clock_fall] port_list
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><table><thead><tr><th>参数</th><th>描述</th><th>示例</th></tr></thead><tbody><tr><td><strong>set_driving_cell</strong></td><td>设置驱动负载，即指定特定端口的驱动能力和负载电容。</td><td></td></tr><tr><td><strong>-lib_cell lib_cell_name</strong></td><td>指定库单元名称。</td><td><code>-lib_cell INV_X2</code></td></tr><tr><td><strong>-library lib_name</strong></td><td>指定库名称。</td><td><code>-library my_lib</code></td></tr><tr><td><strong>-rise</strong></td><td>针对上升边沿设置驱动能力。</td><td><code>-rise</code></td></tr><tr><td><strong>-fall</strong></td><td>针对下降边沿设置驱动能力。</td><td><code>-fall</code></td></tr><tr><td><strong>-min</strong></td><td>指定最小值。</td><td><code>-min 0.1</code></td></tr><tr><td><strong>-max</strong></td><td>指定最大值。</td><td><code>-max 0.5</code></td></tr><tr><td><strong>-pin pin_name</strong></td><td>指定端口名称。</td><td><code>-pin data_in</code></td></tr><tr><td><strong>-from_pin from_pin_name</strong></td><td>指定起始端口名称。</td><td><code>-from_pin source_out</code></td></tr><tr><td><strong>-dont_scale</strong></td><td>不进行缩放。</td><td><code>-dont_scale</code></td></tr><tr><td><strong>-no_design_rule</strong></td><td>忽略设计规则。</td><td><code>-no_design_rule</code></td></tr><tr><td><strong>-input_transition_rise rtrans</strong></td><td>输入上升过渡时间。</td><td><code>-input_transition_rise 0.2</code></td></tr><tr><td><strong>-input_transition_fall ftrans</strong></td><td>输入下降过渡时间。</td><td><code>-input_transition_fall 0.3</code></td></tr><tr><td><strong>-multiply_by_facrtor</strong></td><td>乘以因子。</td><td><code>-multiply_by_facrtor 2</code></td></tr><tr><td><strong>-clock clock_name</strong></td><td>指定时钟名称。</td><td><code>-clock clk_2x</code></td></tr><tr><td><strong>-clock_fall</strong></td><td>针对时钟下降边沿设置。</td><td><code>-clock_fall</code></td></tr><tr><td><strong>port_list</strong></td><td>端口列表。</td><td><code>data_in data_out</code></td></tr></tbody></table><p>示例：</p><figure><img src="/res/images/train_eda_2/sdc_driving_cell.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code># 设置单元库为IV的驱动单元，并将其应用于输入端口I1
set_driving_cell -lib_cell IV {I1}

# 设置单元库为AND2的驱动单元，并将其应用于从端口B到端口Z的逻辑路径，并将其应用于输入端口I2
set_driving_cell -lib_cell AND2 -pin Z -from_pin B {I2} 
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>b 设置负载</strong></p><p>该命令设置当前设计中指定端口和网络上的负载属性。负载值的单位将是在文件中定义的电容单位。</p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_load value objects [-subtract_pin_load] [-min] [-max] [[-pin_load] [-wire_load]]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code># 将引脚负载值设置为0.001，作用对象是名为port[10]的端口
set_load -pin_load 0.001 [get_ports {port[10]}]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div></div></div><hr><h4 id="时序约束相关命令" tabindex="-1"><a class="header-anchor" href="#时序约束相关命令" aria-hidden="true">#</a> <strong>- 时序约束相关命令</strong></h4><p>在这部分中，基本上我们设置时钟定义、时钟组、时钟延迟、时钟不确定性、时钟过渡、输入延迟、输出延迟、时序折减等。</p><p><strong>创建时钟</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>create_clock [-name clock_name] [clock_sources] [-period value] [-waveform edge_list] [-add] [-comment]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>create_clock命令在当前设计中创建一个时钟对象。此命令将指定的source_objects定义为时钟源。</p><p>示例：<br><img src="/res/images/train_eda_2/sdc_clock.png" alt="alt text"></p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>create_clock &quot;u13/z&quot; -name &quot;CLK&quot; -period 30 -waveform {12.0 27.0}`\

create_clock -name &quot;PH12&quot; -period 10 -waveform {0.0 5.0}
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>创建生成时钟</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>create_generated_clock [-name clock_name] [-add] source_objects -source master_pin [-master_clock clock] [-divide_by divide_factor | -multiply_by multiply_factor ] [-duty_cycle percent] [-invert] [-preinvert] [-edges edge_list] [-edge_shift edge_shift_list] [-combinational]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>create_generated_clock命令创建一个生成的时钟对象。可以指定引脚或端口作为生成的时钟对象。生成的时钟跟随主时钟，因此每当主时钟变化时，生成的时钟会自动变化。可以将生成的时钟创建为频率分频时钟、频率倍增时钟、边缘分频时钟或反相时钟。</p><p>示例：<br><img src="/res/images/train_eda_2/SDC_gen_clk.png" alt="alt text"></p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>create_generated_clock -multiplied_by 3 -source CLK [get_pins div3/Q]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>以上示例将生成一个时钟，该时钟源自名为CLK的原始时钟。生成的时钟频率将是原始时钟的3倍，时间周期将是原始时钟的三分之一（15ns –&gt; 5ns）。</p><p><strong>组路径</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>group_path [-weight weight_value] [-critical_range range_value] -default | -name group_name [-from from_list | -rise_from rise_from_list | -fall_from fall_from_list] [-through trough_list | -rise_through rise_through_list -fall_through fall_through_list] [-to to_list | -rise_to rise_to_list | -fall_to fall_to_list] [-comment comment_string] [-priority priority_level]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>组是一组路径或终点，用于成本函数计算。该组使我们能够指定一组路径进行优化，即使在其他组中可能存在较大的违规。当指定了终点时，所有通向这些终点的路径都被分组。</p><p>create_clock命令会自动为新时钟创建一个权重为1.0且与时钟名称相同的组。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>group_path -name “group1” -weight 2.0 -to {CLK1A CLK1B}

group_path -name GROUP1 -from [get_ports ABC/in3] -to [get-ports FF1/D]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>时钟不确定性</strong></p><p>语法：</p><p><code>set_clock_uncertainity [object_list | -from from_clock | -rise_from rise_from_clock | -fall_from fall_from_clock -to to_clock | -rise_to rise_to_clock | -fall_to fall_to_clock] [rise] [-fall] [-setup] [-hold] uncertainty </code></p><p>在定义时钟后，为了处理时钟网络中的差异，添加了时钟不确定性。时钟不确定性为系统增加了一些误差裕量，以考虑由时钟网络和时钟源本身的非理想性引起的时钟网络差异。上述命令可以指定时钟之间的不确定性或简单不确定性。它将不确定性设置为预期的最差时延，以适用于端点或时钟域之间。</p><p>示例：</p><figure><img src="/res/images/train_eda_2/sdc_uncertainty.png" alt="alt text" tabindex="0"><figcaption>alt text</figcaption></figure><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_clock_uncertainty -setup 0.5 [get_clocks clk1]set_clock_uncertainty -hold 0.2 [get_clocks clk1]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>时钟不确定性也可以为时钟的上升和下降时间添加，如下所示。</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_clock_uncertainty -max_rise 0.12 [get_clocks clk1]

set_clock_uncertainty -max_fall 0.12 [get_clocks clk1]

set_clock_uncertainty -min_rise 0.12 [get_clocks clk1]

set_clock_uncertainty -min_fall 0.12 [get_clocks clk1]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p><strong>时钟延迟</strong></p><p>语法:</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_clock_latency [-rise] [-fall] [-min] [-max] [-source] [-early] [-late] [-dynamic jitter] [-clock clock_list] delay object_list
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>时钟延迟指的是时钟信号从时钟源引脚到达顺序元素的时钟引脚的延迟量。有两种类型的时钟延迟，一种是网络延迟（默认），另一种是源延迟（使用-source选项）。</p><p>时钟网络延迟是时钟信号从时钟定义点传播到寄存器的时钟引脚所需的时间。而源延迟是时钟信号从实际理想波形起点传播到设计中的时钟定义点所需的时间。源延迟也称为插入延迟。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_clock_latency 2.35 [get_pins ABC/XYZ/CP]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p><strong>输入延迟</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_input_delay delay_value [-reference_pin pin_port_name] [-clock clock_name] [-level_sensitive] [-network_latency_included] [-source-latency_included] [-rise] [-fall] [-min] [-max] [-add_delay] port_pin_list
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>输入延迟定义了输入端口相对于时钟边沿的时间要求。如果未指定，假定输入端口具有零输入延迟。要指定的延迟值是从起点到相对于时钟边沿的对象上设置set_input_delay的对象之间的延迟。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_input_delay -max 1.35 -clock clk1 {ain bin}
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p><strong>输出延迟</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_output_delay delay_value [-reference_pin pin_port_name] [-clock clock_name] [ -clock_fall] [-level_sensitive] [-network_latency_included] [-source-latency_included] [-rise] [-fall] [-min] [-max] [-add_delay] [-group_path group_name] port_pin_list
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>set_output_delay命令设置输出端口相对于时钟边沿的输出延迟要求。如果未指定，假定输出端口具有零输出延迟。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_output_delay 1.7 -clock [get_clocks CLK1] [all_outputs]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>上述命令将设置所有输出端口相对于CLK1的正边沿（默认边沿）的1.7单位输出延迟。</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_output_delay -max 1.4 -clock {CLK} [get_ports {Y}]

set_output_delay -min 1.0 -clock {CLK} [get_ports {Y}]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>在上述命令中，-max值指的是最长路径，-min值指的是最短路径。如果没有指定-max或-min值，假定最大和最小输出延迟是相等的。</p><hr><h4 id="时序异常" tabindex="-1"><a class="header-anchor" href="#时序异常" aria-hidden="true">#</a> <strong>- 时序异常</strong></h4><p>在这部分，定义了一些重要的约束，如虚假路径、多周期路径、最大延迟和最小延迟。</p><p><strong>a 多周期路径</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_multicycle_path path_multiplier [-rise | -fall] [-setup | -hold] [-start | -end] [-from from_list | -rise_from rise_from_list | -fall_from fall_from_list] [-through through_list] [-rise_through rise_through_list] [-fall_through fall-through_list] [-to to_list | -rise_to rise_to_list | -fall_to fall_to_list] [-reset_path]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>多周期路径是默认单周期时序要求路径的一个例外。在多周期路径中，信号需要超过一个时钟周期才能从起点传播到路径的终点。此命令指定数据路径必须具有的周期数，用于建立或保持检查。以下命令将设置从源点A到终点B的两周期路径约束。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_multicycle_path 2 -from A -to B

set_multicycle_path 3 -from C
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><p>我们可以在源点和终点之间添加一个-through点，也可以通过只提及源点或终点来设置所有路径的多周期路径。</p><p><strong>b 伪路径</strong></p><p>语法：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_false_path [-rise] [-fall] [-setup] [-hold] [-from from_list | -rise_from rise_from_list | -fall_from fall_from_list] [-through through_list] [-rise_through rise_through_list] [-fall_through fall-through_list] [-to to_list | -rise_to rise_to_list | -fall_to fall_to_list] [-reset_path]
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div></div></div><p>伪路径是不能传播信号的路径。例如，一个从不被任何输入组合激活的路径是一个虚假路径。应该为时序分析禁用虚假路径。SDC命令set_false_path用于定义虚假路径。虚假路径将被排除在时序分析之外。</p><p>示例：</p><div class="language-text line-numbers-mode" data-ext="text"><pre class="language-text"><code>set_false_path -from U1/G -to U1/D

set_false_path -from {ff12} -to {ff34}
</code></pre><div class="line-numbers" aria-hidden="true"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><h2 id="_5-引用" tabindex="-1"><a class="header-anchor" href="#_5-引用" aria-hidden="true">#</a> 5 引用</h2><ol><li>《数字集成电路物理设计》P239-241</li><li><a href="https://teamvlsi.com/2020/05/sdc-synopsys-design-constraint-file-in.html" target="_blank" rel="noopener noreferrer">https://teamvlsi.com/2020/05/sdc-synopsys-design-constraint-file-in.html<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span></a></li></ol></div><!----><footer class="page-meta"><div class="meta-item edit-link"><a href="https://github.com/oscc-web/ieda-website/edit/main/src/en/train/eda/chip-circuit/Part_2-chip_files/2_2_SDC.md" rel="noopener noreferrer" target="_blank" aria-label="Edit this page on GitHub" class="nav-link label"><!--[--><svg xmlns="http://www.w3.org/2000/svg" class="icon edit-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="edit icon"><path d="M430.818 653.65a60.46 60.46 0 0 1-50.96-93.281l71.69-114.012 7.773-10.365L816.038 80.138A60.46 60.46 0 0 1 859.225 62a60.46 60.46 0 0 1 43.186 18.138l43.186 43.186a60.46 60.46 0 0 1 0 86.373L588.879 565.55l-8.637 8.637-117.466 68.234a60.46 60.46 0 0 1-31.958 11.229z"></path><path d="M728.802 962H252.891A190.883 190.883 0 0 1 62.008 771.98V296.934a190.883 190.883 0 0 1 190.883-192.61h267.754a60.46 60.46 0 0 1 0 120.92H252.891a69.962 69.962 0 0 0-69.098 69.099V771.98a69.962 69.962 0 0 0 69.098 69.098h475.911A69.962 69.962 0 0 0 797.9 771.98V503.363a60.46 60.46 0 1 1 120.922 0V771.98A190.883 190.883 0 0 1 728.802 962z"></path></svg><!--]-->Edit this page on GitHub<span><svg class="external-link-icon" xmlns="http://www.w3.org/2000/svg" aria-hidden="true" focusable="false" x="0px" y="0px" viewBox="0 0 100 100" width="15" height="15"><path fill="currentColor" d="M18.8,85.1h56l0,0c2.2,0,4-1.8,4-4v-32h-8v28h-48v-48h28v-8h-32l0,0c-2.2,0-4,1.8-4,4v56C14.8,83.3,16.6,85.1,18.8,85.1z"></path><polygon fill="currentColor" points="45.7,48.7 51.3,54.3 77.2,28.5 77.2,37.2 85.2,37.2 85.2,14.9 62.8,14.9 62.8,22.9 71.5,22.9"></polygon></svg><span class="external-link-icon-sr-only">open in new window</span></span><!----></a></div><div class="meta-item git-info"><div class="update-time"><span class="label">Last update: </span><!----></div><div class="contributors"><span class="label">Contributors: </span><!--[--><!--[--><span class="contributor" title="email: fzulxq@gmail.com">Xingquan-Li</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="vp-link nav-link prev" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_1_summary.html"><div class="hint"><span class="arrow start"></span>Prev</div><div class="link"><!---->2.1 VLSI 设计常用文件格式</div></a><a class="vp-link nav-link next" href="/en/train/eda/chip-circuit/Part_2-chip_files/2_3_LEF.html"><div class="hint">Next<span class="arrow end"></span></div><div class="link">2.3 LEF文件<!----></div></a></nav><div id="comment" class="giscus-wrapper input-top" style="display:block;"><div class="loading-icon-wrapper" style="display:flex;align-items:center;justify-content:center;height:96px"><svg xmlns="http://www.w3.org/2000/svg" width="48" height="48" preserveAspectRatio="xMidYMid" viewBox="25 25 50 50"><animateTransform attributeName="transform" type="rotate" dur="2s" keyTimes="0;1" repeatCount="indefinite" values="0;360"></animateTransform><circle cx="50" cy="50" r="20" fill="none" stroke="currentColor" stroke-width="4" stroke-linecap="round"><animate attributeName="stroke-dasharray" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="1,200;90,200;1,200"></animate><animate attributeName="stroke-dashoffset" dur="1.5s" keyTimes="0;0.5;1" repeatCount="indefinite" values="0;-35px;-125px"></animate></circle></svg></div></div><!----><!--]--></main><!--]--><footer class="vp-footer-wrapper"><div class="vp-footer">GPL License | Copyright © iEDA | 2023 - Now</div><!----></footer></div><!--]--><!--]--><!----><!----><!----><!--]--></div>
    <script type="module" src="/assets/app-1ed3f6c2.js" defer></script>
  </body>
</html>
