// Seed: 1665804447
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_0 (
    output tri module_1,
    output supply1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    output supply1 id_9,
    input uwire id_10,
    input wand id_11,
    output tri0 id_12
    , id_14
);
  if (1'b0) begin : id_15
    assign id_15 = 1;
  end
  module_0(
      id_14, id_14, id_14, id_14
  );
endmodule
