#pragma once

#include <stdint.h>

namespace ICM42688
{
enum class Register : uint8_t
{
    // Accesible from all user banks
    REG_BANK_SEL = 0x76,

    // User Bank 0
    UB0_REG_DEVICE_CONFIG = 0x11,
    // break
    UB0_REG_DRIVE_CONFIG = 0x13,
    UB0_REG_INT_CONFIG   = 0x14,
    // break
    UB0_REG_FIFO_CONFIG = 0x16,
    // break
    UB0_REG_TEMP_DATA1    = 0x1D,
    UB0_REG_TEMP_DATA0    = 0x1E,
    UB0_REG_ACCEL_DATA_X1 = 0x1F,
    UB0_REG_ACCEL_DATA_X0 = 0x20,
    UB0_REG_ACCEL_DATA_Y1 = 0x21,
    UB0_REG_ACCEL_DATA_Y0 = 0x22,
    UB0_REG_ACCEL_DATA_Z1 = 0x23,
    UB0_REG_ACCEL_DATA_Z0 = 0x24,
    UB0_REG_GYRO_DATA_X1  = 0x25,
    UB0_REG_GYRO_DATA_X0  = 0x26,
    UB0_REG_GYRO_DATA_Y1  = 0x27,
    UB0_REG_GYRO_DATA_Y0  = 0x28,
    UB0_REG_GYRO_DATA_Z1  = 0x29,
    UB0_REG_GYRO_DATA_Z0  = 0x2A,
    UB0_REG_TMST_FSYNCH   = 0x2B,
    UB0_REG_TMST_FSYNCL   = 0x2C,
    UB0_REG_INT_STATUS    = 0x2D,
    UB0_REG_FIFO_COUNTH   = 0x2E,
    UB0_REG_FIFO_COUNTL   = 0x2F,
    UB0_REG_FIFO_DATA     = 0x30,
    UB0_REG_APEX_DATA0    = 0x31,
    UB0_REG_APEX_DATA1    = 0x32,
    UB0_REG_APEX_DATA2    = 0x33,
    UB0_REG_APEX_DATA3    = 0x34,
    UB0_REG_APEX_DATA4    = 0x35,
    UB0_REG_APEX_DATA5    = 0x36,
    UB0_REG_INT_STATUS2   = 0x37,
    UB0_REG_INT_STATUS3   = 0x38,
    // break
    UB0_REG_SIGNAL_PATH_RESET  = 0x4B,
    UB0_REG_INTF_CONFIG0       = 0x4C,
    UB0_REG_INTF_CONFIG1       = 0x4D,
    UB0_REG_PWR_MGMT0          = 0x4E,
    UB0_REG_GYRO_CONFIG0       = 0x4F,
    UB0_REG_ACCEL_CONFIG0      = 0x50,
    UB0_REG_GYRO_CONFIG1       = 0x51,
    UB0_REG_GYRO_ACCEL_CONFIG0 = 0x52,
    UB0_REG_ACCEFL_CONFIG1     = 0x53,
    UB0_REG_TMST_CONFIG        = 0x54,
    // break
    UB0_REG_APEX_CONFIG0 = 0x56,
    UB0_REG_SMD_CONFIG   = 0x57,
    // break
    UB0_REG_FIFO_CONFIG1 = 0x5F,
    UB0_REG_FIFO_CONFIG2 = 0x60,
    UB0_REG_FIFO_CONFIG3 = 0x61,
    UB0_REG_FSYNC_CONFIG = 0x62,
    UB0_REG_INT_CONFIG0  = 0x63,
    UB0_REG_INT_CONFIG1  = 0x64,
    UB0_REG_INT_SOURCE0  = 0x65,
    UB0_REG_INT_SOURCE1  = 0x66,
    // break
    UB0_REG_INT_SOURCE3 = 0x68,
    UB0_REG_INT_SOURCE4 = 0x69,
    // break
    UB0_REG_FIFO_LOST_PKT0 = 0x6C,
    UB0_REG_FIFO_LOST_PKT1 = 0x6D,
    // break
    UB0_REG_SELF_TEST_CONFIG = 0x70,
    // break
    UB0_REG_WHO_AM_I = 0x75,

    // User Bank 1
    UB1_REG_SENSOR_CONFIG0 = 0x03,
    // break
    UB1_REG_GYRO_CONFIG_STATIC2  = 0x0B,
    UB1_REG_GYRO_CONFIG_STATIC3  = 0x0C,
    UB1_REG_GYRO_CONFIG_STATIC4  = 0x0D,
    UB1_REG_GYRO_CONFIG_STATIC5  = 0x0E,
    UB1_REG_GYRO_CONFIG_STATIC6  = 0x0F,
    UB1_REG_GYRO_CONFIG_STATIC7  = 0x10,
    UB1_REG_GYRO_CONFIG_STATIC8  = 0x11,
    UB1_REG_GYRO_CONFIG_STATIC9  = 0x12,
    UB1_REG_GYRO_CONFIG_STATIC10 = 0x13,
    // break
    UB1_REG_XG_ST_DATA = 0x5F,
    UB1_REG_YG_ST_DATA = 0x60,
    UB1_REG_ZG_ST_DATA = 0x61,
    UB1_REG_TMSTVAL0   = 0x62,
    UB1_REG_TMSTVAL1   = 0x63,
    UB1_REG_TMSTVAL2   = 0x64,
    // break
    UB1_REG_INTF_CONFIG4 = 0x7A,
    UB1_REG_INTF_CONFIG5 = 0x7B,
    UB1_REG_INTF_CONFIG6 = 0x7C,

    // User Bank 2
    UB2_REG_ACCEL_CONFIG_STATIC2 = 0x03,
    UB2_REG_ACCEL_CONFIG_STATIC3 = 0x04,
    UB2_REG_ACCEL_CONFIG_STATIC4 = 0x05,
    // break
    UB2_REG_XA_ST_DATA = 0x3B,
    UB2_REG_YA_ST_DATA = 0x3C,
    UB2_REG_ZA_ST_DATA = 0x3D,

    // User Bank 4
    UB4_REG_APEX_CONFIG1 = 0x40,
    UB4_REG_APEX_CONFIG2 = 0x41,
    UB4_REG_APEX_CONFIG3 = 0x42,
    UB4_REG_APEX_CONFIG4 = 0x43,
    UB4_REG_APEX_CONFIG5 = 0x44,
    UB4_REG_APEX_CONFIG6 = 0x45,
    UB4_REG_APEX_CONFIG7 = 0x46,
    UB4_REG_APEX_CONFIG8 = 0x47,
    UB4_REG_APEX_CONFIG9 = 0x48,
    // break
    UB4_REG_ACCEL_WOM_X_THR = 0x4A,
    UB4_REG_ACCEL_WOM_Y_THR = 0x4B,
    UB4_REG_ACCEL_WOM_Z_THR = 0x4C,
    UB4_REG_INT_SOURCE6     = 0x4D,
    UB4_REG_INT_SOURCE7     = 0x4E,
    UB4_REG_INT_SOURCE8     = 0x4F,
    UB4_REG_INT_SOURCE9     = 0x50,
    UB4_REG_INT_SOURCE10    = 0x51,
    // break
    UB4_REG_OFFSET_USER0 = 0x77,
    UB4_REG_OFFSET_USER1 = 0x78,
    UB4_REG_OFFSET_USER2 = 0x79,
    UB4_REG_OFFSET_USER3 = 0x7A,
    UB4_REG_OFFSET_USER4 = 0x7B,
    UB4_REG_OFFSET_USER5 = 0x7C,
    UB4_REG_OFFSET_USER6 = 0x7D,
    UB4_REG_OFFSET_USER7 = 0x7E,
    UB4_REG_OFFSET_USER8 = 0x7F,
};
} // namespace ICM42688
