
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.40

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.26    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    0.42 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.06    0.06   library removal time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.08    0.38    0.38 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         tx_shift[0] (net)
                  0.08    0.00    0.38 v _245_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _106_ (net)
                  0.08    0.00    0.44 ^ _247_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.05    0.49 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _030_ (net)
                  0.05    0.00    0.49 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.49   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.49   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.26    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    0.42 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.42    0.22    0.25    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    0.67 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.55    0.55 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.28    0.00    0.55 ^ _146_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     6    0.06    0.19    0.14    0.69 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _116_ (net)
                  0.19    0.00    0.69 v _149_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.30    1.00 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _123_ (net)
                  0.12    0.00    1.00 v _150_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.21    1.20 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _136_ (net)
                  0.08    0.00    1.20 v _268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.13    0.32    1.53 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _138_ (net)
                  0.13    0.00    1.53 ^ _197_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.12    0.10    1.62 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _072_ (net)
                  0.12    0.00    1.62 v _211_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     6    0.04    0.15    0.28    1.90 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.15    0.00    1.90 v _212_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    2.15 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _086_ (net)
                  0.11    0.00    2.15 v _213_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.11    2.26 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _087_ (net)
                  0.12    0.00    2.26 ^ _214_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    2.48 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    2.48 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.48   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.26    0.22    0.42 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    0.42 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.42    0.22    0.25    0.67 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    0.67 ^ state[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.67   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ state[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  9.42   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.28    0.55    0.55 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.28    0.00    0.55 ^ _146_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     6    0.06    0.19    0.14    0.69 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _116_ (net)
                  0.19    0.00    0.69 v _149_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.02    0.12    0.30    1.00 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _123_ (net)
                  0.12    0.00    1.00 v _150_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.21    1.20 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _136_ (net)
                  0.08    0.00    1.20 v _268_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     2    0.03    0.13    0.32    1.53 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _138_ (net)
                  0.13    0.00    1.53 ^ _197_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.02    0.12    0.10    1.62 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _072_ (net)
                  0.12    0.00    1.62 v _211_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     6    0.04    0.15    0.28    1.90 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _085_ (net)
                  0.15    0.00    1.90 v _212_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.11    0.25    2.15 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _086_ (net)
                  0.11    0.00    2.15 v _213_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.12    0.11    2.26 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _087_ (net)
                  0.12    0.00    2.26 ^ _214_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.23    2.48 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _017_ (net)
                  0.07    0.00    2.48 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.48   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.336087942123413

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8343

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.2755204141139984

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9436

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.55    0.55 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.14    0.69 v _146_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.30    1.00 v _149_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.21    1.20 v _150_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.32    1.53 ^ _268_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.10    1.62 v _197_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.28    1.90 v _211_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.15 v _212_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.11    2.26 ^ _213_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.23    2.48 v _214_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.48 v rx_shift[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.48   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ rx_shift[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -2.48   data arrival time
---------------------------------------------------------
           7.40   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v tx_shift[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.44 ^ _245_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.49 v _247_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.49 v tx_shift[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.49   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ tx_shift[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.49   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4820

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
7.4018

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
298.219178

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.28e-03   9.86e-04   2.15e-08   7.27e-03  39.6%
Combinational          7.69e-03   3.38e-03   3.48e-08   1.11e-02  60.4%
Clock                  0.00e+00   0.00e+00   4.11e-09   4.11e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.40e-02   4.37e-03   6.04e-08   1.83e-02 100.0%
                          76.2%      23.8%       0.0%
