{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733892976253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733892976254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 12:56:16 2024 " "Processing started: Wed Dec 11 12:56:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733892976254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892976254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice -c dice " "Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892976254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733892976525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733892976525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/FPGAProjects/dice/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice.v 1 1 " "Found 1 design units, including 1 entities, in source file dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 dice " "Found entity 1: dice" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 2 2 " "Found 2 design units, including 2 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982522 ""} { "Info" "ISGN_ENTITY_NAME" "2 random2 " "Found entity 2: random2" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix " "Found entity 1: dot_matrix" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/is_roll.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/is_roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_roll " "Found entity 1: is_roll" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_music.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_music " "Found entity 1: buzzer_music" {  } { { "buzzer_music.v" "" { Text "D:/FPGAProjects/dice/buzzer_music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_double.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_double.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_double " "Found entity 1: debounce_double" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982527 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "segment.v(16) " "Verilog HDL information at segment.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "segment.v" "" { Text "D:/FPGAProjects/dice/segment.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733892982528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/FPGAProjects/dice/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "D:/FPGAProjects/dice/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982530 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score.v(123) " "Verilog HDL information at score.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733892982531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standby.v 1 1 " "Found 1 design units, including 1 entities, in source file standby.v" { { "Info" "ISGN_ENTITY_NAME" "1 standby " "Found entity 1: standby" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file score_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_tb " "Found entity 1: score_tb" {  } { { "score_tb.v" "" { Text "D:/FPGAProjects/dice/score_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset dice.v(25) " "Verilog HDL Implicit Net warning at dice.v(25): created implicit net for \"reset\"" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_in is_roll.v(45) " "Verilog HDL Implicit Net warning at is_roll.v(45): created implicit net for \"key_in\"" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_pressed is_roll.v(46) " "Verilog HDL Implicit Net warning at is_roll.v(46): created implicit net for \"key_pressed\"" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_released is_roll.v(47) " "Verilog HDL Implicit Net warning at is_roll.v(47): created implicit net for \"key_released\"" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice " "Elaborating entity \"dice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733892982567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u_prescaler " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u_prescaler\"" {  } { { "dice.v" "u_prescaler" { Text "D:/FPGAProjects/dice/dice.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_double debounce_double:uut_debounce " "Elaborating entity \"debounce_double\" for hierarchy \"debounce_double:uut_debounce\"" {  } { { "dice.v" "uut_debounce" { Text "D:/FPGAProjects/dice/dice.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982569 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(13) " "Verilog HDL warning at debounce_double.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 13 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1733892982569 "|dice|debounce_double:uut_debounce"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(14) " "Verilog HDL warning at debounce_double.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1733892982570 "|dice|debounce_double:uut_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 debounce_double.v(25) " "Verilog HDL assignment warning at debounce_double.v(25): truncated value with size 32 to match size of target (17)" {  } { { "debounce_double.v" "" { Text "D:/FPGAProjects/dice/debounce_double.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982570 "|dice|debounce_double:uut_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:u_segment " "Elaborating entity \"segment\" for hierarchy \"segment:u_segment\"" {  } { { "dice.v" "u_segment" { Text "D:/FPGAProjects/dice/dice.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_roll is_roll:u_roll " "Elaborating entity \"is_roll\" for hierarchy \"is_roll:u_roll\"" {  } { { "dice.v" "u_roll" { Text "D:/FPGAProjects/dice/dice.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt is_roll.v(14) " "Verilog HDL or VHDL warning at is_roll.v(14): object \"cnt\" assigned a value but never read" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733892982571 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 is_roll.v(56) " "Verilog HDL assignment warning at is_roll.v(56): truncated value with size 32 to match size of target (10)" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982571 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_div is_roll.v(6) " "Output port \"clk_div\" at is_roll.v(6) has no driver" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1733892982571 "|dice|is_roll:u_roll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random2 is_roll:u_roll\|random2:u_random2 " "Elaborating entity \"random2\" for hierarchy \"is_roll:u_roll\|random2:u_random2\"" {  } { { "output_files/is_roll.v" "u_random2" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(60) " "Verilog HDL assignment warning at random.v(60): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982572 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random is_roll:u_roll\|random:u_random1 " "Elaborating entity \"random\" for hierarchy \"is_roll:u_roll\|random:u_random1\"" {  } { { "output_files/is_roll.v" "u_random1" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(27) " "Verilog HDL assignment warning at random.v(27): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982573 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce is_roll:u_roll\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"is_roll:u_roll\|debounce:u_debounce\"" {  } { { "output_files/is_roll.v" "u_debounce" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_matrix dot_matrix:u_dot_matrix " "Elaborating entity \"dot_matrix\" for hierarchy \"dot_matrix:u_dot_matrix\"" {  } { { "dice.v" "u_dot_matrix" { Text "D:/FPGAProjects/dice/dice.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(151) " "Verilog HDL assignment warning at dot_matrix.v(151): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(156) " "Verilog HDL assignment warning at dot_matrix.v(156): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(161) " "Verilog HDL assignment warning at dot_matrix.v(161): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(165) " "Verilog HDL assignment warning at dot_matrix.v(165): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(170) " "Verilog HDL assignment warning at dot_matrix.v(170): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(175) " "Verilog HDL assignment warning at dot_matrix.v(175): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(180) " "Verilog HDL assignment warning at dot_matrix.v(180): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 "|dice|dot_matrix:u_dot_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "standby standby:standby_inst " "Elaborating entity \"standby\" for hierarchy \"standby:standby_inst\"" {  } { { "dice.v" "standby_inst" { Text "D:/FPGAProjects/dice/dice.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 standby.v(35) " "Verilog HDL assignment warning at standby.v(35): truncated value with size 32 to match size of target (20)" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982576 "|dice|standby:standby_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:socre_inst " "Elaborating entity \"score\" for hierarchy \"score:socre_inst\"" {  } { { "dice.v" "socre_inst" { Text "D:/FPGAProjects/dice/dice.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(93) " "Verilog HDL assignment warning at score.v(93): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982577 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(96) " "Verilog HDL assignment warning at score.v(96): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982577 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(109) " "Verilog HDL assignment warning at score.v(109): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982578 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(112) " "Verilog HDL assignment warning at score.v(112): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982578 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(140) " "Verilog HDL assignment warning at score.v(140): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982578 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(144) " "Verilog HDL assignment warning at score.v(144): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733892982578 "|dice|score:socre_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "is_roll:u_roll\|random:u_random1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"is_roll:u_roll\|random:u_random1\|Mod0\"" {  } { { "random.v" "Mod0" { Text "D:/FPGAProjects/dice/random.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733892982727 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "is_roll:u_roll\|random2:u_random2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"is_roll:u_roll\|random2:u_random2\|Mod0\"" {  } { { "random.v" "Mod0" { Text "D:/FPGAProjects/dice/random.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733892982727 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733892982727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0\"" {  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733892982763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0 " "Instantiated megafunction \"is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733892982764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733892982764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733892982764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733892982764 ""}  } { { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733892982764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pnl " "Found entity 1: lpm_divide_pnl" {  } { { "db/lpm_divide_pnl.tdf" "" { Text "D:/FPGAProjects/dice/db/lpm_divide_pnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/FPGAProjects/dice/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9ie " "Found entity 1: alt_u_div_9ie" {  } { { "db/alt_u_div_9ie.tdf" "" { Text "D:/FPGAProjects/dice/db/alt_u_div_9ie.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/FPGAProjects/dice/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733892982944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892982944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[3\] GND " "Pin \"r_col\[3\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|r_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[4\] GND " "Pin \"r_col\[4\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|r_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[5\] GND " "Pin \"r_col\[5\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|r_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[6\] GND " "Pin \"r_col\[6\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|r_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[7\] GND " "Pin \"r_col\[7\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|r_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[0\] GND " "Pin \"g_col\[0\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|g_col[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[1\] GND " "Pin \"g_col\[1\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|g_col[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[2\] GND " "Pin \"g_col\[2\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|g_col[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[3\] GND " "Pin \"g_col\[3\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|g_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[4\] GND " "Pin \"g_col\[4\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|g_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_div GND " "Pin \"clk_div\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|clk_div"} { "Warning" "WMLS_MLS_STUCK_PIN" "signal\[0\] GND " "Pin \"signal\[0\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|signal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[1\] VCC " "Pin \"cat\[1\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|cat[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[2\] VCC " "Pin \"cat\[2\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|cat[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[3\] VCC " "Pin \"cat\[3\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|cat[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[4\] VCC " "Pin \"cat\[4\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|cat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[5\] VCC " "Pin \"cat\[5\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|cat[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[6\] VCC " "Pin \"cat\[6\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733892983099 "|dice|cat[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733892983099 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dot_matrix.v" "" { Text "D:/FPGAProjects/dice/dot_matrix.v" 147 -1 0 } } { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 24 -1 0 } } { "random.v" "" { Text "D:/FPGAProjects/dice/random.v" 57 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733892983102 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733892983234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "477 " "Implemented 477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733892983244 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733892983244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733892983244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733892983244 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProjects/dice/output_files/dice.map.smsg " "Generated suppressed messages file D:/FPGAProjects/dice/output_files/dice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892983281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733892983300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 12:56:23 2024 " "Processing ended: Wed Dec 11 12:56:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733892983300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733892983300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733892983300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733892983300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733892984480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733892984481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 12:56:24 2024 " "Processing started: Wed Dec 11 12:56:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733892984481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733892984481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dice -c dice " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733892984481 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733892984562 ""}
{ "Info" "0" "" "Project  = dice" {  } {  } 0 0 "Project  = dice" 0 0 "Fitter" 0 0 1733892984562 ""}
{ "Info" "0" "" "Revision = dice" {  } {  } 0 0 "Revision = dice" 0 0 "Fitter" 0 0 1733892984562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733892984614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733892984615 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dice EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"dice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733892984617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733892984651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733892984651 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733892984679 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733892984681 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733892984719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733892984719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733892984719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733892984719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733892984719 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733892984719 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 69 " "No exact pin location assignment(s) for 9 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733892984731 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dice.sdc " "Synopsys Design Constraints File file not found: 'dice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733892984755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733892984755 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1733892984759 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1733892984759 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 is_roll:u_roll\|roll1 " "   1.000 is_roll:u_roll\|roll1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 is_roll:u_roll\|roll2 " "   1.000 is_roll:u_roll\|roll2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 prescaler:u_prescaler\|clk_out " "   1.000 prescaler:u_prescaler\|clk_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 score:socre_inst\|times " "   1.000 score:socre_inst\|times" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733892984759 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733892984759 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733892984764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733892984764 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733892984768 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "dice.v" "" { Text "D:/FPGAProjects/dice/dice.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733892984776 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "score:socre_inst\|times Global clock " "Automatically promoted some destinations of signal \"score:socre_inst\|times\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "score:socre_inst\|times " "Destination \"score:socre_inst\|times\" may be non-global or may not use global clock" {  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~1 " "Destination \"standby:standby_inst\|rgb_led~1\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led\[0\]~4 " "Destination \"standby:standby_inst\|rgb_led\[0\]~4\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 45 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~5 " "Destination \"standby:standby_inst\|rgb_led~5\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~6 " "Destination \"standby:standby_inst\|rgb_led~6\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~7 " "Destination \"standby:standby_inst\|rgb_led~7\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~8 " "Destination \"standby:standby_inst\|rgb_led~8\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~9 " "Destination \"standby:standby_inst\|rgb_led~9\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~10 " "Destination \"standby:standby_inst\|rgb_led~10\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "standby:standby_inst\|rgb_led~11 " "Destination \"standby:standby_inst\|rgb_led~11\" may be non-global or may not use global clock" {  } { { "standby.v" "" { Text "D:/FPGAProjects/dice/standby.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984776 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1733892984776 ""}  } { { "score.v" "" { Text "D:/FPGAProjects/dice/score.v" 9 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733892984776 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "prescaler:u_prescaler\|clk_out Global clock " "Automatically promoted some destinations of signal \"prescaler:u_prescaler\|clk_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "prescaler:u_prescaler\|clk_out " "Destination \"prescaler:u_prescaler\|clk_out\" may be non-global or may not use global clock" {  } { { "prescaler.v" "" { Text "D:/FPGAProjects/dice/prescaler.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733892984777 ""}  } { { "prescaler.v" "" { Text "D:/FPGAProjects/dice/prescaler.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733892984777 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "is_roll:u_roll\|roll1 Global clock " "Automatically promoted signal \"is_roll:u_roll\|roll1\" to use Global clock" {  } { { "output_files/is_roll.v" "" { Text "D:/FPGAProjects/dice/output_files/is_roll.v" 12 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733892984777 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733892984777 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1733892984779 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1733892984795 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1733892984823 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1733892984824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1733892984824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733892984824 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1733892984826 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1733892984826 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733892984826 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733892984827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 10 20 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733892984827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 8 22 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733892984827 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 23 7 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1733892984827 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1733892984827 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733892984827 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733892984836 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733892984847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733892984923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733892985049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733892985052 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733892985967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733892985967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733892985996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/FPGAProjects/dice/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733892986142 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733892986142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733892986372 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733892986372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733892986373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733892986382 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733892986389 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733892986408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProjects/dice/output_files/dice.fit.smsg " "Generated suppressed messages file D:/FPGAProjects/dice/output_files/dice.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733892986436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6053 " "Peak virtual memory: 6053 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733892986455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 12:56:26 2024 " "Processing ended: Wed Dec 11 12:56:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733892986455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733892986455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733892986455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733892986455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733892987537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733892987538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 12:56:27 2024 " "Processing started: Wed Dec 11 12:56:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733892987538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733892987538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dice -c dice " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733892987538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733892987760 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733892987796 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733892987799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733892987880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 12:56:27 2024 " "Processing ended: Wed Dec 11 12:56:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733892987880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733892987880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733892987880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733892987880 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733892988486 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733892989071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733892989071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 12:56:28 2024 " "Processing started: Wed Dec 11 12:56:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733892989071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733892989071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dice -c dice " "Command: quartus_sta dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733892989072 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733892989158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733892989230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733892989230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989267 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733892989310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733892989507 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dice.sdc " "Synopsys Design Constraints File file not found: 'dice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733892989547 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989548 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733892989550 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name is_roll:u_roll\|roll1 is_roll:u_roll\|roll1 " "create_clock -period 1.000 -name is_roll:u_roll\|roll1 is_roll:u_roll\|roll1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733892989550 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name is_roll:u_roll\|roll2 is_roll:u_roll\|roll2 " "create_clock -period 1.000 -name is_roll:u_roll\|roll2 is_roll:u_roll\|roll2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733892989550 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name prescaler:u_prescaler\|clk_out prescaler:u_prescaler\|clk_out " "create_clock -period 1.000 -name prescaler:u_prescaler\|clk_out prescaler:u_prescaler\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733892989550 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name score:socre_inst\|times score:socre_inst\|times " "create_clock -period 1.000 -name score:socre_inst\|times score:socre_inst\|times" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733892989550 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733892989550 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733892989553 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733892989564 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733892989565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.023 " "Worst-case setup slack is -12.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.023           -1061.343 clk  " "  -12.023           -1061.343 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.677             -54.880 is_roll:u_roll\|roll2  " "  -10.677             -54.880 is_roll:u_roll\|roll2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.458             -47.827 is_roll:u_roll\|roll1  " "  -10.458             -47.827 is_roll:u_roll\|roll1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.048            -120.275 score:socre_inst\|times  " "  -10.048            -120.275 score:socre_inst\|times " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.247             -71.764 prescaler:u_prescaler\|clk_out  " "   -6.247             -71.764 prescaler:u_prescaler\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.277 " "Worst-case hold slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277             -11.320 clk  " "   -2.277             -11.320 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 is_roll:u_roll\|roll1  " "    0.784               0.000 is_roll:u_roll\|roll1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 score:socre_inst\|times  " "    1.078               0.000 score:socre_inst\|times " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 prescaler:u_prescaler\|clk_out  " "    1.659               0.000 prescaler:u_prescaler\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.129               0.000 is_roll:u_roll\|roll2  " "    2.129               0.000 is_roll:u_roll\|roll2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.335 " "Worst-case recovery slack is -5.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.335             -21.304 is_roll:u_roll\|roll2  " "   -5.335             -21.304 is_roll:u_roll\|roll2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.074             -43.258 score:socre_inst\|times  " "   -5.074             -43.258 score:socre_inst\|times " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.437              -9.748 is_roll:u_roll\|roll1  " "   -2.437              -9.748 is_roll:u_roll\|roll1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.883 " "Worst-case removal slack is 2.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.883               0.000 is_roll:u_roll\|roll1  " "    2.883               0.000 is_roll:u_roll\|roll1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.411               0.000 score:socre_inst\|times  " "    3.411               0.000 score:socre_inst\|times " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.763               0.000 is_roll:u_roll\|roll2  " "    5.763               0.000 is_roll:u_roll\|roll2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 is_roll:u_roll\|roll1  " "    0.234               0.000 is_roll:u_roll\|roll1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 is_roll:u_roll\|roll2  " "    0.234               0.000 is_roll:u_roll\|roll2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 prescaler:u_prescaler\|clk_out  " "    0.234               0.000 prescaler:u_prescaler\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 score:socre_inst\|times  " "    0.234               0.000 score:socre_inst\|times " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733892989581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733892989581 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1733892989644 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733892989657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733892989657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733892989695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 12:56:29 2024 " "Processing ended: Wed Dec 11 12:56:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733892989695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733892989695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733892989695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733892989695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733892990682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733892990683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 12:56:30 2024 " "Processing started: Wed Dec 11 12:56:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733892990683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733892990683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dice -c dice " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733892990683 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733892990963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dice.vo D:/FPGAProjects/dice/simulation/questa/ simulation " "Generated file dice.vo in folder \"D:/FPGAProjects/dice/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733892991031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733892991044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 12:56:31 2024 " "Processing ended: Wed Dec 11 12:56:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733892991044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733892991044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733892991044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733892991044 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus Prime Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733892991645 ""}
