#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556dd11150 .scope module, "HalfAddTest_v" "HalfAddTest_v" 2 26;
 .timescale -9 -12;
v0x556dd7dc70_0 .var "A", 0 0;
v0x556dd7dd30_0 .var "B", 0 0;
v0x556dd7ddf0_0 .net "Cout", 0 0, L_0x556dd7e650;  1 drivers
v0x556dd7df10_0 .net "Sum", 0 0, L_0x556dd7e530;  1 drivers
v0x556dd7e000_0 .var "passed", 7 0;
S_0x556dd112d0 .scope task, "allPassed" "allPassed" 2 37, 2 37 0, S_0x556dd11150;
 .timescale -9 -12;
v0x556dd4ca00_0 .var "numTests", 7 0;
v0x556dd7b1e0_0 .var "passed", 7 0;
TD_HalfAddTest_v.allPassed ;
    %load/vec4 v0x556dd7b1e0_0;
    %load/vec4 v0x556dd4ca00_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 41 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 42 "$display", "Some tests failed" {0 0 0};
T_0.1 ;
    %end;
S_0x556dd7b2c0 .scope module, "dut" "HalfAdd" 2 61, 3 8 0, S_0x556dd11150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Cout"
    .port_info 1 /OUTPUT 1 "Sum"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
v0x556dd7d130_0 .net "A", 0 0, v0x556dd7dc70_0;  1 drivers
v0x556dd7d220_0 .net "ABnot", 0 0, L_0x556dd7e180;  1 drivers
v0x556dd7d2e0_0 .net "ABnotA", 0 0, L_0x556dd7e2a0;  1 drivers
v0x556dd7d3d0_0 .net "ABnotB", 0 0, L_0x556dd7e3c0;  1 drivers
v0x556dd7d4c0_0 .net "B", 0 0, v0x556dd7dd30_0;  1 drivers
v0x556dd7d600_0 .net "Cout", 0 0, L_0x556dd7e650;  alias, 1 drivers
v0x556dd7d6a0_0 .net "Sum", 0 0, L_0x556dd7e530;  alias, 1 drivers
S_0x556dd7b4b0 .scope module, "nand0" "NAND" 3 17, 3 1 0, S_0x556dd7b2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x556dd7e0f0 .functor AND 1, v0x556dd7dc70_0, v0x556dd7dd30_0, C4<1>, C4<1>;
L_0x556dd7e180 .functor NOT 1, L_0x556dd7e0f0, C4<0>, C4<0>, C4<0>;
v0x556dd7b6f0_0 .net "A", 0 0, v0x556dd7dc70_0;  alias, 1 drivers
v0x556dd7b7d0_0 .net "B", 0 0, v0x556dd7dd30_0;  alias, 1 drivers
v0x556dd7b890_0 .net "Y", 0 0, L_0x556dd7e180;  alias, 1 drivers
v0x556dd7b960_0 .net "Yd", 0 0, L_0x556dd7e0f0;  1 drivers
S_0x556dd7baa0 .scope module, "nand11S" "NAND" 3 18, 3 1 0, S_0x556dd7b2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x556dd7e210 .functor AND 1, v0x556dd7dc70_0, L_0x556dd7e180, C4<1>, C4<1>;
L_0x556dd7e2a0 .functor NOT 1, L_0x556dd7e210, C4<0>, C4<0>, C4<0>;
v0x556dd7bcc0_0 .net "A", 0 0, v0x556dd7dc70_0;  alias, 1 drivers
v0x556dd7bdb0_0 .net "B", 0 0, L_0x556dd7e180;  alias, 1 drivers
v0x556dd7be80_0 .net "Y", 0 0, L_0x556dd7e2a0;  alias, 1 drivers
v0x556dd7bf50_0 .net "Yd", 0 0, L_0x556dd7e210;  1 drivers
S_0x556dd7c050 .scope module, "nand12S" "NAND" 3 19, 3 1 0, S_0x556dd7b2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x556dd7e330 .functor AND 1, v0x556dd7dd30_0, L_0x556dd7e180, C4<1>, C4<1>;
L_0x556dd7e3c0 .functor NOT 1, L_0x556dd7e330, C4<0>, C4<0>, C4<0>;
v0x556dd7c2a0_0 .net "A", 0 0, v0x556dd7dd30_0;  alias, 1 drivers
v0x556dd7c370_0 .net "B", 0 0, L_0x556dd7e180;  alias, 1 drivers
v0x556dd7c460_0 .net "Y", 0 0, L_0x556dd7e3c0;  alias, 1 drivers
v0x556dd7c500_0 .net "Yd", 0 0, L_0x556dd7e330;  1 drivers
S_0x556dd7c620 .scope module, "nand1C" "NAND" 3 21, 3 1 0, S_0x556dd7b2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x556dd7e5c0 .functor AND 1, L_0x556dd7e180, L_0x556dd7e180, C4<1>, C4<1>;
L_0x556dd7e650 .functor NOT 1, L_0x556dd7e5c0, C4<0>, C4<0>, C4<0>;
v0x556dd7c840_0 .net "A", 0 0, L_0x556dd7e180;  alias, 1 drivers
v0x556dd7c900_0 .net "B", 0 0, L_0x556dd7e180;  alias, 1 drivers
v0x556dd7c9c0_0 .net "Y", 0 0, L_0x556dd7e650;  alias, 1 drivers
v0x556dd7ca90_0 .net "Yd", 0 0, L_0x556dd7e5c0;  1 drivers
S_0x556dd7cbb0 .scope module, "nand2S" "NAND" 3 20, 3 1 0, S_0x556dd7b2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "Y"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
L_0x556dd7e4a0 .functor AND 1, L_0x556dd7e3c0, L_0x556dd7e2a0, C4<1>, C4<1>;
L_0x556dd7e530 .functor NOT 1, L_0x556dd7e4a0, C4<0>, C4<0>, C4<0>;
v0x556dd7cdd0_0 .net "A", 0 0, L_0x556dd7e3c0;  alias, 1 drivers
v0x556dd7ce90_0 .net "B", 0 0, L_0x556dd7e2a0;  alias, 1 drivers
v0x556dd7cf60_0 .net "Y", 0 0, L_0x556dd7e530;  alias, 1 drivers
v0x556dd7d030_0 .net "Yd", 0 0, L_0x556dd7e4a0;  1 drivers
S_0x556dd7d740 .scope task, "passTest" "passTest" 2 28, 2 28 0, S_0x556dd11150;
 .timescale -9 -12;
v0x556dd7d910_0 .var "actualOut", 1 0;
v0x556dd7d9f0_0 .var "expectedOut", 1 0;
v0x556dd7dad0_0 .var "passed", 7 0;
v0x556dd7db90_0 .var "testType", 120 0;
TD_HalfAddTest_v.passTest ;
    %load/vec4 v0x556dd7d910_0;
    %load/vec4 v0x556dd7d9f0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 33 "$display", "%s passed", v0x556dd7db90_0 {0 0 0};
    %load/vec4 v0x556dd7dad0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556dd7dad0_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 34 "$display", "%s failed: %d should be %d", v0x556dd7db90_0, v0x556dd7d910_0, v0x556dd7d9f0_0 {0 0 0};
T_1.3 ;
    %end;
    .scope S_0x556dd11150;
T_2 ;
    %vpi_call 2 56 "$dumpfile", "HalfAddTest.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556dd11150 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x556dd11150;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dd7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dd7dd30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556dd7e000_0, 0, 8;
    %delay 90000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dd7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dd7dd30_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x556dd7ddf0_0;
    %load/vec4 v0x556dd7df10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556dd7d910_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556dd7d9f0_0, 0, 2;
    %pushi/vec4 3156784, 0, 121;
    %store/vec4 v0x556dd7db90_0, 0, 121;
    %load/vec4 v0x556dd7e000_0;
    %store/vec4 v0x556dd7dad0_0, 0, 8;
    %fork TD_HalfAddTest_v.passTest, S_0x556dd7d740;
    %join;
    %load/vec4 v0x556dd7dad0_0;
    %store/vec4 v0x556dd7e000_0, 0, 8;
    %delay 90000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dd7dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dd7dd30_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x556dd7ddf0_0;
    %load/vec4 v0x556dd7df10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556dd7d910_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556dd7d9f0_0, 0, 2;
    %pushi/vec4 3156785, 0, 121;
    %store/vec4 v0x556dd7db90_0, 0, 121;
    %load/vec4 v0x556dd7e000_0;
    %store/vec4 v0x556dd7dad0_0, 0, 8;
    %fork TD_HalfAddTest_v.passTest, S_0x556dd7d740;
    %join;
    %load/vec4 v0x556dd7dad0_0;
    %store/vec4 v0x556dd7e000_0, 0, 8;
    %delay 90000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dd7dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556dd7dd30_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x556dd7ddf0_0;
    %load/vec4 v0x556dd7df10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556dd7d910_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556dd7d9f0_0, 0, 2;
    %pushi/vec4 3222320, 0, 121;
    %store/vec4 v0x556dd7db90_0, 0, 121;
    %load/vec4 v0x556dd7e000_0;
    %store/vec4 v0x556dd7dad0_0, 0, 8;
    %fork TD_HalfAddTest_v.passTest, S_0x556dd7d740;
    %join;
    %load/vec4 v0x556dd7dad0_0;
    %store/vec4 v0x556dd7e000_0, 0, 8;
    %delay 90000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dd7dc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556dd7dd30_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x556dd7ddf0_0;
    %load/vec4 v0x556dd7df10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556dd7d910_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556dd7d9f0_0, 0, 2;
    %pushi/vec4 3222321, 0, 121;
    %store/vec4 v0x556dd7db90_0, 0, 121;
    %load/vec4 v0x556dd7e000_0;
    %store/vec4 v0x556dd7dad0_0, 0, 8;
    %fork TD_HalfAddTest_v.passTest, S_0x556dd7d740;
    %join;
    %load/vec4 v0x556dd7dad0_0;
    %store/vec4 v0x556dd7e000_0, 0, 8;
    %delay 90000, 0;
    %load/vec4 v0x556dd7e000_0;
    %store/vec4 v0x556dd7b1e0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x556dd4ca00_0, 0, 8;
    %fork TD_HalfAddTest_v.allPassed, S_0x556dd112d0;
    %join;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "HalfAddTest.v";
    "HalfAdd.v";
