{
  "board": {
    "active_layer": 40,
    "active_layer_preset": "",
    "auto_track_width": false,
    "hidden_nets": [
      "",
      "+5V",
      "GND",
      "+3.3VA",
      "+3V3",
      "+1V8",
      "+1V2",
      "+1V0",
      "/TopSheet/SMC/RPi_1V1",
      "/TopSheet/SMC/+3V3_RPi_AUX",
      "/TopSheet/SMC/XI_RPi",
      "/TopSheet/SMC/XO_RPi",
      "Net-(C19-Pad1)",
      "/TopSheet/SMC/RPi_SW1_R",
      "/TopSheet/PMU/+3V3_ISNS",
      "Net-(C34-Pad1)",
      "Net-(C35-Pad1)",
      "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_C_N",
      "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_N",
      "/TopSheet/FPGA_1/FPGA_1_VREF_P",
      "/TopSheet/FPGA_1/FPGA_1_VREF_N",
      "/TopSheet/FPGA_1/FPGA_1_AIN_P",
      "/TopSheet/FPGA_1/FPGA_1_AIN_N",
      "Net-(C160-Pad1)",
      "/TopSheet/UserIO/FPGA_1_SW0_R",
      "/TopSheet/UserIO/FPGA_1_SW1_R",
      "/TopSheet/UserIO/FPGA_1_SW2_R",
      "/TopSheet/UserIO/DP_TX_C_LANE0_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL0_N",
      "/TopSheet/UserIO/DP_TX_C_LANE1_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL1_N",
      "/TopSheet/UserIO/DP_TX_C_LANE2_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL2_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL0_P",
      "/TopSheet/UserIO/DP_TX_C_LANE0_P",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL1_P",
      "/TopSheet/UserIO/DP_TX_C_LANE1_P",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL2_P",
      "/TopSheet/UserIO/DP_TX_C_LANE2_P",
      "/TopSheet/UserIO/FPGA_1_SW3_R",
      "Net-(J7-Pad18)",
      "Net-(C177-Pad1)",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL3_P",
      "/TopSheet/UserIO/DP_TX_C_LANE3_P",
      "/TopSheet/FPGA_1/FPGA_1_DP_TX_AUX_P",
      "/TopSheet/UserIO/DP_TX_C_AUX_P",
      "/TopSheet/UserIO/DP_TX_C_LANE3_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL3_N",
      "/TopSheet/UserIO/DP_TX_C_AUX_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_TX_AUX_N",
      "/TopSheet/UserIO/DP_TX_PWR",
      "/TopSheet/UserIO/FPGA_0_SW0_R",
      "/TopSheet/UserIO/FPGA_0_SW1_R",
      "/TopSheet/UserIO/FPGA_0_SW2_R",
      "/TopSheet/UserIO/FPGA_0_SW3_R",
      "/TopSheet/UserIO/FPGA_0_SW4_R",
      "/TopSheet/UserIO/FPGA_0_SW5_R",
      "/TopSheet/UserIO/FPGA_0_SW6_R",
      "/TopSheet/UserIO/FPGA_0_SW7_R",
      "Net-(C197-Pad1)",
      "/TopSheet/FPGA_1/FPGA_1_DP_RX_AUX_P",
      "/TopSheet/UserIO/DP_RX_C_AUX_P",
      "/TopSheet/UserIO/DP_RX_C_AUX_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_RX_AUX_N",
      "/TopSheet/UserIO/DP_RX_PWR",
      "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_C_P",
      "/TopSheet/FPGA_1/FPGA_1_GTP_CLK_P",
      "/TopSheet/USB_UART_JTAG/+3V3_VCCIO",
      "Net-(C225-Pad2)",
      "Net-(C226-Pad2)",
      "/TopSheet/USB_UART_JTAG/FT_VCORE",
      "Net-(C228-Pad1)",
      "Net-(C229-Pad1)",
      "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_C_P",
      "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_P",
      "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_C_N",
      "/TopSheet/FPGA_0/FPGA_0_GTP_CLK0_N",
      "/TopSheet/FPGA_0/FPGA_0_VREF_P",
      "/TopSheet/FPGA_0/FPGA_0_VREF_N",
      "/TopSheet/FPGA_0/FPGA_0_AIN_P",
      "/TopSheet/FPGA_0/FPGA_0_AIN_N",
      "Net-(C345-Pad1)",
      "Net-(C351-Pad2)",
      "Net-(D1-Pad2)",
      "/TopSheet/SMC/VBUS_AUX_RPI",
      "/TopSheet/SMC/USB_D_RPI_P",
      "/TopSheet/SMC/USB_D_RPI_N",
      "Net-(D10-Pad1)",
      "Net-(D10-Pad2)",
      "Net-(D11-Pad1)",
      "Net-(D11-Pad2)",
      "Net-(D12-Pad1)",
      "Net-(D12-Pad2)",
      "Net-(D13-Pad1)",
      "Net-(D13-Pad2)",
      "Net-(D14-Pad1)",
      "Net-(D14-Pad2)",
      "Net-(D15-Pad1)",
      "Net-(D15-Pad2)",
      "Net-(D16-Pad1)",
      "Net-(D16-Pad2)",
      "Net-(D17-Pad1)",
      "Net-(D17-Pad2)",
      "Net-(D18-Pad1)",
      "Net-(D18-Pad2)",
      "Net-(D19-Pad1)",
      "Net-(D19-Pad2)",
      "Net-(D20-Pad1)",
      "Net-(D20-Pad2)",
      "Net-(D21-Pad1)",
      "Net-(D21-Pad2)",
      "Net-(D22-Pad1)",
      "Net-(D22-Pad2)",
      "Net-(D23-Pad1)",
      "Net-(D23-Pad2)",
      "Net-(D24-Pad1)",
      "Net-(D24-Pad2)",
      "Net-(D25-Pad1)",
      "Net-(D25-Pad2)",
      "Net-(D26-Pad1)",
      "Net-(D26-Pad2)",
      "Net-(D27-Pad1)",
      "Net-(D27-Pad2)",
      "/TopSheet/USB_UART_JTAG/VBUS_AUX_PROG",
      "Net-(D29-Pad2)",
      "Net-(D30-Pad2)",
      "Net-(D31-Pad2)",
      "Net-(D32-Pad2)",
      "Net-(D33-Pad2)",
      "Net-(D34-Pad2)",
      "Net-(D35-Pad2)",
      "Net-(D36-Pad2)",
      "/TopSheet/USB_UART_JTAG/USB_D_PROG_P",
      "/TopSheet/USB_UART_JTAG/USB_D_PROG_N",
      "Net-(D40-Pad1)",
      "Net-(D40-Pad2)",
      "Net-(D41-Pad1)",
      "Net-(D41-Pad2)",
      "Net-(J1-Pad1)",
      "Net-(J1-Pad3)",
      "Net-(J2-PadA5)",
      "/TopSheet/SMC/USB_D_RPI_R_P",
      "/TopSheet/SMC/USB_D_RPI_R_N",
      "unconnected-(J2-PadA8)",
      "Net-(J2-PadB5)",
      "unconnected-(J2-PadB8)",
      "Net-(J2-PadS1)",
      "/TopSheet/SMC/DISP_DATA",
      "/TopSheet/SMC/DISP_CLK",
      "/TopSheet/SMC/DISP_DC{slash}A0",
      "/TopSheet/SMC/DISP_RST",
      "/TopSheet/SMC/DISP_CS",
      "/TopSheet/SMC/DISP_3V3",
      "/TopSheet/SMC/DISP_VIN",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO0",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO1",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO2",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO3",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO4",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO5",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO6",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO7",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO8",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO9",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO10",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO11",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO12",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO13",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO14",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO15",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO16",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO17",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO18",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO19",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO20",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO21",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO22",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO23",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO24",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO25",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO26",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO27",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO28",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO29",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO30",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO31",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO32",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO33",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO34",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO35",
      "/TopSheet/UserIO/DP_TX_C_HPD",
      "/TopSheet/UserIO/DP_TX_CFG1",
      "/TopSheet/UserIO/DP_TX_CFG2",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO36",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO37",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO38",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO39",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO40",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO41",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO42",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO43",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO44",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO45",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO46",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO47",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO48",
      "/TopSheet/FPGA_1/FPGA_1_USER_IO49",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO0",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO1",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO2",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO3",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO4",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO5",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO6",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO7",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO8",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO9",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO10",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO11",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO12",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO13",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO14",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO15",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO16",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO17",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO18",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO19",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO20",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO21",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO22",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO23",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO24",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO25",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO26",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO27",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO28",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO29",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO30",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO31",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO32",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO33",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO34",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO35",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO36",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO37",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO38",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO39",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO40",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO41",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO42",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO43",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO44",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO45",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO46",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO47",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO48",
      "/TopSheet/FPGA_0/FPGA_0_USER_IO49",
      "/TopSheet/UserIO/DP_RX_C_HPD",
      "/TopSheet/FPGA_1/FPGA_1_DP_TXL3_P",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL2_P",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL1_P",
      "/TopSheet/UserIO/DP_RX_CFG1",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL0_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL3_N",
      "/TopSheet/UserIO/DP_RX_CFG2",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL2_N",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL0_P",
      "/TopSheet/FPGA_1/FPGA_1_DP_RXL1_N",
      "/TopSheet/UserIO/FPGA_0_RC_TX0_P",
      "/TopSheet/UserIO/FPGA_0_RC_TX0_N",
      "/TopSheet/UserIO/FPGA_0_RC_TX1_P",
      "/TopSheet/UserIO/FPGA_0_RC_TX1_N",
      "/TopSheet/UserIO/FPGA_0_RC_TX2_P",
      "/TopSheet/UserIO/FPGA_0_RC_TX2_N",
      "/TopSheet/UserIO/FPGA_0_RC_TX3_P",
      "/TopSheet/UserIO/FPGA_0_RC_TX3_N",
      "/TopSheet/UserIO/FPGA_0_RC_CLK1_P",
      "/TopSheet/UserIO/FPGA_0_RC_CLK1_N",
      "/TopSheet/UserIO/FPGA_0_RC_RX0_P",
      "/TopSheet/UserIO/FPGA_0_RC_RX0_N",
      "/TopSheet/UserIO/FPGA_0_RC_RX1_P",
      "/TopSheet/UserIO/FPGA_0_RC_RX1_N",
      "/TopSheet/UserIO/FPGA_0_RC_RX2_P",
      "/TopSheet/UserIO/FPGA_0_RC_RX2_N",
      "/TopSheet/UserIO/FPGA_0_RC_RX3_P",
      "/TopSheet/UserIO/FPGA_0_RC_RX3_N",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO7",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO3",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO6",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO2",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO5",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO1",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO4",
      "/TopSheet/FPGA_1/FPGA_1_PMOD0_IO0",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO7",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO3",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO6",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO2",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO5",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO1",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO4",
      "/TopSheet/FPGA_1/FPGA_1_PMOD1_IO0",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO7",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO3",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO6",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO2",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO5",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO1",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO4",
      "/TopSheet/FPGA_1/FPGA_1_PMOD2_IO0",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO7",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO3",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO6",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO2",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO5",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO1",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO4",
      "/TopSheet/FPGA_1/FPGA_1_PMOD3_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO6",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO2",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO6",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO2",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO6",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO2",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_IO0",
      "Net-(J27-PadA5)",
      "/TopSheet/USB_UART_JTAG/USB_D_PROG_R_P",
      "/TopSheet/USB_UART_JTAG/USB_D_PROG_R_N",
      "unconnected-(J27-PadA8)",
      "Net-(J27-PadB5)",
      "unconnected-(J27-PadB8)",
      "Net-(J27-PadS1)",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH0_TCK",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH0_TDI",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH0_TDO",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH0_TMS",
      "Net-(J29-Pad2)",
      "Net-(J30-Pad2)",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH1_TCK",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH1_TDI",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH1_TDO",
      "/TopSheet/USB_UART_JTAG/JTAG_H_CH1_TMS",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO6",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO2",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_IO0",
      "Net-(L1-Pad2)",
      "Net-(L2-Pad2)",
      "Net-(L3-Pad1)",
      "Net-(L4-Pad1)",
      "Net-(L9-Pad1)",
      "/TopSheet/FPGA_1/FPGA_1_INITB",
      "/TopSheet/FPGA_1/FPGA_1_DONE",
      "/TopSheet/FPGA_1/FPGA_1_LED0",
      "/TopSheet/FPGA_1/FPGA_1_LED4",
      "/TopSheet/FPGA_1/FPGA_1_LED1",
      "/TopSheet/FPGA_1/FPGA_1_LED5",
      "/TopSheet/FPGA_1/FPGA_1_LED2",
      "/TopSheet/FPGA_1/FPGA_1_LED6",
      "/TopSheet/FPGA_1/FPGA_1_LED3",
      "/TopSheet/FPGA_1/FPGA_1_LED7",
      "/TopSheet/FPGA_0/FPGA_0_LED0",
      "/TopSheet/FPGA_0/FPGA_0_LED4",
      "/TopSheet/FPGA_0/FPGA_0_LED1",
      "/TopSheet/FPGA_0/FPGA_0_LED5",
      "/TopSheet/FPGA_0/FPGA_0_LED2",
      "/TopSheet/FPGA_0/FPGA_0_LED6",
      "/TopSheet/FPGA_0/FPGA_0_LED3",
      "/TopSheet/FPGA_0/FPGA_0_LED7",
      "/TopSheet/FPGA_0/FPGA_0_INITB",
      "/TopSheet/FPGA_0/FPGA_0_DONE",
      "/TopSheet/SMC/QSPI_CS",
      "Net-(R2-Pad2)",
      "Net-(R3-Pad1)",
      "/TopSheet/SMC/RPi_ADC_REF",
      "/TopSheet/SMC/RPi_SW1",
      "/TopSheet/RP2040 MCU/RPi2_1V1",
      "/TopSheet/RP2040 MCU/+3V3_RPi2_AUX",
      "/TopSheet/RP2040 MCU/XI_RPi2",
      "/TopSheet/RP2040 MCU/XO_RPi2",
      "/TopSheet/PMU/SMC_PMU_I2C_SDA",
      "/TopSheet/PMU/SMC_PMU_I2C_SCL",
      "Net-(R31-Pad2)",
      "Net-(R33-Pad2)",
      "/TopSheet/PMU/PMU_CH1_EN",
      "/TopSheet/PMU/PMU_CH2_EN",
      "/TopSheet/PMU/PMU_CH3_EN",
      "/TopSheet/PMU/PMU_CH4_EN",
      "/TopSheet/PMU/PMU_PGOOD",
      "/TopSheet/PMU/PMU_MODE",
      "Net-(R43-Pad1)",
      "Net-(R45-Pad2)",
      "Net-(R47-Pad2)",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_RESET",
      "Net-(R50-Pad2)",
      "/TopSheet/FPGA_1/FPGA_1_SYSCLK_N",
      "/TopSheet/FPGA_1/FPGA_1_SYSCLK_P",
      "Net-(R52-Pad1)",
      "/TopSheet/FPGA_1/FPGA_1_FCS_B",
      "/TopSheet/FPGA_1/FPGA_1_M0",
      "/TopSheet/FPGA_1/FPGA_1_M1",
      "/TopSheet/FPGA_1/FPGA_1_M2",
      "/TopSheet/FPGA_1/FPGA_1_CFGBVS",
      "/TopSheet/FPGA_1/FPGA_1_PROGB",
      "/TopSheet/FPGA_1/FPGA_1_PUDC_B",
      "/TopSheet/FPGA_0/FPGA_0_SW0",
      "/TopSheet/FPGA_0/FPGA_0_SW1",
      "/TopSheet/FPGA_0/FPGA_0_SW2",
      "/TopSheet/FPGA_0/FPGA_0_SW3",
      "/TopSheet/FPGA_1/FPGA_1_DP_TX_HPD",
      "/TopSheet/FPGA_1/FPGA_1_SW0",
      "/TopSheet/FPGA_1/FPGA_1_SW1",
      "/TopSheet/FPGA_1/FPGA_1_SW2",
      "/TopSheet/FPGA_1/FPGA_1_SW3",
      "/TopSheet/FPGA_1/FPGA_1_SW4",
      "/TopSheet/FPGA_1/FPGA_1_SW5",
      "/TopSheet/FPGA_1/FPGA_1_SW6",
      "/TopSheet/FPGA_1/FPGA_1_SW7",
      "/TopSheet/FPGA_1/FPGA_1_DP_RX_HPD",
      "/TopSheet/FPGA_0/FPGA_0_TXL0_P",
      "/TopSheet/FPGA_0/FPGA_0_TXL1_P",
      "/TopSheet/FPGA_0/FPGA_0_TXL2_P",
      "/TopSheet/FPGA_0/FPGA_0_TXL3_P",
      "/TopSheet/FPGA_0/FPGA_0_GTP_CLK1_P",
      "/TopSheet/FPGA_0/FPGA_0_RXL0_P",
      "/TopSheet/FPGA_0/FPGA_0_RXL1_P",
      "/TopSheet/FPGA_0/FPGA_0_RXL2_P",
      "/TopSheet/FPGA_0/FPGA_0_RXL3_P",
      "Net-(R153-Pad2)",
      "Net-(R154-Pad2)",
      "Net-(R155-Pad2)",
      "Net-(R156-Pad2)",
      "Net-(R157-Pad2)",
      "Net-(R158-Pad2)",
      "Net-(R159-Pad2)",
      "Net-(R160-Pad2)",
      "/TopSheet/USB_UART_JTAG/EEPROM_DO",
      "/TopSheet/USB_UART_JTAG/EEPROM_DI",
      "/TopSheet/USB_UART_JTAG/EEPROM_SCLK",
      "/TopSheet/USB_UART_JTAG/FT_PWREN",
      "Net-(R172-Pad1)",
      "Net-(R176-Pad2)",
      "/TopSheet/FPGA_0/FPGA_0_TCK",
      "/TopSheet/FPGA_1/FPGA_1_TCK",
      "/TopSheet/FPGA_0/FPGA_0_TDI",
      "/TopSheet/FPGA_1/FPGA_1_TDI",
      "/TopSheet/FPGA_0/FPGA_0_TDO",
      "/TopSheet/FPGA_1/FPGA_1_TDO",
      "/TopSheet/FPGA_0/FPGA_0_TMS",
      "/TopSheet/FPGA_1/FPGA_1_TMS",
      "Net-(R190-Pad2)",
      "/TopSheet/FPGA_0/FPGA_0_SYSCLK_N",
      "/TopSheet/FPGA_0/FPGA_0_SYSCLK_P",
      "Net-(R192-Pad1)",
      "/TopSheet/FPGA_0/FPGA_0_FCS_B",
      "/TopSheet/FPGA_0/FPGA_0_M0",
      "/TopSheet/FPGA_0/FPGA_0_M1",
      "/TopSheet/FPGA_0/FPGA_0_M2",
      "/TopSheet/FPGA_0/FPGA_0_CFGBVS",
      "/TopSheet/FPGA_0/FPGA_0_PROGB",
      "/TopSheet/FPGA_0/FPGA_0_PUDC_B",
      "/TopSheet/FPGA_0/FPGA_0_TXL0_N",
      "/TopSheet/FPGA_0/FPGA_0_TXL1_N",
      "/TopSheet/FPGA_0/FPGA_0_TXL2_N",
      "/TopSheet/FPGA_0/FPGA_0_TXL3_N",
      "/TopSheet/FPGA_0/FPGA_0_GTP_CLK1_N",
      "/TopSheet/FPGA_0/FPGA_0_RXL0_N",
      "/TopSheet/FPGA_0/FPGA_0_RXL1_N",
      "/TopSheet/FPGA_0/FPGA_0_RXL2_N",
      "/TopSheet/FPGA_0/FPGA_0_RXL3_N",
      "/TopSheet/FPGA_1/FPGA_1_SYSRST",
      "/TopSheet/FPGA_0/FPGA_0_SYSRST",
      "/TopSheet/FPGA_1/TSNS_FPGA1",
      "/TopSheet/FPGA_0/TSNS_FPGA0",
      "/TopSheet/SMC/QSPI_SD1",
      "/TopSheet/SMC/QSPI_SD2",
      "/TopSheet/SMC/QSPI_SD0",
      "/TopSheet/SMC/QSPI_SCLK",
      "/TopSheet/SMC/QSPI_SD3",
      "unconnected-(U1-Pad9)",
      "/TopSheet/FPGA_1/FPGA_1_SPI_SMC_TX",
      "/TopSheet/FPGA_1/FPGA_1_SPI_SMC_CS",
      "/TopSheet/FPGA_1/FPGA_1_SPI_SMC_SCLK",
      "/TopSheet/FPGA_1/FPGA_1_SPI_SMC_RX",
      "unconnected-(U2-Pad26)",
      "/TopSheet/FPGA_0/FPGA_0_SPI_SMC_TX",
      "/TopSheet/FPGA_0/FPGA_0_SPI_SMC_CS",
      "/TopSheet/FPGA_0/FPGA_0_SPI_SMC_SCLK",
      "/TopSheet/FPGA_0/FPGA_0_SPI_SMC_RX",
      "/TopSheet/PMU/PMU_TEMP",
      "unconnected-(U2-Pad41)",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO8",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO7",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO6",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO0",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO1",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO2",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO3",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO4",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO5",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO6",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO7",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO5",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO4",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO3",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO2",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO1",
      "/TopSheet/FPGA_0/FPGA_0_MCU_IO0",
      "/TopSheet/FPGA_1/FPGA_1_MCU_IO8",
      "unconnected-(U4-Pad7)",
      "unconnected-(U4-Pad13)",
      "unconnected-(U5-Pad7)",
      "unconnected-(U5-Pad13)",
      "unconnected-(U7-Pad7)",
      "unconnected-(U7-Pad13)",
      "unconnected-(U8-Pad7)",
      "unconnected-(U8-Pad13)",
      "unconnected-(U9-PadA2)",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_CS",
      "unconnected-(U9-PadA5)",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_CLK_N",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_CLK_P",
      "unconnected-(U9-PadB5)",
      "unconnected-(U9-PadC2)",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_RWDS",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D2",
      "unconnected-(U9-PadC5)",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D1",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D0",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D3",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D4",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D7",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D6",
      "/TopSheet/FPGA_0/FPGA_0_PSRAM_D5",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO69",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO70",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO67",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO68",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO83",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO84",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO82",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO92",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO66",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO63",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO64",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO71",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO72",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO81",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO91",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO90",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO65",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO55",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO56",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO74",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO75",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO76",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO88",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO89",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO61",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO62",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO60",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO73",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO78",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO87",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO96",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO94",
      "unconnected-(U10-PadE10)",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO57",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO58",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO59",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO54",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO80",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO77",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO95",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO93",
      "unconnected-(U10-PadF4)",
      "unconnected-(U10-PadF10)",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO51",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO52",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO50",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO53",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO79",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO85",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO86",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO99",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO2",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO3",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO4",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO7",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO8",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO16",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO97",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO98",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO1",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO6",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO10",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO11",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO12",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO24",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO15",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO14",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO5",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO9",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO0",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO42",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO23",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO21",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO22",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO13",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO37",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO38",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO46",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO41",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO25",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO26",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO17",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO18",
      "unconnected-(U10-PadL6)",
      "/TopSheet/FPGA_1/FPGA_1_CCLK",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO40",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO43",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO44",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO45",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO32",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO27",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO28",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO20",
      "unconnected-(U10-PadM5)",
      "unconnected-(U10-PadM6)",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO39",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO47",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO48",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO49",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO31",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO36",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO19",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO30",
      "unconnected-(U10-PadN2)",
      "unconnected-(U10-PadN3)",
      "unconnected-(U10-PadN4)",
      "unconnected-(U10-PadN5)",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO33",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO34",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO35",
      "/TopSheet/FPGA_0/FPGA_0_LINK_IO29",
      "unconnected-(U10-PadP2)",
      "unconnected-(U10-PadP4)",
      "unconnected-(U10-PadP5)",
      "unconnected-(U10-PadP6)",
      "unconnected-(U10-PadP20)",
      "/TopSheet/FPGA_1/FPGA_1_UART_TX",
      "/TopSheet/FPGA_1/FPGA_1_DOUT",
      "/TopSheet/FPGA_1/FPGA_1_UART_RX",
      "/TopSheet/FPGA_1/FPGA_1_DIN",
      "unconnected-(U11-Pad2)",
      "unconnected-(U12-Pad2)",
      "/TopSheet/USB_UART_JTAG/EEPROM_CS",
      "unconnected-(U15-Pad6)",
      "unconnected-(U16-Pad9)",
      "/TopSheet/USB_UART_JTAG/FTDI_TCK_CH0",
      "/TopSheet/USB_UART_JTAG/FTDI_TDI_CH0",
      "/TopSheet/USB_UART_JTAG/FTDI_TDO_CH0",
      "/TopSheet/USB_UART_JTAG/FTDI_TMS_CH0",
      "unconnected-(U17-Pad21)",
      "unconnected-(U17-Pad22)",
      "unconnected-(U17-Pad23)",
      "unconnected-(U17-Pad24)",
      "/TopSheet/USB_UART_JTAG/FTDI_TCK_CH1",
      "/TopSheet/USB_UART_JTAG/FTDI_TDI_CH1",
      "/TopSheet/USB_UART_JTAG/FTDI_TDO_CH1",
      "/TopSheet/USB_UART_JTAG/FTDI_TMS_CH1",
      "unconnected-(U17-Pad30)",
      "unconnected-(U17-Pad32)",
      "unconnected-(U17-Pad33)",
      "unconnected-(U17-Pad34)",
      "unconnected-(U17-Pad36)",
      "/TopSheet/FPGA_0/FPGA_0_UART_RX",
      "/TopSheet/FPGA_0/FPGA_0_UART_TX",
      "unconnected-(U17-Pad40)",
      "unconnected-(U17-Pad41)",
      "unconnected-(U17-Pad43)",
      "unconnected-(U17-Pad44)",
      "unconnected-(U17-Pad45)",
      "unconnected-(U17-Pad46)",
      "unconnected-(U17-Pad53)",
      "unconnected-(U17-Pad54)",
      "unconnected-(U17-Pad55)",
      "unconnected-(U17-Pad57)",
      "unconnected-(U17-Pad58)",
      "unconnected-(U17-Pad59)",
      "unconnected-(U20-PadB2)",
      "unconnected-(U20-PadF4)",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO3",
      "unconnected-(U20-PadG3)",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO2",
      "unconnected-(U20-PadH3)",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO6",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD0_LV_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO2",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO2",
      "unconnected-(U20-PadL6)",
      "/TopSheet/FPGA_0/FPGA_0_CCLK",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD1_LV_IO6",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO3",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO5",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO4",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO7",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO2",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO1",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO0",
      "/TopSheet/FPGA_0/FPGA_0_PMOD3_LV_IO6",
      "unconnected-(U20-PadP20)",
      "/TopSheet/FPGA_0/FPGA_0_DOUT",
      "/TopSheet/FPGA_0/FPGA_0_PMOD2_LV_IO6",
      "/TopSheet/FPGA_0/FPGA_0_DIN",
      "unconnected-(U21-Pad2)",
      "unconnected-(U22-Pad2)",
      "unconnected-(U29-Pad6)",
      "unconnected-(U15-Pad7)",
      "Net-(C191-Pad1)",
      "Net-(D6-Pad2)",
      "/TopSheet/RP2040 MCU/VBUS_AUX_RPi2",
      "/TopSheet/RP2040 MCU/USB_D_RPi2_P",
      "/TopSheet/RP2040 MCU/USB_D_RPi2_N",
      "Net-(J4-Pad1)",
      "Net-(J4-Pad3)",
      "Net-(J34-PadA5)",
      "/TopSheet/RP2040 MCU/USB_D_RPi2_R_P",
      "/TopSheet/RP2040 MCU/USB_D_RPi2_R_N",
      "unconnected-(J34-PadA8)",
      "Net-(J34-PadB5)",
      "unconnected-(J34-PadB8)",
      "Net-(J34-PadS1)",
      "/TopSheet/RP2040 MCU/QSPI2_CS",
      "Net-(R13-Pad2)",
      "Net-(R15-Pad1)",
      "/TopSheet/RP2040 MCU/RPi2_ADC_REF",
      "Net-(D3-Pad2)",
      "/TopSheet/FPGA_0/SMC_IO0",
      "/TopSheet/FPGA_0/SMC_IO1",
      "/TopSheet/FPGA_1/SMC_IO2",
      "/TopSheet/FPGA_1/SMC_IO3",
      "/TopSheet/RP2040 MCU/QSPI2_SD1",
      "/TopSheet/RP2040 MCU/QSPI2_SD2",
      "/TopSheet/RP2040 MCU/QSPI2_SD0",
      "/TopSheet/RP2040 MCU/QSPI2_SCLK",
      "/TopSheet/RP2040 MCU/QSPI2_SD3",
      "unconnected-(U3-Pad9)",
      "unconnected-(U10-PadAA18)",
      "unconnected-(U10-PadN17)",
      "unconnected-(U10-PadP19)",
      "unconnected-(U10-PadR14)",
      "unconnected-(U10-PadR18)",
      "unconnected-(U10-PadR19)",
      "unconnected-(U10-PadT18)",
      "unconnected-(U10-PadT20)",
      "unconnected-(U10-PadV17)",
      "unconnected-(U10-PadV22)",
      "unconnected-(U10-PadW17)",
      "unconnected-(U10-PadW21)",
      "unconnected-(U10-PadY19)",
      "unconnected-(U20-PadAA18)",
      "unconnected-(U20-PadN17)",
      "unconnected-(U20-PadP19)",
      "unconnected-(U20-PadR14)",
      "unconnected-(U20-PadR18)",
      "unconnected-(U20-PadR19)",
      "unconnected-(U20-PadT18)",
      "unconnected-(U20-PadT20)",
      "unconnected-(U20-PadV17)",
      "unconnected-(U20-PadV22)",
      "unconnected-(U20-PadW17)",
      "unconnected-(U20-PadW21)",
      "unconnected-(U20-PadY19)",
      "unconnected-(U32-Pad2)",
      "unconnected-(U32-Pad3)",
      "unconnected-(U32-Pad4)",
      "unconnected-(U32-Pad5)",
      "unconnected-(U32-Pad6)",
      "unconnected-(U32-Pad7)",
      "unconnected-(U32-Pad8)",
      "unconnected-(U32-Pad26)",
      "unconnected-(U32-Pad38)",
      "unconnected-(U32-Pad39)",
      "unconnected-(U32-Pad40)",
      "unconnected-(U32-Pad41)",
      "unconnected-(U10-PadM16)",
      "Net-(D8-Pad2)",
      "Net-(D37-Pad2)",
      "Net-(C55-Pad1)",
      "Net-(C56-Pad1)"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "pads": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "ratsnest_display_mode": 0,
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": true,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      0,
      1,
      2,
      3,
      4,
      5,
      8,
      9,
      10,
      11,
      12,
      13,
      14,
      15,
      16,
      17,
      18,
      19,
      20,
      21,
      22,
      23,
      24,
      25,
      26,
      27,
      28,
      29,
      30,
      32,
      33,
      34,
      35,
      36
    ],
    "visible_layers": "ffcd830_ffffff81",
    "zone_display_mode": 0
  },
  "meta": {
    "filename": "ArtixDuo.kicad_prl",
    "version": 3
  },
  "project": {
    "files": []
  }
}
