building minimum CPU(響玄RV) written in chisel3/scala based on RISC-V RV32I
=======================
### Basically Logic 
#### 1.Instruction Fetch Stage(IF)  
```
git clone http://github.com/panda5mt/KyogenRV -b 0.0.2 --depth 1 
```
#### 2.Instruction Decode Stage(ID) and ALU
```
git clone http://github.com/panda5mt/KyogenRV -b 0.0.9 --depth 1 
```

