;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 1, 3
	SLT 1, 3
	ADD <0, @0
	SUB -207, <-126
	JMP 1, 1
	DAT <270, #0
	SLT 721, 20
	SUB -207, <-126
	ADD <-30, 9
	SUB #72, @269
	SLT 30, 9
	JMN 10, 30
	SUB @121, 106
	JMN 160, -70
	DJN @12, #200
	JMP 12, #13
	JMP 12, #13
	SLT <-30, 9
	JMN @100, @-9
	DAT <-30, #9
	SUB @127, 606
	JMN 160, -70
	SUB <0, @0
	CMP -207, <-126
	SUB @1, <-1
	JMN <-127, 100
	SLT <-30, 9
	ADD @1, <-1
	SLT 721, 20
	JMP 1, 1
	MOV @-127, 100
	SLT <-30, 9
	SUB @127, 606
	CMP <0, @0
	CMP <0, @0
	SUB @127, 606
	SUB #3, 30
	CMP -207, <-126
	MOV -1, <-20
	CMP -207, <-126
	SUB 0, 132
	JMN 30, 309
	SPL <126, -103
	CMP -207, <-126
	CMP -207, <-126
	SLT <-30, 9
	JMN @100, @-9
	CMP 100, 300
