
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 95fb3cf, clang 3.4.2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing ILANG frontend.
Input filename: design.il

2. Printing statistics.

=== gcd_ctrl ===

   Number of wires:                 21
   Number of wire bits:             29
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $anyseq                         1
     $dff                            1
     $eq                             6
     $logic_and                      1
     $logic_not                      1
     $mux                            5
     $pmux                           1

=== gcd ===

   Number of wires:                 27
   Number of wire bits:            461
   Number of public wires:          14
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $dff                            3
     $eq                             1
     $lt                             1
     $mux                           12
     $sub                            1
     gcd_ctrl                        1

=== design hierarchy ===

   gcd                               1
     gcd_ctrl                        1

   Number of wires:                 48
   Number of wire bits:            490
   Number of public wires:          24
   Number of public wire bits:     150
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $anyseq                         1
     $dff                            4
     $eq                             7
     $logic_and                      1
     $logic_not                      1
     $lt                             1
     $mux                           17
     $pmux                           1
     $sub                            1

3. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module gcd_ctrl.
Creating SMT-LIBv2 representation of module gcd.

End of script. Logfile hash: 5cf462b687, CPU: user 0.01s system 0.00s, MEM: 4.23 MB peak
Yosys 0.9+2406 (git sha1 95fb3cf, clang 3.4.2 -fPIC -Os)
Time spent: 68% 2x write_smt2 (0 sec), 26% 2x read_ilang (0 sec), ...
