
End_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000590c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08005ba4  08005ba4  00006ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005be8  08005be8  00006be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005bf0  08005bf0  00006bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005bf4  08005bf4  00006bf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  24000000  08005bf8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000288  2400002c  08005c24  0000702c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240002b4  08005c24  000072b4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000702c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000117b7  00000000  00000000  0000705a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002205  00000000  00000000  00018811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000b40  00000000  00000000  0001aa18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000008a3  00000000  00000000  0001b558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000368dc  00000000  00000000  0001bdfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f3a8  00000000  00000000  000526d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00159fb3  00000000  00000000  00061a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bba32  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002dc0  00000000  00000000  001bba78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006a  00000000  00000000  001be838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005b8c 	.word	0x08005b8c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08005b8c 	.word	0x08005b8c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fe3b 	bl	8001284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f847 	bl	80006a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f000 f993 	bl	800093c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000616:	f000 f8ad 	bl	8000774 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800061a:	f000 f943 	bl	80008a4 <MX_USART6_UART_Init>
  MX_USART2_UART_Init();
 800061e:	f000 f8f5 	bl	800080c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000622:	2000      	movs	r0, #0
 8000624:	f000 fc66 	bl	8000ef4 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000628:	2001      	movs	r0, #1
 800062a:	f000 fc63 	bl	8000ef4 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800062e:	2002      	movs	r0, #2
 8000630:	f000 fc60 	bl	8000ef4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000634:	2101      	movs	r1, #1
 8000636:	2000      	movs	r0, #0
 8000638:	f000 fcd2 	bl	8000fe0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800063c:	4b15      	ldr	r3, [pc, #84]	@ (8000694 <main+0x90>)
 800063e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000642:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000644:	4b13      	ldr	r3, [pc, #76]	@ (8000694 <main+0x90>)
 8000646:	2200      	movs	r2, #0
 8000648:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800064a:	4b12      	ldr	r3, [pc, #72]	@ (8000694 <main+0x90>)
 800064c:	2200      	movs	r2, #0
 800064e:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000650:	4b10      	ldr	r3, [pc, #64]	@ (8000694 <main+0x90>)
 8000652:	2200      	movs	r2, #0
 8000654:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000656:	4b0f      	ldr	r3, [pc, #60]	@ (8000694 <main+0x90>)
 8000658:	2200      	movs	r2, #0
 800065a:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800065c:	490d      	ldr	r1, [pc, #52]	@ (8000694 <main+0x90>)
 800065e:	2000      	movs	r0, #0
 8000660:	f000 fd4e 	bl	8001100 <BSP_COM_Init>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <main+0x6a>
  {
    Error_Handler();
 800066a:	f000 f9d9 	bl	8000a20 <Error_Handler>
  while (1)
  {
      uint8_t rx_byte;

      // Wait for 1 byte from USART1
      if (HAL_UART_Receive(&huart1, &rx_byte, 1, HAL_MAX_DELAY) == HAL_OK)
 800066e:	1df9      	adds	r1, r7, #7
 8000670:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000674:	2201      	movs	r2, #1
 8000676:	4808      	ldr	r0, [pc, #32]	@ (8000698 <main+0x94>)
 8000678:	f004 f908 	bl	800488c <HAL_UART_Receive>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d1f5      	bne.n	800066e <main+0x6a>
      {
          // Echo the received byte to USART2
          HAL_UART_Transmit(&huart2, &rx_byte, 1, HAL_MAX_DELAY);
 8000682:	1df9      	adds	r1, r7, #7
 8000684:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000688:	2201      	movs	r2, #1
 800068a:	4804      	ldr	r0, [pc, #16]	@ (800069c <main+0x98>)
 800068c:	f004 f870 	bl	8004770 <HAL_UART_Transmit>
  {
 8000690:	e7ed      	b.n	800066e <main+0x6a>
 8000692:	bf00      	nop
 8000694:	24000048 	.word	0x24000048
 8000698:	24000058 	.word	0x24000058
 800069c:	240000ec 	.word	0x240000ec

080006a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b09c      	sub	sp, #112	@ 0x70
 80006a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006aa:	224c      	movs	r2, #76	@ 0x4c
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f005 fa40 	bl	8005b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	2220      	movs	r2, #32
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f005 fa3a 	bl	8005b34 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006c0:	2002      	movs	r0, #2
 80006c2:	f001 f9b9 	bl	8001a38 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006c6:	2300      	movs	r3, #0
 80006c8:	603b      	str	r3, [r7, #0]
 80006ca:	4b28      	ldr	r3, [pc, #160]	@ (800076c <SystemClock_Config+0xcc>)
 80006cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ce:	4a27      	ldr	r2, [pc, #156]	@ (800076c <SystemClock_Config+0xcc>)
 80006d0:	f023 0301 	bic.w	r3, r3, #1
 80006d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006d6:	4b25      	ldr	r3, [pc, #148]	@ (800076c <SystemClock_Config+0xcc>)
 80006d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006da:	f003 0301 	and.w	r3, r3, #1
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	4b23      	ldr	r3, [pc, #140]	@ (8000770 <SystemClock_Config+0xd0>)
 80006e2:	699b      	ldr	r3, [r3, #24]
 80006e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006e8:	4a21      	ldr	r2, [pc, #132]	@ (8000770 <SystemClock_Config+0xd0>)
 80006ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000770 <SystemClock_Config+0xd0>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006fc:	bf00      	nop
 80006fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000770 <SystemClock_Config+0xd0>)
 8000700:	699b      	ldr	r3, [r3, #24]
 8000702:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000706:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800070a:	d1f8      	bne.n	80006fe <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800070c:	2302      	movs	r3, #2
 800070e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000710:	2301      	movs	r3, #1
 8000712:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000714:	2340      	movs	r3, #64	@ 0x40
 8000716:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000718:	2300      	movs	r3, #0
 800071a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000720:	4618      	mov	r0, r3
 8000722:	f001 f9c3 	bl	8001aac <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800072c:	f000 f978 	bl	8000a20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	233f      	movs	r3, #63	@ 0x3f
 8000732:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000734:	2300      	movs	r3, #0
 8000736:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800073c:	2300      	movs	r3, #0
 800073e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000744:	2300      	movs	r3, #0
 8000746:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000748:	2300      	movs	r3, #0
 800074a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000750:	1d3b      	adds	r3, r7, #4
 8000752:	2101      	movs	r1, #1
 8000754:	4618      	mov	r0, r3
 8000756:	f001 fe03 	bl	8002360 <HAL_RCC_ClockConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000760:	f000 f95e 	bl	8000a20 <Error_Handler>
  }
}
 8000764:	bf00      	nop
 8000766:	3770      	adds	r7, #112	@ 0x70
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	58000400 	.word	0x58000400
 8000770:	58024800 	.word	0x58024800

08000774 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000778:	4b22      	ldr	r3, [pc, #136]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 800077a:	4a23      	ldr	r2, [pc, #140]	@ (8000808 <MX_USART1_UART_Init+0x94>)
 800077c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800077e:	4b21      	ldr	r3, [pc, #132]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 8000780:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000784:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800078c:	4b1d      	ldr	r3, [pc, #116]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000792:	4b1c      	ldr	r3, [pc, #112]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000798:	4b1a      	ldr	r3, [pc, #104]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 800079a:	220c      	movs	r2, #12
 800079c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079e:	4b19      	ldr	r3, [pc, #100]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a4:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007aa:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007b0:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007bc:	4811      	ldr	r0, [pc, #68]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007be:	f003 ff87 	bl	80046d0 <HAL_UART_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80007c8:	f000 f92a 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007cc:	2100      	movs	r1, #0
 80007ce:	480d      	ldr	r0, [pc, #52]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007d0:	f005 f8e5 	bl	800599e <HAL_UARTEx_SetTxFifoThreshold>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007da:	f000 f921 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007de:	2100      	movs	r1, #0
 80007e0:	4808      	ldr	r0, [pc, #32]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007e2:	f005 f91a 	bl	8005a1a <HAL_UARTEx_SetRxFifoThreshold>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007ec:	f000 f918 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80007f0:	4804      	ldr	r0, [pc, #16]	@ (8000804 <MX_USART1_UART_Init+0x90>)
 80007f2:	f005 f89b 	bl	800592c <HAL_UARTEx_DisableFifoMode>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80007fc:	f000 f910 	bl	8000a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	24000058 	.word	0x24000058
 8000808:	40011000 	.word	0x40011000

0800080c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000810:	4b22      	ldr	r3, [pc, #136]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000812:	4a23      	ldr	r2, [pc, #140]	@ (80008a0 <MX_USART2_UART_Init+0x94>)
 8000814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000816:	4b21      	ldr	r3, [pc, #132]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800081c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800081e:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000824:	4b1d      	ldr	r3, [pc, #116]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000830:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000832:	220c      	movs	r2, #12
 8000834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000836:	4b19      	ldr	r3, [pc, #100]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800083c:	4b17      	ldr	r3, [pc, #92]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800083e:	2200      	movs	r2, #0
 8000840:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000844:	2200      	movs	r2, #0
 8000846:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800084a:	2200      	movs	r2, #0
 800084c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800084e:	4b13      	ldr	r3, [pc, #76]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000850:	2200      	movs	r2, #0
 8000852:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000854:	4811      	ldr	r0, [pc, #68]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000856:	f003 ff3b 	bl	80046d0 <HAL_UART_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000860:	f000 f8de 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000864:	2100      	movs	r1, #0
 8000866:	480d      	ldr	r0, [pc, #52]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000868:	f005 f899 	bl	800599e <HAL_UARTEx_SetTxFifoThreshold>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000872:	f000 f8d5 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000876:	2100      	movs	r1, #0
 8000878:	4808      	ldr	r0, [pc, #32]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800087a:	f005 f8ce 	bl	8005a1a <HAL_UARTEx_SetRxFifoThreshold>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000884:	f000 f8cc 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000888:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800088a:	f005 f84f 	bl	800592c <HAL_UARTEx_DisableFifoMode>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000894:	f000 f8c4 	bl	8000a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	240000ec 	.word	0x240000ec
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80008a8:	4b22      	ldr	r3, [pc, #136]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008aa:	4a23      	ldr	r2, [pc, #140]	@ (8000938 <MX_USART6_UART_Init+0x94>)
 80008ac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80008ae:	4b21      	ldr	r3, [pc, #132]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80008c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008ca:	220c      	movs	r2, #12
 80008cc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ce:	4b19      	ldr	r3, [pc, #100]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d4:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008da:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008dc:	2200      	movs	r2, #0
 80008de:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008e0:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e6:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80008ec:	4811      	ldr	r0, [pc, #68]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 80008ee:	f003 feef 	bl	80046d0 <HAL_UART_Init>
 80008f2:	4603      	mov	r3, r0
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d001      	beq.n	80008fc <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80008f8:	f000 f892 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008fc:	2100      	movs	r1, #0
 80008fe:	480d      	ldr	r0, [pc, #52]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 8000900:	f005 f84d 	bl	800599e <HAL_UARTEx_SetTxFifoThreshold>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800090a:	f000 f889 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800090e:	2100      	movs	r1, #0
 8000910:	4808      	ldr	r0, [pc, #32]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 8000912:	f005 f882 	bl	8005a1a <HAL_UARTEx_SetRxFifoThreshold>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 800091c:	f000 f880 	bl	8000a20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8000920:	4804      	ldr	r0, [pc, #16]	@ (8000934 <MX_USART6_UART_Init+0x90>)
 8000922:	f005 f803 	bl	800592c <HAL_UARTEx_DisableFifoMode>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 800092c:	f000 f878 	bl	8000a20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	24000180 	.word	0x24000180
 8000938:	40011400 	.word	0x40011400

0800093c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b08a      	sub	sp, #40	@ 0x28
 8000940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000942:	f107 0314 	add.w	r3, r7, #20
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]
 800094a:	605a      	str	r2, [r3, #4]
 800094c:	609a      	str	r2, [r3, #8]
 800094e:	60da      	str	r2, [r3, #12]
 8000950:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000952:	4b31      	ldr	r3, [pc, #196]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000958:	4a2f      	ldr	r2, [pc, #188]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 800095a:	f043 0304 	orr.w	r3, r3, #4
 800095e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000962:	4b2d      	ldr	r3, [pc, #180]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000964:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000968:	f003 0304 	and.w	r3, r3, #4
 800096c:	613b      	str	r3, [r7, #16]
 800096e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000970:	4b29      	ldr	r3, [pc, #164]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000972:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000976:	4a28      	ldr	r2, [pc, #160]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000978:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800097c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000980:	4b25      	ldr	r3, [pc, #148]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800098a:	60fb      	str	r3, [r7, #12]
 800098c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	4b22      	ldr	r3, [pc, #136]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000994:	4a20      	ldr	r2, [pc, #128]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 8000996:	f043 0301 	orr.w	r3, r3, #1
 800099a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b2:	4a19      	ldr	r2, [pc, #100]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009bc:	4b16      	ldr	r3, [pc, #88]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009ca:	4b13      	ldr	r3, [pc, #76]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d0:	4a11      	ldr	r2, [pc, #68]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009d2:	f043 0310 	orr.w	r3, r3, #16
 80009d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009da:	4b0f      	ldr	r3, [pc, #60]	@ (8000a18 <MX_GPIO_Init+0xdc>)
 80009dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e0:	f003 0310 	and.w	r3, r3, #16
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2102      	movs	r1, #2
 80009ec:	480b      	ldr	r0, [pc, #44]	@ (8000a1c <MX_GPIO_Init+0xe0>)
 80009ee:	f001 f809 	bl	8001a04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009f2:	2302      	movs	r3, #2
 80009f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f6:	2301      	movs	r3, #1
 80009f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fe:	2300      	movs	r3, #0
 8000a00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	4619      	mov	r1, r3
 8000a08:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <MX_GPIO_Init+0xe0>)
 8000a0a:	f000 fe4b 	bl	80016a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a0e:	bf00      	nop
 8000a10:	3728      	adds	r7, #40	@ 0x28
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	58024400 	.word	0x58024400
 8000a1c:	58021000 	.word	0x58021000

08000a20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a24:	b672      	cpsid	i
}
 8000a26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a28:	bf00      	nop
 8000a2a:	e7fd      	b.n	8000a28 <Error_Handler+0x8>

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b083      	sub	sp, #12
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a32:	4b0a      	ldr	r3, [pc, #40]	@ (8000a5c <HAL_MspInit+0x30>)
 8000a34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a38:	4a08      	ldr	r2, [pc, #32]	@ (8000a5c <HAL_MspInit+0x30>)
 8000a3a:	f043 0302 	orr.w	r3, r3, #2
 8000a3e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a42:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <HAL_MspInit+0x30>)
 8000a44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a48:	f003 0302 	and.w	r3, r3, #2
 8000a4c:	607b      	str	r3, [r7, #4]
 8000a4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	58024400 	.word	0x58024400

08000a60 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b0c0      	sub	sp, #256	@ 0x100
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a68:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	605a      	str	r2, [r3, #4]
 8000a72:	609a      	str	r2, [r3, #8]
 8000a74:	60da      	str	r2, [r3, #12]
 8000a76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a7c:	22c0      	movs	r2, #192	@ 0xc0
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f005 f857 	bl	8005b34 <memset>
  if(huart->Instance==USART1)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	4a86      	ldr	r2, [pc, #536]	@ (8000ca4 <HAL_UART_MspInit+0x244>)
 8000a8c:	4293      	cmp	r3, r2
 8000a8e:	d16c      	bne.n	8000b6a <HAL_UART_MspInit+0x10a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a90:	f04f 0201 	mov.w	r2, #1
 8000a94:	f04f 0300 	mov.w	r3, #0
 8000a98:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aa2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 ffe6 	bl	8002a78 <HAL_RCCEx_PeriphCLKConfig>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000ab2:	f7ff ffb5 	bl	8000a20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ab6:	4b7c      	ldr	r3, [pc, #496]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000ab8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000abc:	4a7a      	ldr	r2, [pc, #488]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000ac6:	4b78      	ldr	r3, [pc, #480]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000ac8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000acc:	f003 0310 	and.w	r3, r3, #16
 8000ad0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad4:	4b74      	ldr	r3, [pc, #464]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000ad6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ada:	4a73      	ldr	r2, [pc, #460]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000adc:	f043 0302 	orr.w	r3, r3, #2
 8000ae0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ae4:	4b70      	ldr	r3, [pc, #448]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aea:	f003 0302 	and.w	r3, r3, #2
 8000aee:	623b      	str	r3, [r7, #32]
 8000af0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	4b6d      	ldr	r3, [pc, #436]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af8:	4a6b      	ldr	r2, [pc, #428]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b02:	4b69      	ldr	r3, [pc, #420]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000b04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b08:	f003 0301 	and.w	r3, r3, #1
 8000b0c:	61fb      	str	r3, [r7, #28]
 8000b0e:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b14:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2300      	movs	r3, #0
 8000b26:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000b2a:	2304      	movs	r3, #4
 8000b2c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b30:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000b34:	4619      	mov	r1, r3
 8000b36:	485d      	ldr	r0, [pc, #372]	@ (8000cac <HAL_UART_MspInit+0x24c>)
 8000b38:	f000 fdb4 	bl	80016a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b40:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	2302      	movs	r3, #2
 8000b46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b50:	2300      	movs	r3, #0
 8000b52:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b56:	2307      	movs	r3, #7
 8000b58:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000b60:	4619      	mov	r1, r3
 8000b62:	4853      	ldr	r0, [pc, #332]	@ (8000cb0 <HAL_UART_MspInit+0x250>)
 8000b64:	f000 fd9e 	bl	80016a4 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8000b68:	e096      	b.n	8000c98 <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART2)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a51      	ldr	r2, [pc, #324]	@ (8000cb4 <HAL_UART_MspInit+0x254>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d146      	bne.n	8000c02 <HAL_UART_MspInit+0x1a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b74:	f04f 0202 	mov.w	r2, #2
 8000b78:	f04f 0300 	mov.w	r3, #0
 8000b7c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b86:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f001 ff74 	bl	8002a78 <HAL_RCCEx_PeriphCLKConfig>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <HAL_UART_MspInit+0x13a>
      Error_Handler();
 8000b96:	f7ff ff43 	bl	8000a20 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b9a:	4b43      	ldr	r3, [pc, #268]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000b9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ba0:	4a41      	ldr	r2, [pc, #260]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000ba2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ba6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000baa:	4b3f      	ldr	r3, [pc, #252]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb4:	61bb      	str	r3, [r7, #24]
 8000bb6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bb8:	4b3b      	ldr	r3, [pc, #236]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000bba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bbe:	4a3a      	ldr	r2, [pc, #232]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bc8:	4b37      	ldr	r3, [pc, #220]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bce:	f003 0301 	and.w	r3, r3, #1
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000bd6:	230c      	movs	r3, #12
 8000bd8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bdc:	2302      	movs	r3, #2
 8000bde:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bee:	2307      	movs	r3, #7
 8000bf0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	482d      	ldr	r0, [pc, #180]	@ (8000cb0 <HAL_UART_MspInit+0x250>)
 8000bfc:	f000 fd52 	bl	80016a4 <HAL_GPIO_Init>
}
 8000c00:	e04a      	b.n	8000c98 <HAL_UART_MspInit+0x238>
  else if(huart->Instance==USART6)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a2c      	ldr	r2, [pc, #176]	@ (8000cb8 <HAL_UART_MspInit+0x258>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d145      	bne.n	8000c98 <HAL_UART_MspInit+0x238>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000c0c:	f04f 0201 	mov.w	r2, #1
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c22:	4618      	mov	r0, r3
 8000c24:	f001 ff28 	bl	8002a78 <HAL_RCCEx_PeriphCLKConfig>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <HAL_UART_MspInit+0x1d2>
      Error_Handler();
 8000c2e:	f7ff fef7 	bl	8000a20 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000c32:	4b1d      	ldr	r3, [pc, #116]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000c34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c38:	4a1b      	ldr	r2, [pc, #108]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000c3a:	f043 0320 	orr.w	r3, r3, #32
 8000c3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c42:	4b19      	ldr	r3, [pc, #100]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000c44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c48:	f003 0320 	and.w	r3, r3, #32
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c50:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c56:	4a14      	ldr	r2, [pc, #80]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000c58:	f043 0304 	orr.w	r3, r3, #4
 8000c5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c60:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <HAL_UART_MspInit+0x248>)
 8000c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c66:	f003 0304 	and.w	r3, r3, #4
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c6e:	23c0      	movs	r3, #192	@ 0xc0
 8000c70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c74:	2302      	movs	r3, #2
 8000c76:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8000c86:	2307      	movs	r3, #7
 8000c88:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c8c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8000c90:	4619      	mov	r1, r3
 8000c92:	480a      	ldr	r0, [pc, #40]	@ (8000cbc <HAL_UART_MspInit+0x25c>)
 8000c94:	f000 fd06 	bl	80016a4 <HAL_GPIO_Init>
}
 8000c98:	bf00      	nop
 8000c9a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40011000 	.word	0x40011000
 8000ca8:	58024400 	.word	0x58024400
 8000cac:	58020400 	.word	0x58020400
 8000cb0:	58020000 	.word	0x58020000
 8000cb4:	40004400 	.word	0x40004400
 8000cb8:	40011400 	.word	0x40011400
 8000cbc:	58020800 	.word	0x58020800

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	bf00      	nop
 8000cd6:	e7fd      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cdc:	bf00      	nop
 8000cde:	e7fd      	b.n	8000cdc <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	bf00      	nop
 8000ce6:	e7fd      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr

08000d04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d16:	f000 fb27 	bl	8001368 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}

08000d1e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000d22:	2000      	movs	r0, #0
 8000d24:	f000 f9ce 	bl	80010c4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d30:	4b43      	ldr	r3, [pc, #268]	@ (8000e40 <SystemInit+0x114>)
 8000d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d36:	4a42      	ldr	r2, [pc, #264]	@ (8000e40 <SystemInit+0x114>)
 8000d38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d40:	4b40      	ldr	r3, [pc, #256]	@ (8000e44 <SystemInit+0x118>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 030f 	and.w	r3, r3, #15
 8000d48:	2b06      	cmp	r3, #6
 8000d4a:	d807      	bhi.n	8000d5c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8000e44 <SystemInit+0x118>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f023 030f 	bic.w	r3, r3, #15
 8000d54:	4a3b      	ldr	r2, [pc, #236]	@ (8000e44 <SystemInit+0x118>)
 8000d56:	f043 0307 	orr.w	r3, r3, #7
 8000d5a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d5c:	4b3a      	ldr	r3, [pc, #232]	@ (8000e48 <SystemInit+0x11c>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a39      	ldr	r2, [pc, #228]	@ (8000e48 <SystemInit+0x11c>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d68:	4b37      	ldr	r3, [pc, #220]	@ (8000e48 <SystemInit+0x11c>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d6e:	4b36      	ldr	r3, [pc, #216]	@ (8000e48 <SystemInit+0x11c>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	4935      	ldr	r1, [pc, #212]	@ (8000e48 <SystemInit+0x11c>)
 8000d74:	4b35      	ldr	r3, [pc, #212]	@ (8000e4c <SystemInit+0x120>)
 8000d76:	4013      	ands	r3, r2
 8000d78:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d7a:	4b32      	ldr	r3, [pc, #200]	@ (8000e44 <SystemInit+0x118>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f003 0308 	and.w	r3, r3, #8
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d007      	beq.n	8000d96 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d86:	4b2f      	ldr	r3, [pc, #188]	@ (8000e44 <SystemInit+0x118>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f023 030f 	bic.w	r3, r3, #15
 8000d8e:	4a2d      	ldr	r2, [pc, #180]	@ (8000e44 <SystemInit+0x118>)
 8000d90:	f043 0307 	orr.w	r3, r3, #7
 8000d94:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d96:	4b2c      	ldr	r3, [pc, #176]	@ (8000e48 <SystemInit+0x11c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000e48 <SystemInit+0x11c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000da2:	4b29      	ldr	r3, [pc, #164]	@ (8000e48 <SystemInit+0x11c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000da8:	4b27      	ldr	r3, [pc, #156]	@ (8000e48 <SystemInit+0x11c>)
 8000daa:	4a29      	ldr	r2, [pc, #164]	@ (8000e50 <SystemInit+0x124>)
 8000dac:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dae:	4b26      	ldr	r3, [pc, #152]	@ (8000e48 <SystemInit+0x11c>)
 8000db0:	4a28      	ldr	r2, [pc, #160]	@ (8000e54 <SystemInit+0x128>)
 8000db2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000db4:	4b24      	ldr	r3, [pc, #144]	@ (8000e48 <SystemInit+0x11c>)
 8000db6:	4a28      	ldr	r2, [pc, #160]	@ (8000e58 <SystemInit+0x12c>)
 8000db8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dba:	4b23      	ldr	r3, [pc, #140]	@ (8000e48 <SystemInit+0x11c>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000dc0:	4b21      	ldr	r3, [pc, #132]	@ (8000e48 <SystemInit+0x11c>)
 8000dc2:	4a25      	ldr	r2, [pc, #148]	@ (8000e58 <SystemInit+0x12c>)
 8000dc4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dc6:	4b20      	ldr	r3, [pc, #128]	@ (8000e48 <SystemInit+0x11c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e48 <SystemInit+0x11c>)
 8000dce:	4a22      	ldr	r2, [pc, #136]	@ (8000e58 <SystemInit+0x12c>)
 8000dd0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000e48 <SystemInit+0x11c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000e48 <SystemInit+0x11c>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	4a1a      	ldr	r2, [pc, #104]	@ (8000e48 <SystemInit+0x11c>)
 8000dde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000de2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000de4:	4b18      	ldr	r3, [pc, #96]	@ (8000e48 <SystemInit+0x11c>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000dea:	4b1c      	ldr	r3, [pc, #112]	@ (8000e5c <SystemInit+0x130>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	4b1c      	ldr	r3, [pc, #112]	@ (8000e60 <SystemInit+0x134>)
 8000df0:	4013      	ands	r3, r2
 8000df2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000df6:	d202      	bcs.n	8000dfe <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000df8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e64 <SystemInit+0x138>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000dfe:	4b12      	ldr	r3, [pc, #72]	@ (8000e48 <SystemInit+0x11c>)
 8000e00:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d113      	bne.n	8000e34 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <SystemInit+0x11c>)
 8000e0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e12:	4a0d      	ldr	r2, [pc, #52]	@ (8000e48 <SystemInit+0x11c>)
 8000e14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e18:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e1c:	4b12      	ldr	r3, [pc, #72]	@ (8000e68 <SystemInit+0x13c>)
 8000e1e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e22:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e24:	4b08      	ldr	r3, [pc, #32]	@ (8000e48 <SystemInit+0x11c>)
 8000e26:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e2a:	4a07      	ldr	r2, [pc, #28]	@ (8000e48 <SystemInit+0x11c>)
 8000e2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e30:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000ed00 	.word	0xe000ed00
 8000e44:	52002000 	.word	0x52002000
 8000e48:	58024400 	.word	0x58024400
 8000e4c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e50:	02020200 	.word	0x02020200
 8000e54:	01ff0000 	.word	0x01ff0000
 8000e58:	01010280 	.word	0x01010280
 8000e5c:	5c001000 	.word	0x5c001000
 8000e60:	ffff0000 	.word	0xffff0000
 8000e64:	51008108 	.word	0x51008108
 8000e68:	52004000 	.word	0x52004000

08000e6c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e70:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <ExitRun0Mode+0x2c>)
 8000e72:	68db      	ldr	r3, [r3, #12]
 8000e74:	4a08      	ldr	r2, [pc, #32]	@ (8000e98 <ExitRun0Mode+0x2c>)
 8000e76:	f043 0302 	orr.w	r3, r3, #2
 8000e7a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e7c:	bf00      	nop
 8000e7e:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <ExitRun0Mode+0x2c>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d0f9      	beq.n	8000e7e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e8a:	bf00      	nop
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	58024800 	.word	0x58024800

08000e9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000e9c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ed8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000ea0:	f7ff ffe4 	bl	8000e6c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ea4:	f7ff ff42 	bl	8000d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ea8:	480c      	ldr	r0, [pc, #48]	@ (8000edc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eaa:	490d      	ldr	r1, [pc, #52]	@ (8000ee0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eb0:	e002      	b.n	8000eb8 <LoopCopyDataInit>

08000eb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eb6:	3304      	adds	r3, #4

08000eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000eb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ebc:	d3f9      	bcc.n	8000eb2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ec0:	4c0a      	ldr	r4, [pc, #40]	@ (8000eec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec4:	e001      	b.n	8000eca <LoopFillZerobss>

08000ec6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ec6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec8:	3204      	adds	r2, #4

08000eca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ecc:	d3fb      	bcc.n	8000ec6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ece:	f004 fe39 	bl	8005b44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ed2:	f7ff fb97 	bl	8000604 <main>
  bx  lr
 8000ed6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ed8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000edc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000ee0:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000ee4:	08005bf8 	.word	0x08005bf8
  ldr r2, =_sbss
 8000ee8:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000eec:	240002b4 	.word	0x240002b4

08000ef0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ef0:	e7fe      	b.n	8000ef0 <ADC3_IRQHandler>
	...

08000ef4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08c      	sub	sp, #48	@ 0x30
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	4603      	mov	r3, r0
 8000efc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d009      	beq.n	8000f1c <BSP_LED_Init+0x28>
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d006      	beq.n	8000f1c <BSP_LED_Init+0x28>
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d003      	beq.n	8000f1c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f14:	f06f 0301 	mvn.w	r3, #1
 8000f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f1a:	e055      	b.n	8000fc8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d10f      	bne.n	8000f42 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000f22:	4b2c      	ldr	r3, [pc, #176]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f28:	4a2a      	ldr	r2, [pc, #168]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f2a:	f043 0302 	orr.w	r3, r3, #2
 8000f2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f32:	4b28      	ldr	r3, [pc, #160]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f38:	f003 0302 	and.w	r3, r3, #2
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	e021      	b.n	8000f86 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d10f      	bne.n	8000f68 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000f48:	4b22      	ldr	r3, [pc, #136]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4e:	4a21      	ldr	r2, [pc, #132]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f58:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5e:	f003 0302 	and.w	r3, r3, #2
 8000f62:	613b      	str	r3, [r7, #16]
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	e00e      	b.n	8000f86 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000f68:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6e:	4a19      	ldr	r2, [pc, #100]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f70:	f043 0302 	orr.w	r3, r3, #2
 8000f74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f78:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <BSP_LED_Init+0xe0>)
 8000f7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	4a13      	ldr	r2, [pc, #76]	@ (8000fd8 <BSP_LED_Init+0xe4>)
 8000f8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f8e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000f94:	2300      	movs	r3, #0
 8000f96:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000f9c:	79fb      	ldrb	r3, [r7, #7]
 8000f9e:	4a0f      	ldr	r2, [pc, #60]	@ (8000fdc <BSP_LED_Init+0xe8>)
 8000fa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa4:	f107 0218 	add.w	r2, r7, #24
 8000fa8:	4611      	mov	r1, r2
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fb7a 	bl	80016a4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000fdc <BSP_LED_Init+0xe8>)
 8000fb4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	4a07      	ldr	r2, [pc, #28]	@ (8000fd8 <BSP_LED_Init+0xe4>)
 8000fbc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	f000 fd1e 	bl	8001a04 <HAL_GPIO_WritePin>
  }

  return ret;
 8000fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3730      	adds	r7, #48	@ 0x30
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	58024400 	.word	0x58024400
 8000fd8:	08005bb4 	.word	0x08005bb4
 8000fdc:	2400000c 	.word	0x2400000c

08000fe0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	460a      	mov	r2, r1
 8000fea:	71fb      	strb	r3, [r7, #7]
 8000fec:	4613      	mov	r3, r2
 8000fee:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80010ac <BSP_PB_Init+0xcc>)
 8000ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff6:	4a2d      	ldr	r2, [pc, #180]	@ (80010ac <BSP_PB_Init+0xcc>)
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001000:	4b2a      	ldr	r3, [pc, #168]	@ (80010ac <BSP_PB_Init+0xcc>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001006:	f003 0304 	and.w	r3, r3, #4
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800100e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001012:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001014:	2302      	movs	r3, #2
 8001016:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001018:	2302      	movs	r3, #2
 800101a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800101c:	79bb      	ldrb	r3, [r7, #6]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10c      	bne.n	800103c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <BSP_PB_Init+0xd0>)
 800102a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102e:	f107 020c 	add.w	r2, r7, #12
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fb35 	bl	80016a4 <HAL_GPIO_Init>
 800103a:	e031      	b.n	80010a0 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800103c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001040:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	4a1a      	ldr	r2, [pc, #104]	@ (80010b0 <BSP_PB_Init+0xd0>)
 8001046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104a:	f107 020c 	add.w	r2, r7, #12
 800104e:	4611      	mov	r1, r2
 8001050:	4618      	mov	r0, r3
 8001052:	f000 fb27 	bl	80016a4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <BSP_PB_Init+0xd4>)
 800105c:	441a      	add	r2, r3
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	4915      	ldr	r1, [pc, #84]	@ (80010b8 <BSP_PB_Init+0xd8>)
 8001062:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001066:	4619      	mov	r1, r3
 8001068:	4610      	mov	r0, r2
 800106a:	f000 fad7 	bl	800161c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	4a10      	ldr	r2, [pc, #64]	@ (80010b4 <BSP_PB_Init+0xd4>)
 8001074:	1898      	adds	r0, r3, r2
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	4a10      	ldr	r2, [pc, #64]	@ (80010bc <BSP_PB_Init+0xdc>)
 800107a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107e:	461a      	mov	r2, r3
 8001080:	2100      	movs	r1, #0
 8001082:	f000 faac 	bl	80015de <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001086:	2028      	movs	r0, #40	@ 0x28
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <BSP_PB_Init+0xe0>)
 800108c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001090:	2200      	movs	r2, #0
 8001092:	4619      	mov	r1, r3
 8001094:	f000 fa6f 	bl	8001576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001098:	2328      	movs	r3, #40	@ 0x28
 800109a:	4618      	mov	r0, r3
 800109c:	f000 fa85 	bl	80015aa <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	58024400 	.word	0x58024400
 80010b0:	24000018 	.word	0x24000018
 80010b4:	24000214 	.word	0x24000214
 80010b8:	08005bbc 	.word	0x08005bbc
 80010bc:	2400001c 	.word	0x2400001c
 80010c0:	24000020 	.word	0x24000020

080010c4 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	4a04      	ldr	r2, [pc, #16]	@ (80010e4 <BSP_PB_IRQHandler+0x20>)
 80010d4:	4413      	add	r3, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 fab4 	bl	8001644 <HAL_EXTI_IRQHandler>
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	24000214 	.word	0x24000214

080010e8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	6039      	str	r1, [r7, #0]
 800110a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001116:	f06f 0301 	mvn.w	r3, #1
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	e018      	b.n	8001150 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2294      	movs	r2, #148	@ 0x94
 8001122:	fb02 f303 	mul.w	r3, r2, r3
 8001126:	4a0d      	ldr	r2, [pc, #52]	@ (800115c <BSP_COM_Init+0x5c>)
 8001128:	4413      	add	r3, r2
 800112a:	4618      	mov	r0, r3
 800112c:	f000 f852 	bl	80011d4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	2294      	movs	r2, #148	@ 0x94
 8001134:	fb02 f303 	mul.w	r3, r2, r3
 8001138:	4a08      	ldr	r2, [pc, #32]	@ (800115c <BSP_COM_Init+0x5c>)
 800113a:	4413      	add	r3, r2
 800113c:	6839      	ldr	r1, [r7, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f80e 	bl	8001160 <MX_USART3_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d002      	beq.n	8001150 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800114a:	f06f 0303 	mvn.w	r3, #3
 800114e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001150:	68fb      	ldr	r3, [r7, #12]
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	2400021c 	.word	0x2400021c

08001160 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800116a:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <MX_USART3_Init+0x60>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	220c      	movs	r2, #12
 800117e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	895b      	ldrh	r3, [r3, #10]
 8001184:	461a      	mov	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	891b      	ldrh	r3, [r3, #8]
 8001196:	461a      	mov	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	899b      	ldrh	r3, [r3, #12]
 80011a0:	461a      	mov	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011ac:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f003 fa8e 	bl	80046d0 <HAL_UART_Init>
 80011b4:	4603      	mov	r3, r0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	24000008 	.word	0x24000008

080011c4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff ff8d 	bl	80010e8 <BSP_PB_Callback>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80011dc:	4b27      	ldr	r3, [pc, #156]	@ (800127c <COM1_MspInit+0xa8>)
 80011de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e2:	4a26      	ldr	r2, [pc, #152]	@ (800127c <COM1_MspInit+0xa8>)
 80011e4:	f043 0308 	orr.w	r3, r3, #8
 80011e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ec:	4b23      	ldr	r3, [pc, #140]	@ (800127c <COM1_MspInit+0xa8>)
 80011ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80011fa:	4b20      	ldr	r3, [pc, #128]	@ (800127c <COM1_MspInit+0xa8>)
 80011fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001200:	4a1e      	ldr	r2, [pc, #120]	@ (800127c <COM1_MspInit+0xa8>)
 8001202:	f043 0308 	orr.w	r3, r3, #8
 8001206:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120a:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <COM1_MspInit+0xa8>)
 800120c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <COM1_MspInit+0xa8>)
 800121a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800121e:	4a17      	ldr	r2, [pc, #92]	@ (800127c <COM1_MspInit+0xa8>)
 8001220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001224:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001228:	4b14      	ldr	r3, [pc, #80]	@ (800127c <COM1_MspInit+0xa8>)
 800122a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800122e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800123a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001240:	2302      	movs	r3, #2
 8001242:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001244:	2301      	movs	r3, #1
 8001246:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001248:	2307      	movs	r3, #7
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	480b      	ldr	r0, [pc, #44]	@ (8001280 <COM1_MspInit+0xac>)
 8001254:	f000 fa26 	bl	80016a4 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001258:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800125c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800125e:	2302      	movs	r3, #2
 8001260:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001262:	2307      	movs	r3, #7
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4804      	ldr	r0, [pc, #16]	@ (8001280 <COM1_MspInit+0xac>)
 800126e:	f000 fa19 	bl	80016a4 <HAL_GPIO_Init>
}
 8001272:	bf00      	nop
 8001274:	3728      	adds	r7, #40	@ 0x28
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	58024400 	.word	0x58024400
 8001280:	58020c00 	.word	0x58020c00

08001284 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800128a:	2003      	movs	r0, #3
 800128c:	f000 f968 	bl	8001560 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001290:	f001 fa1c 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 8001294:	4602      	mov	r2, r0
 8001296:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <HAL_Init+0x68>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	0a1b      	lsrs	r3, r3, #8
 800129c:	f003 030f 	and.w	r3, r3, #15
 80012a0:	4913      	ldr	r1, [pc, #76]	@ (80012f0 <HAL_Init+0x6c>)
 80012a2:	5ccb      	ldrb	r3, [r1, r3]
 80012a4:	f003 031f 	and.w	r3, r3, #31
 80012a8:	fa22 f303 	lsr.w	r3, r2, r3
 80012ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ae:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <HAL_Init+0x68>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	f003 030f 	and.w	r3, r3, #15
 80012b6:	4a0e      	ldr	r2, [pc, #56]	@ (80012f0 <HAL_Init+0x6c>)
 80012b8:	5cd3      	ldrb	r3, [r2, r3]
 80012ba:	f003 031f 	and.w	r3, r3, #31
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	fa22 f303 	lsr.w	r3, r2, r3
 80012c4:	4a0b      	ldr	r2, [pc, #44]	@ (80012f4 <HAL_Init+0x70>)
 80012c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012c8:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <HAL_Init+0x74>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ce:	2000      	movs	r0, #0
 80012d0:	f000 f814 	bl	80012fc <HAL_InitTick>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e002      	b.n	80012e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012de:	f7ff fba5 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	58024400 	.word	0x58024400
 80012f0:	08005ba4 	.word	0x08005ba4
 80012f4:	24000004 	.word	0x24000004
 80012f8:	24000000 	.word	0x24000000

080012fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001304:	4b15      	ldr	r3, [pc, #84]	@ (800135c <HAL_InitTick+0x60>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d101      	bne.n	8001310 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e021      	b.n	8001354 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001310:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <HAL_InitTick+0x64>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <HAL_InitTick+0x60>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800131e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001322:	fbb2 f3f3 	udiv	r3, r2, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f000 f94d 	bl	80015c6 <HAL_SYSTICK_Config>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e00e      	b.n	8001354 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2b0f      	cmp	r3, #15
 800133a:	d80a      	bhi.n	8001352 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800133c:	2200      	movs	r2, #0
 800133e:	6879      	ldr	r1, [r7, #4]
 8001340:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001344:	f000 f917 	bl	8001576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001348:	4a06      	ldr	r2, [pc, #24]	@ (8001364 <HAL_InitTick+0x68>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800134e:	2300      	movs	r3, #0
 8001350:	e000      	b.n	8001354 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
}
 8001354:	4618      	mov	r0, r3
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	24000028 	.word	0x24000028
 8001360:	24000000 	.word	0x24000000
 8001364:	24000024 	.word	0x24000024

08001368 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <HAL_IncTick+0x20>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	461a      	mov	r2, r3
 8001372:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_IncTick+0x24>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4413      	add	r3, r2
 8001378:	4a04      	ldr	r2, [pc, #16]	@ (800138c <HAL_IncTick+0x24>)
 800137a:	6013      	str	r3, [r2, #0]
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	24000028 	.word	0x24000028
 800138c:	240002b0 	.word	0x240002b0

08001390 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return uwTick;
 8001394:	4b03      	ldr	r3, [pc, #12]	@ (80013a4 <HAL_GetTick+0x14>)
 8001396:	681b      	ldr	r3, [r3, #0]
}
 8001398:	4618      	mov	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	240002b0 	.word	0x240002b0

080013a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetREVID+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	0c1b      	lsrs	r3, r3, #16
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	5c001000 	.word	0x5c001000

080013c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f003 0307 	and.w	r3, r3, #7
 80013ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <__NVIC_SetPriorityGrouping+0x40>)
 80013d2:	68db      	ldr	r3, [r3, #12]
 80013d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d6:	68ba      	ldr	r2, [r7, #8]
 80013d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013dc:	4013      	ands	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013e8:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <__NVIC_SetPriorityGrouping+0x44>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ee:	4a04      	ldr	r2, [pc, #16]	@ (8001400 <__NVIC_SetPriorityGrouping+0x40>)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	60d3      	str	r3, [r2, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000ed00 	.word	0xe000ed00
 8001404:	05fa0000 	.word	0x05fa0000

08001408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <__NVIC_GetPriorityGrouping+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 0307 	and.w	r3, r3, #7
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	e000ed00 	.word	0xe000ed00

08001424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800142e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db0b      	blt.n	800144e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	f003 021f 	and.w	r2, r3, #31
 800143c:	4907      	ldr	r1, [pc, #28]	@ (800145c <__NVIC_EnableIRQ+0x38>)
 800143e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001442:	095b      	lsrs	r3, r3, #5
 8001444:	2001      	movs	r0, #1
 8001446:	fa00 f202 	lsl.w	r2, r0, r2
 800144a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
 800145a:	bf00      	nop
 800145c:	e000e100 	.word	0xe000e100

08001460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	6039      	str	r1, [r7, #0]
 800146a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800146c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001470:	2b00      	cmp	r3, #0
 8001472:	db0a      	blt.n	800148a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	b2da      	uxtb	r2, r3
 8001478:	490c      	ldr	r1, [pc, #48]	@ (80014ac <__NVIC_SetPriority+0x4c>)
 800147a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001488:	e00a      	b.n	80014a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	b2da      	uxtb	r2, r3
 800148e:	4908      	ldr	r1, [pc, #32]	@ (80014b0 <__NVIC_SetPriority+0x50>)
 8001490:	88fb      	ldrh	r3, [r7, #6]
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	3b04      	subs	r3, #4
 8001498:	0112      	lsls	r2, r2, #4
 800149a:	b2d2      	uxtb	r2, r2
 800149c:	440b      	add	r3, r1
 800149e:	761a      	strb	r2, [r3, #24]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	e000e100 	.word	0xe000e100
 80014b0:	e000ed00 	.word	0xe000ed00

080014b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	@ 0x24
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	60f8      	str	r0, [r7, #12]
 80014bc:	60b9      	str	r1, [r7, #8]
 80014be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	f1c3 0307 	rsb	r3, r3, #7
 80014ce:	2b04      	cmp	r3, #4
 80014d0:	bf28      	it	cs
 80014d2:	2304      	movcs	r3, #4
 80014d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	3304      	adds	r3, #4
 80014da:	2b06      	cmp	r3, #6
 80014dc:	d902      	bls.n	80014e4 <NVIC_EncodePriority+0x30>
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3b03      	subs	r3, #3
 80014e2:	e000      	b.n	80014e6 <NVIC_EncodePriority+0x32>
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43da      	mvns	r2, r3
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	401a      	ands	r2, r3
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014fc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	43d9      	mvns	r1, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800150c:	4313      	orrs	r3, r2
         );
}
 800150e:	4618      	mov	r0, r3
 8001510:	3724      	adds	r7, #36	@ 0x24
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
	...

0800151c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	3b01      	subs	r3, #1
 8001528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800152c:	d301      	bcc.n	8001532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152e:	2301      	movs	r3, #1
 8001530:	e00f      	b.n	8001552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001532:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <SysTick_Config+0x40>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	3b01      	subs	r3, #1
 8001538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800153a:	210f      	movs	r1, #15
 800153c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001540:	f7ff ff8e 	bl	8001460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001544:	4b05      	ldr	r3, [pc, #20]	@ (800155c <SysTick_Config+0x40>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800154a:	4b04      	ldr	r3, [pc, #16]	@ (800155c <SysTick_Config+0x40>)
 800154c:	2207      	movs	r2, #7
 800154e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001550:	2300      	movs	r3, #0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	e000e010 	.word	0xe000e010

08001560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff ff29 	bl	80013c0 <__NVIC_SetPriorityGrouping>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}

08001576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001576:	b580      	push	{r7, lr}
 8001578:	b086      	sub	sp, #24
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	60b9      	str	r1, [r7, #8]
 8001580:	607a      	str	r2, [r7, #4]
 8001582:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001584:	f7ff ff40 	bl	8001408 <__NVIC_GetPriorityGrouping>
 8001588:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f7ff ff90 	bl	80014b4 <NVIC_EncodePriority>
 8001594:	4602      	mov	r2, r0
 8001596:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff5f 	bl	8001460 <__NVIC_SetPriority>
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff33 	bl	8001424 <__NVIC_EnableIRQ>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ffa4 	bl	800151c <SysTick_Config>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80015de:	b480      	push	{r7}
 80015e0:	b087      	sub	sp, #28
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	60f8      	str	r0, [r7, #12]
 80015e6:	460b      	mov	r3, r1
 80015e8:	607a      	str	r2, [r7, #4]
 80015ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80015ec:	2300      	movs	r3, #0
 80015ee:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d101      	bne.n	80015fa <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e00a      	b.n	8001610 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80015fa:	7afb      	ldrb	r3, [r7, #11]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d103      	bne.n	8001608 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	605a      	str	r2, [r3, #4]
      break;
 8001606:	e002      	b.n	800160e <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	75fb      	strb	r3, [r7, #23]
      break;
 800160c:	bf00      	nop
  }

  return status;
 800160e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001610:	4618      	mov	r0, r3
 8001612:	371c      	adds	r7, #28
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d101      	bne.n	8001630 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e003      	b.n	8001638 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001636:	2300      	movs	r3, #0
  }
}
 8001638:	4618      	mov	r0, r3
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0c1b      	lsrs	r3, r3, #16
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 031f 	and.w	r3, r3, #31
 8001660:	2201      	movs	r2, #1
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	011a      	lsls	r2, r3, #4
 800166c:	4b0c      	ldr	r3, [pc, #48]	@ (80016a0 <HAL_EXTI_IRQHandler+0x5c>)
 800166e:	4413      	add	r3, r2
 8001670:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	693a      	ldr	r2, [r7, #16]
 8001678:	4013      	ands	r3, r2
 800167a:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d009      	beq.n	8001696 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d002      	beq.n	8001696 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	4798      	blx	r3
    }
  }
}
 8001696:	bf00      	nop
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	58000088 	.word	0x58000088

080016a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b089      	sub	sp, #36	@ 0x24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80016b2:	4b89      	ldr	r3, [pc, #548]	@ (80018d8 <HAL_GPIO_Init+0x234>)
 80016b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016b6:	e194      	b.n	80019e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	2101      	movs	r1, #1
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	fa01 f303 	lsl.w	r3, r1, r3
 80016c4:	4013      	ands	r3, r2
 80016c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	f000 8186 	beq.w	80019dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d005      	beq.n	80016e8 <HAL_GPIO_Init+0x44>
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0303 	and.w	r3, r3, #3
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d130      	bne.n	800174a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	2203      	movs	r2, #3
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800171e:	2201      	movs	r2, #1
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43db      	mvns	r3, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4013      	ands	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	091b      	lsrs	r3, r3, #4
 8001734:	f003 0201 	and.w	r2, r3, #1
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	f003 0303 	and.w	r3, r3, #3
 8001752:	2b03      	cmp	r3, #3
 8001754:	d017      	beq.n	8001786 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	2203      	movs	r2, #3
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43db      	mvns	r3, r3
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	4013      	ands	r3, r2
 800176c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69ba      	ldr	r2, [r7, #24]
 8001784:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 0303 	and.w	r3, r3, #3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d123      	bne.n	80017da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	08da      	lsrs	r2, r3, #3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	3208      	adds	r2, #8
 800179a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800179e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	220f      	movs	r2, #15
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43db      	mvns	r3, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4013      	ands	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	691a      	ldr	r2, [r3, #16]
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	f003 0307 	and.w	r3, r3, #7
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	fa02 f303 	lsl.w	r3, r2, r3
 80017c6:	69ba      	ldr	r2, [r7, #24]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	08da      	lsrs	r2, r3, #3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	3208      	adds	r2, #8
 80017d4:	69b9      	ldr	r1, [r7, #24]
 80017d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	2203      	movs	r2, #3
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43db      	mvns	r3, r3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4013      	ands	r3, r2
 80017f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f003 0203 	and.w	r2, r3, #3
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	4313      	orrs	r3, r2
 8001806:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001816:	2b00      	cmp	r3, #0
 8001818:	f000 80e0 	beq.w	80019dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181c:	4b2f      	ldr	r3, [pc, #188]	@ (80018dc <HAL_GPIO_Init+0x238>)
 800181e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001822:	4a2e      	ldr	r2, [pc, #184]	@ (80018dc <HAL_GPIO_Init+0x238>)
 8001824:	f043 0302 	orr.w	r3, r3, #2
 8001828:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800182c:	4b2b      	ldr	r3, [pc, #172]	@ (80018dc <HAL_GPIO_Init+0x238>)
 800182e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800183a:	4a29      	ldr	r2, [pc, #164]	@ (80018e0 <HAL_GPIO_Init+0x23c>)
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	089b      	lsrs	r3, r3, #2
 8001840:	3302      	adds	r3, #2
 8001842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	f003 0303 	and.w	r3, r3, #3
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	220f      	movs	r2, #15
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4013      	ands	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a20      	ldr	r2, [pc, #128]	@ (80018e4 <HAL_GPIO_Init+0x240>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d052      	beq.n	800190c <HAL_GPIO_Init+0x268>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a1f      	ldr	r2, [pc, #124]	@ (80018e8 <HAL_GPIO_Init+0x244>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d031      	beq.n	80018d2 <HAL_GPIO_Init+0x22e>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a1e      	ldr	r2, [pc, #120]	@ (80018ec <HAL_GPIO_Init+0x248>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d02b      	beq.n	80018ce <HAL_GPIO_Init+0x22a>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a1d      	ldr	r2, [pc, #116]	@ (80018f0 <HAL_GPIO_Init+0x24c>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d025      	beq.n	80018ca <HAL_GPIO_Init+0x226>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a1c      	ldr	r2, [pc, #112]	@ (80018f4 <HAL_GPIO_Init+0x250>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d01f      	beq.n	80018c6 <HAL_GPIO_Init+0x222>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a1b      	ldr	r2, [pc, #108]	@ (80018f8 <HAL_GPIO_Init+0x254>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d019      	beq.n	80018c2 <HAL_GPIO_Init+0x21e>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a1a      	ldr	r2, [pc, #104]	@ (80018fc <HAL_GPIO_Init+0x258>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d013      	beq.n	80018be <HAL_GPIO_Init+0x21a>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a19      	ldr	r2, [pc, #100]	@ (8001900 <HAL_GPIO_Init+0x25c>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d00d      	beq.n	80018ba <HAL_GPIO_Init+0x216>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a18      	ldr	r2, [pc, #96]	@ (8001904 <HAL_GPIO_Init+0x260>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d007      	beq.n	80018b6 <HAL_GPIO_Init+0x212>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4a17      	ldr	r2, [pc, #92]	@ (8001908 <HAL_GPIO_Init+0x264>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d101      	bne.n	80018b2 <HAL_GPIO_Init+0x20e>
 80018ae:	2309      	movs	r3, #9
 80018b0:	e02d      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018b2:	230a      	movs	r3, #10
 80018b4:	e02b      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018b6:	2308      	movs	r3, #8
 80018b8:	e029      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018ba:	2307      	movs	r3, #7
 80018bc:	e027      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018be:	2306      	movs	r3, #6
 80018c0:	e025      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018c2:	2305      	movs	r3, #5
 80018c4:	e023      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018c6:	2304      	movs	r3, #4
 80018c8:	e021      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018ca:	2303      	movs	r3, #3
 80018cc:	e01f      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018ce:	2302      	movs	r3, #2
 80018d0:	e01d      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018d2:	2301      	movs	r3, #1
 80018d4:	e01b      	b.n	800190e <HAL_GPIO_Init+0x26a>
 80018d6:	bf00      	nop
 80018d8:	58000080 	.word	0x58000080
 80018dc:	58024400 	.word	0x58024400
 80018e0:	58000400 	.word	0x58000400
 80018e4:	58020000 	.word	0x58020000
 80018e8:	58020400 	.word	0x58020400
 80018ec:	58020800 	.word	0x58020800
 80018f0:	58020c00 	.word	0x58020c00
 80018f4:	58021000 	.word	0x58021000
 80018f8:	58021400 	.word	0x58021400
 80018fc:	58021800 	.word	0x58021800
 8001900:	58021c00 	.word	0x58021c00
 8001904:	58022000 	.word	0x58022000
 8001908:	58022400 	.word	0x58022400
 800190c:	2300      	movs	r3, #0
 800190e:	69fa      	ldr	r2, [r7, #28]
 8001910:	f002 0203 	and.w	r2, r2, #3
 8001914:	0092      	lsls	r2, r2, #2
 8001916:	4093      	lsls	r3, r2
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4313      	orrs	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800191e:	4938      	ldr	r1, [pc, #224]	@ (8001a00 <HAL_GPIO_Init+0x35c>)
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	3302      	adds	r3, #2
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800192c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	43db      	mvns	r3, r3
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	4013      	ands	r3, r2
 800193c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001952:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800195a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	4313      	orrs	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001980:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	43db      	mvns	r3, r3
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4013      	ands	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d003      	beq.n	80019ac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	4313      	orrs	r3, r2
 80019aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	43db      	mvns	r3, r3
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	4013      	ands	r3, r2
 80019c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	3301      	adds	r3, #1
 80019e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f47f ae63 	bne.w	80016b8 <HAL_GPIO_Init+0x14>
  }
}
 80019f2:	bf00      	nop
 80019f4:	bf00      	nop
 80019f6:	3724      	adds	r7, #36	@ 0x24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr
 8001a00:	58000400 	.word	0x58000400

08001a04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	807b      	strh	r3, [r7, #2]
 8001a10:	4613      	mov	r3, r2
 8001a12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a14:	787b      	ldrb	r3, [r7, #1]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a1a:	887a      	ldrh	r2, [r7, #2]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001a20:	e003      	b.n	8001a2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001a22:	887b      	ldrh	r3, [r7, #2]
 8001a24:	041a      	lsls	r2, r3, #16
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	619a      	str	r2, [r3, #24]
}
 8001a2a:	bf00      	nop
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
	...

08001a38 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001a40:	4b19      	ldr	r3, [pc, #100]	@ (8001aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	f003 0304 	and.w	r3, r3, #4
 8001a48:	2b04      	cmp	r3, #4
 8001a4a:	d00a      	beq.n	8001a62 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001a4c:	4b16      	ldr	r3, [pc, #88]	@ (8001aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d001      	beq.n	8001a5e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e01f      	b.n	8001a9e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	e01d      	b.n	8001a9e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001a62:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	f023 0207 	bic.w	r2, r3, #7
 8001a6a:	490f      	ldr	r1, [pc, #60]	@ (8001aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001a72:	f7ff fc8d 	bl	8001390 <HAL_GetTick>
 8001a76:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a78:	e009      	b.n	8001a8e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a7a:	f7ff fc89 	bl	8001390 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a88:	d901      	bls.n	8001a8e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e007      	b.n	8001a9e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a8e:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <HAL_PWREx_ConfigSupply+0x70>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a9a:	d1ee      	bne.n	8001a7a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	58024800 	.word	0x58024800

08001aac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08c      	sub	sp, #48	@ 0x30
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d102      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	f000 bc48 	b.w	8002350 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 8088 	beq.w	8001bde <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ace:	4b99      	ldr	r3, [pc, #612]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001ad0:	691b      	ldr	r3, [r3, #16]
 8001ad2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ad8:	4b96      	ldr	r3, [pc, #600]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae0:	2b10      	cmp	r3, #16
 8001ae2:	d007      	beq.n	8001af4 <HAL_RCC_OscConfig+0x48>
 8001ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae6:	2b18      	cmp	r3, #24
 8001ae8:	d111      	bne.n	8001b0e <HAL_RCC_OscConfig+0x62>
 8001aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d10c      	bne.n	8001b0e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af4:	4b8f      	ldr	r3, [pc, #572]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d06d      	beq.n	8001bdc <HAL_RCC_OscConfig+0x130>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d169      	bne.n	8001bdc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	f000 bc21 	b.w	8002350 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b16:	d106      	bne.n	8001b26 <HAL_RCC_OscConfig+0x7a>
 8001b18:	4b86      	ldr	r3, [pc, #536]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a85      	ldr	r2, [pc, #532]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	e02e      	b.n	8001b84 <HAL_RCC_OscConfig+0xd8>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d10c      	bne.n	8001b48 <HAL_RCC_OscConfig+0x9c>
 8001b2e:	4b81      	ldr	r3, [pc, #516]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a80      	ldr	r2, [pc, #512]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	4b7e      	ldr	r3, [pc, #504]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a7d      	ldr	r2, [pc, #500]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b40:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e01d      	b.n	8001b84 <HAL_RCC_OscConfig+0xd8>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b50:	d10c      	bne.n	8001b6c <HAL_RCC_OscConfig+0xc0>
 8001b52:	4b78      	ldr	r3, [pc, #480]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a77      	ldr	r2, [pc, #476]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b75      	ldr	r3, [pc, #468]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a74      	ldr	r2, [pc, #464]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	e00b      	b.n	8001b84 <HAL_RCC_OscConfig+0xd8>
 8001b6c:	4b71      	ldr	r3, [pc, #452]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a70      	ldr	r2, [pc, #448]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b76:	6013      	str	r3, [r2, #0]
 8001b78:	4b6e      	ldr	r3, [pc, #440]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a6d      	ldr	r2, [pc, #436]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d013      	beq.n	8001bb4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7ff fc00 	bl	8001390 <HAL_GetTick>
 8001b90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b94:	f7ff fbfc 	bl	8001390 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b64      	cmp	r3, #100	@ 0x64
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e3d4      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ba6:	4b63      	ldr	r3, [pc, #396]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCC_OscConfig+0xe8>
 8001bb2:	e014      	b.n	8001bde <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb4:	f7ff fbec 	bl	8001390 <HAL_GetTick>
 8001bb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bba:	e008      	b.n	8001bce <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bbc:	f7ff fbe8 	bl	8001390 <HAL_GetTick>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	2b64      	cmp	r3, #100	@ 0x64
 8001bc8:	d901      	bls.n	8001bce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e3c0      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001bce:	4b59      	ldr	r3, [pc, #356]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f0      	bne.n	8001bbc <HAL_RCC_OscConfig+0x110>
 8001bda:	e000      	b.n	8001bde <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	f000 80ca 	beq.w	8001d80 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bec:	4b51      	ldr	r3, [pc, #324]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001bf4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001bf6:	4b4f      	ldr	r3, [pc, #316]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bfa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001bfc:	6a3b      	ldr	r3, [r7, #32]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d007      	beq.n	8001c12 <HAL_RCC_OscConfig+0x166>
 8001c02:	6a3b      	ldr	r3, [r7, #32]
 8001c04:	2b18      	cmp	r3, #24
 8001c06:	d156      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x20a>
 8001c08:	69fb      	ldr	r3, [r7, #28]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d151      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c12:	4b48      	ldr	r3, [pc, #288]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0304 	and.w	r3, r3, #4
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d005      	beq.n	8001c2a <HAL_RCC_OscConfig+0x17e>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e392      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c2a:	4b42      	ldr	r3, [pc, #264]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f023 0219 	bic.w	r2, r3, #25
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	68db      	ldr	r3, [r3, #12]
 8001c36:	493f      	ldr	r1, [pc, #252]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c38:	4313      	orrs	r3, r2
 8001c3a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3c:	f7ff fba8 	bl	8001390 <HAL_GetTick>
 8001c40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c44:	f7ff fba4 	bl	8001390 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e37c      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c56:	4b37      	ldr	r3, [pc, #220]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d0f0      	beq.n	8001c44 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c62:	f7ff fba1 	bl	80013a8 <HAL_GetREVID>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d817      	bhi.n	8001ca0 <HAL_RCC_OscConfig+0x1f4>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	691b      	ldr	r3, [r3, #16]
 8001c74:	2b40      	cmp	r3, #64	@ 0x40
 8001c76:	d108      	bne.n	8001c8a <HAL_RCC_OscConfig+0x1de>
 8001c78:	4b2e      	ldr	r3, [pc, #184]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001c80:	4a2c      	ldr	r2, [pc, #176]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c86:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c88:	e07a      	b.n	8001d80 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	031b      	lsls	r3, r3, #12
 8001c98:	4926      	ldr	r1, [pc, #152]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c9e:	e06f      	b.n	8001d80 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ca0:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	691b      	ldr	r3, [r3, #16]
 8001cac:	061b      	lsls	r3, r3, #24
 8001cae:	4921      	ldr	r1, [pc, #132]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cb4:	e064      	b.n	8001d80 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d047      	beq.n	8001d4e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f023 0219 	bic.w	r2, r3, #25
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	491a      	ldr	r1, [pc, #104]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd0:	f7ff fb5e 	bl	8001390 <HAL_GetTick>
 8001cd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cd6:	e008      	b.n	8001cea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cd8:	f7ff fb5a 	bl	8001390 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d901      	bls.n	8001cea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	e332      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d0f0      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cf6:	f7ff fb57 	bl	80013a8 <HAL_GetREVID>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d819      	bhi.n	8001d38 <HAL_RCC_OscConfig+0x28c>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	2b40      	cmp	r3, #64	@ 0x40
 8001d0a:	d108      	bne.n	8001d1e <HAL_RCC_OscConfig+0x272>
 8001d0c:	4b09      	ldr	r3, [pc, #36]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001d14:	4a07      	ldr	r2, [pc, #28]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1a:	6053      	str	r3, [r2, #4]
 8001d1c:	e030      	b.n	8001d80 <HAL_RCC_OscConfig+0x2d4>
 8001d1e:	4b05      	ldr	r3, [pc, #20]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	031b      	lsls	r3, r3, #12
 8001d2c:	4901      	ldr	r1, [pc, #4]	@ (8001d34 <HAL_RCC_OscConfig+0x288>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	604b      	str	r3, [r1, #4]
 8001d32:	e025      	b.n	8001d80 <HAL_RCC_OscConfig+0x2d4>
 8001d34:	58024400 	.word	0x58024400
 8001d38:	4b9a      	ldr	r3, [pc, #616]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	691b      	ldr	r3, [r3, #16]
 8001d44:	061b      	lsls	r3, r3, #24
 8001d46:	4997      	ldr	r1, [pc, #604]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	604b      	str	r3, [r1, #4]
 8001d4c:	e018      	b.n	8001d80 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d4e:	4b95      	ldr	r3, [pc, #596]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a94      	ldr	r2, [pc, #592]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d54:	f023 0301 	bic.w	r3, r3, #1
 8001d58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5a:	f7ff fb19 	bl	8001390 <HAL_GetTick>
 8001d5e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d62:	f7ff fb15 	bl	8001390 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e2ed      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d74:	4b8b      	ldr	r3, [pc, #556]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0304 	and.w	r3, r3, #4
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1f0      	bne.n	8001d62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0310 	and.w	r3, r3, #16
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	f000 80a9 	beq.w	8001ee0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d8e:	4b85      	ldr	r3, [pc, #532]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d96:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d98:	4b82      	ldr	r3, [pc, #520]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d9c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	2b08      	cmp	r3, #8
 8001da2:	d007      	beq.n	8001db4 <HAL_RCC_OscConfig+0x308>
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	2b18      	cmp	r3, #24
 8001da8:	d13a      	bne.n	8001e20 <HAL_RCC_OscConfig+0x374>
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d135      	bne.n	8001e20 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001db4:	4b7b      	ldr	r3, [pc, #492]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_RCC_OscConfig+0x320>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	2b80      	cmp	r3, #128	@ 0x80
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e2c1      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001dcc:	f7ff faec 	bl	80013a8 <HAL_GetREVID>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d817      	bhi.n	8001e0a <HAL_RCC_OscConfig+0x35e>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d108      	bne.n	8001df4 <HAL_RCC_OscConfig+0x348>
 8001de2:	4b70      	ldr	r3, [pc, #448]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001dea:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001dec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001df0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001df2:	e075      	b.n	8001ee0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001df4:	4b6b      	ldr	r3, [pc, #428]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	069b      	lsls	r3, r3, #26
 8001e02:	4968      	ldr	r1, [pc, #416]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e08:	e06a      	b.n	8001ee0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e0a:	4b66      	ldr	r3, [pc, #408]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	061b      	lsls	r3, r3, #24
 8001e18:	4962      	ldr	r1, [pc, #392]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001e1e:	e05f      	b.n	8001ee0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	69db      	ldr	r3, [r3, #28]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d042      	beq.n	8001eae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001e28:	4b5e      	ldr	r3, [pc, #376]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a5d      	ldr	r2, [pc, #372]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e34:	f7ff faac 	bl	8001390 <HAL_GetTick>
 8001e38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e3a:	e008      	b.n	8001e4e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e3c:	f7ff faa8 	bl	8001390 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	d901      	bls.n	8001e4e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	e280      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e4e:	4b55      	ldr	r3, [pc, #340]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d0f0      	beq.n	8001e3c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001e5a:	f7ff faa5 	bl	80013a8 <HAL_GetREVID>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d817      	bhi.n	8001e98 <HAL_RCC_OscConfig+0x3ec>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6a1b      	ldr	r3, [r3, #32]
 8001e6c:	2b20      	cmp	r3, #32
 8001e6e:	d108      	bne.n	8001e82 <HAL_RCC_OscConfig+0x3d6>
 8001e70:	4b4c      	ldr	r3, [pc, #304]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001e78:	4a4a      	ldr	r2, [pc, #296]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e7a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e7e:	6053      	str	r3, [r2, #4]
 8001e80:	e02e      	b.n	8001ee0 <HAL_RCC_OscConfig+0x434>
 8001e82:	4b48      	ldr	r3, [pc, #288]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	069b      	lsls	r3, r3, #26
 8001e90:	4944      	ldr	r1, [pc, #272]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	604b      	str	r3, [r1, #4]
 8001e96:	e023      	b.n	8001ee0 <HAL_RCC_OscConfig+0x434>
 8001e98:	4b42      	ldr	r3, [pc, #264]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	061b      	lsls	r3, r3, #24
 8001ea6:	493f      	ldr	r1, [pc, #252]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	60cb      	str	r3, [r1, #12]
 8001eac:	e018      	b.n	8001ee0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001eae:	4b3d      	ldr	r3, [pc, #244]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a3c      	ldr	r2, [pc, #240]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001eb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eba:	f7ff fa69 	bl	8001390 <HAL_GetTick>
 8001ebe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ec2:	f7ff fa65 	bl	8001390 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e23d      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ed4:	4b33      	ldr	r3, [pc, #204]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1f0      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 0308 	and.w	r3, r3, #8
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d036      	beq.n	8001f5a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	695b      	ldr	r3, [r3, #20]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d019      	beq.n	8001f28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001ef6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f00:	f7ff fa46 	bl	8001390 <HAL_GetTick>
 8001f04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f08:	f7ff fa42 	bl	8001390 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e21a      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001f1a:	4b22      	ldr	r3, [pc, #136]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f1e:	f003 0302 	and.w	r3, r3, #2
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0f0      	beq.n	8001f08 <HAL_RCC_OscConfig+0x45c>
 8001f26:	e018      	b.n	8001f5a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f28:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f2c:	4a1d      	ldr	r2, [pc, #116]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f2e:	f023 0301 	bic.w	r3, r3, #1
 8001f32:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7ff fa2c 	bl	8001390 <HAL_GetTick>
 8001f38:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f3a:	e008      	b.n	8001f4e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f3c:	f7ff fa28 	bl	8001390 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d901      	bls.n	8001f4e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001f4a:	2303      	movs	r3, #3
 8001f4c:	e200      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001f4e:	4b15      	ldr	r3, [pc, #84]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f52:	f003 0302 	and.w	r3, r3, #2
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1f0      	bne.n	8001f3c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0320 	and.w	r3, r3, #32
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d039      	beq.n	8001fda <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d01c      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f78:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f7a:	f7ff fa09 	bl	8001390 <HAL_GetTick>
 8001f7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f80:	e008      	b.n	8001f94 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f82:	f7ff fa05 	bl	8001390 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e1dd      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f94:	4b03      	ldr	r3, [pc, #12]	@ (8001fa4 <HAL_RCC_OscConfig+0x4f8>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d0f0      	beq.n	8001f82 <HAL_RCC_OscConfig+0x4d6>
 8001fa0:	e01b      	b.n	8001fda <HAL_RCC_OscConfig+0x52e>
 8001fa2:	bf00      	nop
 8001fa4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001fa8:	4b9b      	ldr	r3, [pc, #620]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a9a      	ldr	r2, [pc, #616]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8001fae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001fb2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001fb4:	f7ff f9ec 	bl	8001390 <HAL_GetTick>
 8001fb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001fbc:	f7ff f9e8 	bl	8001390 <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e1c0      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001fce:	4b92      	ldr	r3, [pc, #584]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f0      	bne.n	8001fbc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 0304 	and.w	r3, r3, #4
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 8081 	beq.w	80020ea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001fe8:	4b8c      	ldr	r3, [pc, #560]	@ (800221c <HAL_RCC_OscConfig+0x770>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a8b      	ldr	r2, [pc, #556]	@ (800221c <HAL_RCC_OscConfig+0x770>)
 8001fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ff2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ff4:	f7ff f9cc 	bl	8001390 <HAL_GetTick>
 8001ff8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ffc:	f7ff f9c8 	bl	8001390 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b64      	cmp	r3, #100	@ 0x64
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e1a0      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800200e:	4b83      	ldr	r3, [pc, #524]	@ (800221c <HAL_RCC_OscConfig+0x770>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002016:	2b00      	cmp	r3, #0
 8002018:	d0f0      	beq.n	8001ffc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d106      	bne.n	8002030 <HAL_RCC_OscConfig+0x584>
 8002022:	4b7d      	ldr	r3, [pc, #500]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002026:	4a7c      	ldr	r2, [pc, #496]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	6713      	str	r3, [r2, #112]	@ 0x70
 800202e:	e02d      	b.n	800208c <HAL_RCC_OscConfig+0x5e0>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d10c      	bne.n	8002052 <HAL_RCC_OscConfig+0x5a6>
 8002038:	4b77      	ldr	r3, [pc, #476]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800203a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800203c:	4a76      	ldr	r2, [pc, #472]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800203e:	f023 0301 	bic.w	r3, r3, #1
 8002042:	6713      	str	r3, [r2, #112]	@ 0x70
 8002044:	4b74      	ldr	r3, [pc, #464]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002048:	4a73      	ldr	r2, [pc, #460]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800204a:	f023 0304 	bic.w	r3, r3, #4
 800204e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002050:	e01c      	b.n	800208c <HAL_RCC_OscConfig+0x5e0>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	2b05      	cmp	r3, #5
 8002058:	d10c      	bne.n	8002074 <HAL_RCC_OscConfig+0x5c8>
 800205a:	4b6f      	ldr	r3, [pc, #444]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800205c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800205e:	4a6e      	ldr	r2, [pc, #440]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002060:	f043 0304 	orr.w	r3, r3, #4
 8002064:	6713      	str	r3, [r2, #112]	@ 0x70
 8002066:	4b6c      	ldr	r3, [pc, #432]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800206a:	4a6b      	ldr	r2, [pc, #428]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800206c:	f043 0301 	orr.w	r3, r3, #1
 8002070:	6713      	str	r3, [r2, #112]	@ 0x70
 8002072:	e00b      	b.n	800208c <HAL_RCC_OscConfig+0x5e0>
 8002074:	4b68      	ldr	r3, [pc, #416]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002078:	4a67      	ldr	r2, [pc, #412]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800207a:	f023 0301 	bic.w	r3, r3, #1
 800207e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002080:	4b65      	ldr	r3, [pc, #404]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002084:	4a64      	ldr	r2, [pc, #400]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002086:	f023 0304 	bic.w	r3, r3, #4
 800208a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d015      	beq.n	80020c0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002094:	f7ff f97c 	bl	8001390 <HAL_GetTick>
 8002098:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800209a:	e00a      	b.n	80020b2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800209c:	f7ff f978 	bl	8001390 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d901      	bls.n	80020b2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80020ae:	2303      	movs	r3, #3
 80020b0:	e14e      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80020b2:	4b59      	ldr	r3, [pc, #356]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80020b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020b6:	f003 0302 	and.w	r3, r3, #2
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d0ee      	beq.n	800209c <HAL_RCC_OscConfig+0x5f0>
 80020be:	e014      	b.n	80020ea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c0:	f7ff f966 	bl	8001390 <HAL_GetTick>
 80020c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020c6:	e00a      	b.n	80020de <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020c8:	f7ff f962 	bl	8001390 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e138      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80020de:	4b4e      	ldr	r3, [pc, #312]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80020e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1ee      	bne.n	80020c8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 812d 	beq.w	800234e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80020f4:	4b48      	ldr	r3, [pc, #288]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80020f6:	691b      	ldr	r3, [r3, #16]
 80020f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80020fc:	2b18      	cmp	r3, #24
 80020fe:	f000 80bd 	beq.w	800227c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002106:	2b02      	cmp	r3, #2
 8002108:	f040 809e 	bne.w	8002248 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800210c:	4b42      	ldr	r3, [pc, #264]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a41      	ldr	r2, [pc, #260]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002112:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002118:	f7ff f93a 	bl	8001390 <HAL_GetTick>
 800211c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800211e:	e008      	b.n	8002132 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002120:	f7ff f936 	bl	8001390 <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e10e      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002132:	4b39      	ldr	r3, [pc, #228]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1f0      	bne.n	8002120 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800213e:	4b36      	ldr	r3, [pc, #216]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002140:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002142:	4b37      	ldr	r3, [pc, #220]	@ (8002220 <HAL_RCC_OscConfig+0x774>)
 8002144:	4013      	ands	r3, r2
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800214a:	687a      	ldr	r2, [r7, #4]
 800214c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800214e:	0112      	lsls	r2, r2, #4
 8002150:	430a      	orrs	r2, r1
 8002152:	4931      	ldr	r1, [pc, #196]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002154:	4313      	orrs	r3, r2
 8002156:	628b      	str	r3, [r1, #40]	@ 0x28
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215c:	3b01      	subs	r3, #1
 800215e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002166:	3b01      	subs	r3, #1
 8002168:	025b      	lsls	r3, r3, #9
 800216a:	b29b      	uxth	r3, r3
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002172:	3b01      	subs	r3, #1
 8002174:	041b      	lsls	r3, r3, #16
 8002176:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002180:	3b01      	subs	r3, #1
 8002182:	061b      	lsls	r3, r3, #24
 8002184:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002188:	4923      	ldr	r1, [pc, #140]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800218a:	4313      	orrs	r3, r2
 800218c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800218e:	4b22      	ldr	r3, [pc, #136]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002192:	4a21      	ldr	r2, [pc, #132]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002194:	f023 0301 	bic.w	r3, r3, #1
 8002198:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800219a:	4b1f      	ldr	r3, [pc, #124]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 800219c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800219e:	4b21      	ldr	r3, [pc, #132]	@ (8002224 <HAL_RCC_OscConfig+0x778>)
 80021a0:	4013      	ands	r3, r2
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80021a6:	00d2      	lsls	r2, r2, #3
 80021a8:	491b      	ldr	r1, [pc, #108]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021b2:	f023 020c 	bic.w	r2, r3, #12
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ba:	4917      	ldr	r1, [pc, #92]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80021c0:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c4:	f023 0202 	bic.w	r2, r3, #2
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021cc:	4912      	ldr	r1, [pc, #72]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80021d2:	4b11      	ldr	r3, [pc, #68]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d6:	4a10      	ldr	r2, [pc, #64]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80021de:	4b0e      	ldr	r3, [pc, #56]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80021ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80021f6:	4b08      	ldr	r3, [pc, #32]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021fa:	4a07      	ldr	r2, [pc, #28]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002202:	4b05      	ldr	r3, [pc, #20]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a04      	ldr	r2, [pc, #16]	@ (8002218 <HAL_RCC_OscConfig+0x76c>)
 8002208:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800220c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800220e:	f7ff f8bf 	bl	8001390 <HAL_GetTick>
 8002212:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002214:	e011      	b.n	800223a <HAL_RCC_OscConfig+0x78e>
 8002216:	bf00      	nop
 8002218:	58024400 	.word	0x58024400
 800221c:	58024800 	.word	0x58024800
 8002220:	fffffc0c 	.word	0xfffffc0c
 8002224:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002228:	f7ff f8b2 	bl	8001390 <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d901      	bls.n	800223a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e08a      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800223a:	4b47      	ldr	r3, [pc, #284]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d0f0      	beq.n	8002228 <HAL_RCC_OscConfig+0x77c>
 8002246:	e082      	b.n	800234e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002248:	4b43      	ldr	r3, [pc, #268]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a42      	ldr	r2, [pc, #264]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 800224e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002252:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002254:	f7ff f89c 	bl	8001390 <HAL_GetTick>
 8002258:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800225c:	f7ff f898 	bl	8001390 <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e070      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800226e:	4b3a      	ldr	r3, [pc, #232]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f0      	bne.n	800225c <HAL_RCC_OscConfig+0x7b0>
 800227a:	e068      	b.n	800234e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800227c:	4b36      	ldr	r3, [pc, #216]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 800227e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002280:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002282:	4b35      	ldr	r3, [pc, #212]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228c:	2b01      	cmp	r3, #1
 800228e:	d031      	beq.n	80022f4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	f003 0203 	and.w	r2, r3, #3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800229a:	429a      	cmp	r2, r3
 800229c:	d12a      	bne.n	80022f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	091b      	lsrs	r3, r3, #4
 80022a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d122      	bne.n	80022f4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d11a      	bne.n	80022f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	0a5b      	lsrs	r3, r3, #9
 80022c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d111      	bne.n	80022f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	0c1b      	lsrs	r3, r3, #16
 80022d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022dc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80022de:	429a      	cmp	r2, r3
 80022e0:	d108      	bne.n	80022f4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	0e1b      	lsrs	r3, r3, #24
 80022e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022ee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d001      	beq.n	80022f8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e02b      	b.n	8002350 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80022f8:	4b17      	ldr	r3, [pc, #92]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 80022fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022fc:	08db      	lsrs	r3, r3, #3
 80022fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002302:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	429a      	cmp	r2, r3
 800230c:	d01f      	beq.n	800234e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800230e:	4b12      	ldr	r3, [pc, #72]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002312:	4a11      	ldr	r2, [pc, #68]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002314:	f023 0301 	bic.w	r3, r3, #1
 8002318:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800231a:	f7ff f839 	bl	8001390 <HAL_GetTick>
 800231e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002320:	bf00      	nop
 8002322:	f7ff f835 	bl	8001390 <HAL_GetTick>
 8002326:	4602      	mov	r2, r0
 8002328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232a:	4293      	cmp	r3, r2
 800232c:	d0f9      	beq.n	8002322 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800232e:	4b0a      	ldr	r3, [pc, #40]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002330:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002332:	4b0a      	ldr	r3, [pc, #40]	@ (800235c <HAL_RCC_OscConfig+0x8b0>)
 8002334:	4013      	ands	r3, r2
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800233a:	00d2      	lsls	r2, r2, #3
 800233c:	4906      	ldr	r1, [pc, #24]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 800233e:	4313      	orrs	r3, r2
 8002340:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002342:	4b05      	ldr	r3, [pc, #20]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002346:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <HAL_RCC_OscConfig+0x8ac>)
 8002348:	f043 0301 	orr.w	r3, r3, #1
 800234c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3730      	adds	r7, #48	@ 0x30
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	58024400 	.word	0x58024400
 800235c:	ffff0007 	.word	0xffff0007

08002360 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d101      	bne.n	8002374 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e19c      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002374:	4b8a      	ldr	r3, [pc, #552]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 030f 	and.w	r3, r3, #15
 800237c:	683a      	ldr	r2, [r7, #0]
 800237e:	429a      	cmp	r2, r3
 8002380:	d910      	bls.n	80023a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002382:	4b87      	ldr	r3, [pc, #540]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 020f 	bic.w	r2, r3, #15
 800238a:	4985      	ldr	r1, [pc, #532]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	4313      	orrs	r3, r2
 8002390:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002392:	4b83      	ldr	r3, [pc, #524]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 030f 	and.w	r3, r3, #15
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	429a      	cmp	r2, r3
 800239e:	d001      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e184      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d010      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	4b7b      	ldr	r3, [pc, #492]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023bc:	429a      	cmp	r2, r3
 80023be:	d908      	bls.n	80023d2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80023c0:	4b78      	ldr	r3, [pc, #480]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	691b      	ldr	r3, [r3, #16]
 80023cc:	4975      	ldr	r1, [pc, #468]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d010      	beq.n	8002400 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	695a      	ldr	r2, [r3, #20]
 80023e2:	4b70      	ldr	r3, [pc, #448]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80023e4:	69db      	ldr	r3, [r3, #28]
 80023e6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d908      	bls.n	8002400 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80023ee:	4b6d      	ldr	r3, [pc, #436]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80023f0:	69db      	ldr	r3, [r3, #28]
 80023f2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	695b      	ldr	r3, [r3, #20]
 80023fa:	496a      	ldr	r1, [pc, #424]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0310 	and.w	r3, r3, #16
 8002408:	2b00      	cmp	r3, #0
 800240a:	d010      	beq.n	800242e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	699a      	ldr	r2, [r3, #24]
 8002410:	4b64      	ldr	r3, [pc, #400]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002412:	69db      	ldr	r3, [r3, #28]
 8002414:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002418:	429a      	cmp	r2, r3
 800241a:	d908      	bls.n	800242e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800241c:	4b61      	ldr	r3, [pc, #388]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800241e:	69db      	ldr	r3, [r3, #28]
 8002420:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	699b      	ldr	r3, [r3, #24]
 8002428:	495e      	ldr	r1, [pc, #376]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800242a:	4313      	orrs	r3, r2
 800242c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0320 	and.w	r3, r3, #32
 8002436:	2b00      	cmp	r3, #0
 8002438:	d010      	beq.n	800245c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69da      	ldr	r2, [r3, #28]
 800243e:	4b59      	ldr	r3, [pc, #356]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002446:	429a      	cmp	r2, r3
 8002448:	d908      	bls.n	800245c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800244a:	4b56      	ldr	r3, [pc, #344]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800244c:	6a1b      	ldr	r3, [r3, #32]
 800244e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	4953      	ldr	r1, [pc, #332]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002458:	4313      	orrs	r3, r2
 800245a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0302 	and.w	r3, r3, #2
 8002464:	2b00      	cmp	r3, #0
 8002466:	d010      	beq.n	800248a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	4b4d      	ldr	r3, [pc, #308]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	f003 030f 	and.w	r3, r3, #15
 8002474:	429a      	cmp	r2, r3
 8002476:	d908      	bls.n	800248a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002478:	4b4a      	ldr	r3, [pc, #296]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	f023 020f 	bic.w	r2, r3, #15
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4947      	ldr	r1, [pc, #284]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002486:	4313      	orrs	r3, r2
 8002488:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d055      	beq.n	8002542 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002496:	4b43      	ldr	r3, [pc, #268]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	4940      	ldr	r1, [pc, #256]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80024a4:	4313      	orrs	r3, r2
 80024a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d107      	bne.n	80024c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024b0:	4b3c      	ldr	r3, [pc, #240]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d121      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0f6      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b03      	cmp	r3, #3
 80024c6:	d107      	bne.n	80024d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024c8:	4b36      	ldr	r3, [pc, #216]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d115      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e0ea      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d107      	bne.n	80024f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80024e0:	4b30      	ldr	r3, [pc, #192]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d109      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e0de      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024f0:	4b2c      	ldr	r3, [pc, #176]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0d6      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	f023 0207 	bic.w	r2, r3, #7
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	4925      	ldr	r1, [pc, #148]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800250e:	4313      	orrs	r3, r2
 8002510:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002512:	f7fe ff3d 	bl	8001390 <HAL_GetTick>
 8002516:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002518:	e00a      	b.n	8002530 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800251a:	f7fe ff39 	bl	8001390 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e0be      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002530:	4b1c      	ldr	r3, [pc, #112]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	429a      	cmp	r2, r3
 8002540:	d1eb      	bne.n	800251a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d010      	beq.n	8002570 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	4b14      	ldr	r3, [pc, #80]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	429a      	cmp	r2, r3
 800255c:	d208      	bcs.n	8002570 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800255e:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	f023 020f 	bic.w	r2, r3, #15
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	490e      	ldr	r1, [pc, #56]	@ (80025a4 <HAL_RCC_ClockConfig+0x244>)
 800256c:	4313      	orrs	r3, r2
 800256e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 030f 	and.w	r3, r3, #15
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	d214      	bcs.n	80025a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257e:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f023 020f 	bic.w	r2, r3, #15
 8002586:	4906      	ldr	r1, [pc, #24]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	4313      	orrs	r3, r2
 800258c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800258e:	4b04      	ldr	r3, [pc, #16]	@ (80025a0 <HAL_RCC_ClockConfig+0x240>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	429a      	cmp	r2, r3
 800259a:	d005      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800259c:	2301      	movs	r3, #1
 800259e:	e086      	b.n	80026ae <HAL_RCC_ClockConfig+0x34e>
 80025a0:	52002000 	.word	0x52002000
 80025a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0304 	and.w	r3, r3, #4
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d010      	beq.n	80025d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691a      	ldr	r2, [r3, #16]
 80025b8:	4b3f      	ldr	r3, [pc, #252]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d208      	bcs.n	80025d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80025c4:	4b3c      	ldr	r3, [pc, #240]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	691b      	ldr	r3, [r3, #16]
 80025d0:	4939      	ldr	r1, [pc, #228]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 80025d2:	4313      	orrs	r3, r2
 80025d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0308 	and.w	r3, r3, #8
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d010      	beq.n	8002604 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	695a      	ldr	r2, [r3, #20]
 80025e6:	4b34      	ldr	r3, [pc, #208]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d208      	bcs.n	8002604 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80025f2:	4b31      	ldr	r3, [pc, #196]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	492e      	ldr	r1, [pc, #184]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002600:	4313      	orrs	r3, r2
 8002602:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0310 	and.w	r3, r3, #16
 800260c:	2b00      	cmp	r3, #0
 800260e:	d010      	beq.n	8002632 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	699a      	ldr	r2, [r3, #24]
 8002614:	4b28      	ldr	r3, [pc, #160]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002616:	69db      	ldr	r3, [r3, #28]
 8002618:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800261c:	429a      	cmp	r2, r3
 800261e:	d208      	bcs.n	8002632 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002620:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	4922      	ldr	r1, [pc, #136]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 800262e:	4313      	orrs	r3, r2
 8002630:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0320 	and.w	r3, r3, #32
 800263a:	2b00      	cmp	r3, #0
 800263c:	d010      	beq.n	8002660 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	69da      	ldr	r2, [r3, #28]
 8002642:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800264a:	429a      	cmp	r2, r3
 800264c:	d208      	bcs.n	8002660 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800264e:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	4917      	ldr	r1, [pc, #92]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 800265c:	4313      	orrs	r3, r2
 800265e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002660:	f000 f834 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 8002664:	4602      	mov	r2, r0
 8002666:	4b14      	ldr	r3, [pc, #80]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002668:	699b      	ldr	r3, [r3, #24]
 800266a:	0a1b      	lsrs	r3, r3, #8
 800266c:	f003 030f 	and.w	r3, r3, #15
 8002670:	4912      	ldr	r1, [pc, #72]	@ (80026bc <HAL_RCC_ClockConfig+0x35c>)
 8002672:	5ccb      	ldrb	r3, [r1, r3]
 8002674:	f003 031f 	and.w	r3, r3, #31
 8002678:	fa22 f303 	lsr.w	r3, r2, r3
 800267c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800267e:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <HAL_RCC_ClockConfig+0x358>)
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	f003 030f 	and.w	r3, r3, #15
 8002686:	4a0d      	ldr	r2, [pc, #52]	@ (80026bc <HAL_RCC_ClockConfig+0x35c>)
 8002688:	5cd3      	ldrb	r3, [r2, r3]
 800268a:	f003 031f 	and.w	r3, r3, #31
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	fa22 f303 	lsr.w	r3, r2, r3
 8002694:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <HAL_RCC_ClockConfig+0x360>)
 8002696:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002698:	4a0a      	ldr	r2, [pc, #40]	@ (80026c4 <HAL_RCC_ClockConfig+0x364>)
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800269e:	4b0a      	ldr	r3, [pc, #40]	@ (80026c8 <HAL_RCC_ClockConfig+0x368>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fe fe2a 	bl	80012fc <HAL_InitTick>
 80026a8:	4603      	mov	r3, r0
 80026aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80026ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3718      	adds	r7, #24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	58024400 	.word	0x58024400
 80026bc:	08005ba4 	.word	0x08005ba4
 80026c0:	24000004 	.word	0x24000004
 80026c4:	24000000 	.word	0x24000000
 80026c8:	24000024 	.word	0x24000024

080026cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	@ 0x24
 80026d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026d2:	4bb3      	ldr	r3, [pc, #716]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026da:	2b18      	cmp	r3, #24
 80026dc:	f200 8155 	bhi.w	800298a <HAL_RCC_GetSysClockFreq+0x2be>
 80026e0:	a201      	add	r2, pc, #4	@ (adr r2, 80026e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80026e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e6:	bf00      	nop
 80026e8:	0800274d 	.word	0x0800274d
 80026ec:	0800298b 	.word	0x0800298b
 80026f0:	0800298b 	.word	0x0800298b
 80026f4:	0800298b 	.word	0x0800298b
 80026f8:	0800298b 	.word	0x0800298b
 80026fc:	0800298b 	.word	0x0800298b
 8002700:	0800298b 	.word	0x0800298b
 8002704:	0800298b 	.word	0x0800298b
 8002708:	08002773 	.word	0x08002773
 800270c:	0800298b 	.word	0x0800298b
 8002710:	0800298b 	.word	0x0800298b
 8002714:	0800298b 	.word	0x0800298b
 8002718:	0800298b 	.word	0x0800298b
 800271c:	0800298b 	.word	0x0800298b
 8002720:	0800298b 	.word	0x0800298b
 8002724:	0800298b 	.word	0x0800298b
 8002728:	08002779 	.word	0x08002779
 800272c:	0800298b 	.word	0x0800298b
 8002730:	0800298b 	.word	0x0800298b
 8002734:	0800298b 	.word	0x0800298b
 8002738:	0800298b 	.word	0x0800298b
 800273c:	0800298b 	.word	0x0800298b
 8002740:	0800298b 	.word	0x0800298b
 8002744:	0800298b 	.word	0x0800298b
 8002748:	0800277f 	.word	0x0800277f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800274c:	4b94      	ldr	r3, [pc, #592]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0320 	and.w	r3, r3, #32
 8002754:	2b00      	cmp	r3, #0
 8002756:	d009      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002758:	4b91      	ldr	r3, [pc, #580]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	08db      	lsrs	r3, r3, #3
 800275e:	f003 0303 	and.w	r3, r3, #3
 8002762:	4a90      	ldr	r2, [pc, #576]	@ (80029a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002764:	fa22 f303 	lsr.w	r3, r2, r3
 8002768:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800276a:	e111      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800276c:	4b8d      	ldr	r3, [pc, #564]	@ (80029a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800276e:	61bb      	str	r3, [r7, #24]
      break;
 8002770:	e10e      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002772:	4b8d      	ldr	r3, [pc, #564]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002774:	61bb      	str	r3, [r7, #24]
      break;
 8002776:	e10b      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002778:	4b8c      	ldr	r3, [pc, #560]	@ (80029ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800277a:	61bb      	str	r3, [r7, #24]
      break;
 800277c:	e108      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800277e:	4b88      	ldr	r3, [pc, #544]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002788:	4b85      	ldr	r3, [pc, #532]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800278a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278c:	091b      	lsrs	r3, r3, #4
 800278e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002792:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002794:	4b82      	ldr	r3, [pc, #520]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002798:	f003 0301 	and.w	r3, r3, #1
 800279c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800279e:	4b80      	ldr	r3, [pc, #512]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a2:	08db      	lsrs	r3, r3, #3
 80027a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80027a8:	68fa      	ldr	r2, [r7, #12]
 80027aa:	fb02 f303 	mul.w	r3, r2, r3
 80027ae:	ee07 3a90 	vmov	s15, r3
 80027b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	f000 80e1 	beq.w	8002984 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	f000 8083 	beq.w	80028d0 <HAL_RCC_GetSysClockFreq+0x204>
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	f200 80a1 	bhi.w	8002914 <HAL_RCC_GetSysClockFreq+0x248>
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <HAL_RCC_GetSysClockFreq+0x114>
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d056      	beq.n	800288c <HAL_RCC_GetSysClockFreq+0x1c0>
 80027de:	e099      	b.n	8002914 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027e0:	4b6f      	ldr	r3, [pc, #444]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f003 0320 	and.w	r3, r3, #32
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d02d      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80027ec:	4b6c      	ldr	r3, [pc, #432]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	4a6b      	ldr	r2, [pc, #428]	@ (80029a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80027f8:	fa22 f303 	lsr.w	r3, r2, r3
 80027fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	ee07 3a90 	vmov	s15, r3
 8002804:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	ee07 3a90 	vmov	s15, r3
 800280e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002816:	4b62      	ldr	r3, [pc, #392]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800281e:	ee07 3a90 	vmov	s15, r3
 8002822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002826:	ed97 6a02 	vldr	s12, [r7, #8]
 800282a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800282e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800283a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800283e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002842:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002846:	e087      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	ee07 3a90 	vmov	s15, r3
 800284e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002852:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80029b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800285a:	4b51      	ldr	r3, [pc, #324]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002862:	ee07 3a90 	vmov	s15, r3
 8002866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800286a:	ed97 6a02 	vldr	s12, [r7, #8]
 800286e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800287a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800287e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002886:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800288a:	e065      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	ee07 3a90 	vmov	s15, r3
 8002892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002896:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80029b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800289a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800289e:	4b40      	ldr	r3, [pc, #256]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028a6:	ee07 3a90 	vmov	s15, r3
 80028aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80028b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028ce:	e043      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	ee07 3a90 	vmov	s15, r3
 80028d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80029bc <HAL_RCC_GetSysClockFreq+0x2f0>
 80028de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028e2:	4b2f      	ldr	r3, [pc, #188]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ea:	ee07 3a90 	vmov	s15, r3
 80028ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80028f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002902:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800290a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002912:	e021      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	ee07 3a90 	vmov	s15, r3
 800291a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800291e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80029b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002922:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002926:	4b1e      	ldr	r3, [pc, #120]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800292e:	ee07 3a90 	vmov	s15, r3
 8002932:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002936:	ed97 6a02 	vldr	s12, [r7, #8]
 800293a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800293e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002942:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002946:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800294a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800294e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002952:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002956:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002958:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800295a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295c:	0a5b      	lsrs	r3, r3, #9
 800295e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002962:	3301      	adds	r3, #1
 8002964:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	ee07 3a90 	vmov	s15, r3
 800296c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002970:	edd7 6a07 	vldr	s13, [r7, #28]
 8002974:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002978:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800297c:	ee17 3a90 	vmov	r3, s15
 8002980:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002982:	e005      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	61bb      	str	r3, [r7, #24]
      break;
 8002988:	e002      	b.n	8002990 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800298a:	4b07      	ldr	r3, [pc, #28]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800298c:	61bb      	str	r3, [r7, #24]
      break;
 800298e:	bf00      	nop
  }

  return sysclockfreq;
 8002990:	69bb      	ldr	r3, [r7, #24]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3724      	adds	r7, #36	@ 0x24
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	58024400 	.word	0x58024400
 80029a4:	03d09000 	.word	0x03d09000
 80029a8:	003d0900 	.word	0x003d0900
 80029ac:	007a1200 	.word	0x007a1200
 80029b0:	46000000 	.word	0x46000000
 80029b4:	4c742400 	.word	0x4c742400
 80029b8:	4a742400 	.word	0x4a742400
 80029bc:	4af42400 	.word	0x4af42400

080029c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b082      	sub	sp, #8
 80029c4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80029c6:	f7ff fe81 	bl	80026cc <HAL_RCC_GetSysClockFreq>
 80029ca:	4602      	mov	r2, r0
 80029cc:	4b10      	ldr	r3, [pc, #64]	@ (8002a10 <HAL_RCC_GetHCLKFreq+0x50>)
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	0a1b      	lsrs	r3, r3, #8
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	490f      	ldr	r1, [pc, #60]	@ (8002a14 <HAL_RCC_GetHCLKFreq+0x54>)
 80029d8:	5ccb      	ldrb	r3, [r1, r3]
 80029da:	f003 031f 	and.w	r3, r3, #31
 80029de:	fa22 f303 	lsr.w	r3, r2, r3
 80029e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80029e4:	4b0a      	ldr	r3, [pc, #40]	@ (8002a10 <HAL_RCC_GetHCLKFreq+0x50>)
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	f003 030f 	and.w	r3, r3, #15
 80029ec:	4a09      	ldr	r2, [pc, #36]	@ (8002a14 <HAL_RCC_GetHCLKFreq+0x54>)
 80029ee:	5cd3      	ldrb	r3, [r2, r3]
 80029f0:	f003 031f 	and.w	r3, r3, #31
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	fa22 f303 	lsr.w	r3, r2, r3
 80029fa:	4a07      	ldr	r2, [pc, #28]	@ (8002a18 <HAL_RCC_GetHCLKFreq+0x58>)
 80029fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80029fe:	4a07      	ldr	r2, [pc, #28]	@ (8002a1c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002a04:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <HAL_RCC_GetHCLKFreq+0x58>)
 8002a06:	681b      	ldr	r3, [r3, #0]
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	58024400 	.word	0x58024400
 8002a14:	08005ba4 	.word	0x08005ba4
 8002a18:	24000004 	.word	0x24000004
 8002a1c:	24000000 	.word	0x24000000

08002a20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002a24:	f7ff ffcc 	bl	80029c0 <HAL_RCC_GetHCLKFreq>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	091b      	lsrs	r3, r3, #4
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	4904      	ldr	r1, [pc, #16]	@ (8002a48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a36:	5ccb      	ldrb	r3, [r1, r3]
 8002a38:	f003 031f 	and.w	r3, r3, #31
 8002a3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	bd80      	pop	{r7, pc}
 8002a44:	58024400 	.word	0x58024400
 8002a48:	08005ba4 	.word	0x08005ba4

08002a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002a50:	f7ff ffb6 	bl	80029c0 <HAL_RCC_GetHCLKFreq>
 8002a54:	4602      	mov	r2, r0
 8002a56:	4b06      	ldr	r3, [pc, #24]	@ (8002a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	0a1b      	lsrs	r3, r3, #8
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	4904      	ldr	r1, [pc, #16]	@ (8002a74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a62:	5ccb      	ldrb	r3, [r1, r3]
 8002a64:	f003 031f 	and.w	r3, r3, #31
 8002a68:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	58024400 	.word	0x58024400
 8002a74:	08005ba4 	.word	0x08005ba4

08002a78 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a7c:	b0ca      	sub	sp, #296	@ 0x128
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a84:	2300      	movs	r3, #0
 8002a86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a98:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002a9c:	2500      	movs	r5, #0
 8002a9e:	ea54 0305 	orrs.w	r3, r4, r5
 8002aa2:	d049      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aa8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002aaa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002aae:	d02f      	beq.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002ab0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002ab4:	d828      	bhi.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002ab6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002aba:	d01a      	beq.n	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002abc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ac0:	d822      	bhi.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d003      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002aca:	d007      	beq.n	8002adc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002acc:	e01c      	b.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ace:	4bb8      	ldr	r3, [pc, #736]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ad0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ad2:	4ab7      	ldr	r2, [pc, #732]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002ada:	e01a      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ae0:	3308      	adds	r3, #8
 8002ae2:	2102      	movs	r1, #2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f001 fc8f 	bl	8004408 <RCCEx_PLL2_Config>
 8002aea:	4603      	mov	r3, r0
 8002aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002af0:	e00f      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002af6:	3328      	adds	r3, #40	@ 0x28
 8002af8:	2102      	movs	r1, #2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f001 fd36 	bl	800456c <RCCEx_PLL3_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002b06:	e004      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b0e:	e000      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10a      	bne.n	8002b30 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002b1a:	4ba5      	ldr	r3, [pc, #660]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b1e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b28:	4aa1      	ldr	r2, [pc, #644]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b2a:	430b      	orrs	r3, r1
 8002b2c:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b2e:	e003      	b.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b40:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002b44:	f04f 0900 	mov.w	r9, #0
 8002b48:	ea58 0309 	orrs.w	r3, r8, r9
 8002b4c:	d047      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b54:	2b04      	cmp	r3, #4
 8002b56:	d82a      	bhi.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002b58:	a201      	add	r2, pc, #4	@ (adr r2, 8002b60 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002b75 	.word	0x08002b75
 8002b64:	08002b83 	.word	0x08002b83
 8002b68:	08002b99 	.word	0x08002b99
 8002b6c:	08002bb7 	.word	0x08002bb7
 8002b70:	08002bb7 	.word	0x08002bb7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b74:	4b8e      	ldr	r3, [pc, #568]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b78:	4a8d      	ldr	r2, [pc, #564]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b80:	e01a      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b86:	3308      	adds	r3, #8
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f001 fc3c 	bl	8004408 <RCCEx_PLL2_Config>
 8002b90:	4603      	mov	r3, r0
 8002b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b96:	e00f      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b9c:	3328      	adds	r3, #40	@ 0x28
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f001 fce3 	bl	800456c <RCCEx_PLL3_Config>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002bac:	e004      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002bb4:	e000      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10a      	bne.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bc0:	4b7b      	ldr	r3, [pc, #492]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002bc4:	f023 0107 	bic.w	r1, r3, #7
 8002bc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bce:	4a78      	ldr	r2, [pc, #480]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bd0:	430b      	orrs	r3, r1
 8002bd2:	6513      	str	r3, [r2, #80]	@ 0x50
 8002bd4:	e003      	b.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002bda:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002bea:	f04f 0b00 	mov.w	fp, #0
 8002bee:	ea5a 030b 	orrs.w	r3, sl, fp
 8002bf2:	d04c      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bfe:	d030      	beq.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002c00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c04:	d829      	bhi.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002c06:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c08:	d02d      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002c0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c0c:	d825      	bhi.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002c0e:	2b80      	cmp	r3, #128	@ 0x80
 8002c10:	d018      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002c12:	2b80      	cmp	r3, #128	@ 0x80
 8002c14:	d821      	bhi.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d002      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002c1a:	2b40      	cmp	r3, #64	@ 0x40
 8002c1c:	d007      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002c1e:	e01c      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c20:	4b63      	ldr	r3, [pc, #396]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c24:	4a62      	ldr	r2, [pc, #392]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002c2c:	e01c      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c32:	3308      	adds	r3, #8
 8002c34:	2100      	movs	r1, #0
 8002c36:	4618      	mov	r0, r3
 8002c38:	f001 fbe6 	bl	8004408 <RCCEx_PLL2_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002c42:	e011      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c48:	3328      	adds	r3, #40	@ 0x28
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f001 fc8d 	bl	800456c <RCCEx_PLL3_Config>
 8002c52:	4603      	mov	r3, r0
 8002c54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002c58:	e006      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002c60:	e002      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002c62:	bf00      	nop
 8002c64:	e000      	b.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002c66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d10a      	bne.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002c70:	4b4f      	ldr	r3, [pc, #316]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c74:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c7e:	4a4c      	ldr	r2, [pc, #304]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c80:	430b      	orrs	r3, r1
 8002c82:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c84:	e003      	b.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c96:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002c9a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002ca4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002ca8:	460b      	mov	r3, r1
 8002caa:	4313      	orrs	r3, r2
 8002cac:	d053      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002cb6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cba:	d035      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002cbc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002cc0:	d82e      	bhi.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002cc2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002cc6:	d031      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002cc8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002ccc:	d828      	bhi.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002cce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cd2:	d01a      	beq.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002cd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002cd8:	d822      	bhi.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002cde:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ce2:	d007      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002ce4:	e01c      	b.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ce6:	4b32      	ldr	r3, [pc, #200]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	4a31      	ldr	r2, [pc, #196]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cf2:	e01c      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cf8:	3308      	adds	r3, #8
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 fb83 	bl	8004408 <RCCEx_PLL2_Config>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002d08:	e011      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d0e:	3328      	adds	r3, #40	@ 0x28
 8002d10:	2100      	movs	r1, #0
 8002d12:	4618      	mov	r0, r3
 8002d14:	f001 fc2a 	bl	800456c <RCCEx_PLL3_Config>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d1e:	e006      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d26:	e002      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002d28:	bf00      	nop
 8002d2a:	e000      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002d2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d10b      	bne.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002d36:	4b1e      	ldr	r3, [pc, #120]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d3a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d46:	4a1a      	ldr	r2, [pc, #104]	@ (8002db0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d48:	430b      	orrs	r3, r1
 8002d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d4c:	e003      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d5e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002d62:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002d66:	2300      	movs	r3, #0
 8002d68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d6c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002d70:	460b      	mov	r3, r1
 8002d72:	4313      	orrs	r3, r2
 8002d74:	d056      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002d7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d82:	d038      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002d84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d88:	d831      	bhi.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002d8a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d8e:	d034      	beq.n	8002dfa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002d90:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d94:	d82b      	bhi.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002d96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d9a:	d01d      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002d9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002da0:	d825      	bhi.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d006      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002da6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002daa:	d00a      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002dac:	e01f      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002dae:	bf00      	nop
 8002db0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002db4:	4ba2      	ldr	r3, [pc, #648]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db8:	4aa1      	ldr	r2, [pc, #644]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002dba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002dc0:	e01c      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dc6:	3308      	adds	r3, #8
 8002dc8:	2100      	movs	r1, #0
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f001 fb1c 	bl	8004408 <RCCEx_PLL2_Config>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002dd6:	e011      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ddc:	3328      	adds	r3, #40	@ 0x28
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f001 fbc3 	bl	800456c <RCCEx_PLL3_Config>
 8002de6:	4603      	mov	r3, r0
 8002de8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002dec:	e006      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002df4:	e002      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002df6:	bf00      	nop
 8002df8:	e000      	b.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002dfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10b      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002e04:	4b8e      	ldr	r3, [pc, #568]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e08:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002e14:	4a8a      	ldr	r2, [pc, #552]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e16:	430b      	orrs	r3, r1
 8002e18:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e1a:	e003      	b.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e2c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002e30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002e34:	2300      	movs	r3, #0
 8002e36:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002e3a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002e3e:	460b      	mov	r3, r1
 8002e40:	4313      	orrs	r3, r2
 8002e42:	d03a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e4a:	2b30      	cmp	r3, #48	@ 0x30
 8002e4c:	d01f      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002e4e:	2b30      	cmp	r3, #48	@ 0x30
 8002e50:	d819      	bhi.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002e52:	2b20      	cmp	r3, #32
 8002e54:	d00c      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002e56:	2b20      	cmp	r3, #32
 8002e58:	d815      	bhi.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d019      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002e5e:	2b10      	cmp	r3, #16
 8002e60:	d111      	bne.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e62:	4b77      	ldr	r3, [pc, #476]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e66:	4a76      	ldr	r2, [pc, #472]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002e6e:	e011      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e74:	3308      	adds	r3, #8
 8002e76:	2102      	movs	r1, #2
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f001 fac5 	bl	8004408 <RCCEx_PLL2_Config>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002e84:	e006      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e8c:	e002      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002e8e:	bf00      	nop
 8002e90:	e000      	b.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002e92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d10a      	bne.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002e9c:	4b68      	ldr	r3, [pc, #416]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ea0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	4a65      	ldr	r2, [pc, #404]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002eac:	430b      	orrs	r3, r1
 8002eae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb0:	e003      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002eb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002ec6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002eca:	2300      	movs	r3, #0
 8002ecc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002ed0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	d051      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ee4:	d035      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002ee6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002eea:	d82e      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002eec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ef0:	d031      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002ef2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002ef6:	d828      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002ef8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002efc:	d01a      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002efe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f02:	d822      	bhi.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d003      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f0c:	d007      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002f0e:	e01c      	b.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f10:	4b4b      	ldr	r3, [pc, #300]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f14:	4a4a      	ldr	r2, [pc, #296]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f1c:	e01c      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f22:	3308      	adds	r3, #8
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f001 fa6e 	bl	8004408 <RCCEx_PLL2_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f32:	e011      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f38:	3328      	adds	r3, #40	@ 0x28
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f001 fb15 	bl	800456c <RCCEx_PLL3_Config>
 8002f42:	4603      	mov	r3, r0
 8002f44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002f48:	e006      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f50:	e002      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002f52:	bf00      	nop
 8002f54:	e000      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d10a      	bne.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002f60:	4b37      	ldr	r3, [pc, #220]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f64:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f6e:	4a34      	ldr	r2, [pc, #208]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f70:	430b      	orrs	r3, r1
 8002f72:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f74:	e003      	b.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f86:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002f8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f8e:	2300      	movs	r3, #0
 8002f90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002f94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	d056      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fa8:	d033      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002faa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002fae:	d82c      	bhi.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002fb0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fb4:	d02f      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002fb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002fba:	d826      	bhi.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002fbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002fc0:	d02b      	beq.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002fc2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002fc6:	d820      	bhi.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002fc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002fcc:	d012      	beq.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002fce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002fd2:	d81a      	bhi.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d022      	beq.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fdc:	d115      	bne.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fe2:	3308      	adds	r3, #8
 8002fe4:	2101      	movs	r1, #1
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f001 fa0e 	bl	8004408 <RCCEx_PLL2_Config>
 8002fec:	4603      	mov	r3, r0
 8002fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002ff2:	e015      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ff8:	3328      	adds	r3, #40	@ 0x28
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f001 fab5 	bl	800456c <RCCEx_PLL3_Config>
 8003002:	4603      	mov	r3, r0
 8003004:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003008:	e00a      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003010:	e006      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003012:	bf00      	nop
 8003014:	e004      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003016:	bf00      	nop
 8003018:	e002      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800301a:	bf00      	nop
 800301c:	e000      	b.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800301e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003020:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10d      	bne.n	8003044 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003028:	4b05      	ldr	r3, [pc, #20]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800302a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800302c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003034:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003036:	4a02      	ldr	r2, [pc, #8]	@ (8003040 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003038:	430b      	orrs	r3, r1
 800303a:	6513      	str	r3, [r2, #80]	@ 0x50
 800303c:	e006      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800303e:	bf00      	nop
 8003040:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003048:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800304c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003054:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003058:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800305c:	2300      	movs	r3, #0
 800305e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003062:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003066:	460b      	mov	r3, r1
 8003068:	4313      	orrs	r3, r2
 800306a:	d055      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800306c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003070:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003074:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003078:	d033      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800307a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800307e:	d82c      	bhi.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003084:	d02f      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800308a:	d826      	bhi.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x662>
 800308c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003090:	d02b      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003092:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003096:	d820      	bhi.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003098:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800309c:	d012      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800309e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030a2:	d81a      	bhi.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x662>
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d022      	beq.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x676>
 80030a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030ac:	d115      	bne.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030b2:	3308      	adds	r3, #8
 80030b4:	2101      	movs	r1, #1
 80030b6:	4618      	mov	r0, r3
 80030b8:	f001 f9a6 	bl	8004408 <RCCEx_PLL2_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030c2:	e015      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80030c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c8:	3328      	adds	r3, #40	@ 0x28
 80030ca:	2101      	movs	r1, #1
 80030cc:	4618      	mov	r0, r3
 80030ce:	f001 fa4d 	bl	800456c <RCCEx_PLL3_Config>
 80030d2:	4603      	mov	r3, r0
 80030d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80030d8:	e00a      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80030e0:	e006      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80030e2:	bf00      	nop
 80030e4:	e004      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80030e6:	bf00      	nop
 80030e8:	e002      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80030ea:	bf00      	nop
 80030ec:	e000      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80030ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10b      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80030f8:	4ba3      	ldr	r3, [pc, #652]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030fc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003104:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003108:	4a9f      	ldr	r2, [pc, #636]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800310a:	430b      	orrs	r3, r1
 800310c:	6593      	str	r3, [r2, #88]	@ 0x58
 800310e:	e003      	b.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003110:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003114:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003120:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003124:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003128:	2300      	movs	r3, #0
 800312a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800312e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003132:	460b      	mov	r3, r1
 8003134:	4313      	orrs	r3, r2
 8003136:	d037      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800313c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800313e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003142:	d00e      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003144:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003148:	d816      	bhi.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800314a:	2b00      	cmp	r3, #0
 800314c:	d018      	beq.n	8003180 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800314e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003152:	d111      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003154:	4b8c      	ldr	r3, [pc, #560]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003158:	4a8b      	ldr	r2, [pc, #556]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800315a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800315e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003160:	e00f      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003162:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003166:	3308      	adds	r3, #8
 8003168:	2101      	movs	r1, #1
 800316a:	4618      	mov	r0, r3
 800316c:	f001 f94c 	bl	8004408 <RCCEx_PLL2_Config>
 8003170:	4603      	mov	r3, r0
 8003172:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003176:	e004      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800317e:	e000      	b.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003180:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003182:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10a      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800318a:	4b7f      	ldr	r3, [pc, #508]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800318c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800318e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003198:	4a7b      	ldr	r2, [pc, #492]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800319a:	430b      	orrs	r3, r1
 800319c:	6513      	str	r3, [r2, #80]	@ 0x50
 800319e:	e003      	b.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80031b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80031b8:	2300      	movs	r3, #0
 80031ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80031be:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4313      	orrs	r3, r2
 80031c6:	d039      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80031c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d81c      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x794>
 80031d2:	a201      	add	r2, pc, #4	@ (adr r2, 80031d8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80031d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d8:	08003215 	.word	0x08003215
 80031dc:	080031e9 	.word	0x080031e9
 80031e0:	080031f7 	.word	0x080031f7
 80031e4:	08003215 	.word	0x08003215
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031e8:	4b67      	ldr	r3, [pc, #412]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ec:	4a66      	ldr	r2, [pc, #408]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80031f4:	e00f      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80031f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031fa:	3308      	adds	r3, #8
 80031fc:	2102      	movs	r1, #2
 80031fe:	4618      	mov	r0, r3
 8003200:	f001 f902 	bl	8004408 <RCCEx_PLL2_Config>
 8003204:	4603      	mov	r3, r0
 8003206:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800320a:	e004      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003212:	e000      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003214:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003216:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10a      	bne.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800321e:	4b5a      	ldr	r3, [pc, #360]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003222:	f023 0103 	bic.w	r1, r3, #3
 8003226:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800322a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800322c:	4a56      	ldr	r2, [pc, #344]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800322e:	430b      	orrs	r3, r1
 8003230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003232:	e003      	b.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003234:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003238:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800323c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003244:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003248:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800324c:	2300      	movs	r3, #0
 800324e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003252:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003256:	460b      	mov	r3, r1
 8003258:	4313      	orrs	r3, r2
 800325a:	f000 809f 	beq.w	800339c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800325e:	4b4b      	ldr	r3, [pc, #300]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a4a      	ldr	r2, [pc, #296]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003268:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800326a:	f7fe f891 	bl	8001390 <HAL_GetTick>
 800326e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003272:	e00b      	b.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003274:	f7fe f88c 	bl	8001390 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b64      	cmp	r3, #100	@ 0x64
 8003282:	d903      	bls.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800328a:	e005      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800328c:	4b3f      	ldr	r3, [pc, #252]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0ed      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003298:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800329c:	2b00      	cmp	r3, #0
 800329e:	d179      	bne.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80032a0:	4b39      	ldr	r3, [pc, #228]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032a2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80032a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80032ac:	4053      	eors	r3, r2
 80032ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d015      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80032b6:	4b34      	ldr	r3, [pc, #208]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032c2:	4b31      	ldr	r3, [pc, #196]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c6:	4a30      	ldr	r2, [pc, #192]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032cc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032d8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80032da:	4a2b      	ldr	r2, [pc, #172]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032dc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80032e0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80032e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80032ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032ee:	d118      	bne.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f0:	f7fe f84e 	bl	8001390 <HAL_GetTick>
 80032f4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032f8:	e00d      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fa:	f7fe f849 	bl	8001390 <HAL_GetTick>
 80032fe:	4602      	mov	r2, r0
 8003300:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003304:	1ad2      	subs	r2, r2, r3
 8003306:	f241 3388 	movw	r3, #5000	@ 0x1388
 800330a:	429a      	cmp	r2, r3
 800330c:	d903      	bls.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003314:	e005      	b.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003316:	4b1c      	ldr	r3, [pc, #112]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d0eb      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003326:	2b00      	cmp	r3, #0
 8003328:	d129      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800332a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800332e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003336:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800333a:	d10e      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800333c:	4b12      	ldr	r3, [pc, #72]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003348:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800334c:	091a      	lsrs	r2, r3, #4
 800334e:	4b10      	ldr	r3, [pc, #64]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003350:	4013      	ands	r3, r2
 8003352:	4a0d      	ldr	r2, [pc, #52]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003354:	430b      	orrs	r3, r1
 8003356:	6113      	str	r3, [r2, #16]
 8003358:	e005      	b.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800335a:	4b0b      	ldr	r3, [pc, #44]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	4a0a      	ldr	r2, [pc, #40]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003360:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003364:	6113      	str	r3, [r2, #16]
 8003366:	4b08      	ldr	r3, [pc, #32]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003368:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800336a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800336e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003372:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003376:	4a04      	ldr	r2, [pc, #16]	@ (8003388 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003378:	430b      	orrs	r3, r1
 800337a:	6713      	str	r3, [r2, #112]	@ 0x70
 800337c:	e00e      	b.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800337e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003382:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003386:	e009      	b.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003388:	58024400 	.word	0x58024400
 800338c:	58024800 	.word	0x58024800
 8003390:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003394:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003398:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800339c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033a4:	f002 0301 	and.w	r3, r2, #1
 80033a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80033ac:	2300      	movs	r3, #0
 80033ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80033b2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80033b6:	460b      	mov	r3, r1
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f000 8089 	beq.w	80034d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80033be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80033c4:	2b28      	cmp	r3, #40	@ 0x28
 80033c6:	d86b      	bhi.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80033c8:	a201      	add	r2, pc, #4	@ (adr r2, 80033d0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80033ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ce:	bf00      	nop
 80033d0:	080034a9 	.word	0x080034a9
 80033d4:	080034a1 	.word	0x080034a1
 80033d8:	080034a1 	.word	0x080034a1
 80033dc:	080034a1 	.word	0x080034a1
 80033e0:	080034a1 	.word	0x080034a1
 80033e4:	080034a1 	.word	0x080034a1
 80033e8:	080034a1 	.word	0x080034a1
 80033ec:	080034a1 	.word	0x080034a1
 80033f0:	08003475 	.word	0x08003475
 80033f4:	080034a1 	.word	0x080034a1
 80033f8:	080034a1 	.word	0x080034a1
 80033fc:	080034a1 	.word	0x080034a1
 8003400:	080034a1 	.word	0x080034a1
 8003404:	080034a1 	.word	0x080034a1
 8003408:	080034a1 	.word	0x080034a1
 800340c:	080034a1 	.word	0x080034a1
 8003410:	0800348b 	.word	0x0800348b
 8003414:	080034a1 	.word	0x080034a1
 8003418:	080034a1 	.word	0x080034a1
 800341c:	080034a1 	.word	0x080034a1
 8003420:	080034a1 	.word	0x080034a1
 8003424:	080034a1 	.word	0x080034a1
 8003428:	080034a1 	.word	0x080034a1
 800342c:	080034a1 	.word	0x080034a1
 8003430:	080034a9 	.word	0x080034a9
 8003434:	080034a1 	.word	0x080034a1
 8003438:	080034a1 	.word	0x080034a1
 800343c:	080034a1 	.word	0x080034a1
 8003440:	080034a1 	.word	0x080034a1
 8003444:	080034a1 	.word	0x080034a1
 8003448:	080034a1 	.word	0x080034a1
 800344c:	080034a1 	.word	0x080034a1
 8003450:	080034a9 	.word	0x080034a9
 8003454:	080034a1 	.word	0x080034a1
 8003458:	080034a1 	.word	0x080034a1
 800345c:	080034a1 	.word	0x080034a1
 8003460:	080034a1 	.word	0x080034a1
 8003464:	080034a1 	.word	0x080034a1
 8003468:	080034a1 	.word	0x080034a1
 800346c:	080034a1 	.word	0x080034a1
 8003470:	080034a9 	.word	0x080034a9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003478:	3308      	adds	r3, #8
 800347a:	2101      	movs	r1, #1
 800347c:	4618      	mov	r0, r3
 800347e:	f000 ffc3 	bl	8004408 <RCCEx_PLL2_Config>
 8003482:	4603      	mov	r3, r0
 8003484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003488:	e00f      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800348a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800348e:	3328      	adds	r3, #40	@ 0x28
 8003490:	2101      	movs	r1, #1
 8003492:	4618      	mov	r0, r3
 8003494:	f001 f86a 	bl	800456c <RCCEx_PLL3_Config>
 8003498:	4603      	mov	r3, r0
 800349a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800349e:	e004      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034a6:	e000      	b.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80034a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d10a      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80034b2:	4bbf      	ldr	r3, [pc, #764]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80034b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80034ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80034c0:	4abb      	ldr	r2, [pc, #748]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80034c2:	430b      	orrs	r3, r1
 80034c4:	6553      	str	r3, [r2, #84]	@ 0x54
 80034c6:	e003      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80034d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d8:	f002 0302 	and.w	r3, r2, #2
 80034dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034e0:	2300      	movs	r3, #0
 80034e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80034e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80034ea:	460b      	mov	r3, r1
 80034ec:	4313      	orrs	r3, r2
 80034ee:	d041      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80034f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034f6:	2b05      	cmp	r3, #5
 80034f8:	d824      	bhi.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80034fa:	a201      	add	r2, pc, #4	@ (adr r2, 8003500 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80034fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003500:	0800354d 	.word	0x0800354d
 8003504:	08003519 	.word	0x08003519
 8003508:	0800352f 	.word	0x0800352f
 800350c:	0800354d 	.word	0x0800354d
 8003510:	0800354d 	.word	0x0800354d
 8003514:	0800354d 	.word	0x0800354d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351c:	3308      	adds	r3, #8
 800351e:	2101      	movs	r1, #1
 8003520:	4618      	mov	r0, r3
 8003522:	f000 ff71 	bl	8004408 <RCCEx_PLL2_Config>
 8003526:	4603      	mov	r3, r0
 8003528:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800352c:	e00f      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800352e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003532:	3328      	adds	r3, #40	@ 0x28
 8003534:	2101      	movs	r1, #1
 8003536:	4618      	mov	r0, r3
 8003538:	f001 f818 	bl	800456c <RCCEx_PLL3_Config>
 800353c:	4603      	mov	r3, r0
 800353e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003542:	e004      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800354a:	e000      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800354c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800354e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10a      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003556:	4b96      	ldr	r3, [pc, #600]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800355a:	f023 0107 	bic.w	r1, r3, #7
 800355e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003562:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003564:	4a92      	ldr	r2, [pc, #584]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003566:	430b      	orrs	r3, r1
 8003568:	6553      	str	r3, [r2, #84]	@ 0x54
 800356a:	e003      	b.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800356c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003570:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003574:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357c:	f002 0304 	and.w	r3, r2, #4
 8003580:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003584:	2300      	movs	r3, #0
 8003586:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800358a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800358e:	460b      	mov	r3, r1
 8003590:	4313      	orrs	r3, r2
 8003592:	d044      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003598:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800359c:	2b05      	cmp	r3, #5
 800359e:	d825      	bhi.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80035a0:	a201      	add	r2, pc, #4	@ (adr r2, 80035a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80035a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a6:	bf00      	nop
 80035a8:	080035f5 	.word	0x080035f5
 80035ac:	080035c1 	.word	0x080035c1
 80035b0:	080035d7 	.word	0x080035d7
 80035b4:	080035f5 	.word	0x080035f5
 80035b8:	080035f5 	.word	0x080035f5
 80035bc:	080035f5 	.word	0x080035f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80035c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035c4:	3308      	adds	r3, #8
 80035c6:	2101      	movs	r1, #1
 80035c8:	4618      	mov	r0, r3
 80035ca:	f000 ff1d 	bl	8004408 <RCCEx_PLL2_Config>
 80035ce:	4603      	mov	r3, r0
 80035d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80035d4:	e00f      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80035d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035da:	3328      	adds	r3, #40	@ 0x28
 80035dc:	2101      	movs	r1, #1
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 ffc4 	bl	800456c <RCCEx_PLL3_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80035ea:	e004      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035f2:	e000      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80035f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10b      	bne.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035fe:	4b6c      	ldr	r3, [pc, #432]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003602:	f023 0107 	bic.w	r1, r3, #7
 8003606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800360a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800360e:	4a68      	ldr	r2, [pc, #416]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003610:	430b      	orrs	r3, r1
 8003612:	6593      	str	r3, [r2, #88]	@ 0x58
 8003614:	e003      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800361a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800361e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003626:	f002 0320 	and.w	r3, r2, #32
 800362a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800362e:	2300      	movs	r3, #0
 8003630:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003634:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003638:	460b      	mov	r3, r1
 800363a:	4313      	orrs	r3, r2
 800363c:	d055      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800363e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003646:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800364a:	d033      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800364c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003650:	d82c      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003652:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003656:	d02f      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800365c:	d826      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800365e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003662:	d02b      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003664:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003668:	d820      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800366a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800366e:	d012      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003670:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003674:	d81a      	bhi.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d022      	beq.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800367a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800367e:	d115      	bne.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003684:	3308      	adds	r3, #8
 8003686:	2100      	movs	r1, #0
 8003688:	4618      	mov	r0, r3
 800368a:	f000 febd 	bl	8004408 <RCCEx_PLL2_Config>
 800368e:	4603      	mov	r3, r0
 8003690:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003694:	e015      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369a:	3328      	adds	r3, #40	@ 0x28
 800369c:	2102      	movs	r1, #2
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 ff64 	bl	800456c <RCCEx_PLL3_Config>
 80036a4:	4603      	mov	r3, r0
 80036a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80036aa:	e00a      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036b2:	e006      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80036b4:	bf00      	nop
 80036b6:	e004      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80036b8:	bf00      	nop
 80036ba:	e002      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80036bc:	bf00      	nop
 80036be:	e000      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80036c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10b      	bne.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036ca:	4b39      	ldr	r3, [pc, #228]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80036cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80036d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036da:	4a35      	ldr	r2, [pc, #212]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80036dc:	430b      	orrs	r3, r1
 80036de:	6553      	str	r3, [r2, #84]	@ 0x54
 80036e0:	e003      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80036ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80036f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80036fa:	2300      	movs	r3, #0
 80036fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003700:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003704:	460b      	mov	r3, r1
 8003706:	4313      	orrs	r3, r2
 8003708:	d058      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800370a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003712:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003716:	d033      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003718:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800371c:	d82c      	bhi.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800371e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003722:	d02f      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003724:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003728:	d826      	bhi.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800372a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800372e:	d02b      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003730:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003734:	d820      	bhi.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003736:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800373a:	d012      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800373c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003740:	d81a      	bhi.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003742:	2b00      	cmp	r3, #0
 8003744:	d022      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003746:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800374a:	d115      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800374c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003750:	3308      	adds	r3, #8
 8003752:	2100      	movs	r1, #0
 8003754:	4618      	mov	r0, r3
 8003756:	f000 fe57 	bl	8004408 <RCCEx_PLL2_Config>
 800375a:	4603      	mov	r3, r0
 800375c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003760:	e015      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003766:	3328      	adds	r3, #40	@ 0x28
 8003768:	2102      	movs	r1, #2
 800376a:	4618      	mov	r0, r3
 800376c:	f000 fefe 	bl	800456c <RCCEx_PLL3_Config>
 8003770:	4603      	mov	r3, r0
 8003772:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003776:	e00a      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800377e:	e006      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003780:	bf00      	nop
 8003782:	e004      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003784:	bf00      	nop
 8003786:	e002      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003788:	bf00      	nop
 800378a:	e000      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800378c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800378e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003792:	2b00      	cmp	r3, #0
 8003794:	d10e      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003796:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800379a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800379e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037a6:	4a02      	ldr	r2, [pc, #8]	@ (80037b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037a8:	430b      	orrs	r3, r1
 80037aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80037ac:	e006      	b.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80037ae:	bf00      	nop
 80037b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80037bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80037c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037cc:	2300      	movs	r3, #0
 80037ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037d2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80037d6:	460b      	mov	r3, r1
 80037d8:	4313      	orrs	r3, r2
 80037da:	d055      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80037dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80037e4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80037e8:	d033      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80037ea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80037ee:	d82c      	bhi.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80037f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037f4:	d02f      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80037f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037fa:	d826      	bhi.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80037fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003800:	d02b      	beq.n	800385a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003802:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003806:	d820      	bhi.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003808:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800380c:	d012      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800380e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003812:	d81a      	bhi.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003814:	2b00      	cmp	r3, #0
 8003816:	d022      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003818:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800381c:	d115      	bne.n	800384a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800381e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003822:	3308      	adds	r3, #8
 8003824:	2100      	movs	r1, #0
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fdee 	bl	8004408 <RCCEx_PLL2_Config>
 800382c:	4603      	mov	r3, r0
 800382e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003832:	e015      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	3328      	adds	r3, #40	@ 0x28
 800383a:	2102      	movs	r1, #2
 800383c:	4618      	mov	r0, r3
 800383e:	f000 fe95 	bl	800456c <RCCEx_PLL3_Config>
 8003842:	4603      	mov	r3, r0
 8003844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003848:	e00a      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003850:	e006      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003852:	bf00      	nop
 8003854:	e004      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003856:	bf00      	nop
 8003858:	e002      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800385a:	bf00      	nop
 800385c:	e000      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800385e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003860:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10b      	bne.n	8003880 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003868:	4ba1      	ldr	r3, [pc, #644]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800386a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003870:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003874:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003878:	4a9d      	ldr	r2, [pc, #628]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800387a:	430b      	orrs	r3, r1
 800387c:	6593      	str	r3, [r2, #88]	@ 0x58
 800387e:	e003      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003880:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003884:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003890:	f002 0308 	and.w	r3, r2, #8
 8003894:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003898:	2300      	movs	r3, #0
 800389a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800389e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80038a2:	460b      	mov	r3, r1
 80038a4:	4313      	orrs	r3, r2
 80038a6:	d01e      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ba:	3328      	adds	r3, #40	@ 0x28
 80038bc:	2102      	movs	r1, #2
 80038be:	4618      	mov	r0, r3
 80038c0:	f000 fe54 	bl	800456c <RCCEx_PLL3_Config>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d002      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80038d0:	4b87      	ldr	r3, [pc, #540]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80038d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038e0:	4a83      	ldr	r2, [pc, #524]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038e2:	430b      	orrs	r3, r1
 80038e4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ee:	f002 0310 	and.w	r3, r2, #16
 80038f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038f6:	2300      	movs	r3, #0
 80038f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80038fc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003900:	460b      	mov	r3, r1
 8003902:	4313      	orrs	r3, r2
 8003904:	d01e      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800390e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003912:	d10c      	bne.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003918:	3328      	adds	r3, #40	@ 0x28
 800391a:	2102      	movs	r1, #2
 800391c:	4618      	mov	r0, r3
 800391e:	f000 fe25 	bl	800456c <RCCEx_PLL3_Config>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d002      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800392e:	4b70      	ldr	r3, [pc, #448]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003932:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800393e:	4a6c      	ldr	r2, [pc, #432]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003940:	430b      	orrs	r3, r1
 8003942:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003950:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003954:	2300      	movs	r3, #0
 8003956:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800395a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800395e:	460b      	mov	r3, r1
 8003960:	4313      	orrs	r3, r2
 8003962:	d03e      	beq.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003968:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800396c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003970:	d022      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003972:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003976:	d81b      	bhi.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800397c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003980:	d00b      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003982:	e015      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	3308      	adds	r3, #8
 800398a:	2100      	movs	r1, #0
 800398c:	4618      	mov	r0, r3
 800398e:	f000 fd3b 	bl	8004408 <RCCEx_PLL2_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003998:	e00f      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800399a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800399e:	3328      	adds	r3, #40	@ 0x28
 80039a0:	2102      	movs	r1, #2
 80039a2:	4618      	mov	r0, r3
 80039a4:	f000 fde2 	bl	800456c <RCCEx_PLL3_Config>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80039ae:	e004      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039b6:	e000      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80039b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10b      	bne.n	80039da <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039c2:	4b4b      	ldr	r3, [pc, #300]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80039ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039d2:	4a47      	ldr	r2, [pc, #284]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039d4:	430b      	orrs	r3, r1
 80039d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d8:	e003      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80039ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80039f0:	2300      	movs	r3, #0
 80039f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80039f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80039f8:	460b      	mov	r3, r1
 80039fa:	4313      	orrs	r3, r2
 80039fc:	d03b      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80039fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a06:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a0a:	d01f      	beq.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003a0c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a10:	d818      	bhi.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003a12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a16:	d003      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003a18:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a1c:	d007      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003a1e:	e011      	b.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a20:	4b33      	ldr	r3, [pc, #204]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a24:	4a32      	ldr	r2, [pc, #200]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a2c:	e00f      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a32:	3328      	adds	r3, #40	@ 0x28
 8003a34:	2101      	movs	r1, #1
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 fd98 	bl	800456c <RCCEx_PLL3_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003a42:	e004      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a4a:	e000      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003a4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d10b      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a56:	4b26      	ldr	r3, [pc, #152]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a66:	4a22      	ldr	r2, [pc, #136]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a6c:	e003      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003a82:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a84:	2300      	movs	r3, #0
 8003a86:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a88:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	d034      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d003      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003a9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa0:	d007      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003aa2:	e011      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aa4:	4b12      	ldr	r3, [pc, #72]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa8:	4a11      	ldr	r2, [pc, #68]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003aaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003ab0:	e00e      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab6:	3308      	adds	r3, #8
 8003ab8:	2102      	movs	r1, #2
 8003aba:	4618      	mov	r0, r3
 8003abc:	f000 fca4 	bl	8004408 <RCCEx_PLL2_Config>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003ac6:	e003      	b.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ace:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10d      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003ad8:	4b05      	ldr	r3, [pc, #20]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003adc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ae6:	4a02      	ldr	r2, [pc, #8]	@ (8003af0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aec:	e006      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003aee:	bf00      	nop
 8003af0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b0e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003b12:	460b      	mov	r3, r1
 8003b14:	4313      	orrs	r3, r2
 8003b16:	d00c      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1c:	3328      	adds	r3, #40	@ 0x28
 8003b1e:	2102      	movs	r1, #2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 fd23 	bl	800456c <RCCEx_PLL3_Config>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d002      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b3a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003b3e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b40:	2300      	movs	r3, #0
 8003b42:	667b      	str	r3, [r7, #100]	@ 0x64
 8003b44:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003b48:	460b      	mov	r3, r1
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	d038      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b5a:	d018      	beq.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003b5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b60:	d811      	bhi.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003b62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b66:	d014      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b6c:	d80b      	bhi.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d011      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b76:	d106      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b78:	4bc3      	ldr	r3, [pc, #780]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7c:	4ac2      	ldr	r2, [pc, #776]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b84:	e008      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b8c:	e004      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003b8e:	bf00      	nop
 8003b90:	e002      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003b92:	bf00      	nop
 8003b94:	e000      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003b96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d10b      	bne.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ba0:	4bb9      	ldr	r3, [pc, #740]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ba4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bb0:	4ab5      	ldr	r2, [pc, #724]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bb2:	430b      	orrs	r3, r1
 8003bb4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003bb6:	e003      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bb8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bbc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003bc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003bcc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003bce:	2300      	movs	r3, #0
 8003bd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003bd2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	d009      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003bdc:	4baa      	ldr	r3, [pc, #680]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003be4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003be8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bea:	4aa7      	ldr	r2, [pc, #668]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bec:	430b      	orrs	r3, r1
 8003bee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003bfc:	653b      	str	r3, [r7, #80]	@ 0x50
 8003bfe:	2300      	movs	r3, #0
 8003c00:	657b      	str	r3, [r7, #84]	@ 0x54
 8003c02:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003c06:	460b      	mov	r3, r1
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	d00a      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003c0c:	4b9e      	ldr	r3, [pc, #632]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c18:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003c1c:	4a9a      	ldr	r2, [pc, #616]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003c2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c30:	2300      	movs	r3, #0
 8003c32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c34:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	d009      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c3e:	4b92      	ldr	r3, [pc, #584]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c42:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c4c:	4a8e      	ldr	r2, [pc, #568]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c4e:	430b      	orrs	r3, r1
 8003c50:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003c5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c60:	2300      	movs	r3, #0
 8003c62:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c64:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	d00e      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c6e:	4b86      	ldr	r3, [pc, #536]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	4a85      	ldr	r2, [pc, #532]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c74:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c78:	6113      	str	r3, [r2, #16]
 8003c7a:	4b83      	ldr	r3, [pc, #524]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c7c:	6919      	ldr	r1, [r3, #16]
 8003c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003c86:	4a80      	ldr	r2, [pc, #512]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c88:	430b      	orrs	r3, r1
 8003c8a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c94:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003c98:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c9e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	d009      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003ca8:	4b77      	ldr	r3, [pc, #476]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003caa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003cb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb6:	4a74      	ldr	r2, [pc, #464]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cb8:	430b      	orrs	r3, r1
 8003cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003cc8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cca:	2300      	movs	r3, #0
 8003ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	d00a      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cd8:	4b6b      	ldr	r3, [pc, #428]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cdc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003ce8:	4a67      	ldr	r2, [pc, #412]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003cea:	430b      	orrs	r3, r1
 8003cec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d00:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003d04:	460b      	mov	r3, r1
 8003d06:	4313      	orrs	r3, r2
 8003d08:	d011      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0e:	3308      	adds	r3, #8
 8003d10:	2100      	movs	r1, #0
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 fb78 	bl	8004408 <RCCEx_PLL2_Config>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d36:	2100      	movs	r1, #0
 8003d38:	6239      	str	r1, [r7, #32]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d40:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003d44:	460b      	mov	r3, r1
 8003d46:	4313      	orrs	r3, r2
 8003d48:	d011      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4e:	3308      	adds	r3, #8
 8003d50:	2101      	movs	r1, #1
 8003d52:	4618      	mov	r0, r3
 8003d54:	f000 fb58 	bl	8004408 <RCCEx_PLL2_Config>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	2100      	movs	r1, #0
 8003d78:	61b9      	str	r1, [r7, #24]
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	61fb      	str	r3, [r7, #28]
 8003d80:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d84:	460b      	mov	r3, r1
 8003d86:	4313      	orrs	r3, r2
 8003d88:	d011      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8e:	3308      	adds	r3, #8
 8003d90:	2102      	movs	r1, #2
 8003d92:	4618      	mov	r0, r3
 8003d94:	f000 fb38 	bl	8004408 <RCCEx_PLL2_Config>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d003      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003daa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db6:	2100      	movs	r1, #0
 8003db8:	6139      	str	r1, [r7, #16]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	617b      	str	r3, [r7, #20]
 8003dc0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	d011      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dce:	3328      	adds	r3, #40	@ 0x28
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fbca 	bl	800456c <RCCEx_PLL3_Config>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003dde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d003      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003de6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003dee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df6:	2100      	movs	r1, #0
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003e04:	460b      	mov	r3, r1
 8003e06:	4313      	orrs	r3, r2
 8003e08:	d011      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0e:	3328      	adds	r3, #40	@ 0x28
 8003e10:	2101      	movs	r1, #1
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 fbaa 	bl	800456c <RCCEx_PLL3_Config>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003e1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003e2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e36:	2100      	movs	r1, #0
 8003e38:	6039      	str	r1, [r7, #0]
 8003e3a:	f003 0320 	and.w	r3, r3, #32
 8003e3e:	607b      	str	r3, [r7, #4]
 8003e40:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003e44:	460b      	mov	r3, r1
 8003e46:	4313      	orrs	r3, r2
 8003e48:	d011      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e4e:	3328      	adds	r3, #40	@ 0x28
 8003e50:	2102      	movs	r1, #2
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fb8a 	bl	800456c <RCCEx_PLL3_Config>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003e6e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003e76:	2300      	movs	r3, #0
 8003e78:	e000      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003e82:	46bd      	mov	sp, r7
 8003e84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e88:	58024400 	.word	0x58024400

08003e8c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003e90:	f7fe fd96 	bl	80029c0 <HAL_RCC_GetHCLKFreq>
 8003e94:	4602      	mov	r2, r0
 8003e96:	4b06      	ldr	r3, [pc, #24]	@ (8003eb0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003e98:	6a1b      	ldr	r3, [r3, #32]
 8003e9a:	091b      	lsrs	r3, r3, #4
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	4904      	ldr	r1, [pc, #16]	@ (8003eb4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003ea2:	5ccb      	ldrb	r3, [r1, r3]
 8003ea4:	f003 031f 	and.w	r3, r3, #31
 8003ea8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	bd80      	pop	{r7, pc}
 8003eb0:	58024400 	.word	0x58024400
 8003eb4:	08005ba4 	.word	0x08005ba4

08003eb8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b089      	sub	sp, #36	@ 0x24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ec0:	4ba1      	ldr	r3, [pc, #644]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec4:	f003 0303 	and.w	r3, r3, #3
 8003ec8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003eca:	4b9f      	ldr	r3, [pc, #636]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ece:	0b1b      	lsrs	r3, r3, #12
 8003ed0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ed4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003ed6:	4b9c      	ldr	r3, [pc, #624]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eda:	091b      	lsrs	r3, r3, #4
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003ee2:	4b99      	ldr	r3, [pc, #612]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee6:	08db      	lsrs	r3, r3, #3
 8003ee8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	fb02 f303 	mul.w	r3, r2, r3
 8003ef2:	ee07 3a90 	vmov	s15, r3
 8003ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003efa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	f000 8111 	beq.w	8004128 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	f000 8083 	beq.w	8004014 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	f200 80a1 	bhi.w	8004058 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d003      	beq.n	8003f24 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003f1c:	69bb      	ldr	r3, [r7, #24]
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d056      	beq.n	8003fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003f22:	e099      	b.n	8004058 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f24:	4b88      	ldr	r3, [pc, #544]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0320 	and.w	r3, r3, #32
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d02d      	beq.n	8003f8c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003f30:	4b85      	ldr	r3, [pc, #532]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	08db      	lsrs	r3, r3, #3
 8003f36:	f003 0303 	and.w	r3, r3, #3
 8003f3a:	4a84      	ldr	r2, [pc, #528]	@ (800414c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f40:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	ee07 3a90 	vmov	s15, r3
 8003f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	ee07 3a90 	vmov	s15, r3
 8003f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f5a:	4b7b      	ldr	r3, [pc, #492]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f62:	ee07 3a90 	vmov	s15, r3
 8003f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f6e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003f8a:	e087      	b.n	800409c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	ee07 3a90 	vmov	s15, r3
 8003f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f96:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004154 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f9e:	4b6a      	ldr	r3, [pc, #424]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa6:	ee07 3a90 	vmov	s15, r3
 8003faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fb2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fce:	e065      	b.n	800409c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	ee07 3a90 	vmov	s15, r3
 8003fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fda:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004158 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fe2:	4b59      	ldr	r3, [pc, #356]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fea:	ee07 3a90 	vmov	s15, r3
 8003fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ff6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800400a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800400e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004012:	e043      	b.n	800409c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	ee07 3a90 	vmov	s15, r3
 800401a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800401e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800415c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004026:	4b48      	ldr	r3, [pc, #288]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800402a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800402e:	ee07 3a90 	vmov	s15, r3
 8004032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004036:	ed97 6a03 	vldr	s12, [r7, #12]
 800403a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800403e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800404a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800404e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004056:	e021      	b.n	800409c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004062:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004158 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800406a:	4b37      	ldr	r3, [pc, #220]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800406c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004072:	ee07 3a90 	vmov	s15, r3
 8004076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800407a:	ed97 6a03 	vldr	s12, [r7, #12]
 800407e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004150 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800408a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800408e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800409a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800409c:	4b2a      	ldr	r3, [pc, #168]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800409e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040a0:	0a5b      	lsrs	r3, r3, #9
 80040a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040a6:	ee07 3a90 	vmov	s15, r3
 80040aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80040ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040c2:	ee17 2a90 	vmov	r2, s15
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80040ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ce:	0c1b      	lsrs	r3, r3, #16
 80040d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040d4:	ee07 3a90 	vmov	s15, r3
 80040d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80040e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040f0:	ee17 2a90 	vmov	r2, s15
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80040f8:	4b13      	ldr	r3, [pc, #76]	@ (8004148 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fc:	0e1b      	lsrs	r3, r3, #24
 80040fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004102:	ee07 3a90 	vmov	s15, r3
 8004106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800410a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800410e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004112:	edd7 6a07 	vldr	s13, [r7, #28]
 8004116:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800411a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800411e:	ee17 2a90 	vmov	r2, s15
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004126:	e008      	b.n	800413a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	609a      	str	r2, [r3, #8]
}
 800413a:	bf00      	nop
 800413c:	3724      	adds	r7, #36	@ 0x24
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	58024400 	.word	0x58024400
 800414c:	03d09000 	.word	0x03d09000
 8004150:	46000000 	.word	0x46000000
 8004154:	4c742400 	.word	0x4c742400
 8004158:	4a742400 	.word	0x4a742400
 800415c:	4af42400 	.word	0x4af42400

08004160 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004160:	b480      	push	{r7}
 8004162:	b089      	sub	sp, #36	@ 0x24
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004168:	4ba1      	ldr	r3, [pc, #644]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800416a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800416c:	f003 0303 	and.w	r3, r3, #3
 8004170:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004172:	4b9f      	ldr	r3, [pc, #636]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004176:	0d1b      	lsrs	r3, r3, #20
 8004178:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800417c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800417e:	4b9c      	ldr	r3, [pc, #624]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004182:	0a1b      	lsrs	r3, r3, #8
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800418a:	4b99      	ldr	r3, [pc, #612]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	08db      	lsrs	r3, r3, #3
 8004190:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	ee07 3a90 	vmov	s15, r3
 800419e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8111 	beq.w	80043d0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	f000 8083 	beq.w	80042bc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	f200 80a1 	bhi.w	8004300 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d003      	beq.n	80041cc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d056      	beq.n	8004278 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80041ca:	e099      	b.n	8004300 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041cc:	4b88      	ldr	r3, [pc, #544]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0320 	and.w	r3, r3, #32
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d02d      	beq.n	8004234 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80041d8:	4b85      	ldr	r3, [pc, #532]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	08db      	lsrs	r3, r3, #3
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	4a84      	ldr	r2, [pc, #528]	@ (80043f4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80041e4:	fa22 f303 	lsr.w	r3, r2, r3
 80041e8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	ee07 3a90 	vmov	s15, r3
 80041f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004202:	4b7b      	ldr	r3, [pc, #492]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800420a:	ee07 3a90 	vmov	s15, r3
 800420e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004212:	ed97 6a03 	vldr	s12, [r7, #12]
 8004216:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800421a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800421e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800422a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800422e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004232:	e087      	b.n	8004344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	ee07 3a90 	vmov	s15, r3
 800423a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800423e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80043fc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004246:	4b6a      	ldr	r3, [pc, #424]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004256:	ed97 6a03 	vldr	s12, [r7, #12]
 800425a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800425e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800426a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800426e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004276:	e065      	b.n	8004344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	ee07 3a90 	vmov	s15, r3
 800427e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004282:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004400 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800428a:	4b59      	ldr	r3, [pc, #356]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800428c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004292:	ee07 3a90 	vmov	s15, r3
 8004296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800429a:	ed97 6a03 	vldr	s12, [r7, #12]
 800429e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042ba:	e043      	b.n	8004344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	ee07 3a90 	vmov	s15, r3
 80042c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042c6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004404 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80042ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ce:	4b48      	ldr	r3, [pc, #288]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042d6:	ee07 3a90 	vmov	s15, r3
 80042da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042de:	ed97 6a03 	vldr	s12, [r7, #12]
 80042e2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042fe:	e021      	b.n	8004344 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	ee07 3a90 	vmov	s15, r3
 8004306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800430a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004400 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800430e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004312:	4b37      	ldr	r3, [pc, #220]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800431a:	ee07 3a90 	vmov	s15, r3
 800431e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004322:	ed97 6a03 	vldr	s12, [r7, #12]
 8004326:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80043f8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800432a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800432e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004332:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800433a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800433e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004342:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004344:	4b2a      	ldr	r3, [pc, #168]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004348:	0a5b      	lsrs	r3, r3, #9
 800434a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800434e:	ee07 3a90 	vmov	s15, r3
 8004352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004356:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800435a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800435e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004362:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004366:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800436a:	ee17 2a90 	vmov	r2, s15
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004372:	4b1f      	ldr	r3, [pc, #124]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004376:	0c1b      	lsrs	r3, r3, #16
 8004378:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800437c:	ee07 3a90 	vmov	s15, r3
 8004380:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004384:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004388:	ee37 7a87 	vadd.f32	s14, s15, s14
 800438c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004390:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004394:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004398:	ee17 2a90 	vmov	r2, s15
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80043a0:	4b13      	ldr	r3, [pc, #76]	@ (80043f0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a4:	0e1b      	lsrs	r3, r3, #24
 80043a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043aa:	ee07 3a90 	vmov	s15, r3
 80043ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80043b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80043ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80043be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80043c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043c6:	ee17 2a90 	vmov	r2, s15
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80043ce:	e008      	b.n	80043e2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	609a      	str	r2, [r3, #8]
}
 80043e2:	bf00      	nop
 80043e4:	3724      	adds	r7, #36	@ 0x24
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	58024400 	.word	0x58024400
 80043f4:	03d09000 	.word	0x03d09000
 80043f8:	46000000 	.word	0x46000000
 80043fc:	4c742400 	.word	0x4c742400
 8004400:	4a742400 	.word	0x4a742400
 8004404:	4af42400 	.word	0x4af42400

08004408 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
 8004410:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004412:	2300      	movs	r3, #0
 8004414:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004416:	4b53      	ldr	r3, [pc, #332]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 8004418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800441a:	f003 0303 	and.w	r3, r3, #3
 800441e:	2b03      	cmp	r3, #3
 8004420:	d101      	bne.n	8004426 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e099      	b.n	800455a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004426:	4b4f      	ldr	r3, [pc, #316]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a4e      	ldr	r2, [pc, #312]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800442c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004430:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004432:	f7fc ffad 	bl	8001390 <HAL_GetTick>
 8004436:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004438:	e008      	b.n	800444c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800443a:	f7fc ffa9 	bl	8001390 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e086      	b.n	800455a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800444c:	4b45      	ldr	r3, [pc, #276]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1f0      	bne.n	800443a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004458:	4b42      	ldr	r3, [pc, #264]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800445a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800445c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	031b      	lsls	r3, r3, #12
 8004466:	493f      	ldr	r1, [pc, #252]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 8004468:	4313      	orrs	r3, r2
 800446a:	628b      	str	r3, [r1, #40]	@ 0x28
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	3b01      	subs	r3, #1
 8004472:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	3b01      	subs	r3, #1
 800447c:	025b      	lsls	r3, r3, #9
 800447e:	b29b      	uxth	r3, r3
 8004480:	431a      	orrs	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	3b01      	subs	r3, #1
 8004488:	041b      	lsls	r3, r3, #16
 800448a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800448e:	431a      	orrs	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	3b01      	subs	r3, #1
 8004496:	061b      	lsls	r3, r3, #24
 8004498:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800449c:	4931      	ldr	r1, [pc, #196]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80044a2:	4b30      	ldr	r3, [pc, #192]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	492d      	ldr	r1, [pc, #180]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80044b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	f023 0220 	bic.w	r2, r3, #32
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	4928      	ldr	r1, [pc, #160]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80044c6:	4b27      	ldr	r3, [pc, #156]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	4a26      	ldr	r2, [pc, #152]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044cc:	f023 0310 	bic.w	r3, r3, #16
 80044d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80044d2:	4b24      	ldr	r3, [pc, #144]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80044d6:	4b24      	ldr	r3, [pc, #144]	@ (8004568 <RCCEx_PLL2_Config+0x160>)
 80044d8:	4013      	ands	r3, r2
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	69d2      	ldr	r2, [r2, #28]
 80044de:	00d2      	lsls	r2, r2, #3
 80044e0:	4920      	ldr	r1, [pc, #128]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80044e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ea:	4a1e      	ldr	r2, [pc, #120]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044ec:	f043 0310 	orr.w	r3, r3, #16
 80044f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d106      	bne.n	8004506 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80044f8:	4b1a      	ldr	r3, [pc, #104]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044fc:	4a19      	ldr	r2, [pc, #100]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 80044fe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004502:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004504:	e00f      	b.n	8004526 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b01      	cmp	r3, #1
 800450a:	d106      	bne.n	800451a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800450c:	4b15      	ldr	r3, [pc, #84]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800450e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004510:	4a14      	ldr	r2, [pc, #80]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 8004512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004516:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004518:	e005      	b.n	8004526 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800451a:	4b12      	ldr	r3, [pc, #72]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800451c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451e:	4a11      	ldr	r2, [pc, #68]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 8004520:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004524:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004526:	4b0f      	ldr	r3, [pc, #60]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a0e      	ldr	r2, [pc, #56]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800452c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004530:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004532:	f7fc ff2d 	bl	8001390 <HAL_GetTick>
 8004536:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004538:	e008      	b.n	800454c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800453a:	f7fc ff29 	bl	8001390 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	2b02      	cmp	r3, #2
 8004546:	d901      	bls.n	800454c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e006      	b.n	800455a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800454c:	4b05      	ldr	r3, [pc, #20]	@ (8004564 <RCCEx_PLL2_Config+0x15c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f0      	beq.n	800453a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004558:	7bfb      	ldrb	r3, [r7, #15]
}
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	58024400 	.word	0x58024400
 8004568:	ffff0007 	.word	0xffff0007

0800456c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004576:	2300      	movs	r3, #0
 8004578:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800457a:	4b53      	ldr	r3, [pc, #332]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800457c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	2b03      	cmp	r3, #3
 8004584:	d101      	bne.n	800458a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e099      	b.n	80046be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800458a:	4b4f      	ldr	r3, [pc, #316]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a4e      	ldr	r2, [pc, #312]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004590:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004594:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004596:	f7fc fefb 	bl	8001390 <HAL_GetTick>
 800459a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800459c:	e008      	b.n	80045b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800459e:	f7fc fef7 	bl	8001390 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e086      	b.n	80046be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80045b0:	4b45      	ldr	r3, [pc, #276]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1f0      	bne.n	800459e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80045bc:	4b42      	ldr	r3, [pc, #264]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 80045be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	051b      	lsls	r3, r3, #20
 80045ca:	493f      	ldr	r1, [pc, #252]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	3b01      	subs	r3, #1
 80045d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	3b01      	subs	r3, #1
 80045e0:	025b      	lsls	r3, r3, #9
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	431a      	orrs	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	3b01      	subs	r3, #1
 80045ec:	041b      	lsls	r3, r3, #16
 80045ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	3b01      	subs	r3, #1
 80045fa:	061b      	lsls	r3, r3, #24
 80045fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004600:	4931      	ldr	r1, [pc, #196]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004602:	4313      	orrs	r3, r2
 8004604:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004606:	4b30      	ldr	r3, [pc, #192]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	492d      	ldr	r1, [pc, #180]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004614:	4313      	orrs	r3, r2
 8004616:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004618:	4b2b      	ldr	r3, [pc, #172]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800461a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800461c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	699b      	ldr	r3, [r3, #24]
 8004624:	4928      	ldr	r1, [pc, #160]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004626:	4313      	orrs	r3, r2
 8004628:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800462a:	4b27      	ldr	r3, [pc, #156]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800462c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800462e:	4a26      	ldr	r2, [pc, #152]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004630:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004634:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004636:	4b24      	ldr	r3, [pc, #144]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004638:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800463a:	4b24      	ldr	r3, [pc, #144]	@ (80046cc <RCCEx_PLL3_Config+0x160>)
 800463c:	4013      	ands	r3, r2
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	69d2      	ldr	r2, [r2, #28]
 8004642:	00d2      	lsls	r2, r2, #3
 8004644:	4920      	ldr	r1, [pc, #128]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004646:	4313      	orrs	r3, r2
 8004648:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800464a:	4b1f      	ldr	r3, [pc, #124]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464e:	4a1e      	ldr	r2, [pc, #120]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004654:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d106      	bne.n	800466a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800465c:	4b1a      	ldr	r3, [pc, #104]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800465e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004660:	4a19      	ldr	r2, [pc, #100]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004662:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004666:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004668:	e00f      	b.n	800468a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b01      	cmp	r3, #1
 800466e:	d106      	bne.n	800467e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004670:	4b15      	ldr	r3, [pc, #84]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	4a14      	ldr	r2, [pc, #80]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004676:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800467a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800467c:	e005      	b.n	800468a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800467e:	4b12      	ldr	r3, [pc, #72]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004682:	4a11      	ldr	r2, [pc, #68]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004684:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004688:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800468a:	4b0f      	ldr	r3, [pc, #60]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a0e      	ldr	r2, [pc, #56]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 8004690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004694:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004696:	f7fc fe7b 	bl	8001390 <HAL_GetTick>
 800469a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800469c:	e008      	b.n	80046b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800469e:	f7fc fe77 	bl	8001390 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d901      	bls.n	80046b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e006      	b.n	80046be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80046b0:	4b05      	ldr	r3, [pc, #20]	@ (80046c8 <RCCEx_PLL3_Config+0x15c>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d0f0      	beq.n	800469e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80046bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	58024400 	.word	0x58024400
 80046cc:	ffff0007 	.word	0xffff0007

080046d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e042      	b.n	8004768 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d106      	bne.n	80046fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f7fc f9b3 	bl	8000a60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2224      	movs	r2, #36	@ 0x24
 80046fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f022 0201 	bic.w	r2, r2, #1
 8004710:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004716:	2b00      	cmp	r3, #0
 8004718:	d002      	beq.n	8004720 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 fee6 	bl	80054ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 f97b 	bl	8004a1c <UART_SetConfig>
 8004726:	4603      	mov	r3, r0
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e01b      	b.n	8004768 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	685a      	ldr	r2, [r3, #4]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800473e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689a      	ldr	r2, [r3, #8]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800474e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 0201 	orr.w	r2, r2, #1
 800475e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 ff65 	bl	8005630 <UART_CheckIdleState>
 8004766:	4603      	mov	r3, r0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3708      	adds	r7, #8
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b08a      	sub	sp, #40	@ 0x28
 8004774:	af02      	add	r7, sp, #8
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	603b      	str	r3, [r7, #0]
 800477c:	4613      	mov	r3, r2
 800477e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004786:	2b20      	cmp	r3, #32
 8004788:	d17b      	bne.n	8004882 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <HAL_UART_Transmit+0x26>
 8004790:	88fb      	ldrh	r3, [r7, #6]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e074      	b.n	8004884 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2221      	movs	r2, #33	@ 0x21
 80047a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047aa:	f7fc fdf1 	bl	8001390 <HAL_GetTick>
 80047ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	88fa      	ldrh	r2, [r7, #6]
 80047b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	88fa      	ldrh	r2, [r7, #6]
 80047bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047c8:	d108      	bne.n	80047dc <HAL_UART_Transmit+0x6c>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d104      	bne.n	80047dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80047d2:	2300      	movs	r3, #0
 80047d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	61bb      	str	r3, [r7, #24]
 80047da:	e003      	b.n	80047e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047e0:	2300      	movs	r3, #0
 80047e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80047e4:	e030      	b.n	8004848 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2200      	movs	r2, #0
 80047ee:	2180      	movs	r1, #128	@ 0x80
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 ffc7 	bl	8005784 <UART_WaitOnFlagUntilTimeout>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2220      	movs	r2, #32
 8004800:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e03d      	b.n	8004884 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d10b      	bne.n	8004826 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	881b      	ldrh	r3, [r3, #0]
 8004812:	461a      	mov	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800481c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	3302      	adds	r3, #2
 8004822:	61bb      	str	r3, [r7, #24]
 8004824:	e007      	b.n	8004836 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	781a      	ldrb	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004830:	69fb      	ldr	r3, [r7, #28]
 8004832:	3301      	adds	r3, #1
 8004834:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800484e:	b29b      	uxth	r3, r3
 8004850:	2b00      	cmp	r3, #0
 8004852:	d1c8      	bne.n	80047e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	2200      	movs	r2, #0
 800485c:	2140      	movs	r1, #64	@ 0x40
 800485e:	68f8      	ldr	r0, [r7, #12]
 8004860:	f000 ff90 	bl	8005784 <UART_WaitOnFlagUntilTimeout>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d005      	beq.n	8004876 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2220      	movs	r2, #32
 800486e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e006      	b.n	8004884 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2220      	movs	r2, #32
 800487a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800487e:	2300      	movs	r3, #0
 8004880:	e000      	b.n	8004884 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004882:	2302      	movs	r3, #2
  }
}
 8004884:	4618      	mov	r0, r3
 8004886:	3720      	adds	r7, #32
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	@ 0x28
 8004890:	af02      	add	r7, sp, #8
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	603b      	str	r3, [r7, #0]
 8004898:	4613      	mov	r3, r2
 800489a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048a2:	2b20      	cmp	r3, #32
 80048a4:	f040 80b5 	bne.w	8004a12 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d002      	beq.n	80048b4 <HAL_UART_Receive+0x28>
 80048ae:	88fb      	ldrh	r3, [r7, #6]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d101      	bne.n	80048b8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e0ad      	b.n	8004a14 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2222      	movs	r2, #34	@ 0x22
 80048c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048ce:	f7fc fd5f 	bl	8001390 <HAL_GetTick>
 80048d2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	88fa      	ldrh	r2, [r7, #6]
 80048d8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	88fa      	ldrh	r2, [r7, #6]
 80048e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ec:	d10e      	bne.n	800490c <HAL_UART_Receive+0x80>
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d105      	bne.n	8004902 <HAL_UART_Receive+0x76>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80048fc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004900:	e02d      	b.n	800495e <HAL_UART_Receive+0xd2>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	22ff      	movs	r2, #255	@ 0xff
 8004906:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800490a:	e028      	b.n	800495e <HAL_UART_Receive+0xd2>
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d10d      	bne.n	8004930 <HAL_UART_Receive+0xa4>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d104      	bne.n	8004926 <HAL_UART_Receive+0x9a>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	22ff      	movs	r2, #255	@ 0xff
 8004920:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004924:	e01b      	b.n	800495e <HAL_UART_Receive+0xd2>
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	227f      	movs	r2, #127	@ 0x7f
 800492a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800492e:	e016      	b.n	800495e <HAL_UART_Receive+0xd2>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004938:	d10d      	bne.n	8004956 <HAL_UART_Receive+0xca>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d104      	bne.n	800494c <HAL_UART_Receive+0xc0>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	227f      	movs	r2, #127	@ 0x7f
 8004946:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800494a:	e008      	b.n	800495e <HAL_UART_Receive+0xd2>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	223f      	movs	r2, #63	@ 0x3f
 8004950:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004954:	e003      	b.n	800495e <HAL_UART_Receive+0xd2>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8004964:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800496e:	d108      	bne.n	8004982 <HAL_UART_Receive+0xf6>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d104      	bne.n	8004982 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004978:	2300      	movs	r3, #0
 800497a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	61bb      	str	r3, [r7, #24]
 8004980:	e003      	b.n	800498a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004986:	2300      	movs	r3, #0
 8004988:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800498a:	e036      	b.n	80049fa <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	9300      	str	r3, [sp, #0]
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	2200      	movs	r2, #0
 8004994:	2120      	movs	r1, #32
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 fef4 	bl	8005784 <UART_WaitOnFlagUntilTimeout>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d005      	beq.n	80049ae <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2220      	movs	r2, #32
 80049a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e032      	b.n	8004a14 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d10c      	bne.n	80049ce <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ba:	b29a      	uxth	r2, r3
 80049bc:	8a7b      	ldrh	r3, [r7, #18]
 80049be:	4013      	ands	r3, r2
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	69bb      	ldr	r3, [r7, #24]
 80049c4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80049c6:	69bb      	ldr	r3, [r7, #24]
 80049c8:	3302      	adds	r3, #2
 80049ca:	61bb      	str	r3, [r7, #24]
 80049cc:	e00c      	b.n	80049e8 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	b2da      	uxtb	r2, r3
 80049d6:	8a7b      	ldrh	r3, [r7, #18]
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	4013      	ands	r3, r2
 80049dc:	b2da      	uxtb	r2, r3
 80049de:	69fb      	ldr	r3, [r7, #28]
 80049e0:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	3301      	adds	r3, #1
 80049e6:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	3b01      	subs	r3, #1
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1c2      	bne.n	800498c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2220      	movs	r2, #32
 8004a0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	e000      	b.n	8004a14 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004a12:	2302      	movs	r3, #2
  }
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3720      	adds	r7, #32
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a20:	b092      	sub	sp, #72	@ 0x48
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a26:	2300      	movs	r3, #0
 8004a28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	431a      	orrs	r2, r3
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	69db      	ldr	r3, [r3, #28]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	4bbe      	ldr	r3, [pc, #760]	@ (8004d44 <UART_SetConfig+0x328>)
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	6812      	ldr	r2, [r2, #0]
 8004a52:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a54:	430b      	orrs	r3, r1
 8004a56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a62:	697b      	ldr	r3, [r7, #20]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4ab3      	ldr	r2, [pc, #716]	@ (8004d48 <UART_SetConfig+0x32c>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d004      	beq.n	8004a88 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a84:	4313      	orrs	r3, r2
 8004a86:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	689a      	ldr	r2, [r3, #8]
 8004a8e:	4baf      	ldr	r3, [pc, #700]	@ (8004d4c <UART_SetConfig+0x330>)
 8004a90:	4013      	ands	r3, r2
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	6812      	ldr	r2, [r2, #0]
 8004a96:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa2:	f023 010f 	bic.w	r1, r3, #15
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4aa6      	ldr	r2, [pc, #664]	@ (8004d50 <UART_SetConfig+0x334>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d177      	bne.n	8004bac <UART_SetConfig+0x190>
 8004abc:	4ba5      	ldr	r3, [pc, #660]	@ (8004d54 <UART_SetConfig+0x338>)
 8004abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ac0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ac4:	2b28      	cmp	r3, #40	@ 0x28
 8004ac6:	d86d      	bhi.n	8004ba4 <UART_SetConfig+0x188>
 8004ac8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ad0 <UART_SetConfig+0xb4>)
 8004aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ace:	bf00      	nop
 8004ad0:	08004b75 	.word	0x08004b75
 8004ad4:	08004ba5 	.word	0x08004ba5
 8004ad8:	08004ba5 	.word	0x08004ba5
 8004adc:	08004ba5 	.word	0x08004ba5
 8004ae0:	08004ba5 	.word	0x08004ba5
 8004ae4:	08004ba5 	.word	0x08004ba5
 8004ae8:	08004ba5 	.word	0x08004ba5
 8004aec:	08004ba5 	.word	0x08004ba5
 8004af0:	08004b7d 	.word	0x08004b7d
 8004af4:	08004ba5 	.word	0x08004ba5
 8004af8:	08004ba5 	.word	0x08004ba5
 8004afc:	08004ba5 	.word	0x08004ba5
 8004b00:	08004ba5 	.word	0x08004ba5
 8004b04:	08004ba5 	.word	0x08004ba5
 8004b08:	08004ba5 	.word	0x08004ba5
 8004b0c:	08004ba5 	.word	0x08004ba5
 8004b10:	08004b85 	.word	0x08004b85
 8004b14:	08004ba5 	.word	0x08004ba5
 8004b18:	08004ba5 	.word	0x08004ba5
 8004b1c:	08004ba5 	.word	0x08004ba5
 8004b20:	08004ba5 	.word	0x08004ba5
 8004b24:	08004ba5 	.word	0x08004ba5
 8004b28:	08004ba5 	.word	0x08004ba5
 8004b2c:	08004ba5 	.word	0x08004ba5
 8004b30:	08004b8d 	.word	0x08004b8d
 8004b34:	08004ba5 	.word	0x08004ba5
 8004b38:	08004ba5 	.word	0x08004ba5
 8004b3c:	08004ba5 	.word	0x08004ba5
 8004b40:	08004ba5 	.word	0x08004ba5
 8004b44:	08004ba5 	.word	0x08004ba5
 8004b48:	08004ba5 	.word	0x08004ba5
 8004b4c:	08004ba5 	.word	0x08004ba5
 8004b50:	08004b95 	.word	0x08004b95
 8004b54:	08004ba5 	.word	0x08004ba5
 8004b58:	08004ba5 	.word	0x08004ba5
 8004b5c:	08004ba5 	.word	0x08004ba5
 8004b60:	08004ba5 	.word	0x08004ba5
 8004b64:	08004ba5 	.word	0x08004ba5
 8004b68:	08004ba5 	.word	0x08004ba5
 8004b6c:	08004ba5 	.word	0x08004ba5
 8004b70:	08004b9d 	.word	0x08004b9d
 8004b74:	2301      	movs	r3, #1
 8004b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b7a:	e222      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004b7c:	2304      	movs	r3, #4
 8004b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b82:	e21e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004b84:	2308      	movs	r3, #8
 8004b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b8a:	e21a      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004b8c:	2310      	movs	r3, #16
 8004b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b92:	e216      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004b94:	2320      	movs	r3, #32
 8004b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b9a:	e212      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004b9c:	2340      	movs	r3, #64	@ 0x40
 8004b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ba2:	e20e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ba4:	2380      	movs	r3, #128	@ 0x80
 8004ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004baa:	e20a      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a69      	ldr	r2, [pc, #420]	@ (8004d58 <UART_SetConfig+0x33c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d130      	bne.n	8004c18 <UART_SetConfig+0x1fc>
 8004bb6:	4b67      	ldr	r3, [pc, #412]	@ (8004d54 <UART_SetConfig+0x338>)
 8004bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	2b05      	cmp	r3, #5
 8004bc0:	d826      	bhi.n	8004c10 <UART_SetConfig+0x1f4>
 8004bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc8 <UART_SetConfig+0x1ac>)
 8004bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc8:	08004be1 	.word	0x08004be1
 8004bcc:	08004be9 	.word	0x08004be9
 8004bd0:	08004bf1 	.word	0x08004bf1
 8004bd4:	08004bf9 	.word	0x08004bf9
 8004bd8:	08004c01 	.word	0x08004c01
 8004bdc:	08004c09 	.word	0x08004c09
 8004be0:	2300      	movs	r3, #0
 8004be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004be6:	e1ec      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004be8:	2304      	movs	r3, #4
 8004bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bee:	e1e8      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004bf0:	2308      	movs	r3, #8
 8004bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bf6:	e1e4      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bfe:	e1e0      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c00:	2320      	movs	r3, #32
 8004c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c06:	e1dc      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c08:	2340      	movs	r3, #64	@ 0x40
 8004c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c0e:	e1d8      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c10:	2380      	movs	r3, #128	@ 0x80
 8004c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c16:	e1d4      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a4f      	ldr	r2, [pc, #316]	@ (8004d5c <UART_SetConfig+0x340>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d130      	bne.n	8004c84 <UART_SetConfig+0x268>
 8004c22:	4b4c      	ldr	r3, [pc, #304]	@ (8004d54 <UART_SetConfig+0x338>)
 8004c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	2b05      	cmp	r3, #5
 8004c2c:	d826      	bhi.n	8004c7c <UART_SetConfig+0x260>
 8004c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c34 <UART_SetConfig+0x218>)
 8004c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c34:	08004c4d 	.word	0x08004c4d
 8004c38:	08004c55 	.word	0x08004c55
 8004c3c:	08004c5d 	.word	0x08004c5d
 8004c40:	08004c65 	.word	0x08004c65
 8004c44:	08004c6d 	.word	0x08004c6d
 8004c48:	08004c75 	.word	0x08004c75
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c52:	e1b6      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c54:	2304      	movs	r3, #4
 8004c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c5a:	e1b2      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c5c:	2308      	movs	r3, #8
 8004c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c62:	e1ae      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c64:	2310      	movs	r3, #16
 8004c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c6a:	e1aa      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c6c:	2320      	movs	r3, #32
 8004c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c72:	e1a6      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c74:	2340      	movs	r3, #64	@ 0x40
 8004c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c7a:	e1a2      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c7c:	2380      	movs	r3, #128	@ 0x80
 8004c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c82:	e19e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a35      	ldr	r2, [pc, #212]	@ (8004d60 <UART_SetConfig+0x344>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d130      	bne.n	8004cf0 <UART_SetConfig+0x2d4>
 8004c8e:	4b31      	ldr	r3, [pc, #196]	@ (8004d54 <UART_SetConfig+0x338>)
 8004c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c92:	f003 0307 	and.w	r3, r3, #7
 8004c96:	2b05      	cmp	r3, #5
 8004c98:	d826      	bhi.n	8004ce8 <UART_SetConfig+0x2cc>
 8004c9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca0 <UART_SetConfig+0x284>)
 8004c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca0:	08004cb9 	.word	0x08004cb9
 8004ca4:	08004cc1 	.word	0x08004cc1
 8004ca8:	08004cc9 	.word	0x08004cc9
 8004cac:	08004cd1 	.word	0x08004cd1
 8004cb0:	08004cd9 	.word	0x08004cd9
 8004cb4:	08004ce1 	.word	0x08004ce1
 8004cb8:	2300      	movs	r3, #0
 8004cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cbe:	e180      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004cc0:	2304      	movs	r3, #4
 8004cc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cc6:	e17c      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004cc8:	2308      	movs	r3, #8
 8004cca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cce:	e178      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cd6:	e174      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004cd8:	2320      	movs	r3, #32
 8004cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cde:	e170      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ce0:	2340      	movs	r3, #64	@ 0x40
 8004ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ce6:	e16c      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ce8:	2380      	movs	r3, #128	@ 0x80
 8004cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cee:	e168      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8004d64 <UART_SetConfig+0x348>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d142      	bne.n	8004d80 <UART_SetConfig+0x364>
 8004cfa:	4b16      	ldr	r3, [pc, #88]	@ (8004d54 <UART_SetConfig+0x338>)
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	2b05      	cmp	r3, #5
 8004d04:	d838      	bhi.n	8004d78 <UART_SetConfig+0x35c>
 8004d06:	a201      	add	r2, pc, #4	@ (adr r2, 8004d0c <UART_SetConfig+0x2f0>)
 8004d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d0c:	08004d25 	.word	0x08004d25
 8004d10:	08004d2d 	.word	0x08004d2d
 8004d14:	08004d35 	.word	0x08004d35
 8004d18:	08004d3d 	.word	0x08004d3d
 8004d1c:	08004d69 	.word	0x08004d69
 8004d20:	08004d71 	.word	0x08004d71
 8004d24:	2300      	movs	r3, #0
 8004d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d2a:	e14a      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d2c:	2304      	movs	r3, #4
 8004d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d32:	e146      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d34:	2308      	movs	r3, #8
 8004d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d3a:	e142      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d3c:	2310      	movs	r3, #16
 8004d3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d42:	e13e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d44:	cfff69f3 	.word	0xcfff69f3
 8004d48:	58000c00 	.word	0x58000c00
 8004d4c:	11fff4ff 	.word	0x11fff4ff
 8004d50:	40011000 	.word	0x40011000
 8004d54:	58024400 	.word	0x58024400
 8004d58:	40004400 	.word	0x40004400
 8004d5c:	40004800 	.word	0x40004800
 8004d60:	40004c00 	.word	0x40004c00
 8004d64:	40005000 	.word	0x40005000
 8004d68:	2320      	movs	r3, #32
 8004d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d6e:	e128      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d70:	2340      	movs	r3, #64	@ 0x40
 8004d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d76:	e124      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d78:	2380      	movs	r3, #128	@ 0x80
 8004d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d7e:	e120      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4acb      	ldr	r2, [pc, #812]	@ (80050b4 <UART_SetConfig+0x698>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d176      	bne.n	8004e78 <UART_SetConfig+0x45c>
 8004d8a:	4bcb      	ldr	r3, [pc, #812]	@ (80050b8 <UART_SetConfig+0x69c>)
 8004d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d92:	2b28      	cmp	r3, #40	@ 0x28
 8004d94:	d86c      	bhi.n	8004e70 <UART_SetConfig+0x454>
 8004d96:	a201      	add	r2, pc, #4	@ (adr r2, 8004d9c <UART_SetConfig+0x380>)
 8004d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9c:	08004e41 	.word	0x08004e41
 8004da0:	08004e71 	.word	0x08004e71
 8004da4:	08004e71 	.word	0x08004e71
 8004da8:	08004e71 	.word	0x08004e71
 8004dac:	08004e71 	.word	0x08004e71
 8004db0:	08004e71 	.word	0x08004e71
 8004db4:	08004e71 	.word	0x08004e71
 8004db8:	08004e71 	.word	0x08004e71
 8004dbc:	08004e49 	.word	0x08004e49
 8004dc0:	08004e71 	.word	0x08004e71
 8004dc4:	08004e71 	.word	0x08004e71
 8004dc8:	08004e71 	.word	0x08004e71
 8004dcc:	08004e71 	.word	0x08004e71
 8004dd0:	08004e71 	.word	0x08004e71
 8004dd4:	08004e71 	.word	0x08004e71
 8004dd8:	08004e71 	.word	0x08004e71
 8004ddc:	08004e51 	.word	0x08004e51
 8004de0:	08004e71 	.word	0x08004e71
 8004de4:	08004e71 	.word	0x08004e71
 8004de8:	08004e71 	.word	0x08004e71
 8004dec:	08004e71 	.word	0x08004e71
 8004df0:	08004e71 	.word	0x08004e71
 8004df4:	08004e71 	.word	0x08004e71
 8004df8:	08004e71 	.word	0x08004e71
 8004dfc:	08004e59 	.word	0x08004e59
 8004e00:	08004e71 	.word	0x08004e71
 8004e04:	08004e71 	.word	0x08004e71
 8004e08:	08004e71 	.word	0x08004e71
 8004e0c:	08004e71 	.word	0x08004e71
 8004e10:	08004e71 	.word	0x08004e71
 8004e14:	08004e71 	.word	0x08004e71
 8004e18:	08004e71 	.word	0x08004e71
 8004e1c:	08004e61 	.word	0x08004e61
 8004e20:	08004e71 	.word	0x08004e71
 8004e24:	08004e71 	.word	0x08004e71
 8004e28:	08004e71 	.word	0x08004e71
 8004e2c:	08004e71 	.word	0x08004e71
 8004e30:	08004e71 	.word	0x08004e71
 8004e34:	08004e71 	.word	0x08004e71
 8004e38:	08004e71 	.word	0x08004e71
 8004e3c:	08004e69 	.word	0x08004e69
 8004e40:	2301      	movs	r3, #1
 8004e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e46:	e0bc      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e48:	2304      	movs	r3, #4
 8004e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e4e:	e0b8      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e50:	2308      	movs	r3, #8
 8004e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e56:	e0b4      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e58:	2310      	movs	r3, #16
 8004e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e5e:	e0b0      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e60:	2320      	movs	r3, #32
 8004e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e66:	e0ac      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e68:	2340      	movs	r3, #64	@ 0x40
 8004e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e6e:	e0a8      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e70:	2380      	movs	r3, #128	@ 0x80
 8004e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e76:	e0a4      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a8f      	ldr	r2, [pc, #572]	@ (80050bc <UART_SetConfig+0x6a0>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d130      	bne.n	8004ee4 <UART_SetConfig+0x4c8>
 8004e82:	4b8d      	ldr	r3, [pc, #564]	@ (80050b8 <UART_SetConfig+0x69c>)
 8004e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	2b05      	cmp	r3, #5
 8004e8c:	d826      	bhi.n	8004edc <UART_SetConfig+0x4c0>
 8004e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e94 <UART_SetConfig+0x478>)
 8004e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e94:	08004ead 	.word	0x08004ead
 8004e98:	08004eb5 	.word	0x08004eb5
 8004e9c:	08004ebd 	.word	0x08004ebd
 8004ea0:	08004ec5 	.word	0x08004ec5
 8004ea4:	08004ecd 	.word	0x08004ecd
 8004ea8:	08004ed5 	.word	0x08004ed5
 8004eac:	2300      	movs	r3, #0
 8004eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eb2:	e086      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004eb4:	2304      	movs	r3, #4
 8004eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eba:	e082      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ebc:	2308      	movs	r3, #8
 8004ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ec2:	e07e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ec4:	2310      	movs	r3, #16
 8004ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eca:	e07a      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ecc:	2320      	movs	r3, #32
 8004ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ed2:	e076      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ed4:	2340      	movs	r3, #64	@ 0x40
 8004ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eda:	e072      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004edc:	2380      	movs	r3, #128	@ 0x80
 8004ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ee2:	e06e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a75      	ldr	r2, [pc, #468]	@ (80050c0 <UART_SetConfig+0x6a4>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d130      	bne.n	8004f50 <UART_SetConfig+0x534>
 8004eee:	4b72      	ldr	r3, [pc, #456]	@ (80050b8 <UART_SetConfig+0x69c>)
 8004ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	2b05      	cmp	r3, #5
 8004ef8:	d826      	bhi.n	8004f48 <UART_SetConfig+0x52c>
 8004efa:	a201      	add	r2, pc, #4	@ (adr r2, 8004f00 <UART_SetConfig+0x4e4>)
 8004efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f00:	08004f19 	.word	0x08004f19
 8004f04:	08004f21 	.word	0x08004f21
 8004f08:	08004f29 	.word	0x08004f29
 8004f0c:	08004f31 	.word	0x08004f31
 8004f10:	08004f39 	.word	0x08004f39
 8004f14:	08004f41 	.word	0x08004f41
 8004f18:	2300      	movs	r3, #0
 8004f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f1e:	e050      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f20:	2304      	movs	r3, #4
 8004f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f26:	e04c      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f28:	2308      	movs	r3, #8
 8004f2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f2e:	e048      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f30:	2310      	movs	r3, #16
 8004f32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f36:	e044      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f38:	2320      	movs	r3, #32
 8004f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f3e:	e040      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f40:	2340      	movs	r3, #64	@ 0x40
 8004f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f46:	e03c      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f48:	2380      	movs	r3, #128	@ 0x80
 8004f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f4e:	e038      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a5b      	ldr	r2, [pc, #364]	@ (80050c4 <UART_SetConfig+0x6a8>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d130      	bne.n	8004fbc <UART_SetConfig+0x5a0>
 8004f5a:	4b57      	ldr	r3, [pc, #348]	@ (80050b8 <UART_SetConfig+0x69c>)
 8004f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f5e:	f003 0307 	and.w	r3, r3, #7
 8004f62:	2b05      	cmp	r3, #5
 8004f64:	d826      	bhi.n	8004fb4 <UART_SetConfig+0x598>
 8004f66:	a201      	add	r2, pc, #4	@ (adr r2, 8004f6c <UART_SetConfig+0x550>)
 8004f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6c:	08004f85 	.word	0x08004f85
 8004f70:	08004f8d 	.word	0x08004f8d
 8004f74:	08004f95 	.word	0x08004f95
 8004f78:	08004f9d 	.word	0x08004f9d
 8004f7c:	08004fa5 	.word	0x08004fa5
 8004f80:	08004fad 	.word	0x08004fad
 8004f84:	2302      	movs	r3, #2
 8004f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f8a:	e01a      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f8c:	2304      	movs	r3, #4
 8004f8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f92:	e016      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f94:	2308      	movs	r3, #8
 8004f96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f9a:	e012      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004f9c:	2310      	movs	r3, #16
 8004f9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fa2:	e00e      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004fa4:	2320      	movs	r3, #32
 8004fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004faa:	e00a      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004fac:	2340      	movs	r3, #64	@ 0x40
 8004fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fb2:	e006      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004fb4:	2380      	movs	r3, #128	@ 0x80
 8004fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fba:	e002      	b.n	8004fc2 <UART_SetConfig+0x5a6>
 8004fbc:	2380      	movs	r3, #128	@ 0x80
 8004fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a3f      	ldr	r2, [pc, #252]	@ (80050c4 <UART_SetConfig+0x6a8>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	f040 80f8 	bne.w	80051be <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fce:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	dc46      	bgt.n	8005064 <UART_SetConfig+0x648>
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	f2c0 8082 	blt.w	80050e0 <UART_SetConfig+0x6c4>
 8004fdc:	3b02      	subs	r3, #2
 8004fde:	2b1e      	cmp	r3, #30
 8004fe0:	d87e      	bhi.n	80050e0 <UART_SetConfig+0x6c4>
 8004fe2:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe8 <UART_SetConfig+0x5cc>)
 8004fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe8:	0800506b 	.word	0x0800506b
 8004fec:	080050e1 	.word	0x080050e1
 8004ff0:	08005073 	.word	0x08005073
 8004ff4:	080050e1 	.word	0x080050e1
 8004ff8:	080050e1 	.word	0x080050e1
 8004ffc:	080050e1 	.word	0x080050e1
 8005000:	08005083 	.word	0x08005083
 8005004:	080050e1 	.word	0x080050e1
 8005008:	080050e1 	.word	0x080050e1
 800500c:	080050e1 	.word	0x080050e1
 8005010:	080050e1 	.word	0x080050e1
 8005014:	080050e1 	.word	0x080050e1
 8005018:	080050e1 	.word	0x080050e1
 800501c:	080050e1 	.word	0x080050e1
 8005020:	08005093 	.word	0x08005093
 8005024:	080050e1 	.word	0x080050e1
 8005028:	080050e1 	.word	0x080050e1
 800502c:	080050e1 	.word	0x080050e1
 8005030:	080050e1 	.word	0x080050e1
 8005034:	080050e1 	.word	0x080050e1
 8005038:	080050e1 	.word	0x080050e1
 800503c:	080050e1 	.word	0x080050e1
 8005040:	080050e1 	.word	0x080050e1
 8005044:	080050e1 	.word	0x080050e1
 8005048:	080050e1 	.word	0x080050e1
 800504c:	080050e1 	.word	0x080050e1
 8005050:	080050e1 	.word	0x080050e1
 8005054:	080050e1 	.word	0x080050e1
 8005058:	080050e1 	.word	0x080050e1
 800505c:	080050e1 	.word	0x080050e1
 8005060:	080050d3 	.word	0x080050d3
 8005064:	2b40      	cmp	r3, #64	@ 0x40
 8005066:	d037      	beq.n	80050d8 <UART_SetConfig+0x6bc>
 8005068:	e03a      	b.n	80050e0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800506a:	f7fe ff0f 	bl	8003e8c <HAL_RCCEx_GetD3PCLK1Freq>
 800506e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005070:	e03c      	b.n	80050ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005072:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005076:	4618      	mov	r0, r3
 8005078:	f7fe ff1e 	bl	8003eb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800507c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005080:	e034      	b.n	80050ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005082:	f107 0318 	add.w	r3, r7, #24
 8005086:	4618      	mov	r0, r3
 8005088:	f7ff f86a 	bl	8004160 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005090:	e02c      	b.n	80050ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005092:	4b09      	ldr	r3, [pc, #36]	@ (80050b8 <UART_SetConfig+0x69c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d016      	beq.n	80050cc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800509e:	4b06      	ldr	r3, [pc, #24]	@ (80050b8 <UART_SetConfig+0x69c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	08db      	lsrs	r3, r3, #3
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	4a07      	ldr	r2, [pc, #28]	@ (80050c8 <UART_SetConfig+0x6ac>)
 80050aa:	fa22 f303 	lsr.w	r3, r2, r3
 80050ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80050b0:	e01c      	b.n	80050ec <UART_SetConfig+0x6d0>
 80050b2:	bf00      	nop
 80050b4:	40011400 	.word	0x40011400
 80050b8:	58024400 	.word	0x58024400
 80050bc:	40007800 	.word	0x40007800
 80050c0:	40007c00 	.word	0x40007c00
 80050c4:	58000c00 	.word	0x58000c00
 80050c8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80050cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005344 <UART_SetConfig+0x928>)
 80050ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050d0:	e00c      	b.n	80050ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80050d2:	4b9d      	ldr	r3, [pc, #628]	@ (8005348 <UART_SetConfig+0x92c>)
 80050d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050d6:	e009      	b.n	80050ec <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050de:	e005      	b.n	80050ec <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80050ea:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	f000 81de 	beq.w	80054b0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	4a94      	ldr	r2, [pc, #592]	@ (800534c <UART_SetConfig+0x930>)
 80050fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050fe:	461a      	mov	r2, r3
 8005100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005102:	fbb3 f3f2 	udiv	r3, r3, r2
 8005106:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	4613      	mov	r3, r2
 800510e:	005b      	lsls	r3, r3, #1
 8005110:	4413      	add	r3, r2
 8005112:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005114:	429a      	cmp	r2, r3
 8005116:	d305      	bcc.n	8005124 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800511e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005120:	429a      	cmp	r2, r3
 8005122:	d903      	bls.n	800512c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800512a:	e1c1      	b.n	80054b0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800512c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800512e:	2200      	movs	r2, #0
 8005130:	60bb      	str	r3, [r7, #8]
 8005132:	60fa      	str	r2, [r7, #12]
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	4a84      	ldr	r2, [pc, #528]	@ (800534c <UART_SetConfig+0x930>)
 800513a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800513e:	b29b      	uxth	r3, r3
 8005140:	2200      	movs	r2, #0
 8005142:	603b      	str	r3, [r7, #0]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	e9d7 2300 	ldrd	r2, r3, [r7]
 800514a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800514e:	f7fb f8c3 	bl	80002d8 <__aeabi_uldivmod>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4610      	mov	r0, r2
 8005158:	4619      	mov	r1, r3
 800515a:	f04f 0200 	mov.w	r2, #0
 800515e:	f04f 0300 	mov.w	r3, #0
 8005162:	020b      	lsls	r3, r1, #8
 8005164:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005168:	0202      	lsls	r2, r0, #8
 800516a:	6979      	ldr	r1, [r7, #20]
 800516c:	6849      	ldr	r1, [r1, #4]
 800516e:	0849      	lsrs	r1, r1, #1
 8005170:	2000      	movs	r0, #0
 8005172:	460c      	mov	r4, r1
 8005174:	4605      	mov	r5, r0
 8005176:	eb12 0804 	adds.w	r8, r2, r4
 800517a:	eb43 0905 	adc.w	r9, r3, r5
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	469a      	mov	sl, r3
 8005186:	4693      	mov	fp, r2
 8005188:	4652      	mov	r2, sl
 800518a:	465b      	mov	r3, fp
 800518c:	4640      	mov	r0, r8
 800518e:	4649      	mov	r1, r9
 8005190:	f7fb f8a2 	bl	80002d8 <__aeabi_uldivmod>
 8005194:	4602      	mov	r2, r0
 8005196:	460b      	mov	r3, r1
 8005198:	4613      	mov	r3, r2
 800519a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800519c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800519e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051a2:	d308      	bcc.n	80051b6 <UART_SetConfig+0x79a>
 80051a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051aa:	d204      	bcs.n	80051b6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80051b2:	60da      	str	r2, [r3, #12]
 80051b4:	e17c      	b.n	80054b0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80051bc:	e178      	b.n	80054b0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	69db      	ldr	r3, [r3, #28]
 80051c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051c6:	f040 80c5 	bne.w	8005354 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80051ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	dc48      	bgt.n	8005264 <UART_SetConfig+0x848>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	db7b      	blt.n	80052ce <UART_SetConfig+0x8b2>
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	d879      	bhi.n	80052ce <UART_SetConfig+0x8b2>
 80051da:	a201      	add	r2, pc, #4	@ (adr r2, 80051e0 <UART_SetConfig+0x7c4>)
 80051dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e0:	0800526b 	.word	0x0800526b
 80051e4:	08005273 	.word	0x08005273
 80051e8:	080052cf 	.word	0x080052cf
 80051ec:	080052cf 	.word	0x080052cf
 80051f0:	0800527b 	.word	0x0800527b
 80051f4:	080052cf 	.word	0x080052cf
 80051f8:	080052cf 	.word	0x080052cf
 80051fc:	080052cf 	.word	0x080052cf
 8005200:	0800528b 	.word	0x0800528b
 8005204:	080052cf 	.word	0x080052cf
 8005208:	080052cf 	.word	0x080052cf
 800520c:	080052cf 	.word	0x080052cf
 8005210:	080052cf 	.word	0x080052cf
 8005214:	080052cf 	.word	0x080052cf
 8005218:	080052cf 	.word	0x080052cf
 800521c:	080052cf 	.word	0x080052cf
 8005220:	0800529b 	.word	0x0800529b
 8005224:	080052cf 	.word	0x080052cf
 8005228:	080052cf 	.word	0x080052cf
 800522c:	080052cf 	.word	0x080052cf
 8005230:	080052cf 	.word	0x080052cf
 8005234:	080052cf 	.word	0x080052cf
 8005238:	080052cf 	.word	0x080052cf
 800523c:	080052cf 	.word	0x080052cf
 8005240:	080052cf 	.word	0x080052cf
 8005244:	080052cf 	.word	0x080052cf
 8005248:	080052cf 	.word	0x080052cf
 800524c:	080052cf 	.word	0x080052cf
 8005250:	080052cf 	.word	0x080052cf
 8005254:	080052cf 	.word	0x080052cf
 8005258:	080052cf 	.word	0x080052cf
 800525c:	080052cf 	.word	0x080052cf
 8005260:	080052c1 	.word	0x080052c1
 8005264:	2b40      	cmp	r3, #64	@ 0x40
 8005266:	d02e      	beq.n	80052c6 <UART_SetConfig+0x8aa>
 8005268:	e031      	b.n	80052ce <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800526a:	f7fd fbd9 	bl	8002a20 <HAL_RCC_GetPCLK1Freq>
 800526e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005270:	e033      	b.n	80052da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005272:	f7fd fbeb 	bl	8002a4c <HAL_RCC_GetPCLK2Freq>
 8005276:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005278:	e02f      	b.n	80052da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800527a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800527e:	4618      	mov	r0, r3
 8005280:	f7fe fe1a 	bl	8003eb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005286:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005288:	e027      	b.n	80052da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800528a:	f107 0318 	add.w	r3, r7, #24
 800528e:	4618      	mov	r0, r3
 8005290:	f7fe ff66 	bl	8004160 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005298:	e01f      	b.n	80052da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800529a:	4b2d      	ldr	r3, [pc, #180]	@ (8005350 <UART_SetConfig+0x934>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d009      	beq.n	80052ba <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80052a6:	4b2a      	ldr	r3, [pc, #168]	@ (8005350 <UART_SetConfig+0x934>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	08db      	lsrs	r3, r3, #3
 80052ac:	f003 0303 	and.w	r3, r3, #3
 80052b0:	4a24      	ldr	r2, [pc, #144]	@ (8005344 <UART_SetConfig+0x928>)
 80052b2:	fa22 f303 	lsr.w	r3, r2, r3
 80052b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80052b8:	e00f      	b.n	80052da <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80052ba:	4b22      	ldr	r3, [pc, #136]	@ (8005344 <UART_SetConfig+0x928>)
 80052bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052be:	e00c      	b.n	80052da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80052c0:	4b21      	ldr	r3, [pc, #132]	@ (8005348 <UART_SetConfig+0x92c>)
 80052c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052c4:	e009      	b.n	80052da <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80052cc:	e005      	b.n	80052da <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80052d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 80e7 	beq.w	80054b0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e6:	4a19      	ldr	r2, [pc, #100]	@ (800534c <UART_SetConfig+0x930>)
 80052e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052ec:	461a      	mov	r2, r3
 80052ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80052f4:	005a      	lsls	r2, r3, #1
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	085b      	lsrs	r3, r3, #1
 80052fc:	441a      	add	r2, r3
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	fbb2 f3f3 	udiv	r3, r2, r3
 8005306:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530a:	2b0f      	cmp	r3, #15
 800530c:	d916      	bls.n	800533c <UART_SetConfig+0x920>
 800530e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005310:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005314:	d212      	bcs.n	800533c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005318:	b29b      	uxth	r3, r3
 800531a:	f023 030f 	bic.w	r3, r3, #15
 800531e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005322:	085b      	lsrs	r3, r3, #1
 8005324:	b29b      	uxth	r3, r3
 8005326:	f003 0307 	and.w	r3, r3, #7
 800532a:	b29a      	uxth	r2, r3
 800532c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800532e:	4313      	orrs	r3, r2
 8005330:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005338:	60da      	str	r2, [r3, #12]
 800533a:	e0b9      	b.n	80054b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005342:	e0b5      	b.n	80054b0 <UART_SetConfig+0xa94>
 8005344:	03d09000 	.word	0x03d09000
 8005348:	003d0900 	.word	0x003d0900
 800534c:	08005bc0 	.word	0x08005bc0
 8005350:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005354:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005358:	2b20      	cmp	r3, #32
 800535a:	dc49      	bgt.n	80053f0 <UART_SetConfig+0x9d4>
 800535c:	2b00      	cmp	r3, #0
 800535e:	db7c      	blt.n	800545a <UART_SetConfig+0xa3e>
 8005360:	2b20      	cmp	r3, #32
 8005362:	d87a      	bhi.n	800545a <UART_SetConfig+0xa3e>
 8005364:	a201      	add	r2, pc, #4	@ (adr r2, 800536c <UART_SetConfig+0x950>)
 8005366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536a:	bf00      	nop
 800536c:	080053f7 	.word	0x080053f7
 8005370:	080053ff 	.word	0x080053ff
 8005374:	0800545b 	.word	0x0800545b
 8005378:	0800545b 	.word	0x0800545b
 800537c:	08005407 	.word	0x08005407
 8005380:	0800545b 	.word	0x0800545b
 8005384:	0800545b 	.word	0x0800545b
 8005388:	0800545b 	.word	0x0800545b
 800538c:	08005417 	.word	0x08005417
 8005390:	0800545b 	.word	0x0800545b
 8005394:	0800545b 	.word	0x0800545b
 8005398:	0800545b 	.word	0x0800545b
 800539c:	0800545b 	.word	0x0800545b
 80053a0:	0800545b 	.word	0x0800545b
 80053a4:	0800545b 	.word	0x0800545b
 80053a8:	0800545b 	.word	0x0800545b
 80053ac:	08005427 	.word	0x08005427
 80053b0:	0800545b 	.word	0x0800545b
 80053b4:	0800545b 	.word	0x0800545b
 80053b8:	0800545b 	.word	0x0800545b
 80053bc:	0800545b 	.word	0x0800545b
 80053c0:	0800545b 	.word	0x0800545b
 80053c4:	0800545b 	.word	0x0800545b
 80053c8:	0800545b 	.word	0x0800545b
 80053cc:	0800545b 	.word	0x0800545b
 80053d0:	0800545b 	.word	0x0800545b
 80053d4:	0800545b 	.word	0x0800545b
 80053d8:	0800545b 	.word	0x0800545b
 80053dc:	0800545b 	.word	0x0800545b
 80053e0:	0800545b 	.word	0x0800545b
 80053e4:	0800545b 	.word	0x0800545b
 80053e8:	0800545b 	.word	0x0800545b
 80053ec:	0800544d 	.word	0x0800544d
 80053f0:	2b40      	cmp	r3, #64	@ 0x40
 80053f2:	d02e      	beq.n	8005452 <UART_SetConfig+0xa36>
 80053f4:	e031      	b.n	800545a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053f6:	f7fd fb13 	bl	8002a20 <HAL_RCC_GetPCLK1Freq>
 80053fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80053fc:	e033      	b.n	8005466 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053fe:	f7fd fb25 	bl	8002a4c <HAL_RCC_GetPCLK2Freq>
 8005402:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005404:	e02f      	b.n	8005466 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005406:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800540a:	4618      	mov	r0, r3
 800540c:	f7fe fd54 	bl	8003eb8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005414:	e027      	b.n	8005466 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005416:	f107 0318 	add.w	r3, r7, #24
 800541a:	4618      	mov	r0, r3
 800541c:	f7fe fea0 	bl	8004160 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005424:	e01f      	b.n	8005466 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005426:	4b2d      	ldr	r3, [pc, #180]	@ (80054dc <UART_SetConfig+0xac0>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f003 0320 	and.w	r3, r3, #32
 800542e:	2b00      	cmp	r3, #0
 8005430:	d009      	beq.n	8005446 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005432:	4b2a      	ldr	r3, [pc, #168]	@ (80054dc <UART_SetConfig+0xac0>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	08db      	lsrs	r3, r3, #3
 8005438:	f003 0303 	and.w	r3, r3, #3
 800543c:	4a28      	ldr	r2, [pc, #160]	@ (80054e0 <UART_SetConfig+0xac4>)
 800543e:	fa22 f303 	lsr.w	r3, r2, r3
 8005442:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005444:	e00f      	b.n	8005466 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005446:	4b26      	ldr	r3, [pc, #152]	@ (80054e0 <UART_SetConfig+0xac4>)
 8005448:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800544a:	e00c      	b.n	8005466 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800544c:	4b25      	ldr	r3, [pc, #148]	@ (80054e4 <UART_SetConfig+0xac8>)
 800544e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005450:	e009      	b.n	8005466 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005452:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005456:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005458:	e005      	b.n	8005466 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005464:	bf00      	nop
    }

    if (pclk != 0U)
 8005466:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005468:	2b00      	cmp	r3, #0
 800546a:	d021      	beq.n	80054b0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005470:	4a1d      	ldr	r2, [pc, #116]	@ (80054e8 <UART_SetConfig+0xacc>)
 8005472:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005476:	461a      	mov	r2, r3
 8005478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800547a:	fbb3 f2f2 	udiv	r2, r3, r2
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	085b      	lsrs	r3, r3, #1
 8005484:	441a      	add	r2, r3
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	fbb2 f3f3 	udiv	r3, r2, r3
 800548e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005490:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005492:	2b0f      	cmp	r3, #15
 8005494:	d909      	bls.n	80054aa <UART_SetConfig+0xa8e>
 8005496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800549c:	d205      	bcs.n	80054aa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	b29a      	uxth	r2, r3
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	60da      	str	r2, [r3, #12]
 80054a8:	e002      	b.n	80054b0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	2200      	movs	r2, #0
 80054c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2200      	movs	r2, #0
 80054ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80054cc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3748      	adds	r7, #72	@ 0x48
 80054d4:	46bd      	mov	sp, r7
 80054d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054da:	bf00      	nop
 80054dc:	58024400 	.word	0x58024400
 80054e0:	03d09000 	.word	0x03d09000
 80054e4:	003d0900 	.word	0x003d0900
 80054e8:	08005bc0 	.word	0x08005bc0

080054ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f8:	f003 0308 	and.w	r3, r3, #8
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d00a      	beq.n	8005538 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	430a      	orrs	r2, r1
 8005536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00a      	beq.n	800555a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	430a      	orrs	r2, r1
 8005558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00a      	beq.n	800557c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	430a      	orrs	r2, r1
 800557a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005580:	f003 0310 	and.w	r3, r3, #16
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a2:	f003 0320 	and.w	r3, r3, #32
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d00a      	beq.n	80055c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	430a      	orrs	r2, r1
 80055be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d01a      	beq.n	8005602 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	430a      	orrs	r2, r1
 80055e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055ea:	d10a      	bne.n	8005602 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	605a      	str	r2, [r3, #4]
  }
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b098      	sub	sp, #96	@ 0x60
 8005634:	af02      	add	r7, sp, #8
 8005636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005640:	f7fb fea6 	bl	8001390 <HAL_GetTick>
 8005644:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f003 0308 	and.w	r3, r3, #8
 8005650:	2b08      	cmp	r3, #8
 8005652:	d12f      	bne.n	80056b4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005654:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005658:	9300      	str	r3, [sp, #0]
 800565a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800565c:	2200      	movs	r2, #0
 800565e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f88e 	bl	8005784 <UART_WaitOnFlagUntilTimeout>
 8005668:	4603      	mov	r3, r0
 800566a:	2b00      	cmp	r3, #0
 800566c:	d022      	beq.n	80056b4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005676:	e853 3f00 	ldrex	r3, [r3]
 800567a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800567c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800567e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005682:	653b      	str	r3, [r7, #80]	@ 0x50
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	461a      	mov	r2, r3
 800568a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800568c:	647b      	str	r3, [r7, #68]	@ 0x44
 800568e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005690:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005692:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005694:	e841 2300 	strex	r3, r2, [r1]
 8005698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800569a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1e6      	bne.n	800566e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056b0:	2303      	movs	r3, #3
 80056b2:	e063      	b.n	800577c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d149      	bne.n	8005756 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056c2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056c6:	9300      	str	r3, [sp, #0]
 80056c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056ca:	2200      	movs	r2, #0
 80056cc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f857 	bl	8005784 <UART_WaitOnFlagUntilTimeout>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d03c      	beq.n	8005756 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e4:	e853 3f00 	ldrex	r3, [r3]
 80056e8:	623b      	str	r3, [r7, #32]
   return(result);
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	461a      	mov	r2, r3
 80056f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80056fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005700:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005702:	e841 2300 	strex	r3, r2, [r1]
 8005706:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005708:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800570a:	2b00      	cmp	r3, #0
 800570c:	d1e6      	bne.n	80056dc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	3308      	adds	r3, #8
 8005714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	e853 3f00 	ldrex	r3, [r3]
 800571c:	60fb      	str	r3, [r7, #12]
   return(result);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f023 0301 	bic.w	r3, r3, #1
 8005724:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3308      	adds	r3, #8
 800572c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800572e:	61fa      	str	r2, [r7, #28]
 8005730:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005732:	69b9      	ldr	r1, [r7, #24]
 8005734:	69fa      	ldr	r2, [r7, #28]
 8005736:	e841 2300 	strex	r3, r2, [r1]
 800573a:	617b      	str	r3, [r7, #20]
   return(result);
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d1e5      	bne.n	800570e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2220      	movs	r2, #32
 8005746:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e012      	b.n	800577c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2220      	movs	r2, #32
 800575a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2220      	movs	r2, #32
 8005762:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3758      	adds	r7, #88	@ 0x58
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	4613      	mov	r3, r2
 8005792:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005794:	e04f      	b.n	8005836 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005796:	69bb      	ldr	r3, [r7, #24]
 8005798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800579c:	d04b      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800579e:	f7fb fdf7 	bl	8001390 <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	429a      	cmp	r2, r3
 80057ac:	d302      	bcc.n	80057b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80057ae:	69bb      	ldr	r3, [r7, #24]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d101      	bne.n	80057b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e04e      	b.n	8005856 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0304 	and.w	r3, r3, #4
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d037      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	2b80      	cmp	r3, #128	@ 0x80
 80057ca:	d034      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0xb2>
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	2b40      	cmp	r3, #64	@ 0x40
 80057d0:	d031      	beq.n	8005836 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b08      	cmp	r3, #8
 80057de:	d110      	bne.n	8005802 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2208      	movs	r2, #8
 80057e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f839 	bl	8005860 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2208      	movs	r2, #8
 80057f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e029      	b.n	8005856 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	69db      	ldr	r3, [r3, #28]
 8005808:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800580c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005810:	d111      	bne.n	8005836 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800581a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f000 f81f 	bl	8005860 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2220      	movs	r2, #32
 8005826:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2200      	movs	r2, #0
 800582e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e00f      	b.n	8005856 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	69da      	ldr	r2, [r3, #28]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4013      	ands	r3, r2
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	429a      	cmp	r2, r3
 8005844:	bf0c      	ite	eq
 8005846:	2301      	moveq	r3, #1
 8005848:	2300      	movne	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	79fb      	ldrb	r3, [r7, #7]
 8005850:	429a      	cmp	r2, r3
 8005852:	d0a0      	beq.n	8005796 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3710      	adds	r7, #16
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
	...

08005860 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005860:	b480      	push	{r7}
 8005862:	b095      	sub	sp, #84	@ 0x54
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005876:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005878:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800587c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005886:	643b      	str	r3, [r7, #64]	@ 0x40
 8005888:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800588c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800588e:	e841 2300 	strex	r3, r2, [r1]
 8005892:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1e6      	bne.n	8005868 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3308      	adds	r3, #8
 80058a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a2:	6a3b      	ldr	r3, [r7, #32]
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	61fb      	str	r3, [r7, #28]
   return(result);
 80058aa:	69fa      	ldr	r2, [r7, #28]
 80058ac:	4b1e      	ldr	r3, [pc, #120]	@ (8005928 <UART_EndRxTransfer+0xc8>)
 80058ae:	4013      	ands	r3, r2
 80058b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3308      	adds	r3, #8
 80058b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e5      	bne.n	800589a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d118      	bne.n	8005908 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f023 0310 	bic.w	r3, r3, #16
 80058ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	461a      	mov	r2, r3
 80058f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058f4:	61bb      	str	r3, [r7, #24]
 80058f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f8:	6979      	ldr	r1, [r7, #20]
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	e841 2300 	strex	r3, r2, [r1]
 8005900:	613b      	str	r3, [r7, #16]
   return(result);
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1e6      	bne.n	80058d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2220      	movs	r2, #32
 800590c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800591c:	bf00      	nop
 800591e:	3754      	adds	r7, #84	@ 0x54
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr
 8005928:	effffffe 	.word	0xeffffffe

0800592c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800593a:	2b01      	cmp	r3, #1
 800593c:	d101      	bne.n	8005942 <HAL_UARTEx_DisableFifoMode+0x16>
 800593e:	2302      	movs	r3, #2
 8005940:	e027      	b.n	8005992 <HAL_UARTEx_DisableFifoMode+0x66>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2224      	movs	r2, #36	@ 0x24
 800594e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0201 	bic.w	r2, r2, #1
 8005968:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005970:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	68fa      	ldr	r2, [r7, #12]
 800597e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2220      	movs	r2, #32
 8005984:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599c:	4770      	bx	lr

0800599e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800599e:	b580      	push	{r7, lr}
 80059a0:	b084      	sub	sp, #16
 80059a2:	af00      	add	r7, sp, #0
 80059a4:	6078      	str	r0, [r7, #4]
 80059a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d101      	bne.n	80059b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80059b2:	2302      	movs	r3, #2
 80059b4:	e02d      	b.n	8005a12 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2224      	movs	r2, #36	@ 0x24
 80059c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 0201 	bic.w	r2, r2, #1
 80059dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f850 	bl	8005a98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2220      	movs	r2, #32
 8005a04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a10:	2300      	movs	r3, #0
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3710      	adds	r7, #16
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}

08005a1a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b084      	sub	sp, #16
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d101      	bne.n	8005a32 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005a2e:	2302      	movs	r3, #2
 8005a30:	e02d      	b.n	8005a8e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2224      	movs	r2, #36	@ 0x24
 8005a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 0201 	bic.w	r2, r2, #1
 8005a58:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f812 	bl	8005a98 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2220      	movs	r2, #32
 8005a80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a8c:	2300      	movs	r3, #0
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
	...

08005a98 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d108      	bne.n	8005aba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005ab8:	e031      	b.n	8005b1e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005aba:	2310      	movs	r3, #16
 8005abc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005abe:	2310      	movs	r3, #16
 8005ac0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	0e5b      	lsrs	r3, r3, #25
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	f003 0307 	and.w	r3, r3, #7
 8005ad0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	0f5b      	lsrs	r3, r3, #29
 8005ada:	b2db      	uxtb	r3, r3
 8005adc:	f003 0307 	and.w	r3, r3, #7
 8005ae0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005ae2:	7bbb      	ldrb	r3, [r7, #14]
 8005ae4:	7b3a      	ldrb	r2, [r7, #12]
 8005ae6:	4911      	ldr	r1, [pc, #68]	@ (8005b2c <UARTEx_SetNbDataToProcess+0x94>)
 8005ae8:	5c8a      	ldrb	r2, [r1, r2]
 8005aea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005aee:	7b3a      	ldrb	r2, [r7, #12]
 8005af0:	490f      	ldr	r1, [pc, #60]	@ (8005b30 <UARTEx_SetNbDataToProcess+0x98>)
 8005af2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005af4:	fb93 f3f2 	sdiv	r3, r3, r2
 8005af8:	b29a      	uxth	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b00:	7bfb      	ldrb	r3, [r7, #15]
 8005b02:	7b7a      	ldrb	r2, [r7, #13]
 8005b04:	4909      	ldr	r1, [pc, #36]	@ (8005b2c <UARTEx_SetNbDataToProcess+0x94>)
 8005b06:	5c8a      	ldrb	r2, [r1, r2]
 8005b08:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b0c:	7b7a      	ldrb	r2, [r7, #13]
 8005b0e:	4908      	ldr	r1, [pc, #32]	@ (8005b30 <UARTEx_SetNbDataToProcess+0x98>)
 8005b10:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b12:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005b1e:	bf00      	nop
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	08005bd8 	.word	0x08005bd8
 8005b30:	08005be0 	.word	0x08005be0

08005b34 <memset>:
 8005b34:	4402      	add	r2, r0
 8005b36:	4603      	mov	r3, r0
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d100      	bne.n	8005b3e <memset+0xa>
 8005b3c:	4770      	bx	lr
 8005b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8005b42:	e7f9      	b.n	8005b38 <memset+0x4>

08005b44 <__libc_init_array>:
 8005b44:	b570      	push	{r4, r5, r6, lr}
 8005b46:	4d0d      	ldr	r5, [pc, #52]	@ (8005b7c <__libc_init_array+0x38>)
 8005b48:	4c0d      	ldr	r4, [pc, #52]	@ (8005b80 <__libc_init_array+0x3c>)
 8005b4a:	1b64      	subs	r4, r4, r5
 8005b4c:	10a4      	asrs	r4, r4, #2
 8005b4e:	2600      	movs	r6, #0
 8005b50:	42a6      	cmp	r6, r4
 8005b52:	d109      	bne.n	8005b68 <__libc_init_array+0x24>
 8005b54:	4d0b      	ldr	r5, [pc, #44]	@ (8005b84 <__libc_init_array+0x40>)
 8005b56:	4c0c      	ldr	r4, [pc, #48]	@ (8005b88 <__libc_init_array+0x44>)
 8005b58:	f000 f818 	bl	8005b8c <_init>
 8005b5c:	1b64      	subs	r4, r4, r5
 8005b5e:	10a4      	asrs	r4, r4, #2
 8005b60:	2600      	movs	r6, #0
 8005b62:	42a6      	cmp	r6, r4
 8005b64:	d105      	bne.n	8005b72 <__libc_init_array+0x2e>
 8005b66:	bd70      	pop	{r4, r5, r6, pc}
 8005b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b6c:	4798      	blx	r3
 8005b6e:	3601      	adds	r6, #1
 8005b70:	e7ee      	b.n	8005b50 <__libc_init_array+0xc>
 8005b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b76:	4798      	blx	r3
 8005b78:	3601      	adds	r6, #1
 8005b7a:	e7f2      	b.n	8005b62 <__libc_init_array+0x1e>
 8005b7c:	08005bf0 	.word	0x08005bf0
 8005b80:	08005bf0 	.word	0x08005bf0
 8005b84:	08005bf0 	.word	0x08005bf0
 8005b88:	08005bf4 	.word	0x08005bf4

08005b8c <_init>:
 8005b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8e:	bf00      	nop
 8005b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b92:	bc08      	pop	{r3}
 8005b94:	469e      	mov	lr, r3
 8005b96:	4770      	bx	lr

08005b98 <_fini>:
 8005b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b9a:	bf00      	nop
 8005b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b9e:	bc08      	pop	{r3}
 8005ba0:	469e      	mov	lr, r3
 8005ba2:	4770      	bx	lr
