

================================================================
== Vivado HLS Report for 'i_convolution3'
================================================================
* Date:           Sun Oct 30 00:20:25 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.571|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2990753|  2990753|  2990753|  2990753|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  2990752|  2990752|    186922|          -|          -|    16|    no    |
        | + Loop 1.1                  |   186920|   186920|     18692|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1              |    18690|    18690|      1869|          -|          -|    10|    no    |
        |   +++ Loop 1.1.1.1          |     1860|     1860|       372|          -|          -|     5|    no    |
        |    ++++ Loop 1.1.1.1.1      |      370|      370|        74|          -|          -|     5|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       72|       72|        12|          -|          -|     6|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    374|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    232|    -|
|Register         |        -|      -|     419|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     767|   1317|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_top_fadd_32bkb_U23  |lenet_top_fadd_32bkb  |        0|      2|  205|  390|    0|
    |lenet_top_fmul_32cud_U24  |lenet_top_fmul_32cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  348|  711|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln77_1_fu_395_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln77_2_fu_455_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln77_3_fu_490_p2  |     +    |      0|  0|  17|          12|          12|
    |add_ln77_4_fu_495_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln77_5_fu_516_p2  |     +    |      0|  0|  17|          64|          64|
    |add_ln77_6_fu_522_p2  |     +    |      0|  0|  17|          64|          64|
    |add_ln77_7_fu_546_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln77_8_fu_551_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln77_fu_365_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln79_1_fu_302_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln79_2_fu_327_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln79_3_fu_565_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln79_fu_280_p2    |     +    |      0|  0|  15|           9|           9|
    |ci_fu_411_p2          |     +    |      0|  0|  12|           3|           1|
    |co_fu_235_p2          |     +    |      0|  0|  15|           5|           1|
    |h_fu_292_p2           |     +    |      0|  0|  13|           4|           1|
    |m_fu_355_p2           |     +    |      0|  0|  12|           3|           1|
    |n_fu_385_p2           |     +    |      0|  0|  12|           3|           1|
    |w_fu_339_p2           |     +    |      0|  0|  13|           4|           1|
    |sub_ln77_1_fu_445_p2  |     -    |      0|  0|  15|           8|           8|
    |sub_ln77_2_fu_484_p2  |     -    |      0|  0|  17|          12|          12|
    |sub_ln77_fu_270_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln68_fu_229_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln69_fu_286_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln70_fu_333_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln73_fu_349_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln75_fu_379_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln76_fu_405_p2   |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 374|         308|         293|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         26|    1|         26|
    |ci_0_reg_208   |    9|          2|    3|          6|
    |co_0_reg_115   |    9|          2|    5|         10|
    |grp_fu_219_p0  |   15|          3|   32|         96|
    |grp_fu_219_p1  |   15|          3|   32|         96|
    |h_0_reg_126    |    9|          2|    4|          8|
    |m_0_reg_162    |    9|          2|    3|          6|
    |n_0_reg_185    |    9|          2|    3|          6|
    |sum_0_reg_150  |    9|          2|   32|         64|
    |sum_1_reg_173  |    9|          2|   32|         64|
    |sum_2_reg_196  |    9|          2|   32|         64|
    |w_0_reg_138    |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  232|         50|  183|        454|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln77_3_reg_662    |  12|   0|   12|          0|
    |add_ln79_2_reg_605    |  11|   0|   12|          1|
    |add_ln79_3_reg_712    |  12|   0|   12|          0|
    |add_ln79_reg_587      |   8|   0|    9|          1|
    |ap_CS_fsm             |  25|   0|   25|          0|
    |bias_addr_reg_592     |   4|   0|    4|          0|
    |bias_load_reg_707     |  32|   0|   32|          0|
    |ci_0_reg_208          |   3|   0|    3|          0|
    |ci_reg_657            |   3|   0|    3|          0|
    |co_0_reg_115          |   5|   0|    5|          0|
    |co_reg_577            |   5|   0|    5|          0|
    |h_0_reg_126           |   4|   0|    4|          0|
    |h_reg_600             |   4|   0|    4|          0|
    |input_load_reg_692    |  32|   0|   32|          0|
    |m_0_reg_162           |   3|   0|    3|          0|
    |m_reg_621             |   3|   0|    3|          0|
    |n_0_reg_185           |   3|   0|    3|          0|
    |n_reg_639             |   3|   0|    3|          0|
    |sext_ln77_reg_582     |   9|   0|   10|          1|
    |sum_0_reg_150         |  32|   0|   32|          0|
    |sum_1_reg_173         |  32|   0|   32|          0|
    |sum_2_reg_196         |  32|   0|   32|          0|
    |tmp_5_reg_697         |  32|   0|   32|          0|
    |tmp_reg_717           |  32|   0|   32|          0|
    |trunc_ln77_1_reg_667  |  13|   0|   13|          0|
    |trunc_ln77_2_reg_672  |  11|   0|   11|          0|
    |w_0_reg_138           |   4|   0|    4|          0|
    |w_reg_613             |   4|   0|    4|          0|
    |weights_load_reg_687  |  32|   0|   32|          0|
    |zext_ln75_1_reg_631   |   4|   0|    9|          5|
    |zext_ln76_reg_649     |   4|   0|   12|          8|
    |zext_ln77_1_reg_626   |   3|   0|   64|         61|
    |zext_ln77_4_reg_644   |   3|   0|   13|         10|
    +----------------------+----+----+-----+-----------+
    |Total                 | 419|   0|  506|         87|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_convolution3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_convolution3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_convolution3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_convolution3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_convolution3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_convolution3 | return value |
|input_r_address0   | out |   11|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|weights_address0   | out |   12|  ap_memory |     weights    |     array    |
|weights_ce0        | out |    1|  ap_memory |     weights    |     array    |
|weights_q0         |  in |   32|  ap_memory |     weights    |     array    |
|bias_address0      | out |    4|  ap_memory |      bias      |     array    |
|bias_ce0           | out |    1|  ap_memory |      bias      |     array    |
|bias_q0            |  in |   32|  ap_memory |      bias      |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 19 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:68]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%co_0 = phi i5 [ 0, %0 ], [ %co, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'co_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.36ns)   --->   "%icmp_ln68 = icmp eq i5 %co_0, -16" [lenet/lenet_hls.cpp:68]   --->   Operation 28 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%co = add i5 %co_0, 1" [lenet/lenet_hls.cpp:68]   --->   Operation 30 'add' 'co' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %3, label %.preheader4.preheader" [lenet/lenet_hls.cpp:68]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i5 %co_0 to i64" [lenet/lenet_hls.cpp:77]   --->   Operation 32 'zext' 'zext_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co_0, i3 0)" [lenet/lenet_hls.cpp:77]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln77_2 = zext i8 %tmp_s to i9" [lenet/lenet_hls.cpp:77]   --->   Operation 34 'zext' 'zext_ln77_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co_0, i1 false)" [lenet/lenet_hls.cpp:77]   --->   Operation 35 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i6 %tmp_11 to i9" [lenet/lenet_hls.cpp:77]   --->   Operation 36 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.91ns)   --->   "%sub_ln77 = sub i9 %zext_ln77_2, %zext_ln77_3" [lenet/lenet_hls.cpp:77]   --->   Operation 37 'sub' 'sub_ln77' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i9 %sub_ln77 to i10" [lenet/lenet_hls.cpp:77]   --->   Operation 38 'sext' 'sext_ln77' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln79 = add i9 %zext_ln77_3, %zext_ln77_2" [lenet/lenet_hls.cpp:79]   --->   Operation 39 'add' 'add_ln79' <Predicate = (!icmp_ln68)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x float]* %bias, i64 0, i64 %zext_ln77" [lenet/lenet_hls.cpp:79]   --->   Operation 40 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader4" [lenet/lenet_hls.cpp:69]   --->   Operation 41 'br' <Predicate = (!icmp_ln68)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:81]   --->   Operation 42 'ret' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %.preheader4.preheader ], [ %h, %.preheader4.loopexit ]"   --->   Operation 43 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %h_0, -6" [lenet/lenet_hls.cpp:69]   --->   Operation 44 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 45 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.73ns)   --->   "%h = add i4 %h_0, 1" [lenet/lenet_hls.cpp:69]   --->   Operation 46 'add' 'h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %.loopexit.loopexit, label %.preheader3.preheader" [lenet/lenet_hls.cpp:69]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %h_0 to i9" [lenet/lenet_hls.cpp:79]   --->   Operation 48 'zext' 'zext_ln79' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.82ns)   --->   "%add_ln79_1 = add i9 %zext_ln79, %add_ln79" [lenet/lenet_hls.cpp:79]   --->   Operation 49 'add' 'add_ln79_1' <Predicate = (!icmp_ln69)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln79_1, i3 0)" [lenet/lenet_hls.cpp:79]   --->   Operation 50 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln79_1, i1 false)" [lenet/lenet_hls.cpp:79]   --->   Operation 51 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i10 %tmp_13 to i12" [lenet/lenet_hls.cpp:79]   --->   Operation 52 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.54ns)   --->   "%add_ln79_2 = add i12 %p_shl4_cast, %zext_ln79_1" [lenet/lenet_hls.cpp:79]   --->   Operation 53 'add' 'add_ln79_2' <Predicate = (!icmp_ln69)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader3" [lenet/lenet_hls.cpp:70]   --->   Operation 54 'br' <Predicate = (!icmp_ln69)> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 55 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ %w, %2 ], [ 0, %.preheader3.preheader ]"   --->   Operation 56 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp eq i4 %w_0, -6" [lenet/lenet_hls.cpp:70]   --->   Operation 57 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 58 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.73ns)   --->   "%w = add i4 %w_0, 1" [lenet/lenet_hls.cpp:70]   --->   Operation 59 'add' 'w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader4.loopexit, label %.preheader2.preheader" [lenet/lenet_hls.cpp:70]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:73]   --->   Operation 61 'br' <Predicate = (!icmp_ln70)> <Delay = 1.76>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 62 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum_1, %.preheader2.loopexit ], [ 0.000000e+00, %.preheader2.preheader ]" [lenet/lenet_hls.cpp:77]   --->   Operation 63 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ %m, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 64 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i3 %m_0 to i4" [lenet/lenet_hls.cpp:73]   --->   Operation 65 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.13ns)   --->   "%icmp_ln73 = icmp eq i3 %m_0, -3" [lenet/lenet_hls.cpp:73]   --->   Operation 66 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 67 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.65ns)   --->   "%m = add i3 %m_0, 1" [lenet/lenet_hls.cpp:73]   --->   Operation 68 'add' 'm' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %2, label %.preheader1.preheader" [lenet/lenet_hls.cpp:73]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln77_1 = zext i3 %m_0 to i64" [lenet/lenet_hls.cpp:77]   --->   Operation 70 'zext' 'zext_ln77_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln77 = add i4 %zext_ln73, %h_0" [lenet/lenet_hls.cpp:77]   --->   Operation 71 'add' 'add_ln77' <Predicate = (!icmp_ln73)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i4 %add_ln77 to i9" [lenet/lenet_hls.cpp:75]   --->   Operation 72 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:75]   --->   Operation 73 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_5 : Operation 74 [2/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:79]   --->   Operation 74 'load' 'bias_load' <Predicate = (icmp_ln73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum_0, %.preheader1.preheader ], [ %sum_2, %.preheader1.loopexit ]" [lenet/lenet_hls.cpp:77]   --->   Operation 75 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%n_0 = phi i3 [ 0, %.preheader1.preheader ], [ %n, %.preheader1.loopexit ]"   --->   Operation 76 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i3 %n_0 to i4" [lenet/lenet_hls.cpp:75]   --->   Operation 77 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln75 = icmp eq i3 %n_0, -3" [lenet/lenet_hls.cpp:75]   --->   Operation 78 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 79 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.65ns)   --->   "%n = add i3 %n_0, 1" [lenet/lenet_hls.cpp:75]   --->   Operation 80 'add' 'n' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %.preheader2.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:75]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i3 %n_0 to i13" [lenet/lenet_hls.cpp:77]   --->   Operation 82 'zext' 'zext_ln77_4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln77_1 = add i4 %zext_ln75, %w_0" [lenet/lenet_hls.cpp:77]   --->   Operation 83 'add' 'add_ln77_1' <Predicate = (!icmp_ln75)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i4 %add_ln77_1 to i12" [lenet/lenet_hls.cpp:76]   --->   Operation 84 'zext' 'zext_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:76]   --->   Operation 85 'br' <Predicate = (!icmp_ln75)> <Delay = 1.76>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 86 'br' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.57>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum, %1 ], [ %sum_1, %.preheader.preheader ]"   --->   Operation 87 'phi' 'sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ci_0 = phi i3 [ %ci, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 88 'phi' 'ci_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.13ns)   --->   "%icmp_ln76 = icmp eq i3 %ci_0, -2" [lenet/lenet_hls.cpp:76]   --->   Operation 89 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 90 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.65ns)   --->   "%ci = add i3 %ci_0, 1" [lenet/lenet_hls.cpp:76]   --->   Operation 91 'add' 'ci' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:76]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln77_5 = zext i3 %ci_0 to i10" [lenet/lenet_hls.cpp:77]   --->   Operation 93 'zext' 'zext_ln77_5' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %ci_0, i4 0)" [lenet/lenet_hls.cpp:77]   --->   Operation 94 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln77_6 = zext i7 %tmp_12 to i8" [lenet/lenet_hls.cpp:77]   --->   Operation 95 'zext' 'zext_ln77_6' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %ci_0, i1 false)" [lenet/lenet_hls.cpp:77]   --->   Operation 96 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln77_7 = zext i4 %tmp_14 to i8" [lenet/lenet_hls.cpp:77]   --->   Operation 97 'zext' 'zext_ln77_7' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.87ns)   --->   "%sub_ln77_1 = sub i8 %zext_ln77_6, %zext_ln77_7" [lenet/lenet_hls.cpp:77]   --->   Operation 98 'sub' 'sub_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i8 %sub_ln77_1 to i9" [lenet/lenet_hls.cpp:77]   --->   Operation 99 'sext' 'sext_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln77_2 = add i9 %sext_ln77_1, %zext_ln75_1" [lenet/lenet_hls.cpp:77]   --->   Operation 100 'add' 'add_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i9 %add_ln77_2 to i8" [lenet/lenet_hls.cpp:77]   --->   Operation 101 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln77, i4 0)" [lenet/lenet_hls.cpp:77]   --->   Operation 102 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln77_2, i1 false)" [lenet/lenet_hls.cpp:77]   --->   Operation 103 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i10 %tmp_15 to i12" [lenet/lenet_hls.cpp:77]   --->   Operation 104 'sext' 'sext_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln77_2 = sub i12 %p_shl8_cast, %sext_ln77_2" [lenet/lenet_hls.cpp:77]   --->   Operation 105 'sub' 'sub_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln77_3 = add i12 %sub_ln77_2, %zext_ln76" [lenet/lenet_hls.cpp:77]   --->   Operation 106 'add' 'add_ln77_3' <Predicate = (!icmp_ln76)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln77_4 = add i10 %sext_ln77, %zext_ln77_5" [lenet/lenet_hls.cpp:77]   --->   Operation 107 'add' 'add_ln77_4' <Predicate = (!icmp_ln76)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i10 %add_ln77_4 to i64" [lenet/lenet_hls.cpp:77]   --->   Operation 108 'sext' 'sext_ln77_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_16 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %add_ln77_4, i2 0)" [lenet/lenet_hls.cpp:77]   --->   Operation 109 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i12 %tmp_16 to i64" [lenet/lenet_hls.cpp:77]   --->   Operation 110 'sext' 'sext_ln77_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_5 = add i64 %sext_ln77_3, %sext_ln77_4" [lenet/lenet_hls.cpp:77]   --->   Operation 111 'add' 'add_ln77_5' <Predicate = (!icmp_ln76)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln77_6 = add i64 %add_ln77_5, %zext_ln77_1" [lenet/lenet_hls.cpp:77]   --->   Operation 112 'add' 'add_ln77_6' <Predicate = (!icmp_ln76)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i64 %add_ln77_6 to i13" [lenet/lenet_hls.cpp:77]   --->   Operation 113 'trunc' 'trunc_ln77_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i64 %add_ln77_6 to i11" [lenet/lenet_hls.cpp:77]   --->   Operation 114 'trunc' 'trunc_ln77_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 115 'br' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln77_8 = zext i12 %add_ln77_3 to i64" [lenet/lenet_hls.cpp:77]   --->   Operation 116 'zext' 'zext_ln77_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %zext_ln77_8" [lenet/lenet_hls.cpp:77]   --->   Operation 117 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln77_2, i2 0)" [lenet/lenet_hls.cpp:77]   --->   Operation 118 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_7 = add i13 %trunc_ln77_1, %p_shl6_cast" [lenet/lenet_hls.cpp:77]   --->   Operation 119 'add' 'add_ln77_7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 120 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln77_8 = add i13 %add_ln77_7, %zext_ln77_4" [lenet/lenet_hls.cpp:77]   --->   Operation 120 'add' 'add_ln77_8' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln77_9 = zext i13 %add_ln77_8 to i64" [lenet/lenet_hls.cpp:77]   --->   Operation 121 'zext' 'zext_ln77_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr [2400 x float]* %weights, i64 0, i64 %zext_ln77_9" [lenet/lenet_hls.cpp:77]   --->   Operation 122 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:77]   --->   Operation 123 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:77]   --->   Operation 124 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 125 [1/2] (3.25ns)   --->   "%weights_load = load float* %weights_addr, align 4" [lenet/lenet_hls.cpp:77]   --->   Operation 125 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_9 : Operation 126 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:77]   --->   Operation 126 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 127 [4/4] (5.70ns)   --->   "%tmp_5 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:77]   --->   Operation 127 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 128 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:77]   --->   Operation 128 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 129 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:77]   --->   Operation 129 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.70>
ST_13 : Operation 130 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %weights_load, %input_load" [lenet/lenet_hls.cpp:77]   --->   Operation 130 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 131 [5/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_5" [lenet/lenet_hls.cpp:77]   --->   Operation 131 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 132 [4/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_5" [lenet/lenet_hls.cpp:77]   --->   Operation 132 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 133 [3/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_5" [lenet/lenet_hls.cpp:77]   --->   Operation 133 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 134 [2/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_5" [lenet/lenet_hls.cpp:77]   --->   Operation 134 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 135 [1/5] (7.25ns)   --->   "%sum = fadd float %sum_2, %tmp_5" [lenet/lenet_hls.cpp:77]   --->   Operation 135 'fadd' 'sum' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:76]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 2.32>
ST_19 : Operation 137 [1/2] (2.32ns)   --->   "%bias_load = load float* %bias_addr, align 4" [lenet/lenet_hls.cpp:79]   --->   Operation 137 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i4 %w_0 to i12" [lenet/lenet_hls.cpp:79]   --->   Operation 138 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (1.54ns)   --->   "%add_ln79_3 = add i12 %add_ln79_2, %zext_ln79_2" [lenet/lenet_hls.cpp:79]   --->   Operation 139 'add' 'add_ln79_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 6> <Delay = 7.25>
ST_20 : Operation 140 [5/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:79]   --->   Operation 140 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 7.25>
ST_21 : Operation 141 [4/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:79]   --->   Operation 141 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 7.25>
ST_22 : Operation 142 [3/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:79]   --->   Operation 142 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 7.25>
ST_23 : Operation 143 [2/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:79]   --->   Operation 143 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 7.25>
ST_24 : Operation 144 [1/5] (7.25ns)   --->   "%tmp = fadd float %sum_0, %bias_load" [lenet/lenet_hls.cpp:79]   --->   Operation 144 'fadd' 'tmp' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i12 %add_ln79_3 to i64" [lenet/lenet_hls.cpp:79]   --->   Operation 145 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [1600 x float]* %output_r, i64 0, i64 %zext_ln79_3" [lenet/lenet_hls.cpp:79]   --->   Operation 146 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (3.25ns)   --->   "store float %tmp, float* %output_addr, align 4" [lenet/lenet_hls.cpp:79]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader3" [lenet/lenet_hls.cpp:70]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln68      (br               ) [ 01111111111111111111111111]
co_0         (phi              ) [ 00100000000000000000000000]
icmp_ln68    (icmp             ) [ 00111111111111111111111111]
empty        (speclooptripcount) [ 00000000000000000000000000]
co           (add              ) [ 01111111111111111111111111]
br_ln68      (br               ) [ 00000000000000000000000000]
zext_ln77    (zext             ) [ 00000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln77_2  (zext             ) [ 00000000000000000000000000]
tmp_11       (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln77_3  (zext             ) [ 00000000000000000000000000]
sub_ln77     (sub              ) [ 00000000000000000000000000]
sext_ln77    (sext             ) [ 00011111111111111111111111]
add_ln79     (add              ) [ 00011111111111111111111111]
bias_addr    (getelementptr    ) [ 00011111111111111111111111]
br_ln69      (br               ) [ 00111111111111111111111111]
ret_ln81     (ret              ) [ 00000000000000000000000000]
h_0          (phi              ) [ 00010111111111111110000000]
icmp_ln69    (icmp             ) [ 00111111111111111111111111]
empty_45     (speclooptripcount) [ 00000000000000000000000000]
h            (add              ) [ 00111111111111111111111111]
br_ln69      (br               ) [ 00000000000000000000000000]
zext_ln79    (zext             ) [ 00000000000000000000000000]
add_ln79_1   (add              ) [ 00000000000000000000000000]
p_shl4_cast  (bitconcatenate   ) [ 00000000000000000000000000]
tmp_13       (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln79_1  (zext             ) [ 00000000000000000000000000]
add_ln79_2   (add              ) [ 00001111111111111111111111]
br_ln70      (br               ) [ 00111111111111111111111111]
br_ln0       (br               ) [ 01111111111111111111111111]
w_0          (phi              ) [ 00001111111111111111000000]
icmp_ln70    (icmp             ) [ 00111111111111111111111111]
empty_46     (speclooptripcount) [ 00000000000000000000000000]
w            (add              ) [ 00111111111111111111111111]
br_ln70      (br               ) [ 00000000000000000000000000]
br_ln73      (br               ) [ 00111111111111111111111111]
br_ln0       (br               ) [ 00111111111111111111111111]
sum_0        (phi              ) [ 00000111111111111111111110]
m_0          (phi              ) [ 00000100000000000000000000]
zext_ln73    (zext             ) [ 00000000000000000000000000]
icmp_ln73    (icmp             ) [ 00111111111111111111111111]
empty_47     (speclooptripcount) [ 00000000000000000000000000]
m            (add              ) [ 00111111111111111111111111]
br_ln73      (br               ) [ 00000000000000000000000000]
zext_ln77_1  (zext             ) [ 00000011111111111110000000]
add_ln77     (add              ) [ 00000000000000000000000000]
zext_ln75_1  (zext             ) [ 00000011111111111110000000]
br_ln75      (br               ) [ 00111111111111111111111111]
sum_1        (phi              ) [ 00111111111111111111111111]
n_0          (phi              ) [ 00000010000000000000000000]
zext_ln75    (zext             ) [ 00000000000000000000000000]
icmp_ln75    (icmp             ) [ 00111111111111111111111111]
empty_48     (speclooptripcount) [ 00000000000000000000000000]
n            (add              ) [ 00111111111111111111111111]
br_ln75      (br               ) [ 00000000000000000000000000]
zext_ln77_4  (zext             ) [ 00000001111111111110000000]
add_ln77_1   (add              ) [ 00000000000000000000000000]
zext_ln76    (zext             ) [ 00000001111111111110000000]
br_ln76      (br               ) [ 00111111111111111111111111]
br_ln0       (br               ) [ 00111111111111111111111111]
sum_2        (phi              ) [ 00111111111111111111111111]
ci_0         (phi              ) [ 00000001000000000000000000]
icmp_ln76    (icmp             ) [ 00111111111111111111111111]
empty_49     (speclooptripcount) [ 00000000000000000000000000]
ci           (add              ) [ 00111111111111111111111111]
br_ln76      (br               ) [ 00000000000000000000000000]
zext_ln77_5  (zext             ) [ 00000000000000000000000000]
tmp_12       (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln77_6  (zext             ) [ 00000000000000000000000000]
tmp_14       (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln77_7  (zext             ) [ 00000000000000000000000000]
sub_ln77_1   (sub              ) [ 00000000000000000000000000]
sext_ln77_1  (sext             ) [ 00000000000000000000000000]
add_ln77_2   (add              ) [ 00000000000000000000000000]
trunc_ln77   (trunc            ) [ 00000000000000000000000000]
p_shl8_cast  (bitconcatenate   ) [ 00000000000000000000000000]
tmp_15       (bitconcatenate   ) [ 00000000000000000000000000]
sext_ln77_2  (sext             ) [ 00000000000000000000000000]
sub_ln77_2   (sub              ) [ 00000000000000000000000000]
add_ln77_3   (add              ) [ 00000000100000000000000000]
add_ln77_4   (add              ) [ 00000000000000000000000000]
sext_ln77_3  (sext             ) [ 00000000000000000000000000]
tmp_16       (bitconcatenate   ) [ 00000000000000000000000000]
sext_ln77_4  (sext             ) [ 00000000000000000000000000]
add_ln77_5   (add              ) [ 00000000000000000000000000]
add_ln77_6   (add              ) [ 00000000000000000000000000]
trunc_ln77_1 (trunc            ) [ 00000000100000000000000000]
trunc_ln77_2 (trunc            ) [ 00000000100000000000000000]
br_ln0       (br               ) [ 00111111111111111111111111]
zext_ln77_8  (zext             ) [ 00000000000000000000000000]
input_addr   (getelementptr    ) [ 00000000010000000000000000]
p_shl6_cast  (bitconcatenate   ) [ 00000000000000000000000000]
add_ln77_7   (add              ) [ 00000000000000000000000000]
add_ln77_8   (add              ) [ 00000000000000000000000000]
zext_ln77_9  (zext             ) [ 00000000000000000000000000]
weights_addr (getelementptr    ) [ 00000000010000000000000000]
weights_load (load             ) [ 00000000001111000000000000]
input_load   (load             ) [ 00000000001111000000000000]
tmp_5        (fmul             ) [ 00000000000000111110000000]
sum          (fadd             ) [ 00111111111111111111111111]
br_ln76      (br               ) [ 00111111111111111111111111]
bias_load    (load             ) [ 00000000000000000000111110]
zext_ln79_2  (zext             ) [ 00000000000000000000000000]
add_ln79_3   (add              ) [ 00000000000000000000111111]
tmp          (fadd             ) [ 00000000000000000000000001]
zext_ln79_3  (zext             ) [ 00000000000000000000000000]
output_addr  (getelementptr    ) [ 00000000000000000000000000]
store_ln79   (store            ) [ 00000000000000000000000000]
br_ln70      (br               ) [ 00111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="bias_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="5" slack="0"/>
<pin id="68" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="3"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="12" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="83" class="1004" name="weights_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="13" slack="0"/>
<pin id="87" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/8 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/8 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="12" slack="0"/>
<pin id="106" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/25 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln79_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="11" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/25 "/>
</bind>
</comp>

<comp id="115" class="1005" name="co_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="co_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="h_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="h_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="w_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="w_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="sum_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="sum_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="m_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="m_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="sum_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="sum_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="n_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="1"/>
<pin id="187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="n_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="sum_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="sum_2_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="ci_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="1"/>
<pin id="210" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="ci_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci_0/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum/14 tmp/20 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln68_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="co_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln77_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln77_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln77_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_3/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sub_ln77_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln77_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln79_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln69_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="h_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln79_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln79_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="1"/>
<pin id="305" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_shl4_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="9" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln79_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln79_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln70_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="w_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln73_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln73_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="m_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln77_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_1/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln77_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="2"/>
<pin id="368" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln75_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln75_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln75_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="n_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln77_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_4/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln77_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="2"/>
<pin id="398" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln76_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln76_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="0"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="ci_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln77_5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_5/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_12_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln77_6_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_6/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_14_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln77_7_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_7/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sub_ln77_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77_1/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln77_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_1/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln77_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="2"/>
<pin id="458" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_2/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln77_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_shl8_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_15_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="9" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln77_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_2/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sub_ln77_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="0" index="1" bw="10" slack="0"/>
<pin id="487" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77_2/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln77_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="4" slack="1"/>
<pin id="493" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_3/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln77_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="5"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_4/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln77_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_3/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_16_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="0"/>
<pin id="506" dir="0" index="1" bw="10" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln77_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_4/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln77_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_5/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln77_6_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="2"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_6/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln77_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="0"/>
<pin id="529" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_1/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="trunc_ln77_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="15" slack="0"/>
<pin id="533" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_2/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln77_8_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_8/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="p_shl6_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="13" slack="0"/>
<pin id="541" dir="0" index="1" bw="11" slack="1"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln77_7_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="13" slack="1"/>
<pin id="548" dir="0" index="1" bw="13" slack="0"/>
<pin id="549" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_7/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln77_8_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="0"/>
<pin id="553" dir="0" index="1" bw="3" slack="2"/>
<pin id="554" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_8/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln77_9_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="13" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_9/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln79_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="2"/>
<pin id="563" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/19 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln79_3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="3"/>
<pin id="567" dir="0" index="1" bw="4" slack="0"/>
<pin id="568" dir="1" index="2" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_3/19 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln79_3_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="6"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/25 "/>
</bind>
</comp>

<comp id="577" class="1005" name="co_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co "/>
</bind>
</comp>

<comp id="582" class="1005" name="sext_ln77_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="5"/>
<pin id="584" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln77 "/>
</bind>
</comp>

<comp id="587" class="1005" name="add_ln79_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="1"/>
<pin id="589" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="592" class="1005" name="bias_addr_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="4" slack="3"/>
<pin id="594" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="h_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln79_2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="3"/>
<pin id="607" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln79_2 "/>
</bind>
</comp>

<comp id="613" class="1005" name="w_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="0"/>
<pin id="615" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="621" class="1005" name="m_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="626" class="1005" name="zext_ln77_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="2"/>
<pin id="628" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="zext_ln75_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="2"/>
<pin id="633" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln75_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="n_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="3" slack="0"/>
<pin id="641" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="644" class="1005" name="zext_ln77_4_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="13" slack="2"/>
<pin id="646" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln77_4 "/>
</bind>
</comp>

<comp id="649" class="1005" name="zext_ln76_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="12" slack="1"/>
<pin id="651" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76 "/>
</bind>
</comp>

<comp id="657" class="1005" name="ci_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ci "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln77_3_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="1"/>
<pin id="664" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln77_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="trunc_ln77_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="13" slack="1"/>
<pin id="669" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln77_2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="1"/>
<pin id="674" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln77_2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="input_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="1"/>
<pin id="679" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="weights_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="1"/>
<pin id="684" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="weights_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="input_load_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_5_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="702" class="1005" name="sum_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="1"/>
<pin id="704" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="707" class="1005" name="bias_load_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="1"/>
<pin id="709" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="712" class="1005" name="add_ln79_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="6"/>
<pin id="714" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="add_ln79_3 "/>
</bind>
</comp>

<comp id="717" class="1005" name="tmp_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="76" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="183"><net_src comp="150" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="206"><net_src comp="173" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="196" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="150" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="233"><net_src comp="119" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="119" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="119" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="119" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="119" pin="4"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="254" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="266" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="254" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="130" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="130" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="130" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="302" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="307" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="142" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="142" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="166" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="166" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="166" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="166" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="345" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="126" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="189" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="189" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="189" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="189" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="375" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="138" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="212" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="48" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="212" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="212" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="52" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="212" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="212" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="24" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="433" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="429" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="38" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="455" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="24" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="464" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="417" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="495" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="500" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="564"><net_src comp="138" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="570" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="580"><net_src comp="235" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="585"><net_src comp="276" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="590"><net_src comp="280" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="595"><net_src comp="64" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="603"><net_src comp="292" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="608"><net_src comp="327" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="616"><net_src comp="339" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="624"><net_src comp="355" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="629"><net_src comp="361" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="634"><net_src comp="371" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="642"><net_src comp="385" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="647"><net_src comp="391" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="652"><net_src comp="401" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="660"><net_src comp="411" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="665"><net_src comp="490" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="670"><net_src comp="527" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="675"><net_src comp="531" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="680"><net_src comp="76" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="685"><net_src comp="83" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="690"><net_src comp="90" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="695"><net_src comp="96" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="700"><net_src comp="225" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="705"><net_src comp="219" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="710"><net_src comp="71" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="715"><net_src comp="565" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="720"><net_src comp="219" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {25 }
 - Input state : 
	Port: i_convolution3 : input_r | {8 9 }
	Port: i_convolution3 : weights | {8 9 }
	Port: i_convolution3 : bias | {5 19 }
  - Chain level:
	State 1
	State 2
		icmp_ln68 : 1
		co : 1
		br_ln68 : 2
		zext_ln77 : 1
		tmp_s : 1
		zext_ln77_2 : 2
		tmp_11 : 1
		zext_ln77_3 : 2
		sub_ln77 : 3
		sext_ln77 : 4
		add_ln79 : 3
		bias_addr : 2
	State 3
		icmp_ln69 : 1
		h : 1
		br_ln69 : 2
		zext_ln79 : 1
		add_ln79_1 : 2
		p_shl4_cast : 3
		tmp_13 : 3
		zext_ln79_1 : 4
		add_ln79_2 : 5
	State 4
		icmp_ln70 : 1
		w : 1
		br_ln70 : 2
	State 5
		zext_ln73 : 1
		icmp_ln73 : 1
		m : 1
		br_ln73 : 2
		zext_ln77_1 : 1
		add_ln77 : 2
		zext_ln75_1 : 3
	State 6
		zext_ln75 : 1
		icmp_ln75 : 1
		n : 1
		br_ln75 : 2
		zext_ln77_4 : 1
		add_ln77_1 : 2
		zext_ln76 : 3
	State 7
		icmp_ln76 : 1
		ci : 1
		br_ln76 : 2
		zext_ln77_5 : 1
		tmp_12 : 1
		zext_ln77_6 : 2
		tmp_14 : 1
		zext_ln77_7 : 2
		sub_ln77_1 : 3
		sext_ln77_1 : 4
		add_ln77_2 : 5
		trunc_ln77 : 6
		p_shl8_cast : 7
		tmp_15 : 6
		sext_ln77_2 : 7
		sub_ln77_2 : 8
		add_ln77_3 : 9
		add_ln77_4 : 2
		sext_ln77_3 : 3
		tmp_16 : 3
		sext_ln77_4 : 4
		add_ln77_5 : 5
		add_ln77_6 : 6
		trunc_ln77_1 : 7
		trunc_ln77_2 : 7
	State 8
		input_addr : 1
		add_ln77_7 : 1
		add_ln77_8 : 2
		zext_ln77_9 : 3
		weights_addr : 4
		weights_load : 5
		input_load : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		add_ln79_3 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		output_addr : 1
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_219     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_225     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |      co_fu_235      |    0    |    0    |    15   |
|          |   add_ln79_fu_280   |    0    |    0    |    15   |
|          |       h_fu_292      |    0    |    0    |    13   |
|          |  add_ln79_1_fu_302  |    0    |    0    |    15   |
|          |  add_ln79_2_fu_327  |    0    |    0    |    12   |
|          |       w_fu_339      |    0    |    0    |    13   |
|          |       m_fu_355      |    0    |    0    |    12   |
|          |   add_ln77_fu_365   |    0    |    0    |    13   |
|          |       n_fu_385      |    0    |    0    |    12   |
|    add   |  add_ln77_1_fu_395  |    0    |    0    |    13   |
|          |      ci_fu_411      |    0    |    0    |    12   |
|          |  add_ln77_2_fu_455  |    0    |    0    |    15   |
|          |  add_ln77_3_fu_490  |    0    |    0    |    17   |
|          |  add_ln77_4_fu_495  |    0    |    0    |    15   |
|          |  add_ln77_5_fu_516  |    0    |    0    |    17   |
|          |  add_ln77_6_fu_522  |    0    |    0    |    17   |
|          |  add_ln77_7_fu_546  |    0    |    0    |    17   |
|          |  add_ln77_8_fu_551  |    0    |    0    |    17   |
|          |  add_ln79_3_fu_565  |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln68_fu_229  |    0    |    0    |    11   |
|          |   icmp_ln69_fu_286  |    0    |    0    |    9    |
|   icmp   |   icmp_ln70_fu_333  |    0    |    0    |    9    |
|          |   icmp_ln73_fu_349  |    0    |    0    |    9    |
|          |   icmp_ln75_fu_379  |    0    |    0    |    9    |
|          |   icmp_ln76_fu_405  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln77_fu_270   |    0    |    0    |    15   |
|    sub   |  sub_ln77_1_fu_445  |    0    |    0    |    15   |
|          |  sub_ln77_2_fu_484  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln77_fu_241  |    0    |    0    |    0    |
|          |  zext_ln77_2_fu_254 |    0    |    0    |    0    |
|          |  zext_ln77_3_fu_266 |    0    |    0    |    0    |
|          |   zext_ln79_fu_298  |    0    |    0    |    0    |
|          |  zext_ln79_1_fu_323 |    0    |    0    |    0    |
|          |   zext_ln73_fu_345  |    0    |    0    |    0    |
|          |  zext_ln77_1_fu_361 |    0    |    0    |    0    |
|          |  zext_ln75_1_fu_371 |    0    |    0    |    0    |
|   zext   |   zext_ln75_fu_375  |    0    |    0    |    0    |
|          |  zext_ln77_4_fu_391 |    0    |    0    |    0    |
|          |   zext_ln76_fu_401  |    0    |    0    |    0    |
|          |  zext_ln77_5_fu_417 |    0    |    0    |    0    |
|          |  zext_ln77_6_fu_429 |    0    |    0    |    0    |
|          |  zext_ln77_7_fu_441 |    0    |    0    |    0    |
|          |  zext_ln77_8_fu_535 |    0    |    0    |    0    |
|          |  zext_ln77_9_fu_556 |    0    |    0    |    0    |
|          |  zext_ln79_2_fu_561 |    0    |    0    |    0    |
|          |  zext_ln79_3_fu_570 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_246    |    0    |    0    |    0    |
|          |    tmp_11_fu_258    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_307 |    0    |    0    |    0    |
|          |    tmp_13_fu_315    |    0    |    0    |    0    |
|bitconcatenate|    tmp_12_fu_421    |    0    |    0    |    0    |
|          |    tmp_14_fu_433    |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_464 |    0    |    0    |    0    |
|          |    tmp_15_fu_472    |    0    |    0    |    0    |
|          |    tmp_16_fu_504    |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_539 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln77_fu_276  |    0    |    0    |    0    |
|          |  sext_ln77_1_fu_451 |    0    |    0    |    0    |
|   sext   |  sext_ln77_2_fu_480 |    0    |    0    |    0    |
|          |  sext_ln77_3_fu_500 |    0    |    0    |    0    |
|          |  sext_ln77_4_fu_512 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln77_fu_460  |    0    |    0    |    0    |
|   trunc  | trunc_ln77_1_fu_527 |    0    |    0    |    0    |
|          | trunc_ln77_2_fu_531 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   1086  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln77_3_reg_662 |   12   |
| add_ln79_2_reg_605 |   12   |
| add_ln79_3_reg_712 |   12   |
|  add_ln79_reg_587  |    9   |
|  bias_addr_reg_592 |    4   |
|  bias_load_reg_707 |   32   |
|    ci_0_reg_208    |    3   |
|     ci_reg_657     |    3   |
|    co_0_reg_115    |    5   |
|     co_reg_577     |    5   |
|     h_0_reg_126    |    4   |
|      h_reg_600     |    4   |
| input_addr_reg_677 |   11   |
| input_load_reg_692 |   32   |
|     m_0_reg_162    |    3   |
|      m_reg_621     |    3   |
|     n_0_reg_185    |    3   |
|      n_reg_639     |    3   |
|  sext_ln77_reg_582 |   10   |
|    sum_0_reg_150   |   32   |
|    sum_1_reg_173   |   32   |
|    sum_2_reg_196   |   32   |
|     sum_reg_702    |   32   |
|    tmp_5_reg_697   |   32   |
|     tmp_reg_717    |   32   |
|trunc_ln77_1_reg_667|   13   |
|trunc_ln77_2_reg_672|   11   |
|     w_0_reg_138    |    4   |
|      w_reg_613     |    4   |
|weights_addr_reg_682|   12   |
|weights_load_reg_687|   32   |
| zext_ln75_1_reg_631|    9   |
|  zext_ln76_reg_649 |   12   |
| zext_ln77_1_reg_626|   64   |
| zext_ln77_4_reg_644|   13   |
+--------------------+--------+
|        Total       |   536  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_96 |  p0  |   2  |  11  |   22   ||    9    |
|    h_0_reg_126   |  p0  |   2  |   4  |    8   ||    9    |
|    w_0_reg_138   |  p0  |   2  |   4  |    8   ||    9    |
|   sum_0_reg_150  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_219    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_219    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   254  ||  12.383 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1086  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   536  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   12   |   884  |  1149  |
+-----------+--------+--------+--------+--------+
