{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544075263012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544075263028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 23:47:42 2018 " "Processing started: Wed Dec 05 23:47:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544075263028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075263028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRL_Machine -c IRL_Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRL_Machine -c IRL_Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075263028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544075264090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544075264090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_irl.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_irl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "Input_Logic_IRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Initial_Register_Load/Input_Logic_IRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075272574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075272574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic_irl.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic_irl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "Output_Logic_IRL.v" "" { Text "U:/Classes/CPRE281/finalProj/Initial_Register_Load/Output_Logic_IRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075272652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075272652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irl_machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irl_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "IRL_Machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Initial_Register_Load/IRL_Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075272715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075272715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_lr.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_lr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "Logic_LR.v" "" { Text "U:/Classes/CPRE281/finalProj/Initial_Register_Load/Logic_LR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075272777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075272777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRL_Machine " "Elaborating entity \"IRL_Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544075273215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL Output_Logic_IRL:sadfsdaf " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"Output_Logic_IRL:sadfsdaf\"" {  } { { "IRL_Machine.bdf" "sadfsdaf" { Schematic "U:/Classes/CPRE281/finalProj/Initial_Register_Load/IRL_Machine.bdf" { { 312 656 824 392 "sadfsdaf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075273371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL Input_Logic_IRL:inst " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"Input_Logic_IRL:inst\"" {  } { { "IRL_Machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Initial_Register_Load/IRL_Machine.bdf" { { 272 368 528 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075273687 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Initial_Register_Load/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544075273843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1544075273843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"LR_Machine:klasdjf\"" {  } { { "IRL_Machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/Initial_Register_Load/IRL_Machine.bdf" { { 288 136 328 384 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075273859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Initial_Register_Load/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075273999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544075275285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544075276588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544075276588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544075277138 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544075277138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544075277138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544075277138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544075277357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 23:47:57 2018 " "Processing ended: Wed Dec 05 23:47:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544075277357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544075277357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544075277357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544075277357 ""}
