{
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_depop50_mem20K_22nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 125.4,
        "elaboration_time(ms)": 95.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 96.1,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm",
        "architecture": "k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 147,
        "elaboration_time(ms)": 102.6,
        "optimization_time(ms)": 0.4,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 103.2,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_depop50_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 134.8,
        "elaboration_time(ms)": 94.6,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 95.3,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 94.3,
        "elaboration_time(ms)": 79.6,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 80.3,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 134.7,
        "elaboration_time(ms)": 99.2,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 99.9,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 151.2,
        "elaboration_time(ms)": 95.4,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 96.1,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_frac_chain_mem32K_htree0short_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.7,
        "exec_time(ms)": 148.3,
        "elaboration_time(ms)": 92.1,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 92.8,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm_custom_pins",
        "architecture": "k6_frac_N10_mem32K_40nm_custom_pins.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 180.3,
        "elaboration_time(ms)": 98.2,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 5.5,
        "synthesis_time(ms)": 104.2,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_frac_N10_mem32K_40nm",
        "architecture": "k6_frac_N10_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 159.2,
        "elaboration_time(ms)": 94.7,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 95.4,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_N10_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "both_ram.v",
        "exit": 134,
        "errors": [
            "[NETLIST] Memory dual_port_ram^MEM~0 of depth 2^11 exceeds ODIN bound of 2^10."
        ],
        "elaboration_time(ms)": 65.1,
        "optimization_time(ms)": 0
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_fc_abs",
        "architecture": "k6_N10_mem32K_40nm_fc_abs.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 125.7,
        "elaboration_time(ms)": 93.2,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 93.9,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_nonuniform",
        "architecture": "k6_N10_mem32K_40nm_nonuniform.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 118,
        "elaboration_time(ms)": 90.7,
        "optimization_time(ms)": 0.5,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 91.3,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm_pulse",
        "architecture": "k6_N10_mem32K_40nm_pulse.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 78.4,
        "elaboration_time(ms)": 58.9,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 59.3,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "arch_sweep/both_ram/k6_N10_mem32K_40nm": {
        "test_name": "arch_sweep/both_ram/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "both_ram.v",
        "max_rss(MiB)": 10.6,
        "exec_time(ms)": 72.3,
        "elaboration_time(ms)": 59.9,
        "optimization_time(ms)": 0.3,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 60.3,
        "Pi": 41,
        "Po": 40,
        "Memory": 24,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 24
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
