--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4253 paths analyzed, 270 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.370ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_3 (SLICE_X13Y43.D1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.244ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.BMUX    Tshcko                0.488   display/v_count<4>
                                                       display/v_count_2
    SLICE_X12Y51.B3      net (fanout=9)        1.476   display/v_count<2>
    SLICE_X12Y51.B       Tilo                  0.203   y<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X20Y45.A4      net (fanout=10)       1.298   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X20Y45.A       Tilo                  0.203   sq_b_anim/x<2>
                                                       sq_a_anim/_n00501_1
    SLICE_X13Y43.D1      net (fanout=16)       1.254   sq_a_anim/_n00501
    SLICE_X13Y43.CLK     Tas                   0.322   sq_c_anim/x<3>
                                                       sq_c_anim/x_3_rstpot
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (1.216ns logic, 4.028ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_4 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_4 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.DQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_4
    SLICE_X15Y51.D4      net (fanout=9)        0.982   display/v_count<4>
    SLICE_X15Y51.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X20Y45.A3      net (fanout=6)        1.408   N16
    SLICE_X20Y45.A       Tilo                  0.203   sq_b_anim/x<2>
                                                       sq_a_anim/_n00501_1
    SLICE_X13Y43.D1      net (fanout=16)       1.254   sq_a_anim/_n00501
    SLICE_X13Y43.CLK     Tas                   0.322   sq_c_anim/x<3>
                                                       sq_c_anim/x_3_rstpot
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.231ns logic, 3.644ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_3
    SLICE_X15Y51.D3      net (fanout=10)       0.864   display/v_count<3>
    SLICE_X15Y51.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X20Y45.A3      net (fanout=6)        1.408   N16
    SLICE_X20Y45.A       Tilo                  0.203   sq_b_anim/x<2>
                                                       sq_a_anim/_n00501_1
    SLICE_X13Y43.D1      net (fanout=16)       1.254   sq_a_anim/_n00501
    SLICE_X13Y43.CLK     Tas                   0.322   sq_c_anim/x<3>
                                                       sq_c_anim/x_3_rstpot
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (1.231ns logic, 3.526ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_1 (SLICE_X13Y43.B2), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_c_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_c_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.BMUX    Tshcko                0.488   display/v_count<4>
                                                       display/v_count_2
    SLICE_X12Y51.B3      net (fanout=9)        1.476   display/v_count<2>
    SLICE_X12Y51.B       Tilo                  0.203   y<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X20Y45.A4      net (fanout=10)       1.298   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X20Y45.A       Tilo                  0.203   sq_b_anim/x<2>
                                                       sq_a_anim/_n00501_1
    SLICE_X13Y43.B2      net (fanout=16)       1.230   sq_a_anim/_n00501
    SLICE_X13Y43.CLK     Tas                   0.322   sq_c_anim/x<3>
                                                       sq_c_anim/x_1_rstpot
                                                       sq_c_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (1.216ns logic, 4.004ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_4 (FF)
  Destination:          sq_c_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_4 to sq_c_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.DQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_4
    SLICE_X15Y51.D4      net (fanout=9)        0.982   display/v_count<4>
    SLICE_X15Y51.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X20Y45.A3      net (fanout=6)        1.408   N16
    SLICE_X20Y45.A       Tilo                  0.203   sq_b_anim/x<2>
                                                       sq_a_anim/_n00501_1
    SLICE_X13Y43.B2      net (fanout=16)       1.230   sq_a_anim/_n00501
    SLICE_X13Y43.CLK     Tas                   0.322   sq_c_anim/x<3>
                                                       sq_c_anim/x_1_rstpot
                                                       sq_c_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.231ns logic, 3.620ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_c_anim/x_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_c_anim/x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_3
    SLICE_X15Y51.D3      net (fanout=10)       0.864   display/v_count<3>
    SLICE_X15Y51.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X20Y45.A3      net (fanout=6)        1.408   N16
    SLICE_X20Y45.A       Tilo                  0.203   sq_b_anim/x<2>
                                                       sq_a_anim/_n00501_1
    SLICE_X13Y43.B2      net (fanout=16)       1.230   sq_a_anim/_n00501
    SLICE_X13Y43.CLK     Tas                   0.322   sq_c_anim/x<3>
                                                       sq_c_anim/x_1_rstpot
                                                       sq_c_anim/x_1
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (1.231ns logic, 3.502ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/x_10 (SLICE_X15Y50.D2), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_a_anim/x_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.179ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_a_anim/x_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.BMUX    Tshcko                0.488   display/v_count<4>
                                                       display/v_count_2
    SLICE_X12Y51.B3      net (fanout=9)        1.476   display/v_count<2>
    SLICE_X12Y51.B       Tilo                  0.203   y<8>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X19Y45.A3      net (fanout=10)       1.181   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X19Y45.A       Tilo                  0.259   sq_c_x2<9>
                                                       display/o_animate
    SLICE_X15Y50.D2      net (fanout=16)       1.250   animate
    SLICE_X15Y50.CLK     Tas                   0.322   sq_a_anim/x<10>
                                                       sq_a_anim/x_10_rstpot
                                                       sq_a_anim/x_10
    -------------------------------------------------  ---------------------------
    Total                                      5.179ns (1.272ns logic, 3.907ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_4 (FF)
  Destination:          sq_a_anim/x_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.983ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_4 to sq_a_anim/x_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.DQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_4
    SLICE_X15Y51.D4      net (fanout=9)        0.982   display/v_count<4>
    SLICE_X15Y51.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X19Y45.A2      net (fanout=6)        1.464   N16
    SLICE_X19Y45.A       Tilo                  0.259   sq_c_x2<9>
                                                       display/o_animate
    SLICE_X15Y50.D2      net (fanout=16)       1.250   animate
    SLICE_X15Y50.CLK     Tas                   0.322   sq_a_anim/x<10>
                                                       sq_a_anim/x_10_rstpot
                                                       sq_a_anim/x_10
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (1.287ns logic, 3.696ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_a_anim/x_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.865ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.242 - 0.261)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_a_anim/x_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.447   display/v_count<4>
                                                       display/v_count_3
    SLICE_X15Y51.D3      net (fanout=10)       0.864   display/v_count<3>
    SLICE_X15Y51.D       Tilo                  0.259   display/v_count<9>
                                                       display/o_animate_SW0
    SLICE_X19Y45.A2      net (fanout=6)        1.464   N16
    SLICE_X19Y45.A       Tilo                  0.259   sq_c_x2<9>
                                                       display/o_animate
    SLICE_X15Y50.D2      net (fanout=16)       1.250   animate
    SLICE_X15Y50.CLK     Tas                   0.322   sq_a_anim/x<10>
                                                       sq_a_anim/x_10_rstpot
                                                       sq_a_anim/x_10
    -------------------------------------------------  ---------------------------
    Total                                      4.865ns (1.287ns logic, 3.578ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_4 (SLICE_X14Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_c_anim/x_4 (FF)
  Destination:          sq_c_anim/x_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_c_anim/x_4 to sq_c_anim/x_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.200   sq_c_anim/x<7>
                                                       sq_c_anim/x_4
    SLICE_X14Y44.A6      net (fanout=9)        0.047   sq_c_anim/x<4>
    SLICE_X14Y44.CLK     Tah         (-Th)    -0.190   sq_c_anim/x<7>
                                                       sq_c_anim/x_4_rstpot
                                                       sq_c_anim/x_4
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.390ns logic, 0.047ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_0 (SLICE_X13Y43.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_c_anim/x_0 (FF)
  Destination:          sq_c_anim/x_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_c_anim/x_0 to sq_c_anim/x_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y43.AQ      Tcko                  0.198   sq_c_anim/x<3>
                                                       sq_c_anim/x_0
    SLICE_X13Y43.A6      net (fanout=4)        0.035   sq_c_anim/x<0>
    SLICE_X13Y43.CLK     Tah         (-Th)    -0.215   sq_c_anim/x<3>
                                                       sq_c_anim/x_0_rstpot
                                                       sq_c_anim/x_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_5 (SLICE_X14Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_5 (FF)
  Destination:          display/v_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_5 to display/v_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.AQ      Tcko                  0.200   display/v_count<7>
                                                       display/v_count_5
    SLICE_X14Y51.A6      net (fanout=18)       0.060   display/v_count<5>
    SLICE_X14Y51.CLK     Tah         (-Th)    -0.190   display/v_count<7>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT61
                                                       display/v_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.390ns logic, 0.060ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_c_anim/x<7>/CLK
  Logical resource: sq_c_anim/x_4/CK
  Location pin: SLICE_X14Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_c_anim/x<7>/CLK
  Logical resource: sq_c_anim/x_5/CK
  Location pin: SLICE_X14Y44.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4253 paths, 0 nets, and 611 connections

Design statistics:
   Minimum period:   5.370ns{1}   (Maximum frequency: 186.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 16:27:34 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



