  { "AMD_EXT_PERF_CTL0", AMD_EXT_PERF_CTL0 },
  { "AMD_EXT_PERF_CTL1", AMD_EXT_PERF_CTL1 },
  { "AMD_EXT_PERF_CTL2", AMD_EXT_PERF_CTL2 },
  { "AMD_EXT_PERF_CTL3", AMD_EXT_PERF_CTL3 },
  { "AMD_EXT_PERF_CTL4", AMD_EXT_PERF_CTL4 },
  { "AMD_EXT_PERF_CTL5", AMD_EXT_PERF_CTL5 },
  { "AMD_EXT_PERF_CTR0", AMD_EXT_PERF_CTR0 },
  { "AMD_EXT_PERF_CTR1", AMD_EXT_PERF_CTR1 },
  { "AMD_EXT_PERF_CTR2", AMD_EXT_PERF_CTR2 },
  { "AMD_EXT_PERF_CTR3", AMD_EXT_PERF_CTR3 },
  { "AMD_EXT_PERF_CTR4", AMD_EXT_PERF_CTR4 },
  { "AMD_EXT_PERF_CTR5", AMD_EXT_PERF_CTR5 },
  { "AMD_NB_PERF_CTL0", AMD_NB_PERF_CTL0 },
  { "AMD_NB_PERF_CTL1", AMD_NB_PERF_CTL1 },
  { "AMD_NB_PERF_CTL2", AMD_NB_PERF_CTL2 },
  { "AMD_NB_PERF_CTL3", AMD_NB_PERF_CTL3 },
  { "AMD_NB_PERF_CTR0", AMD_NB_PERF_CTR0 },
  { "AMD_NB_PERF_CTR1", AMD_NB_PERF_CTR1 },
  { "AMD_NB_PERF_CTR2", AMD_NB_PERF_CTR2 },
  { "AMD_NB_PERF_CTR3", AMD_NB_PERF_CTR3 },
  { "AMD_PERF_CTL0", AMD_PERF_CTL0 },
  { "AMD_PERF_CTL1", AMD_PERF_CTL1 },
  { "AMD_PERF_CTL2", AMD_PERF_CTL2 },
  { "AMD_PERF_CTL3", AMD_PERF_CTL3 },
  { "AMD_PERF_CTR0", AMD_PERF_CTR0 },
  { "AMD_PERF_CTR1", AMD_PERF_CTR1 },
  { "AMD_PERF_CTR2", AMD_PERF_CTR2 },
  { "AMD_PERF_CTR3", AMD_PERF_CTR3 },
  { "IA32_FIXED_CTR0", IA32_FIXED_CTR0 },
  { "IA32_FIXED_CTR1", IA32_FIXED_CTR1 },
  { "IA32_FIXED_CTR2", IA32_FIXED_CTR2 },
  { "IA32_FIXED_CTR_CTRL", IA32_FIXED_CTR_CTRL },
  { "IA32_PERFEVTSEL0", IA32_PERFEVTSEL0 },
  { "IA32_PERFEVTSEL1", IA32_PERFEVTSEL1 },
  { "IA32_PERFEVTSEL2", IA32_PERFEVTSEL2 },
  { "IA32_PERFEVTSEL3", IA32_PERFEVTSEL3 },
  { "IA32_PERFEVTSEL4", IA32_PERFEVTSEL4 },
  { "IA32_PERFEVTSEL5", IA32_PERFEVTSEL5 },
  { "IA32_PERFEVTSEL6", IA32_PERFEVTSEL6 },
  { "IA32_PERFEVTSEL7", IA32_PERFEVTSEL7 },
  { "IA32_PERF_GLOBAL_CTRL", IA32_PERF_GLOBAL_CTRL },
  { "IA32_PERF_GLOBAL_OVF_CTRL", IA32_PERF_GLOBAL_OVF_CTRL },
  { "IA32_PERF_GLOBAL_STATUS", IA32_PERF_GLOBAL_STATUS },
  { "IA32_PMC0", IA32_PMC0 },
  { "IA32_PMC1", IA32_PMC1 },
  { "IA32_PMC2", IA32_PMC2 },
  { "IA32_PMC3", IA32_PMC3 },
  { "IA32_PMC4", IA32_PMC4 },
  { "IA32_PMC5", IA32_PMC5 },
  { "IA32_PMC6", IA32_PMC6 },
  { "IA32_PMC7", IA32_PMC7 },
  { "MSR_UNCORE_ADDR_OPCODE_MATCH", MSR_UNCORE_ADDR_OPCODE_MATCH },
  { "MSR_UNCORE_FIXED_CTR0", MSR_UNCORE_FIXED_CTR0 },
  { "MSR_UNCORE_FIXED_CTR_CTRL", MSR_UNCORE_FIXED_CTR_CTRL },
  { "MSR_UNCORE_PERFEVTSEL0", MSR_UNCORE_PERFEVTSEL0 },
  { "MSR_UNCORE_PERFEVTSEL1", MSR_UNCORE_PERFEVTSEL1 },
  { "MSR_UNCORE_PERFEVTSEL2", MSR_UNCORE_PERFEVTSEL2 },
  { "MSR_UNCORE_PERFEVTSEL3", MSR_UNCORE_PERFEVTSEL3 },
  { "MSR_UNCORE_PERFEVTSEL4", MSR_UNCORE_PERFEVTSEL4 },
  { "MSR_UNCORE_PERFEVTSEL5", MSR_UNCORE_PERFEVTSEL5 },
  { "MSR_UNCORE_PERFEVTSEL6", MSR_UNCORE_PERFEVTSEL6 },
  { "MSR_UNCORE_PERFEVTSEL7", MSR_UNCORE_PERFEVTSEL7 },
  { "MSR_UNCORE_PERF_GLOBAL_CTRL", MSR_UNCORE_PERF_GLOBAL_CTRL },
  { "MSR_UNCORE_PERF_GLOBAL_OVF_CTRL", MSR_UNCORE_PERF_GLOBAL_OVF_CTRL },
  { "MSR_UNCORE_PERF_GLOBAL_STATUS", MSR_UNCORE_PERF_GLOBAL_STATUS },
  { "MSR_UNCORE_PMC0", MSR_UNCORE_PMC0 },
  { "MSR_UNCORE_PMC1", MSR_UNCORE_PMC1 },
  { "MSR_UNCORE_PMC2", MSR_UNCORE_PMC2 },
  { "MSR_UNCORE_PMC3", MSR_UNCORE_PMC3 },
  { "MSR_UNCORE_PMC4", MSR_UNCORE_PMC4 },
  { "MSR_UNCORE_PMC5", MSR_UNCORE_PMC5 },
  { "MSR_UNCORE_PMC6", MSR_UNCORE_PMC6 },
  { "MSR_UNCORE_PMC7", MSR_UNCORE_PMC7 },
