{
  "Top": "dilation",
  "RtlTop": "dilation",
  "RtlPrefix": "",
  "RtlSubPrefix": "dilation_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu5ev",
    "Package": "-sfvc784",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_axiu<24, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "src",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_axiu<24, 1, 1, 1>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "dst",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -vivado_optimization_level=0",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=none",
      "config_export -vivado_report_level=0"
    ],
    "DirectiveTcl": [
      "set_directive_top dilation -name dilation",
      "set_directive_top dilation -name dilation"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dilation"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dilation",
    "Version": "1.0",
    "DisplayName": "Dilation",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dilation_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/dilation.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dilation_fifo_w24_d1920_A.vhd",
      "impl\/vhdl\/dilation_kernel_0.vhd",
      "impl\/vhdl\/dilation_kernel_0_memcore.vhd",
      "impl\/vhdl\/dilation_Loop_loop_height_proc6.vhd",
      "impl\/vhdl\/dilation_Loop_loop_height_proc57.vhd",
      "impl\/vhdl\/dilation_Loop_VITIS_LOOP_267_1_proc.vhd",
      "impl\/vhdl\/dilation_mux_32_24_1_1.vhd",
      "impl\/vhdl\/dilation_start_for_Loop_loop_height_proc57_U0.vhd",
      "impl\/vhdl\/dilation_xfdilate_1080_1920_3_9_1_0_1921_3_3_s.vhd",
      "impl\/vhdl\/dilation_xfdilate_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/dilation.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dilation_fifo_w24_d1920_A.v",
      "impl\/verilog\/dilation_kernel_0.v",
      "impl\/verilog\/dilation_kernel_0_memcore.v",
      "impl\/verilog\/dilation_Loop_loop_height_proc6.v",
      "impl\/verilog\/dilation_Loop_loop_height_proc57.v",
      "impl\/verilog\/dilation_Loop_VITIS_LOOP_267_1_proc.v",
      "impl\/verilog\/dilation_mux_32_24_1_1.v",
      "impl\/verilog\/dilation_start_for_Loop_loop_height_proc57_U0.v",
      "impl\/verilog\/dilation_xfdilate_1080_1920_3_9_1_0_1921_3_3_s.v",
      "impl\/verilog\/dilation_xfdilate_1080_1920_3_9_1_0_1921_3_3_s_buf_0_V.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/dilation.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/dilation.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/course_s3_hls_5ev\/hls\/dilation\/dilation\/solution1\/.debug\/dilation.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "src:dst",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "dst": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "dst_",
      "ports": [
        "dst_TDATA",
        "dst_TDEST",
        "dst_TID",
        "dst_TKEEP",
        "dst_TLAST",
        "dst_TREADY",
        "dst_TSTRB",
        "dst_TUSER",
        "dst_TVALID"
      ]
    },
    "src": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "24",
      "portPrefix": "src_",
      "ports": [
        "src_TDATA",
        "src_TDEST",
        "src_TID",
        "src_TKEEP",
        "src_TLAST",
        "src_TREADY",
        "src_TSTRB",
        "src_TUSER",
        "src_TVALID"
      ]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "3"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "3"
    },
    "src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "3"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "3"
    },
    "dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dilation",
      "Instances": [
        {
          "ModuleName": "xfdilate_1080_1920_3_9_1_0_1921_3_3_s",
          "InstanceName": "xfdilate_1080_1920_3_9_1_0_1921_3_3_U0"
        },
        {
          "ModuleName": "Loop_loop_height_proc6",
          "InstanceName": "Loop_loop_height_proc6_U0"
        },
        {
          "ModuleName": "Loop_loop_height_proc57",
          "InstanceName": "Loop_loop_height_proc57_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_267_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_267_1_proc_U0"
        }
      ]
    },
    "Info": {
      "Loop_VITIS_LOOP_267_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop_height_proc6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfdilate_1080_1920_3_9_1_0_1921_3_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_loop_height_proc57": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dilation": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_VITIS_LOOP_267_1_proc": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.556"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_267_1_VITIS_LOOP_269_2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "110",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop_height_proc6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.707"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }],
        "Area": {
          "FF": "125",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "341",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "xfdilate_1080_1920_3_9_1_0_1921_3_3_s": {
        "Latency": {
          "LatencyBest": "2086087",
          "LatencyAvg": "2086087",
          "LatencyWorst": "2086087",
          "PipelineII": "2086087",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.950"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_187_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_202_2",
            "TripCount": "1920",
            "Latency": "1920",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Row_Loop",
            "TripCount": "1080",
            "Latency": "2082240",
            "PipelineII": "",
            "PipelineDepth": "1928",
            "Loops": [{
                "Name": "Col_Loop",
                "TripCount": "1921",
                "Latency": "1925",
                "PipelineII": "1",
                "PipelineDepth": "6"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "9",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "3",
          "FF": "2844",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "5769",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Loop_loop_height_proc57": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.946"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "46",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "203",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dilation": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.950"
        },
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "5",
          "FF": "3368",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "6598",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-11-05 11:58:39 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
