<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3')">rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.27</td>
<td class="s7 cl rt"><a href="mod561.html#Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#Toggle" >  1.93</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190037"  onclick="showContent('inst_tag_190037')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190037_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190037_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190037_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190037_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190038"  onclick="showContent('inst_tag_190038')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190038_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190038_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190038_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190038_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190039"  onclick="showContent('inst_tag_190039')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190039_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190039_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190039_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190039_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190040"  onclick="showContent('inst_tag_190040')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190040_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190040_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190040_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190040_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod561.html#inst_tag_190041"  onclick="showContent('inst_tag_190041')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190041_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190041_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190041_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190041_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_190037'>
<hr>
<a name="inst_tag_190037"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_190037" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.15</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190037_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190037_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190037_Toggle" >  1.45</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190037_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.48</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  2.48</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.24</td>
<td class="s5 cl rt"> 54.17</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.53</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.26</td>
<td class="wht cl rt"></td>
<td><a href="mod391.html#inst_tag_140702" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45725" id="tag_urg_inst_45725">ursrsrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190038'>
<hr>
<a name="inst_tag_190038"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_190038" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190038_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190038_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190038_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190038_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.07</td>
<td class="s5 cl rt"> 55.96</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.38</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.92</td>
<td class="wht cl rt"></td>
<td><a href="mod887.html#inst_tag_292605" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45733" id="tag_urg_inst_45733">ursrsrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190039'>
<hr>
<a name="inst_tag_190039"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy5.html#tag_urg_inst_190039" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190039_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190039_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190039_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190039_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.08</td>
<td class="s5 cl rt"> 55.96</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.44</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.92</td>
<td class="wht cl rt"></td>
<td><a href="mod558.html#inst_tag_190034" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45734" id="tag_urg_inst_45734">ursrsrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190040'>
<hr>
<a name="inst_tag_190040"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_190040" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190040_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190040_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190040_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190040_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.96</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.45</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod3.html#inst_tag_190" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45735" id="tag_urg_inst_45735">ursrsrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_190041'>
<hr>
<a name="inst_tag_190041"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_190041" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.19</td>
<td class="s7 cl rt"><a href="mod561.html#inst_tag_190041_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod561.html#inst_tag_190041_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod561.html#inst_tag_190041_Toggle" >  1.61</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod561.html#inst_tag_190041_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.64</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.11</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.98</td>
<td class="s6 cl rt"> 66.12</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.51</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.27</td>
<td class="wht cl rt"></td>
<td><a href="mod105.html#inst_tag_19341" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod252.html#inst_tag_45741" id="tag_urg_inst_45741">ursrsrg</a></td>
<td class="s8 cl rt"> 81.82</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod561.html" >rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91735</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91698                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
91699      1/1          	,	.GenLcl_Req_Lock( u_Req_Lock )
91700      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
91701      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
91702      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqId( u_Req_SeqId )</font>
                        MISSING_ELSE
91703                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
91704      1/1          	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
91705      1/1          	,	.GenLcl_Req_User( u_Req_User )
91706      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
91707      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( u_Rsp_Data )</font>
                        MISSING_ELSE
91708                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
91709      1/1          	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
91710      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
91711      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
91712      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
91713                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
91714                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
91715                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
91716                   	,	.GenPrt_Req_Be( Gen_Req_Be )
91717                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
91718                   	,	.GenPrt_Req_Data( Gen_Req_Data )
91719                   	,	.GenPrt_Req_Last( Gen_Req_Last )
91720                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
91721                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
91722                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
91723                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
91724                   	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
91725                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
91726                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
91727                   	,	.GenPrt_Req_User( Gen_Req_User )
91728                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
91729                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
91730                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
91731                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
91732                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
91733                   	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
91734                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
91735      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
91736      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
91737      1/1          	,	.Sys_Clk( Sys_Clk )
91738      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod561.html" >rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91690
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod561.html" >rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">622</td>
<td class="rt">12</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">8</td>
<td class="rt">2.57  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">4</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">418</td>
<td class="rt">12</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">209</td>
<td class="rt">8</td>
<td class="rt">3.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">209</td>
<td class="rt">4</td>
<td class="rt">1.91  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">19</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">204</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_156a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewLen1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WideWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod561.html" >rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">91695</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
92034      	assign IdInfo_0_AddrMask = IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000;
           	                                       <font color = "red">-2-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           <font color = "green">	==></font>
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "red">-2-</font> 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	<font color = "green">-1-</font> 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           <font color = "green">	==></font>
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
91737      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190037'>
<a name="inst_tag_190037_Line"></a>
<b>Line Coverage for Instance : <a href="mod561.html#inst_tag_190037" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91735</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91698                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
91699      1/1          	,	.GenLcl_Req_Lock( u_Req_Lock )
91700      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
91701      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
91702      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqId( u_Req_SeqId )</font>
                        MISSING_ELSE
91703                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
91704      1/1          	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
91705      1/1          	,	.GenLcl_Req_User( u_Req_User )
91706      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
91707      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( u_Rsp_Data )</font>
                        MISSING_ELSE
91708                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
91709      1/1          	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
91710      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
91711      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
91712      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
91713                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
91714                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
91715                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
91716                   	,	.GenPrt_Req_Be( Gen_Req_Be )
91717                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
91718                   	,	.GenPrt_Req_Data( Gen_Req_Data )
91719                   	,	.GenPrt_Req_Last( Gen_Req_Last )
91720                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
91721                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
91722                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
91723                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
91724                   	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
91725                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
91726                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
91727                   	,	.GenPrt_Req_User( Gen_Req_User )
91728                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
91729                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
91730                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
91731                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
91732                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
91733                   	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
91734                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
91735      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
91736      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
91737      1/1          	,	.Sys_Clk( Sys_Clk )
91738      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_190037_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod561.html#inst_tag_190037" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91690
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190037_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod561.html#inst_tag_190037" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">2</td>
<td class="rt">3.33  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">622</td>
<td class="rt">9</td>
<td class="rt">1.45  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">6</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">3</td>
<td class="rt">0.96  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">2</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">418</td>
<td class="rt">9</td>
<td class="rt">2.15  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">209</td>
<td class="rt">6</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">209</td>
<td class="rt">3</td>
<td class="rt">1.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">19</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">204</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_156a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewLen1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WideWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190037_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod561.html#inst_tag_190037" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">91695</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
92034      	assign IdInfo_0_AddrMask = IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000;
           	                                       <font color = "red">-2-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           <font color = "green">	==></font>
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "red">-2-</font> 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	<font color = "green">-1-</font> 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           <font color = "green">	==></font>
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
91737      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190038'>
<a name="inst_tag_190038_Line"></a>
<b>Line Coverage for Instance : <a href="mod561.html#inst_tag_190038" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91735</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91698                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
91699      1/1          	,	.GenLcl_Req_Lock( u_Req_Lock )
91700      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
91701      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
91702      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqId( u_Req_SeqId )</font>
                        MISSING_ELSE
91703                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
91704      1/1          	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
91705      1/1          	,	.GenLcl_Req_User( u_Req_User )
91706      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
91707      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( u_Rsp_Data )</font>
                        MISSING_ELSE
91708                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
91709      1/1          	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
91710      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
91711      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
91712      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
91713                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
91714                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
91715                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
91716                   	,	.GenPrt_Req_Be( Gen_Req_Be )
91717                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
91718                   	,	.GenPrt_Req_Data( Gen_Req_Data )
91719                   	,	.GenPrt_Req_Last( Gen_Req_Last )
91720                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
91721                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
91722                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
91723                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
91724                   	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
91725                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
91726                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
91727                   	,	.GenPrt_Req_User( Gen_Req_User )
91728                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
91729                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
91730                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
91731                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
91732                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
91733                   	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
91734                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
91735      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
91736      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
91737      1/1          	,	.Sys_Clk( Sys_Clk )
91738      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_190038_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod561.html#inst_tag_190038" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91690
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190038_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod561.html#inst_tag_190038" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">622</td>
<td class="rt">10</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">6</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">4</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">418</td>
<td class="rt">10</td>
<td class="rt">2.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">209</td>
<td class="rt">6</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">209</td>
<td class="rt">4</td>
<td class="rt">1.91  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">19</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">204</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_156a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewLen1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WideWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190038_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod561.html#inst_tag_190038" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">91695</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
92034      	assign IdInfo_0_AddrMask = IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000;
           	                                       <font color = "red">-2-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           <font color = "green">	==></font>
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "red">-2-</font> 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	<font color = "green">-1-</font> 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           <font color = "green">	==></font>
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
91737      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190039'>
<a name="inst_tag_190039_Line"></a>
<b>Line Coverage for Instance : <a href="mod561.html#inst_tag_190039" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91735</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91698                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
91699      1/1          	,	.GenLcl_Req_Lock( u_Req_Lock )
91700      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
91701      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
91702      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqId( u_Req_SeqId )</font>
                        MISSING_ELSE
91703                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
91704      1/1          	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
91705      1/1          	,	.GenLcl_Req_User( u_Req_User )
91706      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
91707      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( u_Rsp_Data )</font>
                        MISSING_ELSE
91708                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
91709      1/1          	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
91710      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
91711      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
91712      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
91713                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
91714                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
91715                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
91716                   	,	.GenPrt_Req_Be( Gen_Req_Be )
91717                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
91718                   	,	.GenPrt_Req_Data( Gen_Req_Data )
91719                   	,	.GenPrt_Req_Last( Gen_Req_Last )
91720                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
91721                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
91722                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
91723                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
91724                   	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
91725                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
91726                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
91727                   	,	.GenPrt_Req_User( Gen_Req_User )
91728                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
91729                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
91730                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
91731                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
91732                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
91733                   	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
91734                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
91735      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
91736      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
91737      1/1          	,	.Sys_Clk( Sys_Clk )
91738      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_190039_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod561.html#inst_tag_190039" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91690
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190039_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod561.html#inst_tag_190039" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">622</td>
<td class="rt">10</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">6</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">4</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">418</td>
<td class="rt">10</td>
<td class="rt">2.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">209</td>
<td class="rt">6</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">209</td>
<td class="rt">4</td>
<td class="rt">1.91  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">19</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">204</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_156a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewLen1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WideWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190039_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod561.html#inst_tag_190039" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">91695</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
92034      	assign IdInfo_0_AddrMask = IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000;
           	                                       <font color = "red">-2-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           <font color = "green">	==></font>
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "red">-2-</font> 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	<font color = "green">-1-</font> 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           <font color = "green">	==></font>
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
91737      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190040'>
<a name="inst_tag_190040_Line"></a>
<b>Line Coverage for Instance : <a href="mod561.html#inst_tag_190040" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91735</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91698                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
91699      1/1          	,	.GenLcl_Req_Lock( u_Req_Lock )
91700      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
91701      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
91702      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqId( u_Req_SeqId )</font>
                        MISSING_ELSE
91703                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
91704      1/1          	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
91705      1/1          	,	.GenLcl_Req_User( u_Req_User )
91706      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
91707      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( u_Rsp_Data )</font>
                        MISSING_ELSE
91708                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
91709      1/1          	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
91710      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
91711      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
91712      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
91713                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
91714                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
91715                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
91716                   	,	.GenPrt_Req_Be( Gen_Req_Be )
91717                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
91718                   	,	.GenPrt_Req_Data( Gen_Req_Data )
91719                   	,	.GenPrt_Req_Last( Gen_Req_Last )
91720                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
91721                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
91722                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
91723                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
91724                   	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
91725                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
91726                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
91727                   	,	.GenPrt_Req_User( Gen_Req_User )
91728                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
91729                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
91730                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
91731                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
91732                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
91733                   	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
91734                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
91735      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
91736      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
91737      1/1          	,	.Sys_Clk( Sys_Clk )
91738      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_190040_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod561.html#inst_tag_190040" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91690
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190040_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod561.html#inst_tag_190040" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">622</td>
<td class="rt">10</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">6</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">4</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">418</td>
<td class="rt">10</td>
<td class="rt">2.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">209</td>
<td class="rt">6</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">209</td>
<td class="rt">4</td>
<td class="rt">1.91  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">19</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">204</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_156a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewLen1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WideWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190040_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod561.html#inst_tag_190040" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">91695</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
92034      	assign IdInfo_0_AddrMask = IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000;
           	                                       <font color = "red">-2-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           <font color = "green">	==></font>
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "red">-2-</font> 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	<font color = "green">-1-</font> 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           <font color = "green">	==></font>
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
91737      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_190041'>
<a name="inst_tag_190041_Line"></a>
<b>Line Coverage for Instance : <a href="mod561.html#inst_tag_190041" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91699</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91704</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91709</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>91735</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
91698                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
91699      1/1          	,	.GenLcl_Req_Lock( u_Req_Lock )
91700      1/1          	,	.GenLcl_Req_Opc( u_Req_Opc )
91701      1/1          	,	.GenLcl_Req_Rdy( u_Req_Rdy )
91702      <font color = "red">0/1     ==>  	,	.GenLcl_Req_SeqId( u_Req_SeqId )</font>
                        MISSING_ELSE
91703                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
91704      1/1          	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
91705      1/1          	,	.GenLcl_Req_User( u_Req_User )
91706      1/1          	,	.GenLcl_Req_Vld( u_Req_Vld )
91707      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_Data( u_Rsp_Data )</font>
                        MISSING_ELSE
91708                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
91709      1/1          	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
91710      1/1          	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
91711      1/1          	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
91712      <font color = "red">0/1     ==>  	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )</font>
                        MISSING_ELSE
91713                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
91714                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
91715                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
91716                   	,	.GenPrt_Req_Be( Gen_Req_Be )
91717                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
91718                   	,	.GenPrt_Req_Data( Gen_Req_Data )
91719                   	,	.GenPrt_Req_Last( Gen_Req_Last )
91720                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
91721                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
91722                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
91723                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
91724                   	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
91725                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
91726                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
91727                   	,	.GenPrt_Req_User( Gen_Req_User )
91728                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
91729                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
91730                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
91731                   	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
91732                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
91733                   	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
91734                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
91735      1/1          	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
91736      1/1          	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
91737      1/1          	,	.Sys_Clk( Sys_Clk )
91738      <font color = "red">0/1     ==>  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_190041_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod561.html#inst_tag_190041" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91690
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       91695
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_190041_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod561.html#inst_tag_190041" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">4</td>
<td class="rt">6.67  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">622</td>
<td class="rt">10</td>
<td class="rt">1.61  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">311</td>
<td class="rt">6</td>
<td class="rt">1.93  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">311</td>
<td class="rt">4</td>
<td class="rt">1.29  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">4</td>
<td class="rt">9.76  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">418</td>
<td class="rt">10</td>
<td class="rt">2.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">209</td>
<td class="rt">6</td>
<td class="rt">2.87  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">209</td>
<td class="rt">4</td>
<td class="rt">1.91  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">19</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">204</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">102</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_156a</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_2393[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_828c[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b175[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>upreStrm_AddrLsb[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Abort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Addr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntClr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntInc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>First</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>MaxCnt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NewLen1[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Pad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Ratio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmAddr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>StrmCe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Wide</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>WideWr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_190041_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod561.html#inst_tag_190041" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">91690</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">91695</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91699</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91704</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91709</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">91735</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91690      	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91691      	);
           	  
91692      	rsnoc_z_H_R_G_U_Q_U_d46ee3a7fe uud46ee3a7fe(
           	                                            
91693      		.GenLcl_Req_Addr( u_Req_Addr )
           		                              
91694      	,	.GenLcl_Req_Be( u_Req_Be )
           	 	                          
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91695      	,	.GenLcl_Req_BurstType( u_Req_BurstType )
           	 	                                        
91696      	,	.GenLcl_Req_Data( u_Req_Data )
           	 	                              
91697      	,	.GenLcl_Req_Last( u_Req_Last )
           	 	                              
91698      	,	.GenLcl_Req_Len1( u_Req_Len1 )
           	 	                              
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           	 	                            
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           	 	                                
91703      	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
           	 	                                              
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           	 	                              
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           	 	                              
91708      	,	.GenLcl_Rsp_Last( u_Rsp_Last )
           	 	                              
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           	 	                            
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           	 	                                              
91713      	,	.GenLcl_Rsp_Status( u_Rsp_Status )
           	 	                                  
91714      	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
           	 	                            
91715      	,	.GenPrt_Req_Addr( Gen_Req_Addr )
           	 	                                
91716      	,	.GenPrt_Req_Be( Gen_Req_Be )
           	 	                            
91717      	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
           	 	                                          
91718      	,	.GenPrt_Req_Data( Gen_Req_Data )
           	 	                                
91719      	,	.GenPrt_Req_Last( Gen_Req_Last )
           	 	                                
91720      	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
           	 	                                
91721      	,	.GenPrt_Req_Lock( Gen_Req_Lock )
           	 	                                
91722      	,	.GenPrt_Req_Opc( Gen_Req_Opc )
           	 	                              
91723      	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
           	 	                              
91724      	,	.GenPrt_Req_SeqId( Gen_Req_SeqId )
           	 	                                  
91725      	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
           	 	                                                
91726      	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
           	 	                                          
91727      	,	.GenPrt_Req_User( Gen_Req_User )
           	 	                                
91728      	,	.GenPrt_Req_Vld( Gen_Req_Vld )
           	 	                              
91729      	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
           	 	                                
91730      	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
           	 	                                
91731      	,	.GenPrt_Rsp_Opc( Gen_Rsp_Opc )
           	 	                              
91732      	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
           	 	                              
91733      	,	.GenPrt_Rsp_SeqId( Gen_Rsp_SeqId )
           	 	                                  
91734      	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
           	 	                                                
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           	 	                              
91737      	,	.Sys_Clk( Sys_Clk )
           	 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
91739      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
91740      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
91741      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
91742      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
91743      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
91744      	,	.Sys_Pwr_Idle( u_72_Idle )
           	 	                          
91745      	,	.Sys_Pwr_WakeUp( u_72_WakeUp )
           	 	                              
91746      	);
           	  
91747      	assign IdInfo_0_Id = Translation_0_Id;
           	                                      
91748      	assign IdInfo_1_Id = Req1_KeyId;
           	                                
91749      	rsnoc_z_H_R_U_A_Pc_I16 upc_0( .I( CxtUsed ) , .O( u_239 ) );
           	                                                            
91750      	always @( u_239 ) begin
           	                       
91751      		case ( u_239 )
           		              
91752      			5'b10000 : u_1c51 = 2'b11 ;
           			                           
91753      			5'b01111 : u_1c51 = 2'b11 ;
           			                           
91754      			5'b01110 : u_1c51 = 2'b11 ;
           			                           
91755      			5'b01101 : u_1c51 = 2'b11 ;
           			                           
91756      			5'b01100 : u_1c51 = 2'b10 ;
           			                           
91757      			5'b01011 : u_1c51 = 2'b10 ;
           			                           
91758      			5'b01010 : u_1c51 = 2'b10 ;
           			                           
91759      			5'b01001 : u_1c51 = 2'b10 ;
           			                           
91760      			5'b01000 : u_1c51 = 2'b01 ;
           			                           
91761      			5'b00111 : u_1c51 = 2'b01 ;
           			                           
91762      			5'b00110 : u_1c51 = 2'b01 ;
           			                           
91763      			5'b00101 : u_1c51 = 2'b01 ;
           			                           
91764      			5'b00100 : u_1c51 = 2'b0 ;
           			                          
91765      			5'b00011 : u_1c51 = 2'b0 ;
           			                          
91766      			5'b00010 : u_1c51 = 2'b0 ;
           			                          
91767      			5'b00001 : u_1c51 = 2'b0 ;
           			                          
91768      			5'b0     : u_1c51 = 2'b0 ;
           			                          
91769      			default  : u_1c51 = 2'b0 ;
           			                          
91770      		endcase
           		       
91771      	end
           	   
91772      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91773      		if ( ! Sys_Clk_RstN )
           		                     
91774      			Load <= #1.0 ( 2'b0 );
           			                      
91775      		else	Load <= #1.0 ( u_1c51 ^ { 1'b0 , u_1c51 [1] } );
           		    	                                                
91776      	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle & Pwr_Err_Idle & Pwr_FwdPostAlloc_Idle & Pwr_RdAlignerAlloc_Idle & Pwr_RspPipe_Idle & Pwr_Trn_Idle;
           	                                                                                                                                           
91777      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
91778      		if ( ! Sys_Clk_RstN )
           		                     
91779      			NoPendingTrans <= #1.0 ( 1'b1 );
           			                                
91780      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           		    	                                        
91781      	assign RxInt_Rdy = RxIn_Rdy;
           	                            
91782      	assign Rx_Rdy = RxInt_Rdy;
           	                          
91783      	assign WakeUp_Rx = Rx_Vld;
           	                          
91784      	assign Sys_Pwr_WakeUp = WakeUp_Rx;
           	                                  
91785      	assign u_6124 = RxIn_Data [214:201];
           	                                    
91786      	assign Translation_0_Aperture = u_6124 [13:5];
           	                                              
91787      	assign TxBypData = TxIn_Data [145:0];
           	                                     
91788      	assign TxLcl_Data =
           	                   
91789      		{			{	TxIn_Data [215]
           		 			 	               
91790      			,	TxIn_Data [214:201]
           			 	                   
91791      			,	TxIn_Data [200:197]
           			 	                   
91792      			,	TxIn_Data [196:195]
           			 	                   
91793      			,	TxIn_Data [194:188]
           			 	                   
91794      			,	TxIn_Data [187:157]
           			 	                   
91795      			,	TxIn_Data [156:149]
           			 	                   
91796      			,	TxIn_Data [148:146]
           			 	                   
91797      			}
           			 
91798      		,
           		 
91799      		TxBypData
           		         
91800      		};
           		  
91801      	assign Tx_Data = { TxLcl_Data [215:146] , TxLcl_Data [145:0] };
           	                                                               
91802      	assign TxLcl_Head = TxIn_Head;
           	                              
91803      	assign Tx_Head = TxLcl_Head;
           	                            
91804      	assign TxLcl_Tail = TxIn_Tail;
           	                              
91805      	assign Tx_Tail = TxLcl_Tail;
           	                            
91806      	assign TxLcl_Vld = TxIn_Vld;
           	                            
91807      	assign Tx_Vld = TxLcl_Vld;
           	                          
91808      	assign WakeUp_Other = 1'b0;
           	                           
91809      	assign u_7447_Data_Datum6_Be = RxIn_Data [62];
           	                                              
91810      	assign Dbg_Rx_Data_Datum6_Be = u_7447_Data_Datum6_Be;
           	                                                     
91811      	assign u_7447_Data_Datum6_Byte = RxIn_Data [61:54];
           	                                                   
91812      	assign Dbg_Rx_Data_Datum6_Byte = u_7447_Data_Datum6_Byte;
           	                                                         
91813      	assign u_7447_Data_Datum9_Be = RxIn_Data [89];
           	                                              
91814      	assign Dbg_Rx_Data_Datum9_Be = u_7447_Data_Datum9_Be;
           	                                                     
91815      	assign u_7447_Data_Datum9_Byte = RxIn_Data [88:81];
           	                                                   
91816      	assign Dbg_Rx_Data_Datum9_Byte = u_7447_Data_Datum9_Byte;
           	                                                         
91817      	assign u_7447_Data_Datum15_Be = RxIn_Data [143];
           	                                                
91818      	assign Dbg_Rx_Data_Datum15_Be = u_7447_Data_Datum15_Be;
           	                                                       
91819      	assign u_7447_Data_Datum15_Byte = RxIn_Data [142:135];
           	                                                      
91820      	assign Dbg_Rx_Data_Datum15_Byte = u_7447_Data_Datum15_Byte;
           	                                                           
91821      	assign u_7447_Data_Err = RxIn_Data [144];
           	                                         
91822      	assign Dbg_Rx_Data_Err = u_7447_Data_Err;
           	                                         
91823      	assign u_7447_Data_Datum11_Be = RxIn_Data [107];
           	                                                
91824      	assign Dbg_Rx_Data_Datum11_Be = u_7447_Data_Datum11_Be;
           	                                                       
91825      	assign u_7447_Data_Datum11_Byte = RxIn_Data [106:99];
           	                                                     
91826      	assign Dbg_Rx_Data_Datum11_Byte = u_7447_Data_Datum11_Byte;
           	                                                           
91827      	assign u_7447_Data_Datum10_Be = RxIn_Data [98];
           	                                               
91828      	assign Dbg_Rx_Data_Datum10_Be = u_7447_Data_Datum10_Be;
           	                                                       
91829      	assign u_7447_Data_Datum10_Byte = RxIn_Data [97:90];
           	                                                    
91830      	assign Dbg_Rx_Data_Datum10_Byte = u_7447_Data_Datum10_Byte;
           	                                                           
91831      	assign u_7447_Data_Datum13_Be = RxIn_Data [125];
           	                                                
91832      	assign Dbg_Rx_Data_Datum13_Be = u_7447_Data_Datum13_Be;
           	                                                       
91833      	assign u_7447_Data_Datum13_Byte = RxIn_Data [124:117];
           	                                                      
91834      	assign Dbg_Rx_Data_Datum13_Byte = u_7447_Data_Datum13_Byte;
           	                                                           
91835      	assign u_7447_Data_Datum12_Be = RxIn_Data [116];
           	                                                
91836      	assign Dbg_Rx_Data_Datum12_Be = u_7447_Data_Datum12_Be;
           	                                                       
91837      	assign u_7447_Data_Datum12_Byte = RxIn_Data [115:108];
           	                                                      
91838      	assign Dbg_Rx_Data_Datum12_Byte = u_7447_Data_Datum12_Byte;
           	                                                           
91839      	assign u_7447_Data_Datum1_Be = RxIn_Data [17];
           	                                              
91840      	assign Dbg_Rx_Data_Datum1_Be = u_7447_Data_Datum1_Be;
           	                                                     
91841      	assign u_7447_Data_Datum1_Byte = RxIn_Data [16:9];
           	                                                  
91842      	assign Dbg_Rx_Data_Datum1_Byte = u_7447_Data_Datum1_Byte;
           	                                                         
91843      	assign u_7447_Data_Datum0_Be = RxIn_Data [8];
           	                                             
91844      	assign Dbg_Rx_Data_Datum0_Be = u_7447_Data_Datum0_Be;
           	                                                     
91845      	assign u_7447_Data_Datum0_Byte = RxIn_Data [7:0];
           	                                                 
91846      	assign Dbg_Rx_Data_Datum0_Byte = u_7447_Data_Datum0_Byte;
           	                                                         
91847      	assign u_7447_Data_Datum3_Be = RxIn_Data [35];
           	                                              
91848      	assign Dbg_Rx_Data_Datum3_Be = u_7447_Data_Datum3_Be;
           	                                                     
91849      	assign u_7447_Data_Datum3_Byte = RxIn_Data [34:27];
           	                                                   
91850      	assign Dbg_Rx_Data_Datum3_Byte = u_7447_Data_Datum3_Byte;
           	                                                         
91851      	assign u_7447_Data_Datum14_Be = RxIn_Data [134];
           	                                                
91852      	assign Dbg_Rx_Data_Datum14_Be = u_7447_Data_Datum14_Be;
           	                                                       
91853      	assign u_7447_Data_Datum14_Byte = RxIn_Data [133:126];
           	                                                      
91854      	assign Dbg_Rx_Data_Datum14_Byte = u_7447_Data_Datum14_Byte;
           	                                                           
91855      	assign u_7447_Data_Datum5_Be = RxIn_Data [53];
           	                                              
91856      	assign Dbg_Rx_Data_Datum5_Be = u_7447_Data_Datum5_Be;
           	                                                     
91857      	assign u_7447_Data_Datum5_Byte = RxIn_Data [52:45];
           	                                                   
91858      	assign Dbg_Rx_Data_Datum5_Byte = u_7447_Data_Datum5_Byte;
           	                                                         
91859      	assign u_7447_Data_Datum4_Be = RxIn_Data [44];
           	                                              
91860      	assign Dbg_Rx_Data_Datum4_Be = u_7447_Data_Datum4_Be;
           	                                                     
91861      	assign u_7447_Data_Datum4_Byte = RxIn_Data [43:36];
           	                                                   
91862      	assign Dbg_Rx_Data_Datum4_Byte = u_7447_Data_Datum4_Byte;
           	                                                         
91863      	assign u_7447_Data_Last = RxIn_Data [145];
           	                                          
91864      	assign Dbg_Rx_Data_Last = u_7447_Data_Last;
           	                                           
91865      	assign u_7447_Data_Datum2_Be = RxIn_Data [26];
           	                                              
91866      	assign Dbg_Rx_Data_Datum2_Be = u_7447_Data_Datum2_Be;
           	                                                     
91867      	assign u_7447_Data_Datum2_Byte = RxIn_Data [25:18];
           	                                                   
91868      	assign Dbg_Rx_Data_Datum2_Byte = u_7447_Data_Datum2_Byte;
           	                                                         
91869      	assign u_7447_Data_Datum7_Be = RxIn_Data [71];
           	                                              
91870      	assign Dbg_Rx_Data_Datum7_Be = u_7447_Data_Datum7_Be;
           	                                                     
91871      	assign u_7447_Data_Datum7_Byte = RxIn_Data [70:63];
           	                                                   
91872      	assign Dbg_Rx_Data_Datum7_Byte = u_7447_Data_Datum7_Byte;
           	                                                         
91873      	assign u_7447_Data_Datum8_Be = RxIn_Data [80];
           	                                              
91874      	assign Dbg_Rx_Data_Datum8_Be = u_7447_Data_Datum8_Be;
           	                                                     
91875      	assign u_7447_Data_Datum8_Byte = RxIn_Data [79:72];
           	                                                   
91876      	assign Dbg_Rx_Data_Datum8_Byte = u_7447_Data_Datum8_Byte;
           	                                                         
91877      	assign u_7447_Hdr_Status = RxIn_Data [196:195];
           	                                               
91878      	assign Dbg_Rx_Hdr_Status = u_7447_Hdr_Status;
           	                                             
91879      	assign u_7447_Hdr_Addr = RxIn_Data [187:157];
           	                                             
91880      	assign Dbg_Rx_Hdr_Addr = u_7447_Hdr_Addr;
           	                                         
91881      	assign u_7447_Hdr_Lock = RxIn_Data [215];
           	                                         
91882      	assign Dbg_Rx_Hdr_Lock = u_7447_Hdr_Lock;
           	                                         
91883      	assign u_7447_Hdr_Echo = RxIn_Data [148:146];
           	                                             
91884      	assign Dbg_Rx_Hdr_Echo = u_7447_Hdr_Echo;
           	                                         
91885      	assign u_7447_Hdr_Len1 = RxIn_Data [194:188];
           	                                             
91886      	assign Dbg_Rx_Hdr_Len1 = u_7447_Hdr_Len1;
           	                                         
91887      	assign u_7447_Hdr_User = RxIn_Data [156:149];
           	                                             
91888      	assign Dbg_Rx_Hdr_User = u_7447_Hdr_User;
           	                                         
91889      	assign u_7447_Hdr_Opc = RxIn_Data [200:197];
           	                                            
91890      	assign Dbg_Rx_Hdr_Opc = u_7447_Hdr_Opc;
           	                                       
91891      	assign u_7447_Hdr_RouteId = RxIn_Data [214:201];
           	                                                
91892      	assign Dbg_Rx_Hdr_RouteId = u_7447_Hdr_RouteId;
           	                                               
91893      	assign u_46ad_Data_Datum6_Be = TxIn_Data [62];
           	                                              
91894      	assign Dbg_Tx_Data_Datum6_Be = u_46ad_Data_Datum6_Be;
           	                                                     
91895      	assign u_46ad_Data_Datum6_Byte = TxIn_Data [61:54];
           	                                                   
91896      	assign Dbg_Tx_Data_Datum6_Byte = u_46ad_Data_Datum6_Byte;
           	                                                         
91897      	assign u_46ad_Data_Datum9_Be = TxIn_Data [89];
           	                                              
91898      	assign Dbg_Tx_Data_Datum9_Be = u_46ad_Data_Datum9_Be;
           	                                                     
91899      	assign u_46ad_Data_Datum9_Byte = TxIn_Data [88:81];
           	                                                   
91900      	assign Dbg_Tx_Data_Datum9_Byte = u_46ad_Data_Datum9_Byte;
           	                                                         
91901      	assign u_46ad_Data_Datum15_Be = TxIn_Data [143];
           	                                                
91902      	assign Dbg_Tx_Data_Datum15_Be = u_46ad_Data_Datum15_Be;
           	                                                       
91903      	assign u_46ad_Data_Datum15_Byte = TxIn_Data [142:135];
           	                                                      
91904      	assign Dbg_Tx_Data_Datum15_Byte = u_46ad_Data_Datum15_Byte;
           	                                                           
91905      	assign u_46ad_Data_Err = TxIn_Data [144];
           	                                         
91906      	assign Dbg_Tx_Data_Err = u_46ad_Data_Err;
           	                                         
91907      	assign u_46ad_Data_Datum11_Be = TxIn_Data [107];
           	                                                
91908      	assign Dbg_Tx_Data_Datum11_Be = u_46ad_Data_Datum11_Be;
           	                                                       
91909      	assign u_46ad_Data_Datum11_Byte = TxIn_Data [106:99];
           	                                                     
91910      	assign Dbg_Tx_Data_Datum11_Byte = u_46ad_Data_Datum11_Byte;
           	                                                           
91911      	assign u_46ad_Data_Datum10_Be = TxIn_Data [98];
           	                                               
91912      	assign Dbg_Tx_Data_Datum10_Be = u_46ad_Data_Datum10_Be;
           	                                                       
91913      	assign u_46ad_Data_Datum10_Byte = TxIn_Data [97:90];
           	                                                    
91914      	assign Dbg_Tx_Data_Datum10_Byte = u_46ad_Data_Datum10_Byte;
           	                                                           
91915      	assign u_46ad_Data_Datum13_Be = TxIn_Data [125];
           	                                                
91916      	assign Dbg_Tx_Data_Datum13_Be = u_46ad_Data_Datum13_Be;
           	                                                       
91917      	assign u_46ad_Data_Datum13_Byte = TxIn_Data [124:117];
           	                                                      
91918      	assign Dbg_Tx_Data_Datum13_Byte = u_46ad_Data_Datum13_Byte;
           	                                                           
91919      	assign u_46ad_Data_Datum12_Be = TxIn_Data [116];
           	                                                
91920      	assign Dbg_Tx_Data_Datum12_Be = u_46ad_Data_Datum12_Be;
           	                                                       
91921      	assign u_46ad_Data_Datum12_Byte = TxIn_Data [115:108];
           	                                                      
91922      	assign Dbg_Tx_Data_Datum12_Byte = u_46ad_Data_Datum12_Byte;
           	                                                           
91923      	assign u_46ad_Data_Datum1_Be = TxIn_Data [17];
           	                                              
91924      	assign Dbg_Tx_Data_Datum1_Be = u_46ad_Data_Datum1_Be;
           	                                                     
91925      	assign u_46ad_Data_Datum1_Byte = TxIn_Data [16:9];
           	                                                  
91926      	assign Dbg_Tx_Data_Datum1_Byte = u_46ad_Data_Datum1_Byte;
           	                                                         
91927      	assign u_46ad_Data_Datum0_Be = TxIn_Data [8];
           	                                             
91928      	assign Dbg_Tx_Data_Datum0_Be = u_46ad_Data_Datum0_Be;
           	                                                     
91929      	assign u_46ad_Data_Datum0_Byte = TxIn_Data [7:0];
           	                                                 
91930      	assign Dbg_Tx_Data_Datum0_Byte = u_46ad_Data_Datum0_Byte;
           	                                                         
91931      	assign u_46ad_Data_Datum3_Be = TxIn_Data [35];
           	                                              
91932      	assign Dbg_Tx_Data_Datum3_Be = u_46ad_Data_Datum3_Be;
           	                                                     
91933      	assign u_46ad_Data_Datum3_Byte = TxIn_Data [34:27];
           	                                                   
91934      	assign Dbg_Tx_Data_Datum3_Byte = u_46ad_Data_Datum3_Byte;
           	                                                         
91935      	assign u_46ad_Data_Datum14_Be = TxIn_Data [134];
           	                                                
91936      	assign Dbg_Tx_Data_Datum14_Be = u_46ad_Data_Datum14_Be;
           	                                                       
91937      	assign u_46ad_Data_Datum14_Byte = TxIn_Data [133:126];
           	                                                      
91938      	assign Dbg_Tx_Data_Datum14_Byte = u_46ad_Data_Datum14_Byte;
           	                                                           
91939      	assign u_46ad_Data_Datum5_Be = TxIn_Data [53];
           	                                              
91940      	assign Dbg_Tx_Data_Datum5_Be = u_46ad_Data_Datum5_Be;
           	                                                     
91941      	assign u_46ad_Data_Datum5_Byte = TxIn_Data [52:45];
           	                                                   
91942      	assign Dbg_Tx_Data_Datum5_Byte = u_46ad_Data_Datum5_Byte;
           	                                                         
91943      	assign u_46ad_Data_Datum4_Be = TxIn_Data [44];
           	                                              
91944      	assign Dbg_Tx_Data_Datum4_Be = u_46ad_Data_Datum4_Be;
           	                                                     
91945      	assign u_46ad_Data_Datum4_Byte = TxIn_Data [43:36];
           	                                                   
91946      	assign Dbg_Tx_Data_Datum4_Byte = u_46ad_Data_Datum4_Byte;
           	                                                         
91947      	assign u_46ad_Data_Last = TxIn_Data [145];
           	                                          
91948      	assign Dbg_Tx_Data_Last = u_46ad_Data_Last;
           	                                           
91949      	assign u_46ad_Data_Datum2_Be = TxIn_Data [26];
           	                                              
91950      	assign Dbg_Tx_Data_Datum2_Be = u_46ad_Data_Datum2_Be;
           	                                                     
91951      	assign u_46ad_Data_Datum2_Byte = TxIn_Data [25:18];
           	                                                   
91952      	assign Dbg_Tx_Data_Datum2_Byte = u_46ad_Data_Datum2_Byte;
           	                                                         
91953      	assign u_46ad_Data_Datum7_Be = TxIn_Data [71];
           	                                              
91954      	assign Dbg_Tx_Data_Datum7_Be = u_46ad_Data_Datum7_Be;
           	                                                     
91955      	assign u_46ad_Data_Datum7_Byte = TxIn_Data [70:63];
           	                                                   
91956      	assign Dbg_Tx_Data_Datum7_Byte = u_46ad_Data_Datum7_Byte;
           	                                                         
91957      	assign u_46ad_Data_Datum8_Be = TxIn_Data [80];
           	                                              
91958      	assign Dbg_Tx_Data_Datum8_Be = u_46ad_Data_Datum8_Be;
           	                                                     
91959      	assign u_46ad_Data_Datum8_Byte = TxIn_Data [79:72];
           	                                                   
91960      	assign Dbg_Tx_Data_Datum8_Byte = u_46ad_Data_Datum8_Byte;
           	                                                         
91961      	assign u_46ad_Hdr_Status = TxIn_Data [196:195];
           	                                               
91962      	assign Dbg_Tx_Hdr_Status = u_46ad_Hdr_Status;
           	                                             
91963      	assign u_46ad_Hdr_Addr = TxIn_Data [187:157];
           	                                             
91964      	assign Dbg_Tx_Hdr_Addr = u_46ad_Hdr_Addr;
           	                                         
91965      	assign u_46ad_Hdr_Lock = TxIn_Data [215];
           	                                         
91966      	assign Dbg_Tx_Hdr_Lock = u_46ad_Hdr_Lock;
           	                                         
91967      	assign u_46ad_Hdr_Echo = TxIn_Data [148:146];
           	                                             
91968      	assign Dbg_Tx_Hdr_Echo = u_46ad_Hdr_Echo;
           	                                         
91969      	assign u_46ad_Hdr_Len1 = TxIn_Data [194:188];
           	                                             
91970      	assign Dbg_Tx_Hdr_Len1 = u_46ad_Hdr_Len1;
           	                                         
91971      	assign u_46ad_Hdr_User = TxIn_Data [156:149];
           	                                             
91972      	assign Dbg_Tx_Hdr_User = u_46ad_Hdr_User;
           	                                         
91973      	assign u_46ad_Hdr_Opc = TxIn_Data [200:197];
           	                                            
91974      	assign Dbg_Tx_Hdr_Opc = u_46ad_Hdr_Opc;
           	                                       
91975      	assign u_46ad_Hdr_RouteId = TxIn_Data [214:201];
           	                                                
91976      	assign Dbg_Tx_Hdr_RouteId = u_46ad_Hdr_RouteId;
           	                                               
91977      	assign IllRsp = Rsp0_Vld & ~ ChainVld;
           	                                      
91978      	// synopsys translate_off
           	                         
91979      	// synthesis translate_off
           	                          
91980      	always @( posedge Sys_Clk )
           	                           
91981      		if ( Sys_Clk == 1'b1 )
           		                      
91982      			if ( ~ ( ~ Sys_Clk_RstN ) & 1'b1 & ( IllRsp ) !== 1'b0 ) begin
           			                                                              
91983      				dontStop = 0;
           				             
91984      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
91985      				if (!dontStop) begin
           				                    
91986      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - No context associated to the response." );
           					                                                                                                                                   
91987      					$stop;
           					      
91988      				end
           				   
91989      			end
           			   
91990      	// synthesis translate_on
           	                         
91991      	// synopsys translate_on
           	                        
91992      	endmodule
           	         
91993      
           
91994      
           
91995      
           
91996      // FlexNoC version    : 4.7.0
                                        
91997      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
91998      // Exported Structure : /Specification.Architecture.Structure
                                                                        
91999      // ExportOption       : /verilog
                                           
92000      
           
92001      `timescale 1ps/1ps
                             
92002      module rsnoc_z_H_R_G_T2_Tt_Sp_2528558c (
                                                   
92003      	IdInfo_0_AddrBase
           	                 
92004      ,	IdInfo_0_AddrMask
            	                 
92005      ,	IdInfo_0_Debug
            	              
92006      ,	IdInfo_0_Id
            	           
92007      ,	IdInfo_1_AddrBase
            	                 
92008      ,	IdInfo_1_AddrMask
            	                 
92009      ,	IdInfo_1_Debug
            	              
92010      ,	IdInfo_1_Id
            	           
92011      ,	Translation_0_Aperture
            	                      
92012      ,	Translation_0_Id
            	                
92013      ,	Translation_0_PathFound
            	                       
92014      ,	Translation_0_SubFound
            	                      
92015      );
             
92016      	output [29:0] IdInfo_0_AddrBase       ;
           	                                       
92017      	output [29:0] IdInfo_0_AddrMask       ;
           	                                       
92018      	output        IdInfo_0_Debug          ;
           	                                       
92019      	input         IdInfo_0_Id             ;
           	                                       
92020      	output [29:0] IdInfo_1_AddrBase       ;
           	                                       
92021      	output [29:0] IdInfo_1_AddrMask       ;
           	                                       
92022      	output        IdInfo_1_Debug          ;
           	                                       
92023      	input         IdInfo_1_Id             ;
           	                                       
92024      	input  [8:0]  Translation_0_Aperture  ;
           	                                       
92025      	output        Translation_0_Id        ;
           	                                       
92026      	output        Translation_0_PathFound ;
           	                                       
92027      	output        Translation_0_SubFound  ;
           	                                       
92028      	wire [8:0] u_28b6                    ;
           	                                      
92029      	wire       u_f3ab                    ;
           	                                      
92030      	wire       u_fbdb                    ;
           	                                      
92031      	reg        Translation_0_Id          ;
           	                                      
92032      	wire [1:0] uTranslation_0_Id_caseSel ;
           	                                      
92033      	assign IdInfo_0_AddrBase = IdInfo_0_Id ? 30'b000000000000000000000000000000 : 30'b000000000000000000000000000000;
           	                                       <font color = "red">-1-</font>  
           	                                       <font color = "green">==></font>  
92034      	assign IdInfo_0_AddrMask = IdInfo_0_Id ? 30'b111111111111111100000000000000 : 30'b111111111111111100000000000000;
           	                                       <font color = "red">-2-</font>  
           	                                       <font color = "red">==></font>  
           	                                       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91699      	,	.GenLcl_Req_Lock( u_Req_Lock )
           	<font color = "green">-1-</font> 	                              
91700      	,	.GenLcl_Req_Opc( u_Req_Opc )
           <font color = "green">	==></font>
91701      	,	.GenLcl_Req_Rdy( u_Req_Rdy )
           	<font color = "red">-2-</font> 	                            
91702      	,	.GenLcl_Req_SeqId( u_Req_SeqId )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91704      	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
           	<font color = "green">-1-</font> 	                                        
91705      	,	.GenLcl_Req_User( u_Req_User )
           <font color = "green">	==></font>
91706      	,	.GenLcl_Req_Vld( u_Req_Vld )
           	<font color = "red">-2-</font> 	                            
91707      	,	.GenLcl_Rsp_Data( u_Rsp_Data )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91709      	,	.GenLcl_Rsp_Opc( u_Rsp_Opc )
           	<font color = "green">-1-</font> 	                            
91710      	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
           <font color = "green">	==></font>
91711      	,	.GenLcl_Rsp_SeqId( u_Rsp_SeqId )
           	<font color = "red">-2-</font> 	                                
91712      	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
91735      	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
           	<font color = "green">-1-</font> 	                                    
91736      	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
           <font color = "green">	==></font>
91737      	,	.Sys_Clk( Sys_Clk )
           	<font color = "red">-2-</font> 	                   
91738      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_190037">
    <li>
      <a href="#inst_tag_190037_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190037_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190037_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190037_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190038">
    <li>
      <a href="#inst_tag_190038_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190038_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190038_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190038_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190039">
    <li>
      <a href="#inst_tag_190039_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190039_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190039_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190039_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190040">
    <li>
      <a href="#inst_tag_190040_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190040_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190040_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190040_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_190041">
    <li>
      <a href="#inst_tag_190041_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_190041_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_190041_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_190041_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Se_Requ_37e9db29_W3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
