
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006917                       # Number of seconds simulated (Second)
simTicks                                   6916981000                       # Number of ticks simulated (Tick)
finalTick                                  6916981000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    861.02                       # Real time elapsed on the host (Second)
hostTickRate                                  8033479                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8893552                       # Number of bytes of host memory used (Byte)
simInsts                                     26186696                       # Number of instructions simulated (Count)
simOps                                       49975475                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    30413                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      58042                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        13833963                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29608981                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   69127                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28067218                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                107152                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4690364                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6519417                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              39966                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           13533200                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.073953                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.574642                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  6968346     51.49%     51.49% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   821427      6.07%     57.56% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   734991      5.43%     62.99% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1043923      7.71%     70.71% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   767024      5.67%     76.37% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   897807      6.63%     83.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1261500      9.32%     92.33% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   787547      5.82%     98.15% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   250635      1.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             13533200                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1236013     97.09%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    3      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   126      0.01%     97.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     97.10% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   953      0.07%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   13      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  17      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 25712      2.02%     99.20% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 9162      0.72%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              760      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             250      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       105619      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23765424     84.67%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121629      0.43%     85.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40494      0.14%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8636      0.03%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2540      0.01%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7770      0.03%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16056      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        16831      0.06%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14897      0.05%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2328      0.01%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2819037     10.04%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1102752      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25453      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17728      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28067218                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.028863                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1273010                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045356                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                70813256                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34207005                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27705548                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   234542                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  161710                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          112532                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29116365                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118244                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         27927863                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2807345                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   139355                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3917676                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3379655                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1110331                       # Number of stores executed (Count)
system.cpu0.numRate                          2.018790                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2448                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         300763                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093343                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24987729                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.056565                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.056565                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.946464                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.946464                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39751895                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23355352                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     152420                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     84799                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19090136                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12122131                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 10981766                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3042608                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1207118                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       227367                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        69823                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3976995                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3700464                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            82555                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2389818                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2385198                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998067                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49563                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                21                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          47672                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38723                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            8949                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1648                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4686519                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            82360                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     12880259                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.940002                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.950247                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        7668868     59.54%     59.54% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         975977      7.58%     67.12% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         339409      2.64%     69.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1038068      8.06%     77.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         281233      2.18%     79.99% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         314393      2.44%     82.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         205810      1.60%     84.03% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         165035      1.28%     85.32% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1891466     14.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     12880259                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093343                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24987729                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436531                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425840                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174389                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24822532                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21247993     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37802      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405753      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994700      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24987729                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1891466                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3306802                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3306802                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3306802                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3306802                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       397970                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         397970                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       397970                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        397970                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  17719319977                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  17719319977                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  17719319977                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  17719319977                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3704772                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3704772                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3704772                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3704772                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.107421                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.107421                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.107421                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.107421                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 44524.260565                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 44524.260565                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 44524.260565                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 44524.260565                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        87161                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         1988                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         3544                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           78                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     24.593962                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    25.487179                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        54287                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            54287                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       284133                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       284133                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       284133                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       284133                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       113837                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       113837                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       113837                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       113837                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   5557816477                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5557816477                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   5557816477                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5557816477                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.030727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.030727                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.030727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.030727                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 48822.583844                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 48822.583844                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 48822.583844                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 48822.583844                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                107078                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2327802                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2327802                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       366266                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       366266                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  15654928500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  15654928500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2694068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2694068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.135953                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.135953                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 42741.964856                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 42741.964856                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       284123                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       284123                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        82143                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        82143                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   3525353500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   3525353500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.030490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.030490                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 42917.272318                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 42917.272318                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       979000                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        979000                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        31704                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        31704                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   2064391477                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   2064391477                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010704                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.031368                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.031368                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 65114.543181                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 65114.543181                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        31694                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        31694                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2032462977                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2032462977                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.031358                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.031358                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 64127.689058                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 64127.689058                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          477.604495                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3422202                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            107590                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             31.807807                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   477.604495                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.932821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.932821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          254                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           36                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          141                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7517134                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7517134                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1358883                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              7422162                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4130744                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               538210                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83201                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2286996                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1552                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              30867768                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7327                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1368329                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17138755                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3976995                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2473484                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     12069236                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 169446                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1570                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         9206                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1233502                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12541                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          13533200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.385324                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.287580                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 8108879     59.92%     59.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  267747      1.98%     61.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  509362      3.76%     65.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  531554      3.93%     69.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  228168      1.69%     71.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  238964      1.77%     73.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  743434      5.49%     78.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408892      3.02%     81.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2496200     18.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            13533200                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.287481                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.238890                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1228869                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1228869                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1228869                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1228869                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4630                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4630                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4630                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4630                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    366834999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    366834999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    366834999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    366834999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1233499                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1233499                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1233499                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1233499                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003754                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003754                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003754                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003754                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 79230.021382                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 79230.021382                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 79230.021382                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 79230.021382                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2102                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           30                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     70.066667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3205                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3205                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          911                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          911                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          911                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          911                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3719                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3719                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3719                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3719                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    297250999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    297250999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    297250999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    297250999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.003015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.003015                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.003015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.003015                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 79927.668459                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 79927.668459                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 79927.668459                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 79927.668459                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3205                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1228869                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1228869                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4630                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4630                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    366834999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    366834999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1233499                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1233499                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003754                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003754                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 79230.021382                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 79230.021382                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          911                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          911                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3719                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3719                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    297250999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    297250999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.003015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.003015                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 79927.668459                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 79927.668459                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          503.776917                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1232587                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3718                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            331.518827                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   503.776917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.983939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.983939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          307                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            5                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          106                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2470716                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2470716                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83201                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3200224                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  149444                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29678108                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1708                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3042608                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1207118                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24025                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    37710                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   89394                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           246                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53240                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        58465                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              111705                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27857064                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27818080                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21576464                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35501152                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.010854                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607768                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     102219                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 616768                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 167                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                246                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                196427                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2676                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            13.470125                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           33.743697                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2134236     87.98%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               11174      0.46%     88.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               36735      1.51%     89.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                4074      0.17%     90.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                4137      0.17%     90.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               11468      0.47%     90.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               25318      1.04%     91.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               51971      2.14%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               84712      3.49%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 492      0.02%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               405      0.02%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               230      0.01%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               143      0.01%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               347      0.01%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               491      0.02%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              1683      0.07%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              4013      0.17%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              5699      0.23%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             14972      0.62%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             31530      1.30%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              1865      0.08%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                78      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             767                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425840                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2798619                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1110346                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3777                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2475                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1234923                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1831                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83201                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1593106                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                4198370                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         25871                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4369932                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              3262720                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30408916                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                51817                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                623744                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                330032                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2131120                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            209                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           38941499                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78126398                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44268007                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   189080                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841341                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7100144                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1343                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1316                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2673245                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        40654864                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60002500                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093343                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24987729                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        13744962                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29612562                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   69159                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28070026                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                107305                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4693975                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6523477                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              39999                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           13440935                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.088398                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.577527                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  6873183     51.14%     51.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   822627      6.12%     57.26% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   736073      5.48%     62.73% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1046112      7.78%     70.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   768080      5.71%     76.23% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   894782      6.66%     82.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1260744      9.38%     92.27% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   788449      5.87%     98.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   250885      1.87%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             13440935                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1236453     97.07%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     97.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   126      0.01%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   947      0.07%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   13      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  14      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.16% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 25752      2.02%     99.18% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 9440      0.74%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              759      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             247      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       105530      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23767372     84.67%     85.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121623      0.43%     85.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40510      0.14%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8633      0.03%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2548      0.01%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7757      0.03%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16051      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        16806      0.06%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14884      0.05%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2360      0.01%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2819896     10.05%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1102886      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25424      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17712      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28070026                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.042205                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1273752                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045378                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                70727624                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34214599                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27707872                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   234420                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  161348                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112502                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29120073                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118175                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         27930634                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2808068                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   139392                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3918547                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3379773                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1110479                       # Number of stores executed (Count)
system.cpu1.numRate                          2.032063                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2482                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         304027                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093353                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24987746                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.049766                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.049766                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.952593                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.952593                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39756282                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23357560                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     152366                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     84782                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19090669                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12123674                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 10982922                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3043316                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1207409                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       227330                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        69718                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3977174                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3700750                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            82532                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2390037                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2385401                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998060                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49526                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                20                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          47626                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38744                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            8882                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1639                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4690161                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            82309                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     12787572                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.954065                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.956425                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7575796     59.24%     59.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         978230      7.65%     66.89% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         339190      2.65%     69.55% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1035201      8.10%     77.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         280832      2.20%     79.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         315400      2.47%     82.30% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         206150      1.61%     83.92% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         165879      1.30%     85.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1890894     14.79%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     12787572                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093353                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24987746                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436534                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425842                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174392                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24822549                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44854                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87205      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21248007     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37802      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405755      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994701      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24987746                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1890894                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3302159                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3302159                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3302159                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3302159                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       403131                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         403131                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       403131                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        403131                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  17810643972                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  17810643972                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  17810643972                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  17810643972                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3705290                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3705290                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3705290                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3705290                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.108799                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.108799                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.108799                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.108799                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 44180.784837                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 44180.784837                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 44180.784837                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 44180.784837                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        89262                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         1816                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         3691                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           78                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     24.183690                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    23.282051                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        54841                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            54841                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       288475                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       288475                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       288475                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       288475                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       114656                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       114656                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       114656                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       114656                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   5529724472                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   5529724472                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   5529724472                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   5529724472                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.030944                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.030944                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.030944                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.030944                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 48228.827728                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 48228.827728                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 48228.827728                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 48228.827728                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                107844                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2323434                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2323434                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       371151                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       371151                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  15734343000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  15734343000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2694585                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2694585                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.137740                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.137740                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 42393.373586                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 42393.373586                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       288464                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       288464                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        82687                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        82687                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   3485697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   3485697000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.030686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030686                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 42155.320667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 42155.320667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       978725                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        978725                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        31980                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        31980                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2076300972                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2076300972                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010705                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010705                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.031641                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.031641                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 64924.983490                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 64924.983490                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        31969                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        31969                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2044027472                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2044027472                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.031630                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.031630                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 63937.798242                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 63937.798242                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          478.115774                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3418328                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            108356                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             31.547196                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   478.115774                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.933820                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.933820                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          301                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3          126                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7518936                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7518936                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1360723                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              7328745                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4129550                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               538760                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 83157                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2287228                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1554                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              30871562                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7366                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1369897                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17140006                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3977174                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2473671                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     11975866                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 169360                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1390                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         9016                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1233379                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12532                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          13440935                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.401824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.292903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8015588     59.64%     59.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  268450      2.00%     61.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  510219      3.80%     65.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  531218      3.95%     69.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  227538      1.69%     71.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  239076      1.78%     72.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  743818      5.53%     78.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  408443      3.04%     81.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2496585     18.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            13440935                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.289355                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.247003                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1228657                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1228657                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1228657                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1228657                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4721                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4721                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4721                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4721                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    370897999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    370897999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    370897999                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    370897999                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1233378                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1233378                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1233378                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1233378                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003828                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003828                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003828                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003828                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 78563.439737                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 78563.439737                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 78563.439737                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 78563.439737                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1434                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           21                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     68.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3285                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3285                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          923                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          923                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          923                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          923                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3798                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3798                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3798                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3798                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    300088999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    300088999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    300088999                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    300088999                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003079                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003079                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 79012.374671                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 79012.374671                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 79012.374671                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 79012.374671                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3285                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1228657                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1228657                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4721                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4721                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    370897999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    370897999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1233378                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1233378                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003828                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003828                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 78563.439737                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 78563.439737                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          923                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          923                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3798                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3798                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    300088999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    300088999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003079                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003079                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 79012.374671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 79012.374671                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          503.719186                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1232455                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3798                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            324.501053                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   503.719186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.983827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.983827                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          319                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          122                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2470554                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2470554                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    83157                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   3108165                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  148723                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29681721                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1730                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3043316                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1207409                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24038                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    37746                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   88440                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           255                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53250                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        58389                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              111639                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27859394                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27820374                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21579004                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35501755                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.024042                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607829                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     102121                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 617474                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 162                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                255                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                196717                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2772                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            13.519916                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           33.634018                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2129816     87.80%     87.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               11763      0.48%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               37477      1.54%     89.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                4015      0.17%     89.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                4288      0.18%     90.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               11837      0.49%     90.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               25883      1.07%     91.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               52968      2.18%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               86792      3.58%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 506      0.02%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               336      0.01%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               217      0.01%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               181      0.01%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               367      0.02%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               495      0.02%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              1676      0.07%     97.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4008      0.17%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              5665      0.23%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             15146      0.62%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             30777      1.27%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              1485      0.06%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                69      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              42      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2799033                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1110494                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3768                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2476                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1234769                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1809                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 83157                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1595074                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                4104892                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         25880                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4369186                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3262746                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30412820                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                51244                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                627383                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                330855                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               2126939                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            209                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           38947677                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78134920                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44273996                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   188873                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841364                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7106313                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1343                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1316                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2672652                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        40566395                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60010214                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093353                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24987746                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   570                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 25872                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   614                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 26072                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     53128                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  570                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                25872                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  614                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                26072                       # number of overall hits (Count)
system.l2.overallHits::total                    53128                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3148                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               81718                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3183                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               82284                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  170333                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3148                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              81718                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3183                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              82284                       # number of overall misses (Count)
system.l2.overallMisses::total                 170333                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      285420500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     5039128000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      287693000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     5005965000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10618206500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     285420500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    5039128000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     287693000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    5005965000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10618206500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3718                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            107590                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3797                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            108356                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                223461                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3718                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           107590                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3797                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           108356                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               223461                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.846692                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.759532                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.838293                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.759386                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.762249                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.846692                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.759532                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.838293                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.759386                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.762249                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 90667.249047                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 61664.847402                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 90384.228715                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 60837.647659                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    62337.929233                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 90667.249047                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 61664.847402                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 90384.228715                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 60837.647659                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   62337.929233                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               126515                       # number of writebacks (Count)
system.l2.writebacks::total                    126515                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3148                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           81718                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3183                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           82284                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              170333                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3148                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          81718                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3183                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          82284                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             170333                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    253950500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   4221948000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    255863000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   4183125000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8914886500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    253950500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   4221948000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    255863000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   4183125000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8914886500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.846692                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.759532                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.838293                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.759386                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.762249                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.846692                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.759532                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.838293                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.759386                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.762249                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 80670.425667                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 51664.847402                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 80384.228715                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 50837.647659                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 52337.987941                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 80670.425667                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 51664.847402                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 80384.228715                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 50837.647659                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 52337.987941                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         180171                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         7836                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           7836                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            570                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            614                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1184                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3148                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3183                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             6331                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    285420500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    287693000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    573113500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3718                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3797                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           7515                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.846692                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.838293                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.842448                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 90667.249047                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 90384.228715                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 90524.956563                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3148                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3183                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         6331                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    253950500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    255863000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    509813500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.846692                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.838293                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.842448                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80670.425667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 80384.228715                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 80526.536092                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1962                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              2009                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3971                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           23485                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           23661                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               47146                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   1896219000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   1905215000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     3801434000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         25447                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         25670                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             51117                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.922899                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.921737                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.922315                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 80741.707473                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 80521.322007                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80631.103381                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        23485                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        23661                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           47146                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1661369000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1668605000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3329974000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.922899                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.921737                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.922315                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 70741.707473                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 70521.322007                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70631.103381                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         23910                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         24063                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             47973                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        58233                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        58623                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          116856                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   3142909000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   3100750000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6243659000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data        82143                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        82686                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        164829                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.708922                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.708983                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.708953                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 53971.270585                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 52893.062450                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 53430.367290                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        58233                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        58623                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       116856                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   2560579000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   2514520000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5075099000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.708922                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.708983                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.708953                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 43971.270585                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 42893.062450                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 43430.367290                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             6248                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             6280                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                12528                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data             23                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 25                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu0.data         6250                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         6303                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            12553                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.000320                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.003649                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.001992                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu0.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data           23                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             25                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        80500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data      1031500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      1112000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.000320                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.003649                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.001992                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        40250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 44847.826087                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        44480                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         6486                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6486                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6486                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6486                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       109128                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           109128                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       109128                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       109128                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2038.189601                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       449547                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     182219                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.467070                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     118.679580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       24.400442                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      928.249215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       25.171890                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      941.688474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.057949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.011914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.453247                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.012291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.459809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.995210                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  253                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1701                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   94                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2011879                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2011879                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   200                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 46802                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   220                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 48336                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     95558                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  200                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                46802                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  220                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                48336                       # number of overall hits (Count)
system.l3.overallHits::total                    95558                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2948                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               34916                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                2963                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               33948                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   74775                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2948                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              34916                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               2963                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              33948                       # number of overall misses (Count)
system.l3.overallMisses::total                  74775                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      215975500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2547553500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      217133000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     2477195000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         5457857000                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     215975500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2547553500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     217133000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    2477195000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        5457857000                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3148                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             81718                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3183                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             82284                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                170333                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3148                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            81718                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3183                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            82284                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               170333                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.936468                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.427274                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.930883                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.412571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.438993                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.936468                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.427274                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.930883                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.412571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.438993                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73261.702849                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 72962.352503                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73281.471482                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 72970.278072                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    72990.397860                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73261.702849                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 72962.352503                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73281.471482                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 72970.278072                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   72990.397860                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                29843                       # number of writebacks (Count)
system.l3.writebacks::total                     29843                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            2948                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           34916                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            2963                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           33948                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               74775                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2948                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          34916                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           2963                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          33948                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              74775                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    168823500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   1988897500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    169725000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   1934027000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     4261473000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    168823500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   1988897500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    169725000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   1934027000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    4261473000                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.936468                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.427274                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.930883                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.412571                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.438993                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.936468                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.427274                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.930883                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.412571                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.438993                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57267.130258                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 56962.352503                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57281.471482                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 56970.278072                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 56990.611836                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57267.130258                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 56962.352503                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57281.471482                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 56970.278072                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 56990.611836                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                          58772                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         1862                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           1862                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              5453                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              5603                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 11056                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           18032                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           18058                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               36090                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   1312352500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1315177500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2627530000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         23485                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         23661                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             47146                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.767809                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.763197                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.765494                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72779.087178                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 72830.739838                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72804.932114                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        18032                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        18058                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           36090                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   1023840500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1026249500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2050090000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.767809                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.763197                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.765494                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 56779.087178                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 56830.739838                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56804.932114                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           200                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         41349                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           220                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         42733                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             84502                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2948                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        16884                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         2963                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        15890                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           38685                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    215975500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   1235201000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    217133000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   1162017500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   2830327000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3148                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        58233                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3183                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        58623                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        123187                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.936468                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.289939                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.930883                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.271054                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.314035                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73261.702849                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73158.078654                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73281.471482                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73128.854626                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73163.422515                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2948                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        16884                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         2963                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        15890                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        38685                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    168823500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data    965057000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    169725000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data    907777500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   2211383000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.936468                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.289939                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.930883                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.271054                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.314035                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57267.130258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57158.078654                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57281.471482                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57128.854626                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57163.836112                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data                1                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data                7                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                    8                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data             16                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 17                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           23                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               25                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.695652                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.680000                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data           16                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             17                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data        24500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data       405500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       430000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.695652                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.680000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        24500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data 25343.750000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 25294.117647                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       126515                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           126515                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       126515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       126515                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 15394.942557                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       338819                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      75156                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       4.508210                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks      83.723770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      409.650996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     7216.499633                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      411.325631                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     7273.742528                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.005110                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.025003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.440460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.025105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.443954                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.939633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  170                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 1673                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  664                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                13877                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    5526340                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   5526340                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          188672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         2234624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          189632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         2172672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             4785600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       188672                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       189632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          378304                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      1909952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          1909952                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             2948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            34916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             2963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            33948                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                74775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          29843                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               29843                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           27276640                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          323063487                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           27415429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          314106978                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              691862534                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       27276640                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       27415429                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           54692069                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        276125090                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             276125090                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        276125090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          27276640                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         323063487                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          27415429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         314106978                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             967987624                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               38684                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         29843                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             28230                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                17                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              36090                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             36090                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          38685                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       207639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       207639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  207639                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      6695488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      6695488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6695488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              80280                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    80280    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                80280                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           277771512                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          373870000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         138978                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             172345                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       235950                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         6490                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           162011                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            12553                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           12553                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             51117                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            51117                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           7517                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        164829                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        10641                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       334758                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        10880                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       337162                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 693441                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       443008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     10360128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       453248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     10444608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                21700992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          183041                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   8116736                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            419055                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.056821                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.231593                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  395253     94.32%     94.32% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   23793      5.68%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       9      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              419055                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          344332000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5580493                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         164708602                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5704485                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         165906058                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        457428                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       233964                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           23786                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        23777                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             123186                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       156358                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            72755                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               25                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              25                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             47146                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            47146                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        123187                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port       511056                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     18998208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           58772                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   1909952                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            229130                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.012517                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.111177                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  226262     98.75%     98.75% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    2868      1.25%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              229130                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   6916981000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          296864500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         255510500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        340699                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       170376                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            2868                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         2868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
