{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575406684733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575406684733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 14:58:04 2019 " "Processing started: Tue Dec 03 14:58:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575406684733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575406684733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575406684733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575406685233 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575406685233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regfile.bdf " "Can't analyze file -- file regfile.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1575406692325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575406692387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575406692387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "Mux8_4b.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/Mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575406692434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"x2\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"x1\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x0 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"x0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w1\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w2\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w3\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w4\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w5\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w6\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 regfile.v(9) " "Verilog HDL Implicit Net warning at regfile.v(9): created implicit net for \"w7\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y0 regfile.v(11) " "Verilog HDL Implicit Net warning at regfile.v(11): created implicit net for \"Y0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock regfile.v(11) " "Verilog HDL Implicit Net warning at regfile.v(11): created implicit net for \"clock\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 regfile.v(11) " "Verilog HDL Implicit Net warning at regfile.v(11): created implicit net for \"R0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575406692590 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATAQ3 regfile.v(7) " "Output port \"DATAQ3\" at regfile.v(7) has no driver" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575406692590 "|regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATAQ2 regfile.v(7) " "Output port \"DATAQ2\" at regfile.v(7) has no driver" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575406692590 "|regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATAQ1 regfile.v(7) " "Output port \"DATAQ1\" at regfile.v(7) has no driver" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575406692590 "|regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATAQ0 regfile.v(7) " "Output port \"DATAQ0\" at regfile.v(7) has no driver" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575406692590 "|regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575406692731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575406692731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:my_decoder " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692731 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en decoder3to8.v(7) " "Verilog HDL Always Construct warning at decoder3to8.v(7): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder3to8.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/decoder3to8.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1575406692731 "|regfile|Decoder3to8:my_decoder"}
{ "Warning" "WSGN_SEARCH_FILE" "reg4.bdf 1 1 " "Using design file reg4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "reg4.bdf" "" { Schematic "U:/cpre/281/lab12/lab12step1/regfile/reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575406692871 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575406692871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 reg4:my_reg0 " "Elaborating entity \"reg4\" for hierarchy \"reg4:my_reg0\"" {  } { { "regfile.v" "my_reg0" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/cpre/281/lab12/lab12step1/regfile/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575406692965 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575406692965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register reg4:my_reg0\|register:inst " "Elaborating entity \"register\" for hierarchy \"reg4:my_reg0\|register:inst\"" {  } { { "reg4.bdf" "inst" { Schematic "U:/cpre/281/lab12/lab12step1/regfile/reg4.bdf" { { 248 336 456 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406692965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.bdf 1 1 " "Using design file 2to1mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1mux " "Found entity 1: 2to1mux" {  } { { "2to1mux.bdf" "" { Schematic "U:/cpre/281/lab12/lab12step1/regfile/2to1mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575406693028 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575406693028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1mux reg4:my_reg0\|register:inst\|2to1mux:inst " "Elaborating entity \"2to1mux\" for hierarchy \"reg4:my_reg0\|register:inst\|2to1mux:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/cpre/281/lab12/lab12step1/regfile/register.bdf" { { 224 424 520 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406693028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_4b Mux8_4b:my_muxP " "Elaborating entity \"Mux8_4b\" for hierarchy \"Mux8_4b:my_muxP\"" {  } { { "regfile.v" "my_muxP" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406693059 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "OUT my_reg0 1 4 " "Port \"OUT\" on the entity instantiation of \"my_reg0\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "regfile.v" "my_reg0" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 11 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1575406693184 "|regfile|reg4:my_reg0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP3 GND " "Pin \"DATAP3\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP2 GND " "Pin \"DATAP2\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAP2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP1 GND " "Pin \"DATAP1\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAP0 GND " "Pin \"DATAP0\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAP0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ3 GND " "Pin \"DATAQ3\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAQ3"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ2 GND " "Pin \"DATAQ2\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAQ2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ1 GND " "Pin \"DATAQ1\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAQ1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATAQ0 GND " "Pin \"DATAQ0\" is stuck at GND" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575406693668 "|regfile|DATAQ0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575406693668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575406694106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575406694106 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP2 " "No output dependent on input pin \"RP2\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|RP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP1 " "No output dependent on input pin \"RP1\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|RP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RP0 " "No output dependent on input pin \"RP0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|RP0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ2 " "No output dependent on input pin \"RQ2\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|RQ2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ1 " "No output dependent on input pin \"RQ1\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|RQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RQ0 " "No output dependent on input pin \"RQ0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|RQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA2 " "No output dependent on input pin \"WA2\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|WA2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA1 " "No output dependent on input pin \"WA1\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|WA1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WA0 " "No output dependent on input pin \"WA0\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|WA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[0\] " "No output dependent on input pin \"LD_DATA\[0\]\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|LD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[1\] " "No output dependent on input pin \"LD_DATA\[1\]\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|LD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[2\] " "No output dependent on input pin \"LD_DATA\[2\]\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|LD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_DATA\[3\] " "No output dependent on input pin \"LD_DATA\[3\]\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|LD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR " "No output dependent on input pin \"WR\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|WR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRN " "No output dependent on input pin \"CLRN\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|CLRN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "regfile.v" "" { Text "U:/cpre/281/lab12/lab12step1/regfile/regfile.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575406694293 "|regfile|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575406694293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575406694309 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575406694309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575406694309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575406694434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 14:58:14 2019 " "Processing ended: Tue Dec 03 14:58:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575406694434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575406694434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575406694434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575406694434 ""}
