
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.089440                       # Number of seconds simulated
sim_ticks                                 89439730000                       # Number of ticks simulated
final_tick                                89439730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1101571                       # Simulator instruction rate (inst/s)
host_op_rate                                  1813758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2209572358                       # Simulator tick rate (ticks/s)
host_mem_usage                                1149728                       # Number of bytes of host memory used
host_seconds                                    40.48                       # Real time elapsed on the host
sim_insts                                    44589700                       # Number of instructions simulated
sim_ops                                      73417828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6830                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             252595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4634719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4887314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        252595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           252595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            252595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4634719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4887314                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877736                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        178879460                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589700                       # Number of instructions committed
system.cpu.committedOps                      73417828                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895904                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232449                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895904                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691533                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686398                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  178879460                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574733                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543763     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417828                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.987066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             81905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            325.917392                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.987066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53470433                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53470433                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20807487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20807487                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5771240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5771240                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26578727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26578727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26578727                       # number of overall hits
system.cpu.dcache.overall_hits::total        26578727                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        70249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70249                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        45288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45288                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       115537                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         115537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       115537                       # number of overall misses
system.cpu.dcache.overall_misses::total        115537                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1982296000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1982296000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    906527500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    906527500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2888823500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2888823500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2888823500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2888823500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003365                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003365                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007786                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004328                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004328                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004328                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004328                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28218.138336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28218.138336                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20016.947094                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20016.947094                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25003.449112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25003.449112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25003.449112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25003.449112                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        76505                       # number of writebacks
system.cpu.dcache.writebacks::total             76505                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70249                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        45288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45288                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       115537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       115537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       115537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       115537                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1912047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1912047000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    861239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    861239500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2773286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2773286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2773286500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2773286500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003365                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007786                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004328                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004328                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004328                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27218.138336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27218.138336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19016.947094                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19016.947094                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24003.449112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24003.449112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24003.449112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24003.449112                       # average overall mshr miss latency
system.cpu.dcache.replacements                  81841                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.991210                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               432                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          138696.502315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.991210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834210                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916457                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916457                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916457                       # number of overall hits
system.cpu.icache.overall_hits::total        59916457                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           432                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          432                       # number of overall misses
system.cpu.icache.overall_misses::total           432                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55725500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55725500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55725500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55725500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55725500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 128994.212963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 128994.212963                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 128994.212963                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 128994.212963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 128994.212963                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 128994.212963                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          368                       # number of writebacks
system.cpu.icache.writebacks::total               368                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          432                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          432                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          432                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          432                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          432                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     55293500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55293500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     55293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     55293500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55293500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 127994.212963                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 127994.212963                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 127994.212963                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 127994.212963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 127994.212963                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 127994.212963                       # average overall mshr miss latency
system.cpu.icache.replacements                    368                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.643334                       # Cycle average of tags in use
system.l2.tags.total_refs                      198178                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.302232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.932738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.722990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        508.987606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.994116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999303                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1631488                       # Number of tag accesses
system.l2.tags.data_accesses                  1631488                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        76505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            76505                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          368                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              368                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             33632                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                33632                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               5032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5032                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          31259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31259                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    74                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 36291                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36365                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   74                       # number of overall hits
system.l2.overall_hits::cpu.data                36291                       # number of overall hits
system.l2.overall_hits::total                   36365                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6624                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6624                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              358                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        38990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38990                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 358                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               45614                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45972                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                358                       # number of overall misses
system.l2.overall_misses::cpu.data              45614                       # number of overall misses
system.l2.overall_misses::total                 45972                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    387330500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     387330500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53861500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53861500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1478442000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1478442000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1865772500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1919634000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53861500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1865772500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1919634000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        76505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        76505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          368                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          368                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         33632                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33632                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          11656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        70249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70249                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               432                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             81905                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                82337                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              432                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            81905                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               82337                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.568291                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568291                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.828704                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.828704                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.555026                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.555026                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.828704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.556913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.558340                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.828704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.556913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.558340                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 58473.807367                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58473.807367                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 150451.117318                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 150451.117318                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37918.491921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37918.491921                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 150451.117318                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 40903.505503                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 41756.590968                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 150451.117318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 40903.505503                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 41756.590968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                45118                       # number of writebacks
system.l2.writebacks::total                     45118                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6624                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6624                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          358                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        38990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38990                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          45614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45972                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         45614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45972                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    321090500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    321090500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50281500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50281500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1088542000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1088542000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50281500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1409632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1459914000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50281500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1409632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1459914000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.568291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.568291                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.828704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.828704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.555026                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.555026                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.828704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.556913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.558340                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.828704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.556913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.558340                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48473.807367                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48473.807367                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 140451.117318                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 140451.117318                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27918.491921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27918.491921                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 140451.117318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 30903.505503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 31756.590968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 140451.117318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 30903.505503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 31756.590968                       # average overall mshr miss latency
system.l2.replacements                          45552                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6323.611907                       # Cycle average of tags in use
system.l3.tags.total_refs                       91404                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6830                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     13.382723                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        314.255717                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6009.356190                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.000150                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.002865                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.003015                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6830                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6777                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.003257                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    189638                       # Number of tag accesses
system.l3.tags.data_accesses                   189638                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        45117                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            45117                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                244                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   244                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              5                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          38893                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             38898                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     5                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 39137                       # number of demand (read+write) hits
system.l3.demand_hits::total                    39142                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    5                       # number of overall hits
system.l3.overall_hits::cpu.data                39137                       # number of overall hits
system.l3.overall_hits::total                   39142                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6380                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6380                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           97                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             450                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6477                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6830                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data               6477                       # number of overall misses
system.l3.overall_misses::total                  6830                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    244200500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     244200500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     46261000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     17917500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     64178500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      46261000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     262118000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        308379000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     46261000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    262118000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       308379000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        45117                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        45117                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6624                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6624                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          358                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        38990                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         39348                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               358                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             45614                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                45972                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              358                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            45614                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               45972                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.963164                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.963164                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.986034                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.002488                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.011436                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.986034                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.141996                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.148569                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.986034                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.141996                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.148569                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 38275.940439                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 38275.940439                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 131050.991501                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 184716.494845                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142618.888889                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 131050.991501                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 40469.044311                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 45150.658858                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 131050.991501                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 40469.044311                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 45150.658858                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6380                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6380                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           97                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          450                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6477                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6830                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6477                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6830                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    142120500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    142120500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     40613000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     16365500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     56978500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     40613000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    158486000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    199099000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     40613000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    158486000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    199099000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.963164                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.963164                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.986034                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.002488                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.011436                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.986034                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.141996                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.148569                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.986034                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.141996                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.148569                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 22275.940439                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 22275.940439                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 115050.991501                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 168716.494845                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 126618.888889                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 115050.991501                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 24469.044311                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 29150.658858                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 115050.991501                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 24469.044311                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 29150.658858                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          6830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                450                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6380                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6380                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           450                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6830                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6847000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34167000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       198178                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       115841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            119                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          119                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             70681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       121623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          368                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5770                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           33632                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          33632                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11656                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           432                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70249                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       312915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                314147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        51200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10138240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10189440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45552                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2887552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000737                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027133                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 161402     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    119      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          175962000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            648000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139673500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  89439730000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             39348                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        45117                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             315                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6624                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6624                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        39348                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       137376                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      5829696                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            91404                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  91404    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              91404                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           90819000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          68958000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
