// coreBuilder: This is an automated C header file. DO NOT EDIT.
#ifndef __CINIT_STATIC_STRUCT__H__
#define __CINIT_STATIC_STRUCT__H__ 
/** @brief Structure to hold programming intent for the static register fields. */ 
typedef struct tag_mctl_static_cfg_t {
   uint32_rnd_t ddr4;
   uint32_rnd_t lpddr4;
   uint32_rnd_t ddr5;
   uint32_rnd_t lpddr5;
   uint32_rnd_t burst_mode;
   uint32_rnd_t burstchop;
   uint32_rnd_t en_2t_timing_mode;
   uint32_rnd_t data_bus_width;
   uint32_rnd_t burst_rdwr;
   uint32_rnd_t active_logical_ranks;
   uint32_rnd_t active_ranks;
   uint32_rnd_t device_config;
   uint32_rnd_t rank_tmgreg_sel;
   uint32_rnd_t rfc_tmgreg_sel;
   uint32_rnd_t alt_addrmap_en;
   uint32_rnd_t mr_cid[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lpddr4_refresh_mode;
   uint32_rnd_t active_derate_byte_rank0;
   uint32_rnd_t active_derate_byte_rank1;
   uint32_rnd_t active_derate_byte_rank2;
   uint32_rnd_t active_derate_byte_rank3;
   uint32_rnd_t derate_temp_limit_intr_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t derate_temp_limit_intr_clr[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t derate_temp_limit_intr_force[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dbg_mr4_grp_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dbg_mr4_rank_sel[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t hw_lp_exit_idle_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t per_bank_refresh;
   uint32_rnd_t rank_dis_refresh;
   uint32_rnd_t dis_mpsmx_zqcl;
   uint32_rnd_t zq_resistor_shared;
   uint32_rnd_t prefer_write;
   uint32_rnd_t lpddr4_opt_act_timing;
   uint32_rnd_t dyn_bsm_mode;
   uint32_rnd_t dealloc_bsm_thr;
   uint32_rnd_t dealloc_num_bsm_m1;
   uint32_rnd_t init_fsp;
   uint32_rnd_t init_vrcg;
   uint32_rnd_t target_vrcg;
   uint32_rnd_t cke_power_down_mode;
   uint32_rnd_t power_saving_ctrl_word;
   uint32_rnd_t ctrl_word_num;
   uint32_rnd_t dq_nibble_map_0_3;
   uint32_rnd_t dq_nibble_map_4_7;
   uint32_rnd_t dq_nibble_map_8_11;
   uint32_rnd_t dq_nibble_map_12_15;
   uint32_rnd_t dq_nibble_map_16_19;
   uint32_rnd_t dq_nibble_map_20_23;
   uint32_rnd_t dq_nibble_map_24_27;
   uint32_rnd_t dq_nibble_map_28_31;
   uint32_rnd_t dq_nibble_map_32_35;
   uint32_rnd_t dq_nibble_map_36_39;
   uint32_rnd_t dq_nibble_map_40_43;
   uint32_rnd_t dq_nibble_map_44_47;
   uint32_rnd_t dq_nibble_map_48_51;
   uint32_rnd_t dq_nibble_map_52_55;
   uint32_rnd_t dq_nibble_map_56_59;
   uint32_rnd_t dq_nibble_map_60_63;
   uint32_rnd_t dq_nibble_map_cb_0_3;
   uint32_rnd_t dq_nibble_map_cb_4_7;
   uint32_rnd_t dq_nibble_map_cb_8_11;
   uint32_rnd_t dq_nibble_map_cb_12_15;
   uint32_rnd_t dis_dq_rank_swap;
   uint32_rnd_t dfi_lp_en_pd;
   uint32_rnd_t dfi_lp_en_sr;
   uint32_rnd_t dfi_lp_en_dsm;
   uint32_rnd_t dfi_lp_en_mpsm;
   uint32_rnd_t dfi_lp_en_data;
   uint32_rnd_t dfi_lp_data_req_en;
   uint32_rnd_t dfi_lp_extra_gap_wr;
   uint32_rnd_t dfi_phyupd_en;
   uint32_rnd_t ctrlupd_pre_srx;
   uint32_rnd_t dfi_phyupd_type0_wait_idle;
   uint32_rnd_t dfi_phyupd_type1_wait_idle;
   uint32_rnd_t dfi_phyupd_type2_wait_idle;
   uint32_rnd_t dfi_phyupd_type3_wait_idle;
   uint32_rnd_t phy_dbi_mode;
   uint32_rnd_t dfi_data_cs_polarity;
   uint32_rnd_t share_dfi_dram_clk_disable;
   uint32_rnd_t dfi_channel_mode;
   uint32_rnd_t dfi_phymstr_en;
   uint32_rnd_t ecc_mode;
   uint32_rnd_t test_mode;
   uint32_rnd_t dis_scrub;
   uint32_rnd_t ecc_ap_en;
   uint32_rnd_t ecc_region_remap_en;
   uint32_rnd_t ecc_ap_err_threshold;
   uint32_rnd_t ecc_region_map_other;
   uint32_rnd_t ecc_region_map_granu;
   uint32_rnd_t blk_channel_active_term;
   uint32_rnd_t ecc_poison_col;
   uint32_rnd_t ecc_poison_cid;
   uint32_rnd_t ecc_poison_rank;
   uint32_rnd_t ecc_poison_row;
   uint32_rnd_t ecc_poison_bank;
   uint32_rnd_t ecc_poison_bg;
   uint32_rnd_t retry_ctrlupd_enable[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t retry_ctrlupd_wait[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t parity_enable;
   uint32_rnd_t crc_inc_dm;
   uint32_rnd_t crc_parity_retry_enable;
   uint32_rnd_t alert_wait_for_sw;
   uint32_rnd_t caparity_disable_before_sr;
   uint32_rnd_t dfi_alert_err_max_reached_th;
   uint32_rnd_t rd_crc_err_max_reached_th;
   uint32_rnd_t pre_sb_enable[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pre_ab_enable[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pre_slot_config[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_alert_assertion_mode[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t bg_bit_mask[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t lrank_bit_mask[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t prank_bit_mask[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ci_mrr_des1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ci_mrr_des2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ci_mrw_des1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ci_mrw_des2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ci_mpc_des1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t ci_mpc_des2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_ba_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_size_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_ba_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_size_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_ba_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_size_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_ba_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_size_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_ba_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_size_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_ba_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_size_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_ba_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_entry_size_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_ba_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_exit_size_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_ba_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_size_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_ba_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_size_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_ba_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_size_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_ba_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_size_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_ba_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_size_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_ba_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_size_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_ba_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_size_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_ba_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_size_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_ba_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_size_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_ba_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_size_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_ba_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_size_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_ba_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_size_2[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_ba_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry1_size_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_ba_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_entry2_size_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_ba_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit1_size_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_ba_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_exit2_size_3[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_idle_ctrl_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t powerdown_idle_ctrl_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_idle_ctrl_0[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t selfref_idle_ctrl_1[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_dch_stagger_delay[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_selfref_exit_stagger[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dis_wc;
   uint32_rnd_t dis_rd_bypass;
   uint32_rnd_t dis_act_bypass;
   uint32_rnd_t dis_collision_page_opt;
   uint32_rnd_t hw_ref_zq_en[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t sw_done;
   uint32_rnd_t dimm_stagger_cs_en;
   uint32_rnd_t dimm_addr_mirr_en;
   uint32_rnd_t dimm_output_inv_en;
   uint32_rnd_t mrs_a17_en;
   uint32_rnd_t mrs_bg1_en;
   uint32_rnd_t dimm_dis_bg_mirroring;
   uint32_rnd_t lrdimm_bcom_cmd_prot;
   uint32_rnd_t rcd_num;
   uint32_rnd_t dimm_type;
   uint32_rnd_t rcd_a_output_disabled;
   uint32_rnd_t rcd_b_output_disabled;
   uint32_rnd_t dual_channel_en;
   uint32_rnd_t max_rank_rd;
   uint32_rnd_t max_rank_wr;
   uint32_rnd_t max_logical_rank_rd;
   uint32_rnd_t max_logical_rank_wr;
   uint32_rnd_t rank0_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank0_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank1_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank1_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank2_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank2_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank3_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rank3_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t sw_static_unlock;
   uint32_rnd_t k0_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k0_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k1_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k1_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k2_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k2_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k3_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k3_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k4_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k4_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k5_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k5_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k6_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k6_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k7_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k7_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k8_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k8_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k9_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k9_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k10_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k10_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k11_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k11_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k12_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k12_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k13_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k13_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k14_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k14_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k15_wr_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t k15_rd_odt[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pre_cke_x1024[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t post_cke_x1024[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dram_rstn_x1024[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dev_zqinit_x32[UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t addrmap_dch_bit0;
   uint32_rnd_t addrmap_cs_bit0[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_cs_bit1;
   uint32_rnd_t addrmap_cs_bit2;
   uint32_rnd_t addrmap_cs_bit3;
   uint32_rnd_t addrmap_cid_b0[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_cid_b1[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_bank_b0[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_bank_b1[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_bank_b2[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_bg_b0[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_bg_b1[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_bg_b2[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b7[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b8[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b9[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b10[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b3[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b4[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b5[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_col_b6[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b14[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b15[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b16[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b17[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b10[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b11[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b12[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b13[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b6[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b7[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b8[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b9[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b2[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b3[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b4[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b5[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b0[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t addrmap_row_b1[DDRCTL_NUM_ADDR_MAP];
   uint32_rnd_t nonbinary_device_density;
   uint32_rnd_t go2critical_en;
   uint32_rnd_t pagematch_limit;
   uint32_rnd_t dch_density_ratio;
   uint32_rnd_t rd_port_priority[UMCTL2_A_NPORTS];
   uint32_rnd_t rd_port_aging_en[UMCTL2_A_NPORTS];
   uint32_rnd_t rd_port_urgent_en[UMCTL2_A_NPORTS];
   uint32_rnd_t rd_port_pagematch_en[UMCTL2_A_NPORTS];
   uint32_rnd_t wr_port_priority[UMCTL2_A_NPORTS];
   uint32_rnd_t wr_port_aging_en[UMCTL2_A_NPORTS];
   uint32_rnd_t wr_port_urgent_en[UMCTL2_A_NPORTS];
   uint32_rnd_t wr_port_pagematch_en[UMCTL2_A_NPORTS];
   uint32_rnd_t base_addr[4];
   uint32_rnd_t nblocks[4];
   uint32_rnd_t port_data_channel_0;
   uint32_rnd_t port_data_channel_1;
   uint32_rnd_t port_data_channel_2;
   uint32_rnd_t port_data_channel_3;
   uint32_rnd_t port_data_channel_4;
   uint32_rnd_t port_data_channel_5;
   uint32_rnd_t port_data_channel_6;
   uint32_rnd_t port_data_channel_7;
   uint32_rnd_t port_data_channel_8;
   uint32_rnd_t port_data_channel_9;
   uint32_rnd_t port_data_channel_10;
   uint32_rnd_t port_data_channel_11;
   uint32_rnd_t port_data_channel_12;
   uint32_rnd_t port_data_channel_13;
   uint32_rnd_t port_data_channel_14;
   uint32_rnd_t port_data_channel_15;
   uint32_rnd_t dfi_lp_wakeup_pd[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_lp_wakeup_sr[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_lp_wakeup_dsm[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_lp_wakeup_mpsm[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_lp_wakeup_data[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_tlp_resp[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_t_ctrlup_min[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_t_ctrlup_max[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_t_ctrlupd_interval_max_x1024[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_t_ctrlupd_interval_min_x1024[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t dfi_t_ctrlmsg_resp[1][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_timer_lr_offset_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t refresh_timer_rank_offset_x32[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_zq_long_nop[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_zq_short_nop[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_zq_short_interval_x1024[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_zq_reset_nop[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_zq_long_nop_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t t_zq_short_nop_2[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t pageclose_timer[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
   uint32_rnd_t rdwr_idle_gap[UMCTL2_FREQUENCY_NUM][UMCTL2_NUM_DATA_CHANNEL];
} mctl_static_cfg_t;
#endif

