{"vcs1":{"timestamp_begin":1739429859.831427716, "rt":0.28, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1739429860.179773079, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739429860.478967340, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739429859.619079856}
{"VCS_COMP_START_TIME": 1739429859.619079856}
{"VCS_COMP_END_TIME": 1739429860.690543029}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150348}}
