mode
systolic_reg_en
coef_input_en
double_acc_en
cascade_en
delay_cascade_by_en
delay_cascade_ay_en
chain_output_en
ax_signed
ay_signed
bx_signed
by_signed
coef_h
coef_l
preload
proginv
inreg_ctrl_ax
inreg_ctrl_ay
inreg_ctrl_az
inreg_ctrl_bx
inreg_ctrl_by
inreg_ctrl_bz
idireg_dec_ctrl
idireg_preload_ctrl
idireg_acc_ctrl
idireg_sub
oreg_ctrl
cascade_1st_en
preadder_en
dft_clk_dis
dft_tdf_en
dft_itg_en
clk_smux0_sel
clk_smux0_inv
clk_smux1_sel
clk_smux0_inv
clk_smux2_sel
clk_smux2_inv
ce_smux0_inv
ce_smux0_force
ce_smux1_inv
ce_smux1_force
ce_smux2_inv
ce_smux2_force
nclr0_sel
nclr0_inv
nclr1_sel
nclr1_inv
clk_ax17_sel
clk_ayz17_sel
clk_bx17_sel
clk_byz17_sel
clk_dyn_ctrl_sel
clk_opreg_sel
dec_inv
preload_inv
acc_inv
sub_inv
partial_reconfig_en
