#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fcebd5002d0 .scope module, "Equal" "Equal" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /OUTPUT 1 "data_o"
o0x105086008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcebd5005e0_0 .net "data1_i", 31 0, o0x105086008;  0 drivers
o0x105086038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fcebd510670_0 .net "data2_i", 31 0, o0x105086038;  0 drivers
v0x7fcebd510710_0 .net "data_o", 0 0, L_0x7fcebd51f020;  1 drivers
L_0x7fcebd51f020 .cmp/eq 32, o0x105086008, o0x105086038;
S_0x7fcebd500480 .scope module, "TestBench" "TestBench" 3 3;
 .timescale 0 0;
v0x7fcebd51eb40_0 .var "Clk", 0 0;
v0x7fcebd51ebd0_0 .var "Start", 0 0;
v0x7fcebd51eca0_0 .var/i "counter", 31 0;
v0x7fcebd51ed30_0 .var/i "flush", 31 0;
v0x7fcebd51edd0_0 .var/i "i", 31 0;
v0x7fcebd51eec0_0 .var/i "outfile", 31 0;
v0x7fcebd51ef70_0 .var/i "stall", 31 0;
S_0x7fcebd510800 .scope module, "CPU" "CPU" 3 12, 4 1 0, S_0x7fcebd500480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
L_0x7fcebd51f100 .functor BUFZ 1, v0x7fcebd51eb40_0, C4<0>, C4<0>, C4<0>;
L_0x7fcebd51f3f0 .functor AND 1, v0x7fcebd5121c0_0, L_0x7fcebd51f350, C4<1>, C4<1>;
L_0x7fcebd51f4e0 .functor OR 1, v0x7fcebd5123e0_0, L_0x7fcebd51f3f0, C4<0>, C4<0>;
RS_0x105086698 .resolv tri, v0x7fcebd512320_0, L_0x7fcebd520d90;
L_0x7fcebd520d90 .functor BUFT 8, RS_0x105086698, C4<00000000>, C4<00000000>, C4<00000000>;
RS_0x105086278 .resolv tri, v0x7fcebd51a1f0_0, L_0x7fcebd5214e0;
L_0x7fcebd5214e0 .functor BUFT 32, RS_0x105086278, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x1050862a8 .resolv tri, v0x7fcebd519630_0, L_0x7fcebd521590;
L_0x7fcebd521590 .functor BUFT 32, RS_0x1050862a8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x1050876b8 .resolv tri, v0x7fcebd514c50_0, L_0x7fcebd5219f0;
L_0x7fcebd5219f0 .functor BUFT 1, RS_0x1050876b8, C4<0>, C4<0>, C4<0>;
RS_0x105086fc8 .resolv tri, v0x7fcebd515d90_0, L_0x7fcebd521c40;
L_0x7fcebd521c40 .functor BUFT 2, RS_0x105086fc8, C4<00>, C4<00>, C4<00>;
RS_0x105087058 .resolv tri, v0x7fcebd518fc0_0, L_0x7fcebd521f30;
L_0x7fcebd521f30 .functor BUFT 5, RS_0x105087058, C4<00000>, C4<00000>, C4<00000>;
RS_0x105086848 .resolv tri, v0x7fcebd5135b0_0, L_0x7fcebd5221f0;
L_0x7fcebd5221f0 .functor BUFT 1, RS_0x105086848, C4<0>, C4<0>, C4<0>;
RS_0x105086878 .resolv tri, v0x7fcebd513660_0, L_0x7fcebd522260;
L_0x7fcebd522260 .functor BUFT 1, RS_0x105086878, C4<0>, C4<0>, C4<0>;
RS_0x105086818 .resolv tri, v0x7fcebd513ba0_0, L_0x7fcebd522370;
L_0x7fcebd522370 .functor BUFT 32, RS_0x105086818, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
RS_0x1050873b8 .resolv tri, v0x7fcebd516390_0, L_0x7fcebd522540;
L_0x7fcebd522540 .functor BUFT 5, RS_0x1050873b8, C4<00000>, C4<00000>, C4<00000>;
RS_0x1050873e8 .resolv tri, v0x7fcebd516020_0, L_0x7fcebd522660;
L_0x7fcebd522660 .functor BUFT 5, RS_0x1050873e8, C4<00000>, C4<00000>, C4<00000>;
v0x7fcebd51d520_0 .net "Add_pc_o", 31 0, L_0x7fcebd51f590;  1 drivers
v0x7fcebd51d5c0_0 .net "EX_M", 1 0, v0x7fcebd515c40_0;  1 drivers
v0x7fcebd51d6a0_0 .net "EX_Rt", 4 0, v0x7fcebd516270_0;  1 drivers
v0x7fcebd51d730_0 .net "EX_extend", 31 0, v0x7fcebd5164c0_0;  1 drivers
v0x7fcebd51d810_0 .net "Eq_flag", 0 0, L_0x7fcebd51f350;  1 drivers
v0x7fcebd51d8e0_0 .net "ID_addr", 31 0, v0x7fcebd516b00_0;  1 drivers
v0x7fcebd51d9b0_0 .net "ID_rs", 31 0, L_0x7fcebd5205e0;  1 drivers
v0x7fcebd51da80_0 .net "ID_rt", 31 0, L_0x7fcebd5208f0;  1 drivers
v0x7fcebd51db50_0 .net "JUMP_Addr", 31 0, L_0x7fcebd51ff10;  1 drivers
v0x7fcebd51dc60_0 .net "MEM_ALUOut", 31 0, v0x7fcebd513450_0;  1 drivers
v0x7fcebd51dcf0_0 .net "MEM_mux3", 4 0, v0x7fcebd513a40_0;  1 drivers
v0x7fcebd51dd80_0 .net "MUX8_data", 7 0, v0x7fcebd51aec0_0;  1 drivers
v0x7fcebd51de10_0 .net "MUX_5Out", 31 0, v0x7fcebd519b70_0;  1 drivers
v0x7fcebd51df20_0 .net "MUX_7Out", 31 0, v0x7fcebd51a920_0;  1 drivers
v0x7fcebd51dfb0_0 .net "WB_WBState", 1 0, v0x7fcebd517b00_0;  1 drivers
v0x7fcebd51e060_0 .net "WB_memState", 1 0, v0x7fcebd5137c0_0;  1 drivers
v0x7fcebd51e0f0_0 .net "WB_mux3", 4 0, v0x7fcebd517f00_0;  1 drivers
v0x7fcebd51e280_0 .net *"_s40", 0 0, L_0x7fcebd521790;  1 drivers
L_0x1050b8248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51e310_0 .net *"_s44", 0 0, L_0x1050b8248;  1 drivers
v0x7fcebd51e3c0_0 .net *"_s5", 3 0, L_0x7fcebd51f2b0;  1 drivers
v0x7fcebd51e470_0 .net "branch_flag", 0 0, L_0x7fcebd51f3f0;  1 drivers
v0x7fcebd51e520_0 .net "branch_flagT", 0 0, v0x7fcebd5121c0_0;  1 drivers
v0x7fcebd51e5b0_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  1 drivers
v0x7fcebd51e640_0 .net "clk_w", 0 0, L_0x7fcebd51f100;  1 drivers
v0x7fcebd51e6d0_0 .net "extended", 31 0, L_0x7fcebd5210d0;  1 drivers
v0x7fcebd51e760_0 .net "flush", 0 0, L_0x7fcebd51f4e0;  1 drivers
v0x7fcebd51e7f0_0 .net "inst", 31 0, v0x7fcebd516dc0_0;  1 drivers
v0x7fcebd51e880_0 .net "inst_addr", 31 0, v0x7fcebd51b530_0;  1 drivers
v0x7fcebd51e910_0 .net "jump_flag", 0 0, v0x7fcebd5123e0_0;  1 drivers
v0x7fcebd51e9e0_0 .net "mux1Out", 31 0, v0x7fcebd518460_0;  1 drivers
v0x7fcebd51eab0_0 .net "start_i", 0 0, v0x7fcebd51ebd0_0;  1 drivers
L_0x7fcebd51f2b0 .part v0x7fcebd518460_0, 28, 4;
L_0x7fcebd51f350 .cmp/eq 32, L_0x7fcebd5205e0, L_0x7fcebd5208f0;
L_0x7fcebd51fdb0 .part v0x7fcebd516dc0_0, 0, 26;
L_0x7fcebd51ff10 .concat8 [ 28 4 0 0], L_0x7fcebd51fc50, L_0x7fcebd51f2b0;
L_0x7fcebd5209e0 .part v0x7fcebd516dc0_0, 21, 5;
L_0x7fcebd520af0 .part v0x7fcebd516dc0_0, 16, 5;
L_0x7fcebd520bd0 .part v0x7fcebd517b00_0, 0, 1;
L_0x7fcebd520cf0 .part v0x7fcebd517b00_0, 0, 1;
L_0x7fcebd5213d0 .part v0x7fcebd516dc0_0, 0, 16;
L_0x7fcebd5216f0 .part v0x7fcebd5164c0_0, 0, 6;
L_0x7fcebd521790 .part v0x7fcebd515c40_0, 1, 1;
L_0x7fcebd521890 .concat [ 1 1 0 0], L_0x7fcebd521790, L_0x1050b8248;
L_0x7fcebd521aa0 .part v0x7fcebd516dc0_0, 11, 5;
L_0x7fcebd521cb0 .part v0x7fcebd516dc0_0, 16, 5;
L_0x7fcebd521d50 .part v0x7fcebd516dc0_0, 16, 5;
L_0x7fcebd521df0 .part v0x7fcebd516dc0_0, 21, 5;
L_0x7fcebd521e90 .part v0x7fcebd51aec0_0, 6, 2;
L_0x7fcebd521fc0 .part v0x7fcebd51aec0_0, 4, 2;
L_0x7fcebd522060 .part v0x7fcebd51aec0_0, 0, 4;
L_0x7fcebd522710 .part v0x7fcebd5137c0_0, 1, 1;
L_0x7fcebd5227b0 .part v0x7fcebd517b00_0, 1, 1;
S_0x7fcebd510a00 .scope module, "ADD" "Adder" 4 48, 5 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fcebd510c10_0 .net "data1_in", 31 0, L_0x7fcebd51f990;  1 drivers
v0x7fcebd510cd0_0 .net "data2_in", 31 0, v0x7fcebd516b00_0;  alias, 1 drivers
v0x7fcebd510d80_0 .net "data_o", 31 0, L_0x7fcebd51f790;  1 drivers
L_0x7fcebd51f790 .arith/sum 32, L_0x7fcebd51f990, v0x7fcebd516b00_0;
S_0x7fcebd510e90 .scope module, "ALU" "ALU" 4 151, 6 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7fcebd521470 .functor BUFZ 32, v0x7fcebd5113e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcebd511100_0 .net "ALUCtrl_i", 2 0, L_0x7fcebd521640;  1 drivers
v0x7fcebd5111c0_0 .net8 "data1_i", 31 0, RS_0x105086278;  2 drivers
v0x7fcebd511270_0 .net8 "data2_i", 31 0, RS_0x1050862a8;  2 drivers
v0x7fcebd511330_0 .net "data_o", 31 0, L_0x7fcebd521470;  1 drivers
v0x7fcebd5113e0_0 .var "result_temp", 31 0;
E_0x7fcebd5110b0 .event edge, v0x7fcebd511100_0, v0x7fcebd5111c0_0, v0x7fcebd511270_0;
S_0x7fcebd511510 .scope module, "ALU_Control" "ALU_Control" 4 158, 7 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fcebd521640 .functor BUFZ 3, v0x7fcebd5118e0_0, C4<000>, C4<000>, C4<000>;
v0x7fcebd511770_0 .net "ALUCtrl_o", 2 0, L_0x7fcebd521640;  alias, 1 drivers
v0x7fcebd511840_0 .net "ALUOp_i", 1 0, v0x7fcebd515500_0;  1 drivers
v0x7fcebd5118e0_0 .var "aluCtrl_temp", 2 0;
v0x7fcebd5119a0_0 .net "funct_i", 5 0, L_0x7fcebd5216f0;  1 drivers
E_0x7fcebd511730 .event edge, v0x7fcebd511840_0, v0x7fcebd5119a0_0;
S_0x7fcebd511aa0 .scope module, "Add_PC" "Adder" 4 42, 5 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fcebd511ca0_0 .net "data1_in", 31 0, v0x7fcebd51b530_0;  alias, 1 drivers
L_0x1050b8008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fcebd511d60_0 .net "data2_in", 31 0, L_0x1050b8008;  1 drivers
v0x7fcebd511e10_0 .net "data_o", 31 0, L_0x7fcebd51f590;  alias, 1 drivers
L_0x7fcebd51f590 .arith/sum 32, v0x7fcebd51b530_0, L_0x1050b8008;
S_0x7fcebd511f20 .scope module, "Control" "Control" 4 35, 8 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_in"
    .port_info 1 /OUTPUT 8 "data_out"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /NODIR 0 ""
v0x7fcebd5121c0_0 .var "branch", 0 0;
v0x7fcebd512270_0 .net "data_in", 31 0, v0x7fcebd516dc0_0;  alias, 1 drivers
v0x7fcebd512320_0 .var "data_out", 7 0;
v0x7fcebd5123e0_0 .var "jump", 0 0;
E_0x7fcebd512190 .event edge, v0x7fcebd512270_0;
S_0x7fcebd5124e0 .scope module, "DataMemory" "DataMemory" 4 237, 9 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRead_i"
    .port_info 1 /INPUT 1 "memWrite_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "WriteData_i"
    .port_info 4 /OUTPUT 32 "ReadData_o"
v0x7fcebd5128a0_0 .net "ALUOut_i", 31 0, v0x7fcebd513450_0;  alias, 1 drivers
v0x7fcebd512960_0 .var "ReadData_o", 31 0;
v0x7fcebd512a00_0 .net8 "WriteData_i", 31 0, RS_0x105086818;  2 drivers
v0x7fcebd512ab0_0 .net8 "memRead_i", 0 0, RS_0x105086848;  2 drivers
v0x7fcebd512b50_0 .net8 "memWrite_i", 0 0, RS_0x105086878;  2 drivers
v0x7fcebd512c30 .array "memory", 31 0, 31 0;
E_0x7fcebd512740/0 .event edge, v0x7fcebd512b50_0, v0x7fcebd512a00_0, v0x7fcebd5128a0_0, v0x7fcebd512ab0_0;
v0x7fcebd512c30_0 .array/port v0x7fcebd512c30, 0;
v0x7fcebd512c30_1 .array/port v0x7fcebd512c30, 1;
v0x7fcebd512c30_2 .array/port v0x7fcebd512c30, 2;
v0x7fcebd512c30_3 .array/port v0x7fcebd512c30, 3;
E_0x7fcebd512740/1 .event edge, v0x7fcebd512c30_0, v0x7fcebd512c30_1, v0x7fcebd512c30_2, v0x7fcebd512c30_3;
v0x7fcebd512c30_4 .array/port v0x7fcebd512c30, 4;
v0x7fcebd512c30_5 .array/port v0x7fcebd512c30, 5;
v0x7fcebd512c30_6 .array/port v0x7fcebd512c30, 6;
v0x7fcebd512c30_7 .array/port v0x7fcebd512c30, 7;
E_0x7fcebd512740/2 .event edge, v0x7fcebd512c30_4, v0x7fcebd512c30_5, v0x7fcebd512c30_6, v0x7fcebd512c30_7;
v0x7fcebd512c30_8 .array/port v0x7fcebd512c30, 8;
v0x7fcebd512c30_9 .array/port v0x7fcebd512c30, 9;
v0x7fcebd512c30_10 .array/port v0x7fcebd512c30, 10;
v0x7fcebd512c30_11 .array/port v0x7fcebd512c30, 11;
E_0x7fcebd512740/3 .event edge, v0x7fcebd512c30_8, v0x7fcebd512c30_9, v0x7fcebd512c30_10, v0x7fcebd512c30_11;
v0x7fcebd512c30_12 .array/port v0x7fcebd512c30, 12;
v0x7fcebd512c30_13 .array/port v0x7fcebd512c30, 13;
v0x7fcebd512c30_14 .array/port v0x7fcebd512c30, 14;
v0x7fcebd512c30_15 .array/port v0x7fcebd512c30, 15;
E_0x7fcebd512740/4 .event edge, v0x7fcebd512c30_12, v0x7fcebd512c30_13, v0x7fcebd512c30_14, v0x7fcebd512c30_15;
v0x7fcebd512c30_16 .array/port v0x7fcebd512c30, 16;
v0x7fcebd512c30_17 .array/port v0x7fcebd512c30, 17;
v0x7fcebd512c30_18 .array/port v0x7fcebd512c30, 18;
v0x7fcebd512c30_19 .array/port v0x7fcebd512c30, 19;
E_0x7fcebd512740/5 .event edge, v0x7fcebd512c30_16, v0x7fcebd512c30_17, v0x7fcebd512c30_18, v0x7fcebd512c30_19;
v0x7fcebd512c30_20 .array/port v0x7fcebd512c30, 20;
v0x7fcebd512c30_21 .array/port v0x7fcebd512c30, 21;
v0x7fcebd512c30_22 .array/port v0x7fcebd512c30, 22;
v0x7fcebd512c30_23 .array/port v0x7fcebd512c30, 23;
E_0x7fcebd512740/6 .event edge, v0x7fcebd512c30_20, v0x7fcebd512c30_21, v0x7fcebd512c30_22, v0x7fcebd512c30_23;
v0x7fcebd512c30_24 .array/port v0x7fcebd512c30, 24;
v0x7fcebd512c30_25 .array/port v0x7fcebd512c30, 25;
v0x7fcebd512c30_26 .array/port v0x7fcebd512c30, 26;
v0x7fcebd512c30_27 .array/port v0x7fcebd512c30, 27;
E_0x7fcebd512740/7 .event edge, v0x7fcebd512c30_24, v0x7fcebd512c30_25, v0x7fcebd512c30_26, v0x7fcebd512c30_27;
v0x7fcebd512c30_28 .array/port v0x7fcebd512c30, 28;
v0x7fcebd512c30_29 .array/port v0x7fcebd512c30, 29;
v0x7fcebd512c30_30 .array/port v0x7fcebd512c30, 30;
v0x7fcebd512c30_31 .array/port v0x7fcebd512c30, 31;
E_0x7fcebd512740/8 .event edge, v0x7fcebd512c30_28, v0x7fcebd512c30_29, v0x7fcebd512c30_30, v0x7fcebd512c30_31;
E_0x7fcebd512740 .event/or E_0x7fcebd512740/0, E_0x7fcebd512740/1, E_0x7fcebd512740/2, E_0x7fcebd512740/3, E_0x7fcebd512740/4, E_0x7fcebd512740/5, E_0x7fcebd512740/6, E_0x7fcebd512740/7, E_0x7fcebd512740/8;
S_0x7fcebd513050 .scope module, "EX_MEM" "EX_MEM" 4 210, 10 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ALUOut_i"
    .port_info 3 /INPUT 32 "mux7_i"
    .port_info 4 /INPUT 5 "mux3_i"
    .port_info 5 /INPUT 2 "MEM_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "ALUOut_o"
    .port_info 8 /OUTPUT 32 "mux7_o"
    .port_info 9 /OUTPUT 5 "mux3_o"
    .port_info 10 /OUTPUT 1 "MemRead_o"
    .port_info 11 /OUTPUT 1 "MemWrite_o"
v0x7fcebd513380_0 .net "ALUOut_i", 31 0, L_0x7fcebd521470;  alias, 1 drivers
v0x7fcebd513450_0 .var "ALUOut_o", 31 0;
v0x7fcebd513500_0 .net "MEM_i", 1 0, v0x7fcebd515c40_0;  alias, 1 drivers
v0x7fcebd5135b0_0 .var "MemRead_o", 0 0;
v0x7fcebd513660_0 .var "MemWrite_o", 0 0;
v0x7fcebd513730_0 .net8 "WB_i", 1 0, RS_0x105086fc8;  2 drivers
v0x7fcebd5137c0_0 .var "WB_o", 1 0;
v0x7fcebd513870_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  alias, 1 drivers
v0x7fcebd513910_0 .net8 "mux3_i", 4 0, RS_0x105087058;  2 drivers
v0x7fcebd513a40_0 .var "mux3_o", 4 0;
v0x7fcebd513af0_0 .net "mux7_i", 31 0, v0x7fcebd51a920_0;  alias, 1 drivers
v0x7fcebd513ba0_0 .var "mux7_o", 31 0;
E_0x7fcebd512690 .event negedge, v0x7fcebd513870_0;
S_0x7fcebd513d30 .scope module, "ForwardingUnit" "ForwardingUnit" 4 245, 11 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_RegRs"
    .port_info 1 /INPUT 5 "ID_EX_RegRt"
    .port_info 2 /INPUT 1 "EX_MEM_regWrite_i"
    .port_info 3 /INPUT 5 "EX_MEM_RegRd_i"
    .port_info 4 /INPUT 1 "MEM_WB_regWrite_i"
    .port_info 5 /INPUT 5 "MEM_WB_RegRd_i"
    .port_info 6 /OUTPUT 2 "ForwardA_o"
    .port_info 7 /OUTPUT 2 "ForwardB_o"
L_0x7fcebd522420 .functor BUFZ 2, v0x7fcebd5145b0_0, C4<00>, C4<00>, C4<00>;
L_0x7fcebd522490 .functor BUFZ 2, v0x7fcebd5146c0_0, C4<00>, C4<00>, C4<00>;
v0x7fcebd514050_0 .net "EX_MEM_RegRd_i", 4 0, v0x7fcebd513a40_0;  alias, 1 drivers
v0x7fcebd514120_0 .net "EX_MEM_regWrite_i", 0 0, L_0x7fcebd522710;  1 drivers
v0x7fcebd5141b0_0 .net "ForwardA_o", 1 0, L_0x7fcebd522420;  1 drivers
v0x7fcebd514240_0 .net "ForwardB_o", 1 0, L_0x7fcebd522490;  1 drivers
v0x7fcebd5142d0_0 .net8 "ID_EX_RegRs", 4 0, RS_0x1050873b8;  2 drivers
v0x7fcebd5143b0_0 .net8 "ID_EX_RegRt", 4 0, RS_0x1050873e8;  2 drivers
v0x7fcebd514460_0 .net "MEM_WB_RegRd_i", 4 0, v0x7fcebd517f00_0;  alias, 1 drivers
v0x7fcebd514510_0 .net "MEM_WB_regWrite_i", 0 0, L_0x7fcebd5227b0;  1 drivers
v0x7fcebd5145b0_0 .var "fa_temp", 1 0;
v0x7fcebd5146c0_0 .var "fb_temp", 1 0;
E_0x7fcebd513fe0/0 .event edge, v0x7fcebd514120_0, v0x7fcebd513a40_0, v0x7fcebd5142d0_0, v0x7fcebd5143b0_0;
E_0x7fcebd513fe0/1 .event edge, v0x7fcebd514510_0, v0x7fcebd514460_0;
E_0x7fcebd513fe0 .event/or E_0x7fcebd513fe0/0, E_0x7fcebd513fe0/1;
S_0x7fcebd5147f0 .scope module, "HazardDetection" "HazardDetection" 4 164, 12 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "IDEX_MemRead_i"
    .port_info 2 /INPUT 5 "IDEX_RegisterRt_i"
    .port_info 3 /INPUT 32 "instr_i"
    .port_info 4 /OUTPUT 1 "PCWrite_o"
    .port_info 5 /OUTPUT 1 "IFIDWrite_o"
    .port_info 6 /OUTPUT 1 "MUX8_o"
v0x7fcebd514ae0_0 .net "IDEX_MemRead_i", 1 0, L_0x7fcebd521890;  1 drivers
v0x7fcebd514ba0_0 .net "IDEX_RegisterRt_i", 4 0, v0x7fcebd516270_0;  alias, 1 drivers
v0x7fcebd514c50_0 .var "IFIDWrite_o", 0 0;
v0x7fcebd514d00_0 .var "MUX8_o", 0 0;
v0x7fcebd514da0_0 .var "PCWrite_o", 0 0;
v0x7fcebd514e80_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  alias, 1 drivers
v0x7fcebd514f10_0 .net "instr_i", 31 0, v0x7fcebd516dc0_0;  alias, 1 drivers
E_0x7fcebd513ee0 .event posedge, v0x7fcebd513870_0;
S_0x7fcebd515060 .scope module, "ID_EX" "ID_EX" 4 184, 13 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "instr1115_i"
    .port_info 2 /INPUT 5 "instr1620_MUX_i"
    .port_info 3 /INPUT 5 "instr1620_FW_i"
    .port_info 4 /INPUT 5 "instr2125_i"
    .port_info 5 /INPUT 32 "sign_extend_i"
    .port_info 6 /INPUT 32 "RS_data_i"
    .port_info 7 /INPUT 32 "RT_data_i"
    .port_info 8 /INPUT 2 "ctrl_WB_i"
    .port_info 9 /INPUT 2 "ctrl_M_i"
    .port_info 10 /INPUT 4 "ctrl_EX_i"
    .port_info 11 /OUTPUT 5 "instr1115_o"
    .port_info 12 /OUTPUT 5 "instr1620_MUX_o"
    .port_info 13 /OUTPUT 5 "instr1620_FW_o"
    .port_info 14 /OUTPUT 5 "instr2125_o"
    .port_info 15 /OUTPUT 32 "sign_extend_o"
    .port_info 16 /OUTPUT 32 "RS_data_o"
    .port_info 17 /OUTPUT 32 "RT_data_o"
    .port_info 18 /OUTPUT 2 "ctrl_WB_o"
    .port_info 19 /OUTPUT 2 "ctrl_M_o"
    .port_info 20 /OUTPUT 1 "ALUSrc_o"
    .port_info 21 /OUTPUT 2 "ALUOp_o"
    .port_info 22 /OUTPUT 1 "RegDst_o"
v0x7fcebd515500_0 .var "ALUOp_o", 1 0;
v0x7fcebd5155d0_0 .var "ALUSrc_o", 0 0;
v0x7fcebd515660_0 .net "RS_data_i", 31 0, L_0x7fcebd5205e0;  alias, 1 drivers
v0x7fcebd5156f0_0 .var "RS_data_o", 31 0;
v0x7fcebd515790_0 .net "RT_data_i", 31 0, L_0x7fcebd5208f0;  alias, 1 drivers
v0x7fcebd515880_0 .var "RT_data_o", 31 0;
v0x7fcebd515930_0 .var "RegDst_o", 0 0;
v0x7fcebd5159d0_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  alias, 1 drivers
v0x7fcebd515aa0_0 .net "ctrl_EX_i", 3 0, L_0x7fcebd522060;  1 drivers
v0x7fcebd515bb0_0 .net "ctrl_M_i", 1 0, L_0x7fcebd521fc0;  1 drivers
v0x7fcebd515c40_0 .var "ctrl_M_o", 1 0;
v0x7fcebd515d00_0 .net "ctrl_WB_i", 1 0, L_0x7fcebd521e90;  1 drivers
v0x7fcebd515d90_0 .var "ctrl_WB_o", 1 0;
v0x7fcebd515e20_0 .net "instr1115_i", 4 0, L_0x7fcebd521aa0;  1 drivers
v0x7fcebd515ec0_0 .var "instr1115_o", 4 0;
v0x7fcebd515f70_0 .net "instr1620_FW_i", 4 0, L_0x7fcebd521d50;  1 drivers
v0x7fcebd516020_0 .var "instr1620_FW_o", 4 0;
v0x7fcebd5161e0_0 .net "instr1620_MUX_i", 4 0, L_0x7fcebd521cb0;  1 drivers
v0x7fcebd516270_0 .var "instr1620_MUX_o", 4 0;
v0x7fcebd516300_0 .net "instr2125_i", 4 0, L_0x7fcebd521df0;  1 drivers
v0x7fcebd516390_0 .var "instr2125_o", 4 0;
v0x7fcebd516420_0 .net "sign_extend_i", 31 0, L_0x7fcebd5210d0;  alias, 1 drivers
v0x7fcebd5164c0_0 .var "sign_extend_o", 31 0;
S_0x7fcebd5167a0 .scope module, "IF_ID" "IF_ID" 4 174, 14 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 1 "IFIDWrite_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /OUTPUT 32 "addr_o"
    .port_info 6 /OUTPUT 32 "instr_o"
v0x7fcebd516a40_0 .net8 "IFIDWrite_i", 0 0, RS_0x1050876b8;  2 drivers
v0x7fcebd515210_0 .net "addr_i", 31 0, L_0x7fcebd51f590;  alias, 1 drivers
v0x7fcebd516b00_0 .var "addr_o", 31 0;
v0x7fcebd516bd0_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  alias, 1 drivers
v0x7fcebd516c60_0 .net "flush_i", 0 0, L_0x7fcebd51f4e0;  alias, 1 drivers
v0x7fcebd516d30_0 .net "instr_i", 31 0, L_0x7fcebd520330;  1 drivers
v0x7fcebd516dc0_0 .var "instr_o", 31 0;
S_0x7fcebd516f30 .scope module, "Instruction_Memory" "Instruction_Memory" 4 72, 15 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fcebd520330 .functor BUFZ 32, L_0x7fcebd520030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcebd517110_0 .net *"_s0", 31 0, L_0x7fcebd520030;  1 drivers
v0x7fcebd5171c0_0 .net *"_s2", 31 0, L_0x7fcebd5201d0;  1 drivers
v0x7fcebd517260_0 .net *"_s4", 29 0, L_0x7fcebd5200d0;  1 drivers
L_0x1050b8128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcebd5172f0_0 .net *"_s6", 1 0, L_0x1050b8128;  1 drivers
v0x7fcebd5173a0_0 .net "addr_i", 31 0, v0x7fcebd51b530_0;  alias, 1 drivers
v0x7fcebd517480_0 .net "instr_o", 31 0, L_0x7fcebd520330;  alias, 1 drivers
v0x7fcebd517530 .array "memory", 255 0, 31 0;
L_0x7fcebd520030 .array/port v0x7fcebd517530, L_0x7fcebd5201d0;
L_0x7fcebd5200d0 .part v0x7fcebd51b530_0, 2, 30;
L_0x7fcebd5201d0 .concat [ 30 2 0 0], L_0x7fcebd5200d0, L_0x1050b8128;
S_0x7fcebd5175f0 .scope module, "MEM_WB" "MEM_WB" 4 225, 16 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "WB_i"
    .port_info 2 /INPUT 32 "ReadData_i"
    .port_info 3 /INPUT 5 "mux3_i"
    .port_info 4 /INPUT 32 "immed_i"
    .port_info 5 /OUTPUT 2 "WB_o"
    .port_info 6 /OUTPUT 32 "ReadData_o"
    .port_info 7 /OUTPUT 5 "mux3_o"
    .port_info 8 /OUTPUT 32 "immed_o"
v0x7fcebd5178d0_0 .net "ReadData_i", 31 0, v0x7fcebd512960_0;  1 drivers
v0x7fcebd517990_0 .var "ReadData_o", 31 0;
v0x7fcebd517a30_0 .net "WB_i", 1 0, v0x7fcebd5137c0_0;  alias, 1 drivers
v0x7fcebd517b00_0 .var "WB_o", 1 0;
v0x7fcebd517ba0_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  alias, 1 drivers
v0x7fcebd517cf0_0 .net "immed_i", 31 0, v0x7fcebd513450_0;  alias, 1 drivers
v0x7fcebd517d80_0 .var "immed_o", 31 0;
v0x7fcebd517e20_0 .net "mux3_i", 4 0, v0x7fcebd513a40_0;  alias, 1 drivers
v0x7fcebd517f00_0 .var "mux3_o", 4 0;
S_0x7fcebd518090 .scope module, "MUX_1" "MUX32" 4 88, 17 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fcebd5182d0_0 .net "data1_i", 31 0, L_0x7fcebd51f590;  alias, 1 drivers
v0x7fcebd5183c0_0 .net "data2_i", 31 0, L_0x7fcebd51f790;  alias, 1 drivers
v0x7fcebd518460_0 .var "data_o", 31 0;
v0x7fcebd518510_0 .net "select_i", 0 0, L_0x7fcebd51f3f0;  alias, 1 drivers
E_0x7fcebd518270 .event edge, v0x7fcebd518510_0, v0x7fcebd510d80_0, v0x7fcebd511e10_0;
S_0x7fcebd518610 .scope module, "MUX_2" "MUX32" 4 95, 17 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fcebd518880_0 .net "data1_i", 31 0, v0x7fcebd518460_0;  alias, 1 drivers
v0x7fcebd518950_0 .net "data2_i", 31 0, L_0x7fcebd51ff10;  alias, 1 drivers
v0x7fcebd5189f0_0 .var "data_o", 31 0;
v0x7fcebd518ab0_0 .net "select_i", 0 0, v0x7fcebd5123e0_0;  alias, 1 drivers
E_0x7fcebd518820 .event edge, v0x7fcebd5123e0_0, v0x7fcebd518950_0, v0x7fcebd518460_0;
S_0x7fcebd518bb0 .scope module, "MUX_3" "MUX5" 4 102, 18 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7fcebd518e20_0 .net "data1_i", 4 0, v0x7fcebd515ec0_0;  1 drivers
v0x7fcebd518ef0_0 .net "data2_i", 4 0, v0x7fcebd516270_0;  alias, 1 drivers
v0x7fcebd518fc0_0 .var "data_o", 4 0;
v0x7fcebd519070_0 .net "select_i", 0 0, v0x7fcebd515930_0;  1 drivers
E_0x7fcebd518dc0 .event edge, v0x7fcebd515930_0, v0x7fcebd514ba0_0, v0x7fcebd515ec0_0;
S_0x7fcebd519160 .scope module, "MUX_4" "MUX32" 4 109, 17 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fcebd5194d0_0 .net "data1_i", 31 0, v0x7fcebd5164c0_0;  alias, 1 drivers
v0x7fcebd5195a0_0 .net "data2_i", 31 0, v0x7fcebd51a920_0;  alias, 1 drivers
v0x7fcebd519630_0 .var "data_o", 31 0;
v0x7fcebd5196c0_0 .net "select_i", 0 0, v0x7fcebd5155d0_0;  1 drivers
E_0x7fcebd519470 .event edge, v0x7fcebd5155d0_0, v0x7fcebd513af0_0, v0x7fcebd5164c0_0;
S_0x7fcebd519780 .scope module, "MUX_5" "MUX32" 4 116, 17 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fcebd5199f0_0 .net "data1_i", 31 0, v0x7fcebd517990_0;  1 drivers
v0x7fcebd519ac0_0 .net "data2_i", 31 0, v0x7fcebd517d80_0;  1 drivers
v0x7fcebd519b70_0 .var "data_o", 31 0;
v0x7fcebd519c20_0 .net "select_i", 0 0, L_0x7fcebd520cf0;  1 drivers
E_0x7fcebd519990 .event edge, v0x7fcebd519c20_0, v0x7fcebd517d80_0, v0x7fcebd517990_0;
S_0x7fcebd519d20 .scope module, "MUX_6" "MUX3" 4 123, 19 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fcebd519fc0_0 .net "data1_i", 31 0, v0x7fcebd5156f0_0;  1 drivers
v0x7fcebd51a090_0 .net "data2_i", 31 0, v0x7fcebd519b70_0;  alias, 1 drivers
v0x7fcebd51a140_0 .net "data3_i", 31 0, v0x7fcebd513450_0;  alias, 1 drivers
v0x7fcebd51a1f0_0 .var "data_o", 31 0;
v0x7fcebd51a2a0_0 .net "select_i", 1 0, L_0x7fcebd522420;  alias, 1 drivers
E_0x7fcebd519f80 .event edge, v0x7fcebd5141b0_0, v0x7fcebd5128a0_0, v0x7fcebd519b70_0, v0x7fcebd5156f0_0;
S_0x7fcebd51a3e0 .scope module, "MUX_7" "MUX3" 4 131, 19 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fcebd51a670_0 .net "data1_i", 31 0, v0x7fcebd515880_0;  1 drivers
v0x7fcebd51a740_0 .net "data2_i", 31 0, v0x7fcebd519b70_0;  alias, 1 drivers
v0x7fcebd51a810_0 .net "data3_i", 31 0, v0x7fcebd513450_0;  alias, 1 drivers
v0x7fcebd51a920_0 .var "data_o", 31 0;
v0x7fcebd51a9c0_0 .net "select_i", 1 0, L_0x7fcebd522490;  alias, 1 drivers
E_0x7fcebd51a610 .event edge, v0x7fcebd514240_0, v0x7fcebd5128a0_0, v0x7fcebd519b70_0, v0x7fcebd515880_0;
S_0x7fcebd51aaf0 .scope module, "MUX_8" "MUX8" 4 139, 20 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1_i"
    .port_info 1 /INPUT 8 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x7fcebd51ad50_0 .net8 "data1_i", 7 0, RS_0x105086698;  2 drivers
L_0x1050b8200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51ae20_0 .net "data2_i", 7 0, L_0x1050b8200;  1 drivers
v0x7fcebd51aec0_0 .var "data_o", 7 0;
v0x7fcebd51af80_0 .net "select_i", 0 0, v0x7fcebd514d00_0;  1 drivers
E_0x7fcebd519ed0 .event edge, v0x7fcebd514d00_0, v0x7fcebd51ae20_0, v0x7fcebd512320_0;
S_0x7fcebd51b080 .scope module, "PC" "PC" 4 64, 21 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "start_i"
    .port_info 2 /INPUT 1 "PCWrite_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fcebd51b330_0 .net "PCWrite_i", 0 0, v0x7fcebd514da0_0;  1 drivers
v0x7fcebd51b3d0_0 .net "clk_i", 0 0, L_0x7fcebd51f100;  alias, 1 drivers
v0x7fcebd51b460_0 .net "pc_i", 31 0, v0x7fcebd5189f0_0;  1 drivers
v0x7fcebd51b530_0 .var "pc_o", 31 0;
v0x7fcebd51b600_0 .net "start_i", 0 0, v0x7fcebd51ebd0_0;  alias, 1 drivers
E_0x7fcebd51b2e0 .event posedge, v0x7fcebd51b3d0_0;
S_0x7fcebd51b740 .scope module, "Registers" "Registers" 4 77, 22 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fcebd5205e0 .functor BUFZ 32, L_0x7fcebd520420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fcebd5208f0 .functor BUFZ 32, L_0x7fcebd5206d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fcebd51b9f0_0 .net "RDaddr_i", 4 0, v0x7fcebd517f00_0;  alias, 1 drivers
v0x7fcebd51bac0_0 .net "RDdata_i", 31 0, v0x7fcebd519b70_0;  alias, 1 drivers
v0x7fcebd51bb50_0 .net "RSaddr_i", 4 0, L_0x7fcebd5209e0;  1 drivers
v0x7fcebd51bbe0_0 .net "RSdata_o", 31 0, L_0x7fcebd5205e0;  alias, 1 drivers
v0x7fcebd51bc90_0 .net "RTaddr_i", 4 0, L_0x7fcebd520af0;  1 drivers
v0x7fcebd51bd70_0 .net "RTdata_o", 31 0, L_0x7fcebd5208f0;  alias, 1 drivers
v0x7fcebd51be10_0 .net "RegWrite_i", 0 0, L_0x7fcebd520bd0;  1 drivers
v0x7fcebd51bea0_0 .net *"_s0", 31 0, L_0x7fcebd520420;  1 drivers
v0x7fcebd51bf50_0 .net *"_s10", 6 0, L_0x7fcebd520790;  1 drivers
L_0x1050b81b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51c080_0 .net *"_s13", 1 0, L_0x1050b81b8;  1 drivers
v0x7fcebd51c130_0 .net *"_s2", 6 0, L_0x7fcebd5204c0;  1 drivers
L_0x1050b8170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51c1e0_0 .net *"_s5", 1 0, L_0x1050b8170;  1 drivers
v0x7fcebd51c290_0 .net *"_s8", 31 0, L_0x7fcebd5206d0;  1 drivers
v0x7fcebd51c340_0 .net "clk_i", 0 0, v0x7fcebd51eb40_0;  alias, 1 drivers
v0x7fcebd51c3d0 .array "register", 31 0, 31 0;
L_0x7fcebd520420 .array/port v0x7fcebd51c3d0, L_0x7fcebd5204c0;
L_0x7fcebd5204c0 .concat [ 5 2 0 0], L_0x7fcebd5209e0, L_0x1050b8170;
L_0x7fcebd5206d0 .array/port v0x7fcebd51c3d0, L_0x7fcebd520790;
L_0x7fcebd520790 .concat [ 5 2 0 0], L_0x7fcebd520af0, L_0x1050b81b8;
S_0x7fcebd51c4f0 .scope module, "Sign_Extend" "Sign_Extend" 4 146, 23 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fcebd51c6e0_0 .net *"_s1", 0 0, L_0x7fcebd520e40;  1 drivers
v0x7fcebd51c7a0_0 .net *"_s2", 15 0, L_0x7fcebd520ee0;  1 drivers
v0x7fcebd51c840_0 .net "data_i", 15 0, L_0x7fcebd5213d0;  1 drivers
v0x7fcebd51c8d0_0 .net "data_o", 31 0, L_0x7fcebd5210d0;  alias, 1 drivers
L_0x7fcebd520e40 .part L_0x7fcebd5213d0, 15, 1;
LS_0x7fcebd520ee0_0_0 .concat [ 1 1 1 1], L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40;
LS_0x7fcebd520ee0_0_4 .concat [ 1 1 1 1], L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40;
LS_0x7fcebd520ee0_0_8 .concat [ 1 1 1 1], L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40;
LS_0x7fcebd520ee0_0_12 .concat [ 1 1 1 1], L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40, L_0x7fcebd520e40;
L_0x7fcebd520ee0 .concat [ 4 4 4 4], LS_0x7fcebd520ee0_0_0, LS_0x7fcebd520ee0_0_4, LS_0x7fcebd520ee0_0_8, LS_0x7fcebd520ee0_0_12;
L_0x7fcebd5210d0 .concat [ 16 16 0 0], L_0x7fcebd5213d0, L_0x7fcebd520ee0;
S_0x7fcebd51c9b0 .scope module, "shiftLeft2_26" "shiftLeft2_26" 4 59, 24 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
v0x7fcebd51cb90_0 .net *"_s0", 27 0, L_0x7fcebd51fa70;  1 drivers
L_0x1050b8098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51cc50_0 .net *"_s3", 1 0, L_0x1050b8098;  1 drivers
v0x7fcebd51cd00_0 .net *"_s6", 25 0, L_0x7fcebd51fb50;  1 drivers
L_0x1050b80e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51cdc0_0 .net *"_s8", 1 0, L_0x1050b80e0;  1 drivers
v0x7fcebd51ce70_0 .net "data_i", 25 0, L_0x7fcebd51fdb0;  1 drivers
v0x7fcebd51cf60_0 .net "data_o", 27 0, L_0x7fcebd51fc50;  1 drivers
L_0x7fcebd51fa70 .concat [ 26 2 0 0], L_0x7fcebd51fdb0, L_0x1050b8098;
L_0x7fcebd51fb50 .part L_0x7fcebd51fa70, 0, 26;
L_0x7fcebd51fc50 .concat [ 2 26 0 0], L_0x1050b80e0, L_0x7fcebd51fb50;
S_0x7fcebd51d040 .scope module, "shiftLeft2_32" "shiftLeft2_32" 4 54, 25 1 0, S_0x7fcebd510800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fcebd51d220_0 .net *"_s2", 29 0, L_0x7fcebd51f870;  1 drivers
L_0x1050b8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fcebd51d2c0_0 .net *"_s4", 1 0, L_0x1050b8050;  1 drivers
v0x7fcebd51d370_0 .net "data_i", 31 0, L_0x7fcebd5210d0;  alias, 1 drivers
v0x7fcebd51d460_0 .net "data_o", 31 0, L_0x7fcebd51f990;  alias, 1 drivers
L_0x7fcebd51f870 .part L_0x7fcebd5210d0, 0, 30;
L_0x7fcebd51f990 .concat [ 2 30 0 0], L_0x1050b8050, L_0x7fcebd51f870;
    .scope S_0x7fcebd511f20;
T_0 ;
    %wait E_0x7fcebd512190;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcebd5121c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcebd5123e0_0, 0;
    %load/vec4 v0x7fcebd512270_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0x7fcebd512320_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 138, 0, 8;
    %assign/vec4 v0x7fcebd512320_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 236, 0, 8;
    %assign/vec4 v0x7fcebd512320_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 28, 0, 8;
    %assign/vec4 v0x7fcebd512320_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7fcebd512320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcebd5121c0_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fcebd512320_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcebd5123e0_0, 0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fcebd51b080;
T_1 ;
    %wait E_0x7fcebd51b2e0;
    %load/vec4 v0x7fcebd51b330_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fcebd51b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fcebd51b460_0;
    %assign/vec4 v0x7fcebd51b530_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fcebd51b530_0;
    %assign/vec4 v0x7fcebd51b530_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fcebd51b740;
T_2 ;
    %wait E_0x7fcebd513ee0;
    %load/vec4 v0x7fcebd51be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fcebd51bac0_0;
    %load/vec4 v0x7fcebd51b9f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcebd51c3d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fcebd518090;
T_3 ;
    %wait E_0x7fcebd518270;
    %load/vec4 v0x7fcebd518510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fcebd5183c0_0;
    %store/vec4 v0x7fcebd518460_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fcebd5182d0_0;
    %store/vec4 v0x7fcebd518460_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fcebd518610;
T_4 ;
    %wait E_0x7fcebd518820;
    %load/vec4 v0x7fcebd518ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fcebd518950_0;
    %store/vec4 v0x7fcebd5189f0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fcebd518880_0;
    %store/vec4 v0x7fcebd5189f0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fcebd518bb0;
T_5 ;
    %wait E_0x7fcebd518dc0;
    %load/vec4 v0x7fcebd519070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fcebd518ef0_0;
    %store/vec4 v0x7fcebd518fc0_0, 0, 5;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fcebd518e20_0;
    %store/vec4 v0x7fcebd518fc0_0, 0, 5;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fcebd519160;
T_6 ;
    %wait E_0x7fcebd519470;
    %load/vec4 v0x7fcebd5196c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fcebd5195a0_0;
    %store/vec4 v0x7fcebd519630_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fcebd5194d0_0;
    %store/vec4 v0x7fcebd519630_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fcebd519780;
T_7 ;
    %wait E_0x7fcebd519990;
    %load/vec4 v0x7fcebd519c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fcebd519ac0_0;
    %store/vec4 v0x7fcebd519b70_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fcebd5199f0_0;
    %store/vec4 v0x7fcebd519b70_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fcebd519d20;
T_8 ;
    %wait E_0x7fcebd519f80;
    %load/vec4 v0x7fcebd51a2a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fcebd51a140_0;
    %store/vec4 v0x7fcebd51a1f0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fcebd51a2a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fcebd51a090_0;
    %store/vec4 v0x7fcebd51a1f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fcebd519fc0_0;
    %store/vec4 v0x7fcebd51a1f0_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fcebd51a3e0;
T_9 ;
    %wait E_0x7fcebd51a610;
    %load/vec4 v0x7fcebd51a9c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fcebd51a810_0;
    %store/vec4 v0x7fcebd51a920_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fcebd51a9c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fcebd51a740_0;
    %store/vec4 v0x7fcebd51a920_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fcebd51a670_0;
    %store/vec4 v0x7fcebd51a920_0, 0, 32;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fcebd51aaf0;
T_10 ;
    %wait E_0x7fcebd519ed0;
    %load/vec4 v0x7fcebd51af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fcebd51ae20_0;
    %store/vec4 v0x7fcebd51aec0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fcebd51ad50_0;
    %store/vec4 v0x7fcebd51aec0_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fcebd510e90;
T_11 ;
    %wait E_0x7fcebd5110b0;
    %load/vec4 v0x7fcebd511100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0x7fcebd5111c0_0;
    %load/vec4 v0x7fcebd511270_0;
    %and;
    %store/vec4 v0x7fcebd5113e0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0x7fcebd5111c0_0;
    %load/vec4 v0x7fcebd511270_0;
    %or;
    %store/vec4 v0x7fcebd5113e0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0x7fcebd5111c0_0;
    %load/vec4 v0x7fcebd511270_0;
    %add;
    %store/vec4 v0x7fcebd5113e0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0x7fcebd5111c0_0;
    %load/vec4 v0x7fcebd511270_0;
    %sub;
    %store/vec4 v0x7fcebd5113e0_0, 0, 32;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x7fcebd5111c0_0;
    %load/vec4 v0x7fcebd511270_0;
    %mul;
    %store/vec4 v0x7fcebd5113e0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fcebd511510;
T_12 ;
    %wait E_0x7fcebd511730;
    %load/vec4 v0x7fcebd511840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fcebd5119a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.4;
T_12.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.4;
T_12.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.4;
T_12.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fcebd5118e0_0, 0, 3;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fcebd5147f0;
T_13 ;
    %wait E_0x7fcebd513ee0;
    %load/vec4 v0x7fcebd514ae0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fcebd514ba0_0;
    %load/vec4 v0x7fcebd514f10_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fcebd514ba0_0;
    %load/vec4 v0x7fcebd514f10_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcebd514d00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcebd514d00_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fcebd5147f0;
T_14 ;
    %wait E_0x7fcebd512690;
    %load/vec4 v0x7fcebd514ae0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fcebd514ba0_0;
    %load/vec4 v0x7fcebd514f10_0;
    %parti/s 5, 21, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fcebd514ba0_0;
    %load/vec4 v0x7fcebd514f10_0;
    %parti/s 5, 16, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcebd514da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fcebd514c50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcebd514da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fcebd514c50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fcebd5167a0;
T_15 ;
    %wait E_0x7fcebd512690;
    %load/vec4 v0x7fcebd516c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fcebd515210_0;
    %assign/vec4 v0x7fcebd516b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fcebd516dc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fcebd516a40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7fcebd515210_0;
    %assign/vec4 v0x7fcebd516b00_0, 0;
    %load/vec4 v0x7fcebd516d30_0;
    %assign/vec4 v0x7fcebd516dc0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fcebd515060;
T_16 ;
    %wait E_0x7fcebd512690;
    %load/vec4 v0x7fcebd515e20_0;
    %assign/vec4 v0x7fcebd515ec0_0, 0;
    %load/vec4 v0x7fcebd5161e0_0;
    %assign/vec4 v0x7fcebd516270_0, 0;
    %load/vec4 v0x7fcebd515f70_0;
    %assign/vec4 v0x7fcebd516020_0, 0;
    %load/vec4 v0x7fcebd516300_0;
    %assign/vec4 v0x7fcebd516390_0, 0;
    %load/vec4 v0x7fcebd516420_0;
    %assign/vec4 v0x7fcebd5164c0_0, 0;
    %load/vec4 v0x7fcebd515660_0;
    %assign/vec4 v0x7fcebd5156f0_0, 0;
    %load/vec4 v0x7fcebd515790_0;
    %assign/vec4 v0x7fcebd515880_0, 0;
    %load/vec4 v0x7fcebd515d00_0;
    %assign/vec4 v0x7fcebd515d90_0, 0;
    %load/vec4 v0x7fcebd515aa0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fcebd515930_0, 0;
    %load/vec4 v0x7fcebd515aa0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fcebd515500_0, 0;
    %load/vec4 v0x7fcebd515aa0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fcebd5155d0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fcebd513050;
T_17 ;
    %wait E_0x7fcebd512690;
    %load/vec4 v0x7fcebd513730_0;
    %assign/vec4 v0x7fcebd5137c0_0, 0;
    %load/vec4 v0x7fcebd513380_0;
    %assign/vec4 v0x7fcebd513450_0, 0;
    %load/vec4 v0x7fcebd513af0_0;
    %assign/vec4 v0x7fcebd513ba0_0, 0;
    %load/vec4 v0x7fcebd513910_0;
    %assign/vec4 v0x7fcebd513a40_0, 0;
    %load/vec4 v0x7fcebd513500_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fcebd5135b0_0, 0;
    %load/vec4 v0x7fcebd513500_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fcebd513660_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fcebd5175f0;
T_18 ;
    %wait E_0x7fcebd512690;
    %load/vec4 v0x7fcebd517a30_0;
    %assign/vec4 v0x7fcebd517b00_0, 0;
    %load/vec4 v0x7fcebd5178d0_0;
    %assign/vec4 v0x7fcebd517990_0, 0;
    %load/vec4 v0x7fcebd517cf0_0;
    %assign/vec4 v0x7fcebd517d80_0, 0;
    %load/vec4 v0x7fcebd517e20_0;
    %assign/vec4 v0x7fcebd517f00_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fcebd5124e0;
T_19 ;
    %wait E_0x7fcebd512740;
    %load/vec4 v0x7fcebd512b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fcebd512a00_0;
    %load/vec4 v0x7fcebd5128a0_0;
    %parti/s 16, 0, 2;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fcebd512c30, 0, 4;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fcebd512ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fcebd5128a0_0;
    %parti/s 16, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x7fcebd512c30, 4;
    %assign/vec4 v0x7fcebd512960_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fcebd513d30;
T_20 ;
    %wait E_0x7fcebd513fe0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcebd5145b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fcebd5146c0_0, 0, 2;
    %load/vec4 v0x7fcebd514120_0;
    %load/vec4 v0x7fcebd514050_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fcebd514050_0;
    %load/vec4 v0x7fcebd5142d0_0;
    %cmp/e;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fcebd5145b0_0, 0, 2;
T_20.2 ;
    %load/vec4 v0x7fcebd514050_0;
    %load/vec4 v0x7fcebd5143b0_0;
    %cmp/e;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fcebd5146c0_0, 0, 2;
T_20.4 ;
T_20.0 ;
    %load/vec4 v0x7fcebd514510_0;
    %load/vec4 v0x7fcebd514460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x7fcebd514460_0;
    %load/vec4 v0x7fcebd5142d0_0;
    %cmp/e;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcebd5145b0_0, 0, 2;
T_20.8 ;
    %load/vec4 v0x7fcebd514460_0;
    %load/vec4 v0x7fcebd5143b0_0;
    %cmp/e;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fcebd5146c0_0, 0, 2;
T_20.10 ;
T_20.6 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fcebd500480;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0x7fcebd51eb40_0;
    %inv;
    %store/vec4 v0x7fcebd51eb40_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fcebd500480;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcebd51eca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcebd51ef70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcebd51ed30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcebd51edd0_0, 0, 32;
T_22.0 ;
    %load/vec4 v0x7fcebd51edd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fcebd51edd0_0;
    %store/vec4a v0x7fcebd517530, 4, 0;
    %load/vec4 v0x7fcebd51edd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcebd51edd0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcebd51edd0_0, 0, 32;
T_22.2 ;
    %load/vec4 v0x7fcebd51edd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fcebd51edd0_0;
    %store/vec4a v0x7fcebd512c30, 4, 0;
    %load/vec4 v0x7fcebd51edd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcebd51edd0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fcebd51edd0_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x7fcebd51edd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fcebd51edd0_0;
    %store/vec4a v0x7fcebd51c3d0, 4, 0;
    %load/vec4 v0x7fcebd51edd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcebd51edd0_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %vpi_call 3 38 "$readmemb", "instruction.txt", v0x7fcebd517530 {0 0 0};
    %vpi_func 3 41 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fcebd51eec0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fcebd512c30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcebd51eb40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fcebd51ebd0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fcebd51ebd0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fcebd500480;
T_23 ;
    %wait E_0x7fcebd513ee0;
    %load/vec4 v0x7fcebd51eca0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 3 59 "$stop" {0 0 0};
T_23.0 ;
    %vpi_call 3 66 "$fdisplay", v0x7fcebd51eec0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fcebd51eca0_0, v0x7fcebd51ebd0_0, v0x7fcebd51ef70_0, v0x7fcebd51ed30_0, v0x7fcebd51b530_0 {0 0 0};
    %vpi_call 3 69 "$fdisplay", v0x7fcebd51eec0_0, "Registers" {0 0 0};
    %vpi_call 3 70 "$fdisplay", v0x7fcebd51eec0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fcebd51c3d0, 0>, &A<v0x7fcebd51c3d0, 8>, &A<v0x7fcebd51c3d0, 16>, &A<v0x7fcebd51c3d0, 24> {0 0 0};
    %vpi_call 3 71 "$fdisplay", v0x7fcebd51eec0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fcebd51c3d0, 1>, &A<v0x7fcebd51c3d0, 9>, &A<v0x7fcebd51c3d0, 17>, &A<v0x7fcebd51c3d0, 25> {0 0 0};
    %vpi_call 3 72 "$fdisplay", v0x7fcebd51eec0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fcebd51c3d0, 2>, &A<v0x7fcebd51c3d0, 10>, &A<v0x7fcebd51c3d0, 18>, &A<v0x7fcebd51c3d0, 26> {0 0 0};
    %vpi_call 3 73 "$fdisplay", v0x7fcebd51eec0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fcebd51c3d0, 3>, &A<v0x7fcebd51c3d0, 11>, &A<v0x7fcebd51c3d0, 19>, &A<v0x7fcebd51c3d0, 27> {0 0 0};
    %vpi_call 3 74 "$fdisplay", v0x7fcebd51eec0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fcebd51c3d0, 4>, &A<v0x7fcebd51c3d0, 12>, &A<v0x7fcebd51c3d0, 20>, &A<v0x7fcebd51c3d0, 28> {0 0 0};
    %vpi_call 3 75 "$fdisplay", v0x7fcebd51eec0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fcebd51c3d0, 5>, &A<v0x7fcebd51c3d0, 13>, &A<v0x7fcebd51c3d0, 21>, &A<v0x7fcebd51c3d0, 29> {0 0 0};
    %vpi_call 3 76 "$fdisplay", v0x7fcebd51eec0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fcebd51c3d0, 6>, &A<v0x7fcebd51c3d0, 14>, &A<v0x7fcebd51c3d0, 22>, &A<v0x7fcebd51c3d0, 30> {0 0 0};
    %vpi_call 3 77 "$fdisplay", v0x7fcebd51eec0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fcebd51c3d0, 7>, &A<v0x7fcebd51c3d0, 15>, &A<v0x7fcebd51c3d0, 23>, &A<v0x7fcebd51c3d0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 80 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x00 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 81 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x04 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 82 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x08 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 83 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x0c = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 84 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x10 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 85 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x14 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 86 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x18 = %d", S<0,vec4,u128> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fcebd512c30, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 3 87 "$fdisplay", v0x7fcebd51eec0_0, "Data Memory: 0x1c = %d", S<0,vec4,u128> {1 0 0};
    %vpi_call 3 89 "$fdisplay", v0x7fcebd51eec0_0, "\012" {0 0 0};
    %load/vec4 v0x7fcebd51eca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fcebd51eca0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "Equal.v";
    "testbench.v";
    "CPU.v";
    "Adder.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "DataMemory.v";
    "EX_MEM.v";
    "ForwardingUnit.v";
    "HazardDetection.v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_WB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX3.v";
    "MUX8.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
    "shiftLeft2_26.v";
    "shiftLeft2_32.v";
