{
  "module_name": "slic_ds26522.h",
  "hash_id": "a8c1f2af877da2bba523d08f3228e8e16b588474ba686f4398374dad54098976",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wan/slic_ds26522.h",
  "human_readable_source": " \n \n\n#define DS26522_RF_ADDR_START\t0x00\n#define DS26522_RF_ADDR_END\t0xef\n#define DS26522_GLB_ADDR_START\t0xf0\n#define DS26522_GLB_ADDR_END\t0xff\n#define DS26522_TF_ADDR_START\t0x100\n#define DS26522_TF_ADDR_END\t0x1ef\n#define DS26522_LIU_ADDR_START\t0x1000\n#define DS26522_LIU_ADDR_END\t0x101f\n#define DS26522_TEST_ADDR_START\t0x1008\n#define DS26522_TEST_ADDR_END\t0x101f\n#define DS26522_BERT_ADDR_START\t0x1100\n#define DS26522_BERT_ADDR_END\t0x110f\n\n#define DS26522_RMMR_ADDR\t0x80\n#define DS26522_RCR1_ADDR\t0x81\n#define DS26522_RCR3_ADDR\t0x83\n#define DS26522_RIOCR_ADDR\t0x84\n\n#define DS26522_GTCR1_ADDR\t0xf0\n#define DS26522_GFCR_ADDR\t0xf1\n#define DS26522_GTCR2_ADDR\t0xf2\n#define DS26522_GTCCR_ADDR\t0xf3\n#define DS26522_GLSRR_ADDR\t0xf5\n#define DS26522_GFSRR_ADDR\t0xf6\n#define DS26522_IDR_ADDR\t0xf8\n\n#define DS26522_E1TAF_ADDR\t0x164\n#define DS26522_E1TNAF_ADDR\t0x165\n#define DS26522_TMMR_ADDR\t0x180\n#define DS26522_TCR1_ADDR\t0x181\n#define DS26522_TIOCR_ADDR\t0x184\n\n#define DS26522_LTRCR_ADDR\t0x1000\n#define DS26522_LTITSR_ADDR\t0x1001\n#define DS26522_LMCR_ADDR\t0x1002\n#define DS26522_LRISMR_ADDR\t0x1007\n\n#define MAX_NUM_OF_CHANNELS\t8\n#define PQ_MDS_8E1T1_BRD_REV\t0x00\n#define PQ_MDS_8E1T1_PLD_REV\t0x00\n\n#define DS26522_GTCCR_BPREFSEL_REFCLKIN\t0xa0\n#define DS26522_GTCCR_BFREQSEL_1544KHZ\t0x08\n#define DS26522_GTCCR_FREQSEL_1544KHZ\t0x04\n#define DS26522_GTCCR_BFREQSEL_2048KHZ\t0x00\n#define DS26522_GTCCR_FREQSEL_2048KHZ\t0x00\n\n#define DS26522_GFCR_BPCLK_2048KHZ\t0x00\n\n#define DS26522_GTCR2_TSSYNCOUT\t0x02\n#define DS26522_GTCR1\t0x00\n\n#define DS26522_GFSRR_RESET\t0x01\n#define DS26522_GFSRR_NORMAL\t0x00\n\n#define DS26522_GLSRR_RESET\t0x01\n#define DS26522_GLSRR_NORMAL\t0x00\n\n#define DS26522_RMMR_SFTRST\t0x02\n#define DS26522_RMMR_FRM_EN\t0x80\n#define DS26522_RMMR_INIT_DONE\t0x40\n#define DS26522_RMMR_T1\t\t0x00\n#define DS26522_RMMR_E1\t\t0x01\n\n#define DS26522_E1TAF_DEFAULT\t0x1b\n#define DS26522_E1TNAF_DEFAULT\t0x40\n\n#define DS26522_TMMR_SFTRST\t0x02\n#define DS26522_TMMR_FRM_EN\t0x80\n#define DS26522_TMMR_INIT_DONE\t0x40\n#define DS26522_TMMR_T1\t\t0x00\n#define DS26522_TMMR_E1\t\t0x01\n\n#define DS26522_RCR1_T1_SYNCT\t0x80\n#define DS26522_RCR1_T1_RB8ZS\t0x40\n#define DS26522_RCR1_T1_SYNCC\t0x08\n\n#define DS26522_RCR1_E1_HDB3\t0x40\n#define DS26522_RCR1_E1_CCS\t0x20\n\n#define DS26522_RIOCR_1544KHZ\t0x00\n#define DS26522_RIOCR_2048KHZ\t0x10\n#define DS26522_RIOCR_RSIO_OUT\t0x00\n\n#define DS26522_RCR3_FLB\t0x01\n\n#define DS26522_TIOCR_1544KHZ\t0x00\n#define DS26522_TIOCR_2048KHZ\t0x10\n#define DS26522_TIOCR_TSIO_OUT\t0x04\n\n#define DS26522_TCR1_TB8ZS\t0x04\n\n#define DS26522_LTRCR_T1\t0x02\n#define DS26522_LTRCR_E1\t0x00\n\n#define DS26522_LTITSR_TLIS_75OHM\t0x00\n#define DS26522_LTITSR_LBOS_75OHM\t0x00\n#define DS26522_LTITSR_TLIS_100OHM\t0x10\n#define DS26522_LTITSR_TLIS_0DB_CSU\t0x00\n\n#define DS26522_LRISMR_75OHM\t0x00\n#define DS26522_LRISMR_100OHM\t0x10\n#define DS26522_LRISMR_MAX\t0x03\n\n#define DS26522_LMCR_TE\t0x01\n\nenum line_rate {\n\tLINE_RATE_T1,\t \n\tLINE_RATE_E1\t \n};\n\nenum tdm_trans_mode {\n\tNORMAL = 0,\n\tFRAMER_LB\n};\n\nenum card_support_type {\n\tLM_CARD = 0,\n\tDS26522_CARD,\n\tNO_CARD\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}