<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_LAB4_AXI_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>LAB4_AXI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 07:04:04 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:232ec8e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_LAB4_AXI_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 07:04:04 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:232ec8e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>LAB4_AXI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 07:04:04 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:73b3875e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_LAB4_AXI_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 07:04:05 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:73b3875e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 11 07:05:30 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:232ec8e6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led4_r</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led4_g</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led4_b</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd46/src/arithmetic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/djb2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/even_parity.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd46/hdl/LAB4_AXI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_LAB4_AXI_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/dd46/hdl/LAB4_AXI_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd46/src/arithmetic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/djb2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/even_parity.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_LAB4_AXI_v1_0.srcs/sources_1/imports/hw4.srcs/insertion.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dd46/hdl/LAB4_AXI_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_LAB4_AXI_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_LAB4_AXI_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LAB4_AXI_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LAB4_AXI_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LAB4_AXI_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_LAB4_AXI_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_LAB4_AXI_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>LAB4_AXI_v1.0</xilinx:displayName>
      <xilinx:coreRevision>23</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d90bf9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@588cf032_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c34318f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@906064_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f68ea69_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5d957d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238c8e99_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdace20_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c84db6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440113ef_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126b2a41_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1158b093_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b46d94_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2038faf0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e7f87c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b9778_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d60f1c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e0a64_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aace3df_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cdb8064_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224a9450_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e55bc5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddf5393_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c0e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0ac3c1_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9dfd83_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6be258_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd0a2c6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d939760_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69715b93_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c012bef_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1666617b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8bbd88_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38030bb9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c70868e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602a24f0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9b1ee_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60352697_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e7c9c6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ae956c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743fc2ea_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1310c8b9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b80a85_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@690e1feb_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e4a99a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f293374_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4374097f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d37836_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f5b832_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a919def_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f59a0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46924f43_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3451d554_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b08bd7_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683bf188_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a61ddc_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a92897_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444edf8_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccb7dd5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b6a61f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606cf3a3_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d98e23b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23873e56_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e7a9a6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b508d2b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79eabd7b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1711c2_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f32b7f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f547a4_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17630921_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3004a488_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6040dd64_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c2b43d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0c9c50_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70292128_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29499253_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1afdf_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd93ab4_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d80f62_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe97e66_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47144c32_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6473be_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4caaddf6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746981ad_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6078db6e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c59bb2_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4904d9bb_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484d7b82_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267000b5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a972e8e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f14a98e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4f37b4_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325de52a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f47b77d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3820e341_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5b12c9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e10bb70_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51056ddd_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f4d577_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b5d769_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afa3331_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0be66_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cef30e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b63413a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25145a6f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f92d786_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffb52e2_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e430585_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722d3aae_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@837c31d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dc6cd1_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb13e8c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d848574_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695aa23f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1367a808_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7908a212_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118ca8a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bfda28_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f14fc9a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a79f978_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c760821_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc9e36f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0168d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796739dc_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468ed4a7_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3077e6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eac20b6_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729e4a3f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4589ebf9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b27a446_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b9cb3c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6172d0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bd99bd_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137c5840_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dee7b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7202cb7e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b1c5437_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7583c8f2_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1208cfd4_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c28ebe_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d5e30a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bbc60a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0d2011_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350fa5fb_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0bc789_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9509703_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4bec03_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61bb5220_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@440247f0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70546c2f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b642e82_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798ac3fb_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b9f1bd_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557bcfda_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6e38df_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cde0a04_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afe54b4_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532abb82_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586f9f53_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97442d4_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf8b5b7_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430b68a7_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e6a245_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7ea325_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48dbf319_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105fb232_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb3a165_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63de5a7b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@331c9688_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d637c67_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ec8329_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153754fb_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce724c9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253d158e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd370d0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1b5a5c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2885c1a0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76476466_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50968201_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eee97ea_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4805dedd_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c311f40_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8ec1f0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5c87de_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8c0412_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f2d728_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aae8175_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e5da85_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bc6eca_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a925f6c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582a7fcc_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c37231_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5c3617_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3034fef0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac6491c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e51e76_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6115c8_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fb6745_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6142f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c37a6a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5ec114_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e23342_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e016d15_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593ff1_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262a8ec2_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472109a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6d9afc_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680a2500_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d589c92_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542e2e4c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bc2fad_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f843dab_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5ecfc9_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2616c5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a752edf_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b46419_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b49b1ca_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf3931d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa2174e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a36489a_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fe6a0ae_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d6ef85_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66979ae0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36815311_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19921155_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186dfa06_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bcc73c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1500a5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3ed755_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c96f3c5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58636a9d_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6914a0_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1501897_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c36c81_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71745ddd_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cde82b3_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533b78b_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180f3541_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d46a2c_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355c797f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b70abb7_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f8bbfb_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8679cd5_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb0df2e_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721d04f_ARCHIVE_LOCATION">c:/Users/USER/Documents/FPGA/ip_repo/LAB4_AXI_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="281def40"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b90876f7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="62cbebca"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
