// Seed: 793443705
module module_0 ();
  tri id_2;
  assign id_1 = 1;
  assign id_2 = 1 - 1 - 1;
  assign id_1 = 1'b0;
  wire id_3;
  wand id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_5 = 1 == {1'b0{id_7}};
  int id_11;
endmodule
module module_1;
  genvar id_1;
  assign id_1[1] = 1;
  module_0();
endmodule
module module_2 (
    output wor id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output wor id_14,
    output supply1 id_15,
    output tri id_16,
    input supply1 id_17,
    input tri0 id_18,
    input wire id_19,
    output tri0 id_20,
    output tri1 id_21,
    output wire id_22,
    input wand id_23,
    input tri id_24,
    input tri id_25,
    input wire id_26
);
  wire id_28;
  module_0();
endmodule
