MemoryHierarchy
numberOfCacheLevels:1
Cache1
S:256
L:32
M:4
writePolicyHit:writeThrough
writePolicyMiss:writeAllocate
cacheCycles:5
mainMemoryCycles:6
HardwareOrganization
simultaneousIssuesOfInstructions:1
sizeInstructionBuffer:10
sizeOfROB:10
ADDRS:2
ADDCycles:2
MULRS:2
MULCycles:7
LWRS:1
LWCycles:10
AssemblyProgram
.org 100
ADDI reg1,reg1,2
SW reg1,reg0,6
LW reg5,reg0,6
MUL reg2,reg5,reg5
NAND reg3,reg2,reg5
endofAssembly
ProgramData
endofData

