Block Name			X	Y		#Block ID
---------------------------
f1_0_stencil$d_reg__U1		11	9		#r99
f1_0_stencil$d_reg__U10		17	12		#r100
f1_0_stencil$d_reg__U11		17	13		#r101
f1_0_stencil$d_reg__U12		18	13		#r102
f1_0_stencil$d_reg__U2		12	9		#r103
f1_0_stencil$d_reg__U3		13	10		#r104
f1_0_stencil$d_reg__U4		15	10		#r105
f1_0_stencil$d_reg__U5		19	13		#r106
f1_0_stencil$d_reg__U6		20	13		#r107
f1_0_stencil$d_reg__U7		21	13		#r108
f1_0_stencil$d_reg__U8		21	14		#r109
f1_0_stencil$d_reg__U9		16	12		#r110
f1_0_stencil$ub_f1_0_stencil_op_hcompute_f1_0_stencil_63_to_f1_0_stencil_op_hcompute_f1_blur_unnormalized_stencil_1_54_garnet		15	11		#m24
f1_temp_stencil$d_reg__U15		11	14		#r93
f1_temp_stencil$d_reg__U16		11	13		#r94
f1_temp_stencil$d_reg__U17		6	10		#r95
f1_temp_stencil$d_reg__U18		5	9		#r96
f1_temp_stencil$d_reg__U19		9	12		#r97
f1_temp_stencil$d_reg__U20		7	12		#r98
f1_temp_stencil$ub_f1_temp_stencil_op_hcompute_f1_temp_stencil_37_to_f1_temp_stencil_op_hcompute_f1_temp_blur_unnormalized_stencil_1_42_garnet		11	12		#m57
f1_up_stencil$ub_f1_up_stencil_cyclic_0_garnet		11	15		#m56
f2_0_stencil$ub_f2_0_stencil_cyclic_0_garnet		15	16		#m38
f2_temp_stencil$d_reg__U27		11	17		#r81
f2_temp_stencil$d_reg__U28		11	18		#r82
f2_temp_stencil$d_reg__U29		12	18		#r83
f2_temp_stencil$d_reg__U30		12	17		#r84
f2_temp_stencil$d_reg__U31		10	18		#r85
f2_temp_stencil$d_reg__U32		9	18		#r86
f2_temp_stencil$d_reg__U33		8	17		#r87
f2_temp_stencil$d_reg__U34		8	16		#r88
f2_temp_stencil$d_reg__U35		13	17		#r89
f2_temp_stencil$d_reg__U36		13	16		#r90
f2_temp_stencil$d_reg__U37		11	16		#r91
f2_temp_stencil$d_reg__U38		12	16		#r92
f2_temp_stencil$ub_f2_temp_stencil_op_hcompute_f2_temp_stencil_18_to_f2_temp_stencil_op_hcompute_f2_temp_blur_unnormalized_stencil_1_23_garnet		15	17		#m39
h0_0_stencil$ub_h0_0_stencil_op_hcompute_h0_0_stencil_15_to_h0_0_stencil_op_hcompute_f0_up_stencil_66_garnet		7	5		#m72
h1_0_stencil$ub_h1_0_stencil_op_hcompute_h1_0_stencil_12_to_h1_0_stencil_op_hcompute_f1_up_stencil_1_35_garnet		15	15		#m54
hw_input_global_wrapper_stencil$d_reg__U45		3	2		#r75
hw_input_global_wrapper_stencil$d_reg__U46		3	3		#r76
hw_input_global_wrapper_stencil$d_reg__U47		9	6		#r77
hw_input_global_wrapper_stencil$d_reg__U48		10	6		#r78
hw_input_global_wrapper_stencil$d_reg__U49		7	4		#r79
hw_input_global_wrapper_stencil$d_reg__U50		7	5		#r80
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_10_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_72_garnet		7	3		#m10
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I74
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_unnormalized_stencil$inner_compute$i140518297983824_i140518279886032		9	6		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303654032_i140518306855696		4	2		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303655888_i140518306855696		10	6		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303656272_i140518293800720		6	4		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303656336_i140518293800720		10	7		#p21
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303656464_i140518306855696		4	3		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303656592_i140518293800720		6	3		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303656656_i140518293800720		8	6		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303657040_i140518289258960		8	4		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303657360_i140518293800720		8	5		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518303657936_i140518293800720		6	5		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i140518308431376_i140518289258960		2	2		#p11
op_hcompute_f0_up_stencil$inner_compute$i140518289495376_i140518306855696		5	5		#p73
op_hcompute_f1_blur_unnormalized_stencil$inner_compute$i140518295116560_i140518279886032		17	12		#p7
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292938896_i140518293800720		18	13		#p33
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292938960_i140518289258960		17	11		#p29
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292939152_i140518293800720		17	14		#p35
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292939472_i140518293800720		18	14		#p32
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292939792_i140518293800720		18	11		#p30
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292939920_i140518293800720		18	12		#p31
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292940112_i140518306855696		17	13		#p34
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292956624_i140518306855696		14	10		#p26
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292957072_i140518289258960		12	10		#p25
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292958288_i140518306855696		16	10		#p27
op_hcompute_f1_blur_unnormalized_stencil_1$inner_compute$i140518292958672_i140518293800720		16	11		#p28
op_hcompute_f1_temp_blur_unnormalized_stencil$inner_compute$i140518277907920_i140518279886032		6	9		#p5
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276535056_i140518289258960		10	14		#p58
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276535120_i140518306855696		12	14		#p59
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276535760_i140518293800720		10	12		#p61
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276535888_i140518306855696		12	13		#p60
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276536400_i140518293800720		5	10		#p66
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276536464_i140518289258960		8	11		#p62
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276536656_i140518293800720		5	8		#p68
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276536976_i140518293800720		6	11		#p65
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276537296_i140518293800720		8	12		#p63
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276537424_i140518293800720		6	12		#p64
op_hcompute_f1_temp_blur_unnormalized_stencil_1$inner_compute$i140518276537616_i140518306855696		5	9		#p67
op_hcompute_f1_up_stencil_1$inner_compute$i140518273834704_i140518306855696		10	15		#p55
op_hcompute_f2_temp_blur_unnormalized_stencil$inner_compute$i140518271485712_i140518279886032		9	16		#p6
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270191888_i140518306855696		13	17		#p42
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270193296_i140518306855696		13	16		#p41
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270193552_i140518289258960		13	18		#p40
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270231056_i140518293800720		14	17		#p43
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270231696_i140518293800720		9	17		#p48
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270231760_i140518289258960		12	19		#p44
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270231952_i140518293800720		8	15		#p50
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270232272_i140518293800720		10	17		#p47
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270232592_i140518293800720		12	18		#p45
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270232720_i140518293800720		12	17		#p46
op_hcompute_f2_temp_blur_unnormalized_stencil_1$inner_compute$i140518270232912_i140518306855696		8	16		#p49
op_hcompute_h0_0_stencil$inner_compute$i140518267801936_i140518301036304		9	5		#p71
op_hcompute_h1_0_stencil$inner_compute$i140518266930704_i140518301036304		17	15		#p53
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	2		#m3
op_hcompute_l0_0_stencil$inner_compute$i140518263146512_i140518279886032		10	9		#p22
op_hcompute_l0_0_stencil$inner_compute$i140518263147856_i140518294137360		10	8		#p23
op_hcompute_l0_up_stencil$inner_compute$i140518262204240_i140518279886032		6	7		#p69
op_hcompute_l0_up_stencil$inner_compute$i140518265518096_i140518294137360		5	7		#p70
op_hcompute_l1_0_stencil$inner_compute$i140518260755536_i140518279886032		16	14		#p36
op_hcompute_l1_0_stencil$inner_compute$i140518260820368_i140518294137360		16	15		#p37
op_hcompute_l1_up_stencil$inner_compute$i140518259425040_i140518279886032		9	14		#p51
op_hcompute_l1_up_stencil$inner_compute$i140518259899344_i140518294137360		9	15		#p52
reset		2	0		#i0
