{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705351543281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 15 21:45:43 2024 " "Processing started: Mon Jan 15 21:45:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705351543283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --source=floppy_max2.vhd --source=../../../vhdl_components/CD4014.vhd --source=../../../vhdl_components/8bit-register.vhd --source=../../../vhdl_components/spi_slave_in16.vhd --source=../../../vhdl_components/dff1.vhd --source=../../../vhdl_components/ls165.vhd --source=../../../vhdl_components/spi_slave_in8.vhd --source=../../../vhdl_components/spi_slave_out48.vhd --source=../../../vhdl_components/spi_slave.vhd floppy_max2 " "Command: quartus_map --read_settings_files=on --source=floppy_max2.vhd --source=../../../vhdl_components/CD4014.vhd --source=../../../vhdl_components/8bit-register.vhd --source=../../../vhdl_components/spi_slave_in16.vhd --source=../../../vhdl_components/dff1.vhd --source=../../../vhdl_components/ls165.vhd --source=../../../vhdl_components/spi_slave_in8.vhd --source=../../../vhdl_components/spi_slave_out48.vhd --source=../../../vhdl_components/spi_slave.vhd floppy_max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705351543284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705351543460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floppy_max2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file floppy_max2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 floppy_controller-Behavioral " "Found design unit 1: floppy_controller-Behavioral" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543931 ""} { "Info" "ISGN_ENTITY_NAME" "1 floppy_controller " "Found entity 1: floppy_controller" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CD4014-LogicOperation " "Found design unit 1: CD4014-LogicOperation" {  } { { "../../../vhdl_components/CD4014.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543933 ""} { "Info" "ISGN_ENTITY_NAME" "1 CD4014 " "Found entity 1: CD4014" {  } { { "../../../vhdl_components/CD4014.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/CD4014.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_8bit-arc_Reg_8bit_intern " "Found design unit 1: Reg_8bit-arc_Reg_8bit_intern" {  } { { "../../../vhdl_components/8bit-register.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543941 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_8bit " "Found entity 1: Reg_8bit" {  } { { "../../../vhdl_components/8bit-register.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/8bit-register.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave_in16-archi " "Found design unit 1: spi_slave_in16-archi" {  } { { "../../../vhdl_components/spi_slave_in16.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543942 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_in16 " "Found entity 1: spi_slave_in16" {  } { { "../../../vhdl_components/spi_slave_in16.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff1-LogicOperation " "Found design unit 1: dff1-LogicOperation" {  } { { "../../../vhdl_components/dff1.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543943 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Found entity 1: dff1" {  } { { "../../../vhdl_components/dff1.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/dff1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls165-ls165_body " "Found design unit 1: ls165-ls165_body" {  } { { "../../../vhdl_components/ls165.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls165 " "Found entity 1: ls165" {  } { { "../../../vhdl_components/ls165.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/ls165.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave_in8-archi " "Found design unit 1: spi_slave_in8-archi" {  } { { "../../../vhdl_components/spi_slave_in8.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543945 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_in8 " "Found entity 1: spi_slave_in8" {  } { { "../../../vhdl_components/spi_slave_in8.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_out48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_out48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave_out48-archi " "Found design unit 1: spi_slave_out48-archi" {  } { { "../../../vhdl_components/spi_slave_out48.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_out48.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543946 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_out48 " "Found entity 1: spi_slave_out48" {  } { { "../../../vhdl_components/spi_slave_out48.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_out48.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-archi " "Found design unit 1: spi_slave-archi" {  } { { "../../../vhdl_components/spi_slave.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543947 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "../../../vhdl_components/spi_slave.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705351543947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705351543947 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floppy_controller " "Elaborating entity \"floppy_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705351544017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SPI_A floppy_max2.vhd(24) " "VHDL Signal Declaration warning at floppy_max2.vhd(24): used implicit default value for signal \"SPI_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1705351544020 "|floppy_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "As\[18\] floppy_max2.vhd(25) " "Using initial value X (don't care) for net \"As\[18\]\" at floppy_max2.vhd(25)" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705351544024 "|floppy_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "As\[16\] floppy_max2.vhd(25) " "Using initial value X (don't care) for net \"As\[16\]\" at floppy_max2.vhd(25)" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705351544024 "|floppy_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "As\[14..0\] floppy_max2.vhd(25) " "Using initial value X (don't care) for net \"As\[14..0\]\" at floppy_max2.vhd(25)" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1705351544024 "|floppy_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_out48 spi_slave_out48:spi_slave_out " "Elaborating entity \"spi_slave_out48\" for hierarchy \"spi_slave_out48:spi_slave_out\"" {  } { { "floppy_max2.vhd" "spi_slave_out" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_in8 spi_slave_in8:spi_slave_in " "Elaborating entity \"spi_slave_in8\" for hierarchy \"spi_slave_in8:spi_slave_in\"" {  } { { "floppy_max2.vhd" "spi_slave_in" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544067 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "miso spi_slave_in8.vhd(13) " "VHDL Signal Declaration warning at spi_slave_in8.vhd(13): used implicit default value for signal \"miso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../../vhdl_components/spi_slave_in8.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/vhdl_components/spi_slave_in8.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1705351544067 "|floppy_controller|spi_slave_in8:spi_slave_in"}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[0\] Dio\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[0\]\" to the node \"Dio\[0\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[1\] Dio\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[1\]\" to the node \"Dio\[1\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[2\] Dio\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[2\]\" to the node \"Dio\[2\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[3\] Dio\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[3\]\" to the node \"Dio\[3\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[4\] Dio\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[4\]\" to the node \"Dio\[4\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[5\] Dio\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[5\]\" to the node \"Dio\[5\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[6\] Dio\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[6\]\" to the node \"Dio\[6\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Dio\[7\] Dio\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Dio\[7\]\" to the node \"Dio\[7\]\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 123 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705351544463 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1705351544463 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_A\[0\] GND " "Pin \"SPI_A\[0\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|SPI_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_A\[1\] GND " "Pin \"SPI_A\[1\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|SPI_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_A\[2\] GND " "Pin \"SPI_A\[2\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|SPI_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[0\] GND " "Pin \"As\[0\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[1\] GND " "Pin \"As\[1\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[2\] GND " "Pin \"As\[2\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[3\] GND " "Pin \"As\[3\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[4\] GND " "Pin \"As\[4\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[5\] GND " "Pin \"As\[5\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[6\] GND " "Pin \"As\[6\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[7\] GND " "Pin \"As\[7\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[8\] GND " "Pin \"As\[8\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[9\] GND " "Pin \"As\[9\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[10\] GND " "Pin \"As\[10\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[11\] GND " "Pin \"As\[11\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[12\] GND " "Pin \"As\[12\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[13\] GND " "Pin \"As\[13\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[14\] GND " "Pin \"As\[14\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[16\] GND " "Pin \"As\[16\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "As\[18\] GND " "Pin \"As\[18\]\" is stuck at GND" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705351544532 "|floppy_controller|As[18]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1705351544532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ph0 " "No output dependent on input pin \"ph0\"" {  } { { "floppy_max2.vhd" "" { Text "/home/rob/Data/rob/Projects/Unicomp2/CPLD_board/cpld firmware max_II/floppy_controller/floppy_max2.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705351544590 "|floppy_controller|ph0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1705351544590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705351544590 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705351544590 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1705351544590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705351544590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705351544590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705351544687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 21:45:44 2024 " "Processing ended: Mon Jan 15 21:45:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705351544687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705351544687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705351544687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705351544687 ""}
