<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>hellgate202</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>csi2_2_lane_rx</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>px_clk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>px_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PX_CLK_I.ASSOCIATED_RESET">ref_srst_i:px_srst_i</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ref_srst_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_srst_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>px_srst_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>px_srst_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ref_clk_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ref_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.REF_CLK_I.ASSOCIATED_RESET">ref_srst_i</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>csi2_rx_wrap</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>56ad4410</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>SystemVerilog</spirit:language>
        <spirit:modelName>csi2_rx_wrap</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>56ad4410</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>dphy_clk_p_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_clk_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_data_p_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dphy_data_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ref_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>px_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ref_srst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>px_srst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>btn_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tready_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tvalid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tstrb_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tkeep_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tuser_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tid_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tdest_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>video_tlast_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/interface/axi4_stream_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/bin2gray.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_detect.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_data_types_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_hamming_dec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_pkt_handler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_px_serializer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_raw10_32b_40b_gbx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_to_axi4_stream.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/dc_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_32b_map.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_byte_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_clk_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_data_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_slave.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_word_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/dual_port_ram/src/dual_port_ram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/gray2bin.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_rx_wrap.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f1981c10</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>lib/axi4_lib/src/interface/axi4_stream_if.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/bin2gray.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_detect.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_data_types_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_hamming_dec.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_pkt_handler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_px_serializer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_raw10_32b_40b_gbx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_to_axi4_stream.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/dc_fifo.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_32b_map.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_byte_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_clk_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_hs_data_rx.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_slave.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dphy_word_align.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ip/dual_port_ram/src/dual_port_ram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>lib/fifo_lib/src/gray2bin.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/csi2_rx_wrap.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/csi2_2_lane_rx_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>CSI2 2 Lane Receiver with AXI4-Stream Output</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">csi2_rx_wrap_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>CSI2 2 Lane Receiver</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>hellgate202</xilinx:vendorDisplayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-04-08T07:08:16Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ecc8405_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfb6ed6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a081877_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc06c05_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b39955_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33568b2e_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d10d5fd_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0924e6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b32d419_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251eb660_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdbbf0e_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cdc73b8_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6bebda_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42802bf3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19aea645_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f08ec1_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52665587_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503bec3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de018a3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c7d755_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611296b3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782ac627_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7193a6c4_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffa00d1_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190c7b46_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54703292_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6249b82c_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd81a2f_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a49e32_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f79591b_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ffd1636_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be10fb6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f918ca3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e116b42_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf501e7_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff1e05c_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a28a619_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d9968_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eebadf0_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35fb18d6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de875ad_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60135a47_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e966f6_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df3b04d_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f04363_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea1e9f4_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e1bd55_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4908623c_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7b70cc_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da69114_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d804b75_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42dd02e4_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bae7c87_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d2025f_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519331d8_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bade4fb_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcaa413_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763040e4_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2649f776_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c24c13_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28371554_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a6fd49_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d0ac1_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54248105_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53bdb7a7_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f21168c_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbce8ab_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41522e51_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a82943e_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed9ace1_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e223f22_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e1c8c3_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d1d858_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78f78fef_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3604c62_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b6d3ad_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c871bd2_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd47da7_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2662c702_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abdae63_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50761d6b_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50eca706_ARCHIVE_LOCATION">/home/liv/fpga/csi2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7abb3b40"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4ff59f8b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="aee1985b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5b2b2fde"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
