
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
ÿ
Running: %s
333*	simulator2¨
óC:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_top_lvl_func_synth --prj C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.sim/sim_1/synth/func/tb_top_lvl.prj work.tb_top_lvl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
˛
(Analyzing VHDL file "%s" into library %s163*xsimverific2õ
ÜC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.sim/sim_1/synth/func/tb_top_lvl_func_synth.vhd2default:default2
work2default:defaultZ10-163

(Analyzing VHDL file "%s" into library %s163*xsimverific2ç
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_stream_proc.vhd2default:default2
work2default:defaultZ10-163
Ì
(Analyzing VHDL file "%s" into library %s163*xsimverific2ä
vC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_receiver.vhd2default:default2
work2default:defaultZ10-163
Ï
(Analyzing VHDL file "%s" into library %s163*xsimverific2â
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_MAXI_rd.vhd2default:default2
work2default:defaultZ10-163
Ó
(Analyzing VHDL file "%s" into library %s163*xsimverific2ã
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_data_flow.vhd2default:default2
work2default:defaultZ10-163
Ô
(Analyzing VHDL file "%s" into library %s163*xsimverific2å
xC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_dataToAxis.vhd2default:default2
work2default:defaultZ10-163
Ò
(Analyzing VHDL file "%s" into library %s163*xsimverific2é
zC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_control_unit.vhd2default:default2
work2default:defaultZ10-163
Ï
(Analyzing VHDL file "%s" into library %s163*xsimverific2â
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
work2default:defaultZ10-163
Ú
(Analyzing VHDL file "%s" into library %s163*xsimverific2è
{C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_pulser_1ch_v2.vhd2default:default2
work2default:defaultZ10-163
®
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
æ
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2
channels2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
592default:default8@Z10-380
¬
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2 
pattern_bits2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
602default:default8@Z10-380
¡
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2
offset_bits2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
612default:default8@Z10-380
√
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2!
data_num_bits2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
622default:default8@Z10-380
√
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2!
freq_div_bits2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
632default:default8@Z10-380
«
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2%
maxis_raddr_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
642default:default8@Z10-380
»
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2&
c_s_axi_data_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
652default:default8@Z10-380
»
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2&
c_s_axi_addr_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
662default:default8@Z10-380
∆
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2$
c_m_axi_id_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
672default:default8@Z10-380
»
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2&
c_m_axi_addr_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
682default:default8@Z10-380
»
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2&
c_m_axi_data_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
692default:default8@Z10-380
 
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2(
c_m_axi_awuser_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
702default:default8@Z10-380
 
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2(
c_m_axi_aruser_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
712default:default8@Z10-380
…
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2'
c_m_axi_wuser_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
722default:default8@Z10-380
…
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2'
c_m_axi_ruser_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
732default:default8@Z10-380
…
*binding entity %s does not have generic %s380*xsimverific2*
axi_pulser_receiver_v42default:default2'
c_m_axi_buser_width2default:default2ã
uC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sim_1/new/tb_top_lvl.vhd2default:default2
742default:default8@Z10-380
†
IStatic elaboration of top level VHDL design unit %s in library %s failed
205*	simulator2

tb_top_lvl2default:default2
work2default:defaultZ43-3321


End Record