<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>
defines: 
time_elapsed: 1.132s
ram usage: 40152 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvv2l_oy7/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br995.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: No timescale set for &#34;dpram&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: Compile module &#34;work@dpram&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:7</a>: Implicit port type (wire) for &#34;doutb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br995.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/br995.v:1</a>: Top level module &#34;work@dpram&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_dpram of type 32 @ 1
Object:  of type 8 @ 15
Object: mem of type 106 @ 15
Object: alb of type 608 @ 15
Object: doutb of type 608 @ 15
Object:  of type 40 @ 2
Object: aw of type 41 @ 2
Object:  of type 7 @ 2
Object:  of type 40 @ 3
Object: dw of type 41 @ 3
Object:  of type 7 @ 3
Object:  of type 40 @ 10
Object: sz of type 41 @ 10
Object:  of type 7 @ 10
Object:  of type 1 @ 13
Object:  of type 39 @ 13
Object: clka of type 608 @ 13
Object:  of type 22 @ 13
Object: wena of type 608 @ 13
Object:  of type 3 @ 13
Object: dina of type 608 @ 13
Object: mem of type 106 @ 13
Object: addra of type 608 @ 13
Object:  of type 1 @ 14
Object:  of type 39 @ 14
Object: clkb of type 608 @ 14
Object:  of type 3 @ 14
Object: addrb of type 608 @ 14
Object: alb of type 608 @ 14
Object: builtin of type 600 @ 0
Object: work_dpram of type 32 @ 1
Object: clka of type 44 @ 4
Object: clkb of type 44 @ 4
Object: wena of type 44 @ 4
Object: addra of type 44 @ 5
Object: addrb of type 44 @ 5
Object: dina of type 44 @ 6
Object: doutb of type 44 @ 7
Object: clka of type 36 @ 4
Object: clkb of type 36 @ 4
Object: wena of type 36 @ 4
Object: addra of type 36 @ 5
Object: addrb of type 36 @ 5
Object: dina of type 36 @ 6
Object: doutb of type 36 @ 7
-Info: 	! Unhandled net type: 0
Object: alb of type 36 @ 12
Object:  of type 115 @ 12
Object:  of type 7 @ 12
Object:  of type 7 @ 12
%Error: Can&#39;t find definition of variable: &#39;mem&#39;
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_dpram --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>