library IEEE;
use IEEE.std_logic_1164.ALL;

entity rng is
   port(clk          : in  std_logic;
        reset        : in  std_logic;
        request_card : in  std_logic;
        round_end    : in  std_logic;
        shuffle      : out std_logic;
        random_num   : out std_logic_vector(7 downto 0));
end rng;
