

================================================================
== Vitis HLS Report for 'node15'
================================================================
* Date:           Wed Oct  2 17:40:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8197|     8197|  27.296 us|  27.296 us|  8197|  8197|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop43_loop44_loop45  |     8195|     8195|         5|          1|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      195|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|       99|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       99|      312|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln392_1_fu_136_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln392_fu_184_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln393_1_fu_151_p2      |         +|   0|  0|  19|          12|           1|
    |add_ln393_fu_221_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln394_fu_274_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln397_fu_268_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln392_fu_208_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_118           |       and|   0|  0|   2|           1|           1|
    |ap_condition_139           |       and|   0|  0|   2|           1|           1|
    |icmp_ln392_fu_130_p2       |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln393_fu_145_p2       |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln394_fu_202_p2       |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |or_ln393_fu_227_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln392_1_fu_214_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln392_fu_190_p3     |    select|   0|  0|   7|           1|           1|
    |select_ln393_1_fu_240_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln393_2_fu_157_p3   |    select|   0|  0|  12|           1|           1|
    |select_ln393_fu_232_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln392_fu_197_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 195|          92|          67|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |ap_sig_allocacmp_v154_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_v155_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v156_load              |   9|          2|    5|         10|
    |indvar_flatten12_fu_78                  |   9|          2|   14|         28|
    |indvar_flatten_fu_70                    |   9|          2|   12|         24|
    |v154_fu_74                              |   9|          2|    4|          8|
    |v155_fu_66                              |   9|          2|    7|         14|
    |v156_fu_62                              |   9|          2|    5|         10|
    |v284_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   87|        174|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln397_reg_362                                 |   7|   0|    7|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |empty_reg_357                                     |   6|   0|    6|          0|
    |icmp_ln393_reg_349                                |   1|   0|    1|          0|
    |indvar_flatten12_fu_78                            |  14|   0|   14|          0|
    |indvar_flatten_fu_70                              |  12|   0|   12|          0|
    |v154_fu_74                                        |   4|   0|    4|          0|
    |v155_fu_66                                        |   7|   0|    7|          0|
    |v156_fu_62                                        |   5|   0|    5|          0|
    |v157_reg_372                                      |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  99|   0|   99|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node15|  return value|
|v284_din             |  out|   32|     ap_fifo|          v284|       pointer|
|v284_num_data_valid  |   in|   14|     ap_fifo|          v284|       pointer|
|v284_fifo_cap        |   in|   14|     ap_fifo|          v284|       pointer|
|v284_full_n          |   in|    1|     ap_fifo|          v284|       pointer|
|v284_write           |  out|    1|     ap_fifo|          v284|       pointer|
|v152_address0        |  out|   13|   ap_memory|          v152|         array|
|v152_ce0             |  out|    1|   ap_memory|          v152|         array|
|v152_q0              |   in|   32|   ap_memory|          v152|         array|
+---------------------+-----+-----+------------+--------------+--------------+

