// Seed: 1536042174
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_4;
  reg id_5, id_6, id_7;
  assign id_1 = id_4 & id_4;
  always id_6 <= -1;
  assign id_3 = {(id_4)};
  wire id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri1 id_4
);
  assign id_6 = id_2;
  wire id_7 = 1 != $realtime;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  tri0 id_9 = -1;
endmodule
