#
ifdef
HAVE_CONFIG_H
#
include
"
config
.
h
"
#
endif
#
include
<
xmmintrin
.
h
>
#
include
<
emmintrin
.
h
>
#
include
<
smmintrin
.
h
>
#
include
"
main
.
h
"
#
include
"
celt
/
x86
/
x86cpu
.
h
"
void
silk_VQ_WMat_EC_sse4_1
(
opus_int8
*
ind
opus_int32
*
res_nrg_Q15
opus_int32
*
rate_dist_Q8
opus_int
*
gain_Q7
const
opus_int32
*
XX_Q17
const
opus_int32
*
xX_Q17
const
opus_int8
*
cb_Q7
const
opus_uint8
*
cb_gain_Q7
const
opus_uint8
*
cl_Q5
const
opus_int
subfr_len
const
opus_int32
max_gain_Q7
const
opus_int
L
)
{
opus_int
k
gain_tmp_Q7
;
const
opus_int8
*
cb_row_Q7
;
opus_int32
neg_xX_Q24
[
5
]
;
opus_int32
sum1_Q15
sum2_Q24
;
opus_int32
bits_res_Q8
bits_tot_Q8
;
__m128i
v_XX_31_Q17
v_XX_42_Q17
v_cb_row_31_Q7
v_cb_row_42_Q7
v_acc1_Q24
v_acc2_Q24
;
neg_xX_Q24
[
0
]
=
-
silk_LSHIFT32
(
xX_Q17
[
0
]
7
)
;
neg_xX_Q24
[
1
]
=
-
silk_LSHIFT32
(
xX_Q17
[
1
]
7
)
;
neg_xX_Q24
[
2
]
=
-
silk_LSHIFT32
(
xX_Q17
[
2
]
7
)
;
neg_xX_Q24
[
3
]
=
-
silk_LSHIFT32
(
xX_Q17
[
3
]
7
)
;
neg_xX_Q24
[
4
]
=
-
silk_LSHIFT32
(
xX_Q17
[
4
]
7
)
;
v_XX_31_Q17
=
_mm_loadu_si128
(
(
__m128i
*
)
(
&
XX_Q17
[
1
]
)
)
;
v_XX_42_Q17
=
_mm_shuffle_epi32
(
v_XX_31_Q17
_MM_SHUFFLE
(
0
3
2
1
)
)
;
*
rate_dist_Q8
=
silk_int32_MAX
;
*
res_nrg_Q15
=
silk_int32_MAX
;
cb_row_Q7
=
cb_Q7
;
*
ind
=
0
;
for
(
k
=
0
;
k
<
L
;
k
+
+
)
{
opus_int32
penalty
;
gain_tmp_Q7
=
cb_gain_Q7
[
k
]
;
sum1_Q15
=
SILK_FIX_CONST
(
1
.
001
15
)
;
penalty
=
silk_LSHIFT32
(
silk_max
(
silk_SUB32
(
gain_tmp_Q7
max_gain_Q7
)
0
)
11
)
;
v_cb_row_31_Q7
=
OP_CVTEPI8_EPI32_M32
(
&
cb_row_Q7
[
1
]
)
;
v_cb_row_42_Q7
=
_mm_shuffle_epi32
(
v_cb_row_31_Q7
_MM_SHUFFLE
(
0
3
2
1
)
)
;
v_cb_row_31_Q7
=
_mm_mul_epi32
(
v_XX_31_Q17
v_cb_row_31_Q7
)
;
v_cb_row_42_Q7
=
_mm_mul_epi32
(
v_XX_42_Q17
v_cb_row_42_Q7
)
;
v_acc1_Q24
=
_mm_add_epi64
(
v_cb_row_31_Q7
v_cb_row_42_Q7
)
;
v_acc2_Q24
=
_mm_shuffle_epi32
(
v_acc1_Q24
_MM_SHUFFLE
(
1
0
3
2
)
)
;
v_acc1_Q24
=
_mm_add_epi64
(
v_acc1_Q24
v_acc2_Q24
)
;
sum2_Q24
=
_mm_cvtsi128_si32
(
v_acc1_Q24
)
;
sum2_Q24
=
silk_ADD32
(
neg_xX_Q24
[
0
]
sum2_Q24
)
;
sum2_Q24
=
silk_LSHIFT32
(
sum2_Q24
1
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
0
]
cb_row_Q7
[
0
]
)
;
sum1_Q15
=
silk_SMLAWB
(
sum1_Q15
sum2_Q24
cb_row_Q7
[
0
]
)
;
sum2_Q24
=
silk_MLA
(
neg_xX_Q24
[
1
]
XX_Q17
[
7
]
cb_row_Q7
[
2
]
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
8
]
cb_row_Q7
[
3
]
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
9
]
cb_row_Q7
[
4
]
)
;
sum2_Q24
=
silk_LSHIFT32
(
sum2_Q24
1
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
6
]
cb_row_Q7
[
1
]
)
;
sum1_Q15
=
silk_SMLAWB
(
sum1_Q15
sum2_Q24
cb_row_Q7
[
1
]
)
;
sum2_Q24
=
silk_MLA
(
neg_xX_Q24
[
2
]
XX_Q17
[
13
]
cb_row_Q7
[
3
]
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
14
]
cb_row_Q7
[
4
]
)
;
sum2_Q24
=
silk_LSHIFT32
(
sum2_Q24
1
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
12
]
cb_row_Q7
[
2
]
)
;
sum1_Q15
=
silk_SMLAWB
(
sum1_Q15
sum2_Q24
cb_row_Q7
[
2
]
)
;
sum2_Q24
=
silk_MLA
(
neg_xX_Q24
[
3
]
XX_Q17
[
19
]
cb_row_Q7
[
4
]
)
;
sum2_Q24
=
silk_LSHIFT32
(
sum2_Q24
1
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
18
]
cb_row_Q7
[
3
]
)
;
sum1_Q15
=
silk_SMLAWB
(
sum1_Q15
sum2_Q24
cb_row_Q7
[
3
]
)
;
sum2_Q24
=
silk_LSHIFT32
(
neg_xX_Q24
[
4
]
1
)
;
sum2_Q24
=
silk_MLA
(
sum2_Q24
XX_Q17
[
24
]
cb_row_Q7
[
4
]
)
;
sum1_Q15
=
silk_SMLAWB
(
sum1_Q15
sum2_Q24
cb_row_Q7
[
4
]
)
;
if
(
sum1_Q15
>
=
0
)
{
bits_res_Q8
=
silk_SMULBB
(
subfr_len
silk_lin2log
(
sum1_Q15
+
penalty
)
-
(
15
<
<
7
)
)
;
bits_tot_Q8
=
silk_ADD_LSHIFT32
(
bits_res_Q8
cl_Q5
[
k
]
3
-
1
)
;
if
(
bits_tot_Q8
<
=
*
rate_dist_Q8
)
{
*
rate_dist_Q8
=
bits_tot_Q8
;
*
res_nrg_Q15
=
sum1_Q15
+
penalty
;
*
ind
=
(
opus_int8
)
k
;
*
gain_Q7
=
gain_tmp_Q7
;
}
}
cb_row_Q7
+
=
LTP_ORDER
;
}
#
ifdef
OPUS_CHECK_ASM
{
opus_int8
ind_c
=
0
;
opus_int32
res_nrg_Q15_c
=
0
;
opus_int32
rate_dist_Q8_c
=
0
;
opus_int
gain_Q7_c
=
0
;
silk_VQ_WMat_EC_c
(
&
ind_c
&
res_nrg_Q15_c
&
rate_dist_Q8_c
&
gain_Q7_c
XX_Q17
xX_Q17
cb_Q7
cb_gain_Q7
cl_Q5
subfr_len
max_gain_Q7
L
)
;
silk_assert
(
*
ind
=
=
ind_c
)
;
silk_assert
(
*
res_nrg_Q15
=
=
res_nrg_Q15_c
)
;
silk_assert
(
*
rate_dist_Q8
=
=
rate_dist_Q8_c
)
;
silk_assert
(
*
gain_Q7
=
=
gain_Q7_c
)
;
}
#
endif
}
