Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 11 16:06:02 2020
| Host         : LAPTOP-OQJ5SABP running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 17         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 3          |
| TIMING-20 | Warning          | Non-clocked latch            | 13         |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/LED_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/MISO_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin spi_layout/dat_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell screen_writer_layout/color_scheme_layout/R_Data_Out_reg[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) screen_writer_layout/color_scheme_layout/B_Data_Out_reg[1]/PRE, screen_writer_layout/color_scheme_layout/G_Data_Out_reg[1]/PRE, screen_writer_layout/color_scheme_layout/R_Data_Out_reg[1]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) screen_writer_layout/color_scheme_layout/B_Data_Out_reg[2]/PRE, screen_writer_layout/color_scheme_layout/G_Data_Out_reg[2]/PRE, screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) screen_writer_layout/color_scheme_layout/B_Data_Out_reg[3]/PRE, screen_writer_layout/color_scheme_layout/G_Data_Out_reg[3]/PRE, screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch screen_writer_layout/Data_In_reg[0] cannot be properly analyzed as its control pin screen_writer_layout/Data_In_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch screen_writer_layout/Data_In_reg[1] cannot be properly analyzed as its control pin screen_writer_layout/Data_In_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch screen_writer_layout/Data_In_reg[2] cannot be properly analyzed as its control pin screen_writer_layout/Data_In_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch screen_writer_layout/Data_In_reg[3] cannot be properly analyzed as its control pin screen_writer_layout/Data_In_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/B_Data_Out_reg[1] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/B_Data_Out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/B_Data_Out_reg[2] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/B_Data_Out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/B_Data_Out_reg[3] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/B_Data_Out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/G_Data_Out_reg[1] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/G_Data_Out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/G_Data_Out_reg[2] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/G_Data_Out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/G_Data_Out_reg[3] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/G_Data_Out_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/R_Data_Out_reg[1] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/R_Data_Out_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/R_Data_Out_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3] cannot be properly analyzed as its control pin screen_writer_layout/color_scheme_layout/R_Data_Out_reg[3]/G is not reached by a timing clock
Related violations: <none>


