$date
  Wed Dec  1 19:17:11 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module flipflopsr_tb $end
$var reg 1 ! teststatus $end
$var reg 1 " testnotstatus $end
$var reg 1 # tests $end
$var reg 1 $ testr $end
$var reg 1 % testclock $end
$var integer 32 & tics $end
$scope module testing_unit $end
$var reg 1 ' status $end
$var reg 1 ( notstatus $end
$var reg 1 ) clock $end
$var reg 1 * s $end
$var reg 1 + r $end
$var reg 1 , internalq $end
$var reg 2 - internalsr[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
Z!
X"
U#
U$
1%
b0 &
Z'
X(
1)
U*
U+
Z,
bUU -
#5000000
0%
b1 &
0)
#10000000
1%
1)
#15000000
0#
1$
0%
b10 &
0)
0*
1+
b01 -
#20000000
0!
1"
1%
0'
1(
1)
0,
#25000000
0%
b11 &
0)
#30000000
1%
1)
#35000000
0$
0%
b100 &
0)
0+
b00 -
#40000000
1%
1)
#45000000
0%
b101 &
0)
#50000000
1%
1)
#55000000
1$
0%
b110 &
0)
1+
b01 -
#60000000
1%
1)
#65000000
0%
b111 &
0)
#70000000
1%
1)
#75000000
1#
0$
0%
b1000 &
0)
1*
0+
b10 -
#80000000
1!
0"
1%
1'
0(
1)
1,
#85000000
0%
b1001 &
0)
#90000000
1%
1)
#95000000
0#
0%
b1010 &
0)
0*
b00 -
#100000000
1%
1)
#105000000
0%
b1011 &
0)
#110000000
1%
1)
#115000000
1$
0%
b1100 &
0)
1+
b01 -
#120000000
0!
1"
1%
0'
1(
1)
0,
#125000000
0%
b1101 &
0)
#130000000
1%
1)
#135000000
1#
0$
0%
b1110 &
0)
1*
0+
b10 -
#140000000
1!
0"
1%
1'
0(
1)
1,
#145000000
0%
b1111 &
0)
#150000000
1%
1)
#155000000
0#
0%
b10000 &
0)
0*
b00 -
#160000000
1%
1)
#165000000
0%
b10001 &
0)
#170000000
1%
1)
#175000000
1$
0%
b10010 &
0)
1+
b01 -
#180000000
0!
1"
1%
0'
1(
1)
0,
#185000000
0%
b10011 &
0)
#190000000
1%
1)
#195000000
1#
0$
0%
b10100 &
0)
1*
0+
b10 -
#200000000
1!
0"
1%
1'
0(
1)
1,
#215000000
