// Parse Succeeded. Processed 62 operations.
loadI 128 => r0
loadI 132 => r1
loadI 136 => r2
loadI 140 => r3
loadI 32768 => r4
store r0 => r4
loadI 144 => r0
loadI 32772 => r4
store r1 => r4
loadI 148 => r1
loadI 32776 => r4
store r2 => r4
loadI 152 => r2
loadI 32780 => r4
store r3 => r4
loadI 156 => r3
loadI 32784 => r4
store r0 => r4
loadI 160 => r0
loadI 32788 => r4
store r1 => r4
loadI 164 => r1
loadI 32792 => r4
store r2 => r4
loadI 168 => r2
loadI 32796 => r4
store r3 => r4
loadI 172 => r3
loadI 32800 => r4
store r0 => r4
loadI 176 => r0
loadI 32804 => r4
store r2 => r4
loadI 180 => r2
loadI 32808 => r4
store r3 => r4
loadI 184 => r3
loadI 32812 => r4
store r1 => r4
loadI 188 => r1
loadI 32816 => r4
store r0 => r4
loadI 192 => r0
loadI 32820 => r4
store r2 => r4
loadI 196 => r2
loadI 32824 => r4
store r3 => r4
loadI 200 => r3
loadI 32828 => r4
store r1 => r4
loadI 204 => r1
load r1 => r1
load r3 => r3
load r2 => r2
load r0 => r0
loadI 32828 => r4
store r1 => r4
loadI 32828 => r4
load r4 => r1
load r1 => r1
loadI 32824 => r4
store r3 => r4
loadI 32824 => r4
load r4 => r3
load r3 => r3
loadI 32820 => r4
store r2 => r4
loadI 32820 => r4
load r4 => r2
load r2 => r2
loadI 32812 => r4
load r4 => r2
loadI 32812 => r4
store r0 => r4
loadI 32816 => r4
load r4 => r0
store r2 => r0
load r0 => r0
loadI 32808 => r4
load r4 => r0
load r0 => r0
loadI 32804 => r4
store r1 => r4
loadI 32804 => r4
load r4 => r1
load r1 => r1
load r2 => r2
loadI 32800 => r4
store r3 => r4
loadI 32800 => r4
load r4 => r3
load r3 => r3
loadI 32796 => r4
store r0 => r4
loadI 32796 => r4
load r4 => r0
load r0 => r0
loadI 32792 => r4
store r1 => r4
loadI 32792 => r4
load r4 => r1
load r1 => r1
loadI 32788 => r4
store r2 => r4
loadI 32788 => r4
load r4 => r2
load r2 => r2
loadI 32784 => r4
store r3 => r4
loadI 32784 => r4
load r4 => r3
load r3 => r3
loadI 32780 => r4
store r0 => r4
loadI 32780 => r4
load r4 => r0
load r0 => r0
loadI 32776 => r4
store r1 => r4
loadI 32776 => r4
load r4 => r1
load r1 => r1
loadI 32772 => r4
store r2 => r4
loadI 32772 => r4
load r4 => r2
load r2 => r2
loadI 32768 => r4
store r3 => r4
loadI 32768 => r4
load r4 => r3
load r3 => r3
add r3, r2 => r2
add r2, r1 => r1
add r1, r0 => r0
loadI 32768 => r4
load r4 => r1
add r0, r1 => r1
loadI 32772 => r4
load r4 => r0
add r1, r0 => r0
loadI 32776 => r4
load r4 => r1
add r0, r1 => r1
loadI 32780 => r4
load r4 => r0
add r1, r0 => r0
loadI 32784 => r4
load r4 => r1
add r0, r1 => r1
loadI 32788 => r4
load r4 => r0
add r1, r0 => r0
loadI 32792 => r4
load r4 => r1
add r0, r1 => r1
loadI 32796 => r4
load r4 => r0
add r1, r0 => r0
loadI 32800 => r4
load r4 => r1
add r0, r1 => r1
loadI 32804 => r4
load r4 => r0
add r1, r0 => r0
loadI 32812 => r4
load r4 => r1
add r0, r1 => r1
loadI 32820 => r4
load r4 => r0
add r1, r0 => r0
loadI 32824 => r4
load r4 => r1
add r0, r1 => r1
loadI 32828 => r4
load r4 => r0
add r1, r0 => r0
loadI 1024 => r1
store r0 => r1
output 1024
output 176
