Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jun 16 13:03:13 2017
| Host         : DESKTOP-65MUVPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk0/clk_10Hz_reg/C (HIGH)

 There are 350 register/latch pins with no clock driven by root clock pin: clk1/clk_100Hz_reg/C (HIGH)

 There are 267 register/latch pins with no clock driven by root clock pin: clk2/clk_200Hz_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: clk4/clk_1Hz_reg/C (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy0_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy0_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy1_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy1_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy2_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy2_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy3_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy3_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy4_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy4_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy5_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy5_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy6_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy6_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy7_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy7_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy8_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy8_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy9_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_enemy9_bullet/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_explosion_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_plane/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ip_plane/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy0/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy0/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy0/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy0/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy1/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy1/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy1/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy1/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy2/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy2/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy2/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy2/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy3/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy3/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy3/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy3/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy4/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy4/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy4/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy4/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy5/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy5/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy5/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy5/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy6/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy6/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy6/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy6/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy7/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy7/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy7/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy7/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy8/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy8/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy8/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy8/fsm_is_hit/state_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy9/cnt/last_phase_en_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy9/explosion_phase/state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy9/explosion_phase/state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: object_phase_enemy9/fsm_is_hit/state_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: the_grand_fsm/FSM_sequential_state_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: the_grand_fsm/FSM_sequential_state_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: the_grand_fsm/FSM_sequential_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2677 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.491        0.000                      0                  346        0.094        0.000                      0                  346        4.500        0.000                       0                   306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.491        0.000                      0                  346        0.094        0.000                      0                  346        4.500        0.000                       0                   306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 object_phase_enemy6/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_plane/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 1.262ns (15.206%)  route 7.038ns (84.794%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.638     5.159    object_phase_enemy6/fsm_is_hit/clk
    SLICE_X60Y47         FDCE                                         r  object_phase_enemy6/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDCE (Prop_fdce_C_Q)         0.518     5.677 r  object_phase_enemy6/fsm_is_hit/state_reg/Q
                         net (fo=45, routed)          2.364     8.041    object_phase_enemy6/explosion_phase/state_reg_4
    SLICE_X57Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.165 f  object_phase_enemy6/explosion_phase/state_i_120/O
                         net (fo=3, routed)           1.192     9.357    object_phase_enemy6/explosion_phase/rgb_out_6[8]
    SLICE_X49Y17         LUT5 (Prop_lut5_I3_O)        0.124     9.481 f  object_phase_enemy6/explosion_phase/state_i_80/O
                         net (fo=1, routed)           0.433     9.914    object_phase_enemy6/explosion_phase/state_i_80_n_0
    SLICE_X49Y17         LUT5 (Prop_lut5_I0_O)        0.124    10.038 r  object_phase_enemy6/explosion_phase/state_i_38/O
                         net (fo=1, routed)           0.497    10.535    object_phase_enemy5/explosion_phase/hit_enemy14__7
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.659 r  object_phase_enemy5/explosion_phase/state_i_10/O
                         net (fo=1, routed)           1.480    12.139    object_phase_enemy9/explosion_phase/last_phase_en_reg_1
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124    12.263 r  object_phase_enemy9/explosion_phase/state_i_3/O
                         net (fo=2, routed)           1.071    13.335    object_phase_enemy9/explosion_phase/state_i_3_n_0
    SLICE_X31Y51         LUT5 (Prop_lut5_I1_O)        0.124    13.459 r  object_phase_enemy9/explosion_phase/state_i_1__9/O
                         net (fo=1, routed)           0.000    13.459    object_phase_plane/fsm_is_hit/next_state
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.436    14.777    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X31Y51         FDCE (Setup_fdce_C_D)        0.029    14.950    object_phase_plane/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy9/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 0.946ns (13.407%)  route 6.110ns (86.593%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          2.580    11.482    object_phase_enemy9/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X62Y29         LUT3 (Prop_lut3_I1_O)        0.118    11.600 r  object_phase_enemy9/fsm_is_hit/state_i_1__8/O
                         net (fo=1, routed)           0.531    12.131    object_phase_enemy9/fsm_is_hit/next_state
    SLICE_X61Y29         FDCE                                         r  object_phase_enemy9/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.507    14.848    object_phase_enemy9/fsm_is_hit/clk
    SLICE_X61Y29         FDCE                                         r  object_phase_enemy9/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y29         FDCE (Setup_fdce_C_D)       -0.269    14.724    object_phase_enemy9/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -12.131    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             3.332ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy3/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 0.947ns (15.153%)  route 5.303ns (84.847%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          1.830    10.731    object_phase_enemy3/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.119    10.850 r  object_phase_enemy3/fsm_is_hit/state_i_1__2/O
                         net (fo=1, routed)           0.475    11.325    object_phase_enemy3/fsm_is_hit/next_state
    SLICE_X49Y36         FDCE                                         r  object_phase_enemy3/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.446    14.787    object_phase_enemy3/fsm_is_hit/clk
    SLICE_X49Y36         FDCE                                         r  object_phase_enemy3/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X49Y36         FDCE (Setup_fdce_C_D)       -0.275    14.657    object_phase_enemy3/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  3.332    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy6/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.974ns (14.636%)  route 5.681ns (85.364%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          2.682    11.583    object_phase_enemy6/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.146    11.729 r  object_phase_enemy6/fsm_is_hit/state_i_1__5/O
                         net (fo=1, routed)           0.000    11.729    object_phase_enemy6/fsm_is_hit/next_state
    SLICE_X60Y47         FDCE                                         r  object_phase_enemy6/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.519    14.860    object_phase_enemy6/fsm_is_hit/clk
    SLICE_X60Y47         FDCE                                         r  object_phase_enemy6/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X60Y47         FDCE (Setup_fdce_C_D)        0.092    15.097    object_phase_enemy6/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy7/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.653ns  (logic 0.980ns (14.731%)  route 5.673ns (85.269%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          2.674    11.575    object_phase_enemy7/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.152    11.727 r  object_phase_enemy7/fsm_is_hit/state_i_1__6/O
                         net (fo=1, routed)           0.000    11.727    object_phase_enemy7/fsm_is_hit/next_state
    SLICE_X60Y47         FDCE                                         r  object_phase_enemy7/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.519    14.860    object_phase_enemy7/fsm_is_hit/clk
    SLICE_X60Y47         FDCE                                         r  object_phase_enemy7/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X60Y47         FDCE (Setup_fdce_C_D)        0.091    15.096    object_phase_enemy7/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy8/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.980ns (16.631%)  route 4.913ns (83.369%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          1.568    10.469    object_phase_enemy8/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X48Y56         LUT3 (Prop_lut3_I1_O)        0.152    10.621 r  object_phase_enemy8/fsm_is_hit/state_i_1__7/O
                         net (fo=1, routed)           0.346    10.967    object_phase_enemy8/fsm_is_hit/next_state
    SLICE_X48Y56         FDCE                                         r  object_phase_enemy8/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.441    14.782    object_phase_enemy8/fsm_is_hit/clk
    SLICE_X48Y56         FDCE                                         r  object_phase_enemy8/fsm_is_hit/state_reg/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X48Y56         FDCE (Setup_fdce_C_D)       -0.275    14.658    object_phase_enemy8/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.696ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy5/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.978ns (15.573%)  route 5.302ns (84.427%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          2.304    11.205    object_phase_enemy5/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X61Y45         LUT3 (Prop_lut3_I1_O)        0.150    11.355 r  object_phase_enemy5/fsm_is_hit/state_i_1__4/O
                         net (fo=1, routed)           0.000    11.355    object_phase_enemy5/fsm_is_hit/next_state
    SLICE_X61Y45         FDCE                                         r  object_phase_enemy5/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.518    14.859    object_phase_enemy5/fsm_is_hit/clk
    SLICE_X61Y45         FDCE                                         r  object_phase_enemy5/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X61Y45         FDCE (Setup_fdce_C_D)        0.047    15.051    object_phase_enemy5/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  3.696    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.145ns (19.380%)  route 4.763ns (80.620%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.566     5.087    U0/CLK
    SLICE_X54Y14         FDCE                                         r  U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  U0/cnt_reg[3]/Q
                         net (fo=2, routed)           1.059     6.624    U0/cnt__0[3]
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.295     6.919 r  U0/cnt[25]_i_7/O
                         net (fo=1, routed)           1.137     8.056    U0/cnt[25]_i_7_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.180 r  U0/cnt[25]_i_4/O
                         net (fo=1, routed)           0.834     9.014    U0/cnt[25]_i_4_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.138 f  U0/cnt[25]_i_2/O
                         net (fo=25, routed)          1.733    10.871    U0/cnt[25]_i_2_n_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.124    10.995 r  U0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000    10.995    U0/cnt[18]
    SLICE_X58Y19         FDCE                                         r  U0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.507    14.848    U0/CLK
    SLICE_X58Y19         FDCE                                         r  U0/cnt_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.029    15.102    U0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 1.173ns (19.761%)  route 4.763ns (80.239%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.566     5.087    U0/CLK
    SLICE_X54Y14         FDCE                                         r  U0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 f  U0/cnt_reg[3]/Q
                         net (fo=2, routed)           1.059     6.624    U0/cnt__0[3]
    SLICE_X54Y20         LUT4 (Prop_lut4_I3_O)        0.295     6.919 r  U0/cnt[25]_i_7/O
                         net (fo=1, routed)           1.137     8.056    U0/cnt[25]_i_7_n_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.180 r  U0/cnt[25]_i_4/O
                         net (fo=1, routed)           0.834     9.014    U0/cnt[25]_i_4_n_0
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.138 f  U0/cnt[25]_i_2/O
                         net (fo=25, routed)          1.733    10.871    U0/cnt[25]_i_2_n_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I1_O)        0.152    11.023 r  U0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    11.023    U0/cnt[21]
    SLICE_X58Y19         FDCE                                         r  U0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.507    14.848    U0/CLK
    SLICE_X58Y19         FDCE                                         r  U0/cnt_reg[21]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y19         FDCE (Setup_fdce_C_D)        0.075    15.148    U0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 object_phase_plane/fsm_is_hit/state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            object_phase_enemy2/fsm_is_hit/state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.978ns (17.380%)  route 4.649ns (82.620%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.554     5.075    object_phase_plane/fsm_is_hit/clk
    SLICE_X31Y51         FDCE                                         r  object_phase_plane/fsm_is_hit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 f  object_phase_plane/fsm_is_hit/state_reg/Q
                         net (fo=2, routed)           0.972     6.503    object_phase_plane/hit_counter/is_hit_plane
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.627 f  object_phase_plane/hit_counter/last_phase_en_i_2__9/O
                         net (fo=55, routed)          0.870     7.497    object_phase_plane/hit_counter/num_reg[0]_0
    SLICE_X34Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.621 f  object_phase_plane/hit_counter/state_i_5__0/O
                         net (fo=1, routed)           1.157     8.777    object_phase_plane/hit_counter/state_i_5__0_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.901 r  object_phase_plane/hit_counter/state_i_2__9/O
                         net (fo=10, routed)          1.651    10.552    object_phase_enemy2/fsm_is_hit/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_22
    SLICE_X49Y44         LUT3 (Prop_lut3_I1_O)        0.150    10.702 r  object_phase_enemy2/fsm_is_hit/state_i_1__1/O
                         net (fo=1, routed)           0.000    10.702    object_phase_enemy2/fsm_is_hit/next_state
    SLICE_X49Y44         FDCE                                         r  object_phase_enemy2/fsm_is_hit/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         1.451    14.792    object_phase_enemy2/fsm_is_hit/clk
    SLICE_X49Y44         FDCE                                         r  object_phase_enemy2/fsm_is_hit/state_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X49Y44         FDCE (Setup_fdce_C_D)        0.047    14.984    object_phase_enemy2/fsm_is_hit/state_reg
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  4.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/err_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.274ns (59.028%)  route 0.190ns (40.972%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.555     1.438    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X34Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  keyboard_decoder/inst/Ps2Interface_i/err_reg/Q
                         net (fo=5, routed)           0.190     1.792    keyboard_decoder/inst/Ps2Interface_i/err_reg_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.837 r  keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.000     1.837    keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state[2]_i_3_n_0
    SLICE_X41Y65         MUXF7 (Prop_muxf7_I1_O)      0.065     1.902 r  keyboard_decoder/inst/Ps2Interface_i/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.902    keyboard_decoder/inst/Ps2Interface_i_n_11
    SLICE_X41Y65         FDCE                                         r  keyboard_decoder/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.825     1.952    keyboard_decoder/inst/clk
    SLICE_X41Y65         FDCE                                         r  keyboard_decoder/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.105     1.808    keyboard_decoder/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.830     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.830     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.493%)  route 0.285ns (60.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.556     1.439    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X36Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[0]/Q
                         net (fo=1, routed)           0.285     1.865    keyboard_decoder/inst/Ps2Interface_i/frame_reg_n_0_[0]
    SLICE_X32Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_i_1/O
                         net (fo=1, routed)           0.000     1.910    keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_next
    SLICE_X32Y67         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.821     1.949    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X32Y67         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X32Y67         FDCE (Hold_fdce_C_D)         0.092     1.792    keyboard_decoder/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.830     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.830     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X36Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.870    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X36Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.830     1.958    clk_wiz_0_inst/clk
    SLICE_X36Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/err_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.254ns (47.997%)  route 0.275ns (52.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.557     1.440    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X38Y65         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.157     1.761    keyboard_decoder/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.806 f  keyboard_decoder/inst/Ps2Interface_i/err_i_2/O
                         net (fo=1, routed)           0.118     1.924    keyboard_decoder/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X34Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.969 r  keyboard_decoder/inst/Ps2Interface_i/err_i_1/O
                         net (fo=1, routed)           0.000     1.969    keyboard_decoder/inst/Ps2Interface_i/err_next
    SLICE_X34Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.822     1.949    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X34Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/err_reg/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y66         FDCE (Hold_fdce_C_D)         0.121     1.821    keyboard_decoder/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.556     1.439    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X37Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[10]/Q
                         net (fo=1, routed)           0.098     1.678    keyboard_decoder/inst/Ps2Interface_i/frame_reg_n_0_[10]
    SLICE_X38Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.723 r  keyboard_decoder/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.723    keyboard_decoder/inst/Ps2Interface_i/p_1_in__0[9]
    SLICE_X38Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.822     1.950    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X38Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.497     1.453    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.121     1.574    keyboard_decoder/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 keyboard_decoder/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.556     1.439    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X39Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.099     1.680    keyboard_decoder/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X38Y66         LUT4 (Prop_lut4_I1_O)        0.045     1.725 r  keyboard_decoder/inst/Ps2Interface_i/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.725    keyboard_decoder/inst/Ps2Interface_i/p_1_in__0[3]
    SLICE_X38Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=305, routed)         0.822     1.950    keyboard_decoder/inst/Ps2Interface_i/clk
    SLICE_X38Y66         FDCE                                         r  keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.120     1.572    keyboard_decoder/inst/Ps2Interface_i/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y58   clk0/clk_10Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   U0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y15   U0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   U0/cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U0/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U0/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U0/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   U0/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U0/cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   U0/cnt_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U0/cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U0/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U0/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U0/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U0/cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U0/cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U0/cnt_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U0/cnt_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U0/cnt_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U0/cnt_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   U0/cnt_reg[25]/C



