<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_sim.wdb" id="1">
         <top_modules>
            <top_module name="configurations_pkg" />
            <top_module name="custom_functions_pkg" />
            <top_module name="instruction_constants_pkg" />
            <top_module name="instruction_fields_constants_pkg" />
            <top_module name="seq_pkg" />
            <top_module name="std" />
            <top_module name="test_pkg" />
            <top_module name="uvm_pkg" />
            <top_module name="v_alu_ops_pkg" />
            <top_module name="vector_alu_ops_pkg" />
            <top_module name="vector_core_agent_pkg" />
            <top_module name="vector_core_verif_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="930000fs"></ZoomStartTime>
      <ZoomEndTime time="3550001fs"></ZoomEndTime>
      <Cursor1Time time="1550000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="163"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="22" />
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/vector_instruction_i">
      <obj_property name="ElementShortName">vector_instruction_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">vector_instruction_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/rs1_i">
      <obj_property name="ElementShortName">rs1_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_i[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/rs2_i">
      <obj_property name="ElementShortName">rs2_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs2_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/scalar_load_req_i">
      <obj_property name="ElementShortName">scalar_load_req_i</obj_property>
      <obj_property name="ObjectShortName">scalar_load_req_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/scalar_store_req_i">
      <obj_property name="ElementShortName">scalar_store_req_i</obj_property>
      <obj_property name="ObjectShortName">scalar_store_req_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/scalar_address_i">
      <obj_property name="ElementShortName">scalar_address_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">scalar_address_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/vector_stall_s">
      <obj_property name="ElementShortName">vector_stall_s</obj_property>
      <obj_property name="ObjectShortName">vector_stall_s</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/mem_we_s">
      <obj_property name="ElementShortName">mem_we_s</obj_property>
      <obj_property name="ObjectShortName">mem_we_s</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/v_core_vif/mem_re_s">
      <obj_property name="ElementShortName">mem_re_s</obj_property>
      <obj_property name="ObjectShortName">mem_re_s</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/store_address_s">
      <obj_property name="ElementShortName">store_address_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">store_address_s[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/load_address_s">
      <obj_property name="ElementShortName">load_address_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">load_address_s[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/data_from_mem_s">
      <obj_property name="ElementShortName">data_from_mem_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_from_mem_s[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/v_core_vif/data_to_mem_s">
      <obj_property name="ElementShortName">data_to_mem_s[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_mem_s[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/data_to_mem_o">
      <obj_property name="ElementShortName">data_to_mem_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_mem_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(1)\/vector_lane_1/data_to_mem_o">
      <obj_property name="ElementShortName">data_to_mem_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_mem_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/M_CU_1/store_start_s">
      <obj_property name="ElementShortName">store_start_s</obj_property>
      <obj_property name="ObjectShortName">store_start_s</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/M_CU_1/store_fifos_en_o">
      <obj_property name="ElementShortName">store_fifos_en_o[7:0]</obj_property>
      <obj_property name="ObjectShortName">store_fifos_en_o[7:0]</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group25">
      <obj_property name="label">arbiter</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/ready_i">
         <obj_property name="ElementShortName">ready_i</obj_property>
         <obj_property name="ObjectShortName">ready_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/vector_instr_to_V_CU_o">
         <obj_property name="ElementShortName">vector_instr_to_V_CU_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vector_instr_to_V_CU_o[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#FFFF00</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/dependency_check_s">
         <obj_property name="ElementShortName">dependency_check_s</obj_property>
         <obj_property name="ObjectShortName">dependency_check_s</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/vl_reg_s">
         <obj_property name="ElementShortName">vl_reg_s[8:0]</obj_property>
         <obj_property name="ObjectShortName">vl_reg_s[8:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         <obj_property name="CustomSignalColor">#0000FF</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/vmul_reg_s">
         <obj_property name="ElementShortName">vmul_reg_s[1:0]</obj_property>
         <obj_property name="ObjectShortName">vmul_reg_s[1:0]</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group36">
         <obj_property name="label">store_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rdy_for_store_i">
            <obj_property name="ElementShortName">rdy_for_store_i</obj_property>
            <obj_property name="ObjectShortName">rdy_for_store_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/M_CU_store_valid_o">
            <obj_property name="ElementShortName">M_CU_store_valid_o</obj_property>
            <obj_property name="ObjectShortName">M_CU_store_valid_o</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/store_fifo_empty_i">
            <obj_property name="ElementShortName">store_fifo_empty_i</obj_property>
            <obj_property name="ObjectShortName">store_fifo_empty_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rs1_rs2_st_fifo_empty_s">
            <obj_property name="ElementShortName">rs1_rs2_st_fifo_empty_s</obj_property>
            <obj_property name="ObjectShortName">rs1_rs2_st_fifo_empty_s</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="group" fp_name="group35">
         <obj_property name="label">load_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rdy_for_load_i">
            <obj_property name="ElementShortName">rdy_for_load_i</obj_property>
            <obj_property name="ObjectShortName">rdy_for_load_i</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/M_CU_load_valid_o">
            <obj_property name="ElementShortName">M_CU_load_valid_o</obj_property>
            <obj_property name="ObjectShortName">M_CU_load_valid_o</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/ld_from_fifo_is_valid_s">
            <obj_property name="ElementShortName">ld_from_fifo_is_valid_s</obj_property>
            <obj_property name="ObjectShortName">ld_from_fifo_is_valid_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/ld_instr_fifo_re_s">
            <obj_property name="ElementShortName">ld_instr_fifo_re_s</obj_property>
            <obj_property name="ObjectShortName">ld_instr_fifo_re_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/rs1_rs2_ld_fifo_empty_s">
            <obj_property name="ElementShortName">rs1_rs2_ld_fifo_empty_s</obj_property>
            <obj_property name="ObjectShortName">rs1_rs2_ld_fifo_empty_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/V_CU_rdy_for_load_s">
            <obj_property name="ElementShortName">V_CU_rdy_for_load_s</obj_property>
            <obj_property name="ObjectShortName">V_CU_rdy_for_load_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/all_stores_executed_s">
            <obj_property name="ElementShortName">all_stores_executed_s</obj_property>
            <obj_property name="ObjectShortName">all_stores_executed_s</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/arbiter_1/all_v_stores_executed_o">
            <obj_property name="ElementShortName">all_v_stores_executed_o</obj_property>
            <obj_property name="ObjectShortName">all_v_stores_executed_o</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group72">
      <obj_property name="label">V_lane1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vrf_type_of_access_i">
         <obj_property name="ElementShortName">vrf_type_of_access_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">vrf_type_of_access_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/store_fifo_we_i">
         <obj_property name="ElementShortName">store_fifo_we_i</obj_property>
         <obj_property name="ObjectShortName">store_fifo_we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/store_fifo_we_i">
         <obj_property name="ElementShortName">store_fifo_we_i</obj_property>
         <obj_property name="ObjectShortName">store_fifo_we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/store_fifo_we_s">
         <obj_property name="ElementShortName">store_fifo_we_s</obj_property>
         <obj_property name="ObjectShortName">store_fifo_we_s</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/rs1_data_i">
         <obj_property name="ElementShortName">rs1_data_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs1_data_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/vs1_data_o">
         <obj_property name="ElementShortName">vs1_data_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vs1_data_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vs2_data_s">
         <obj_property name="ElementShortName">vs2_data_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">vs2_data_s[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/vd_address_i">
         <obj_property name="ElementShortName">vd_address_i[4:0]</obj_property>
         <obj_property name="ObjectShortName">vd_address_i[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/alu_a_input_s">
         <obj_property name="ElementShortName">alu_a_input_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_a_input_s[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vd_address_s">
         <obj_property name="ElementShortName">vd_address_s[4:0]</obj_property>
         <obj_property name="ObjectShortName">vd_address_s[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/alu_src_a_i">
         <obj_property name="ElementShortName">alu_src_a_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">alu_src_a_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/alu_result_s">
         <obj_property name="ElementShortName">alu_result_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result_s[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vd_data_s">
         <obj_property name="ElementShortName">vd_data_s[31:0]</obj_property>
         <obj_property name="ObjectShortName">vd_data_s[31:0]</obj_property>
         <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_we_s">
         <obj_property name="ElementShortName">VRF_BRAM_we_s</obj_property>
         <obj_property name="ObjectShortName">VRF_BRAM_we_s</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/mask_BRAM_re_s">
         <obj_property name="ElementShortName">mask_BRAM_re_s</obj_property>
         <obj_property name="ObjectShortName">mask_BRAM_re_s</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/we_i">
         <obj_property name="ElementShortName">we_i</obj_property>
         <obj_property name="ObjectShortName">we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/mask_s">
         <obj_property name="ElementShortName">mask_s</obj_property>
         <obj_property name="ObjectShortName">mask_s</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/masked_we_i">
         <obj_property name="ElementShortName">masked_we_i</obj_property>
         <obj_property name="ObjectShortName">masked_we_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vm_or_update_el_next">
         <obj_property name="ElementShortName">vm_or_update_el_next</obj_property>
         <obj_property name="ObjectShortName">vm_or_update_el_next</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vm_or_update_el_reg">
         <obj_property name="ElementShortName">vm_or_update_el_reg</obj_property>
         <obj_property name="ObjectShortName">vm_or_update_el_reg</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/mem_to_vrf_i">
         <obj_property name="ElementShortName">mem_to_vrf_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">mem_to_vrf_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter1_reg_s">
         <obj_property name="ElementShortName">counter1_reg_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter1_reg_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter1_next_s">
         <obj_property name="ElementShortName">counter1_next_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter1_next_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter2_reg_s">
         <obj_property name="ElementShortName">counter2_reg_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter2_reg_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/VRF_BRAM_addr_generator_1/counter2_next_s">
         <obj_property name="ElementShortName">counter2_next_s[5:0]</obj_property>
         <obj_property name="ObjectShortName">counter2_next_s[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name">
         <obj_property name="ElementShortName">ram_name[127:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">ram_name[127:0][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[127]">
            <obj_property name="ElementShortName">[127][31:0]</obj_property>
            <obj_property name="ObjectShortName">[127][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[126]">
            <obj_property name="ElementShortName">[126][31:0]</obj_property>
            <obj_property name="ObjectShortName">[126][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[125]">
            <obj_property name="ElementShortName">[125][31:0]</obj_property>
            <obj_property name="ObjectShortName">[125][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[124]">
            <obj_property name="ElementShortName">[124][31:0]</obj_property>
            <obj_property name="ObjectShortName">[124][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[123]">
            <obj_property name="ElementShortName">[123][31:0]</obj_property>
            <obj_property name="ObjectShortName">[123][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[122]">
            <obj_property name="ElementShortName">[122][31:0]</obj_property>
            <obj_property name="ObjectShortName">[122][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[121]">
            <obj_property name="ElementShortName">[121][31:0]</obj_property>
            <obj_property name="ObjectShortName">[121][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[120]">
            <obj_property name="ElementShortName">[120][31:0]</obj_property>
            <obj_property name="ObjectShortName">[120][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[119]">
            <obj_property name="ElementShortName">[119][31:0]</obj_property>
            <obj_property name="ObjectShortName">[119][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[118]">
            <obj_property name="ElementShortName">[118][31:0]</obj_property>
            <obj_property name="ObjectShortName">[118][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[117]">
            <obj_property name="ElementShortName">[117][31:0]</obj_property>
            <obj_property name="ObjectShortName">[117][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[116]">
            <obj_property name="ElementShortName">[116][31:0]</obj_property>
            <obj_property name="ObjectShortName">[116][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[115]">
            <obj_property name="ElementShortName">[115][31:0]</obj_property>
            <obj_property name="ObjectShortName">[115][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[114]">
            <obj_property name="ElementShortName">[114][31:0]</obj_property>
            <obj_property name="ObjectShortName">[114][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[113]">
            <obj_property name="ElementShortName">[113][31:0]</obj_property>
            <obj_property name="ObjectShortName">[113][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[112]">
            <obj_property name="ElementShortName">[112][31:0]</obj_property>
            <obj_property name="ObjectShortName">[112][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[111]">
            <obj_property name="ElementShortName">[111][31:0]</obj_property>
            <obj_property name="ObjectShortName">[111][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[110]">
            <obj_property name="ElementShortName">[110][31:0]</obj_property>
            <obj_property name="ObjectShortName">[110][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[109]">
            <obj_property name="ElementShortName">[109][31:0]</obj_property>
            <obj_property name="ObjectShortName">[109][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[108]">
            <obj_property name="ElementShortName">[108][31:0]</obj_property>
            <obj_property name="ObjectShortName">[108][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[107]">
            <obj_property name="ElementShortName">[107][31:0]</obj_property>
            <obj_property name="ObjectShortName">[107][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[106]">
            <obj_property name="ElementShortName">[106][31:0]</obj_property>
            <obj_property name="ObjectShortName">[106][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[105]">
            <obj_property name="ElementShortName">[105][31:0]</obj_property>
            <obj_property name="ObjectShortName">[105][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[104]">
            <obj_property name="ElementShortName">[104][31:0]</obj_property>
            <obj_property name="ObjectShortName">[104][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[103]">
            <obj_property name="ElementShortName">[103][31:0]</obj_property>
            <obj_property name="ObjectShortName">[103][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[102]">
            <obj_property name="ElementShortName">[102][31:0]</obj_property>
            <obj_property name="ObjectShortName">[102][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[101]">
            <obj_property name="ElementShortName">[101][31:0]</obj_property>
            <obj_property name="ObjectShortName">[101][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[100]">
            <obj_property name="ElementShortName">[100][31:0]</obj_property>
            <obj_property name="ObjectShortName">[100][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[99]">
            <obj_property name="ElementShortName">[99][31:0]</obj_property>
            <obj_property name="ObjectShortName">[99][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[98]">
            <obj_property name="ElementShortName">[98][31:0]</obj_property>
            <obj_property name="ObjectShortName">[98][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[97]">
            <obj_property name="ElementShortName">[97][31:0]</obj_property>
            <obj_property name="ObjectShortName">[97][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[96]">
            <obj_property name="ElementShortName">[96][31:0]</obj_property>
            <obj_property name="ObjectShortName">[96][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[95]">
            <obj_property name="ElementShortName">[95][31:0]</obj_property>
            <obj_property name="ObjectShortName">[95][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[94]">
            <obj_property name="ElementShortName">[94][31:0]</obj_property>
            <obj_property name="ObjectShortName">[94][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[93]">
            <obj_property name="ElementShortName">[93][31:0]</obj_property>
            <obj_property name="ObjectShortName">[93][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[92]">
            <obj_property name="ElementShortName">[92][31:0]</obj_property>
            <obj_property name="ObjectShortName">[92][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[91]">
            <obj_property name="ElementShortName">[91][31:0]</obj_property>
            <obj_property name="ObjectShortName">[91][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[90]">
            <obj_property name="ElementShortName">[90][31:0]</obj_property>
            <obj_property name="ObjectShortName">[90][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[89]">
            <obj_property name="ElementShortName">[89][31:0]</obj_property>
            <obj_property name="ObjectShortName">[89][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[88]">
            <obj_property name="ElementShortName">[88][31:0]</obj_property>
            <obj_property name="ObjectShortName">[88][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[87]">
            <obj_property name="ElementShortName">[87][31:0]</obj_property>
            <obj_property name="ObjectShortName">[87][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[86]">
            <obj_property name="ElementShortName">[86][31:0]</obj_property>
            <obj_property name="ObjectShortName">[86][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[85]">
            <obj_property name="ElementShortName">[85][31:0]</obj_property>
            <obj_property name="ObjectShortName">[85][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[84]">
            <obj_property name="ElementShortName">[84][31:0]</obj_property>
            <obj_property name="ObjectShortName">[84][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[83]">
            <obj_property name="ElementShortName">[83][31:0]</obj_property>
            <obj_property name="ObjectShortName">[83][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[82]">
            <obj_property name="ElementShortName">[82][31:0]</obj_property>
            <obj_property name="ObjectShortName">[82][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[81]">
            <obj_property name="ElementShortName">[81][31:0]</obj_property>
            <obj_property name="ObjectShortName">[81][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[80]">
            <obj_property name="ElementShortName">[80][31:0]</obj_property>
            <obj_property name="ObjectShortName">[80][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[79]">
            <obj_property name="ElementShortName">[79][31:0]</obj_property>
            <obj_property name="ObjectShortName">[79][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[78]">
            <obj_property name="ElementShortName">[78][31:0]</obj_property>
            <obj_property name="ObjectShortName">[78][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[77]">
            <obj_property name="ElementShortName">[77][31:0]</obj_property>
            <obj_property name="ObjectShortName">[77][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[76]">
            <obj_property name="ElementShortName">[76][31:0]</obj_property>
            <obj_property name="ObjectShortName">[76][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[75]">
            <obj_property name="ElementShortName">[75][31:0]</obj_property>
            <obj_property name="ObjectShortName">[75][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[74]">
            <obj_property name="ElementShortName">[74][31:0]</obj_property>
            <obj_property name="ObjectShortName">[74][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[73]">
            <obj_property name="ElementShortName">[73][31:0]</obj_property>
            <obj_property name="ObjectShortName">[73][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[72]">
            <obj_property name="ElementShortName">[72][31:0]</obj_property>
            <obj_property name="ObjectShortName">[72][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[71]">
            <obj_property name="ElementShortName">[71][31:0]</obj_property>
            <obj_property name="ObjectShortName">[71][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[70]">
            <obj_property name="ElementShortName">[70][31:0]</obj_property>
            <obj_property name="ObjectShortName">[70][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[69]">
            <obj_property name="ElementShortName">[69][31:0]</obj_property>
            <obj_property name="ObjectShortName">[69][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[68]">
            <obj_property name="ElementShortName">[68][31:0]</obj_property>
            <obj_property name="ObjectShortName">[68][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[67]">
            <obj_property name="ElementShortName">[67][31:0]</obj_property>
            <obj_property name="ObjectShortName">[67][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[66]">
            <obj_property name="ElementShortName">[66][31:0]</obj_property>
            <obj_property name="ObjectShortName">[66][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[65]">
            <obj_property name="ElementShortName">[65][31:0]</obj_property>
            <obj_property name="ObjectShortName">[65][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[64]">
            <obj_property name="ElementShortName">[64][31:0]</obj_property>
            <obj_property name="ObjectShortName">[64][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[63]">
            <obj_property name="ElementShortName">[63][31:0]</obj_property>
            <obj_property name="ObjectShortName">[63][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[62]">
            <obj_property name="ElementShortName">[62][31:0]</obj_property>
            <obj_property name="ObjectShortName">[62][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[61]">
            <obj_property name="ElementShortName">[61][31:0]</obj_property>
            <obj_property name="ObjectShortName">[61][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[60]">
            <obj_property name="ElementShortName">[60][31:0]</obj_property>
            <obj_property name="ObjectShortName">[60][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[59]">
            <obj_property name="ElementShortName">[59][31:0]</obj_property>
            <obj_property name="ObjectShortName">[59][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[58]">
            <obj_property name="ElementShortName">[58][31:0]</obj_property>
            <obj_property name="ObjectShortName">[58][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[57]">
            <obj_property name="ElementShortName">[57][31:0]</obj_property>
            <obj_property name="ObjectShortName">[57][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[56]">
            <obj_property name="ElementShortName">[56][31:0]</obj_property>
            <obj_property name="ObjectShortName">[56][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[55]">
            <obj_property name="ElementShortName">[55][31:0]</obj_property>
            <obj_property name="ObjectShortName">[55][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[54]">
            <obj_property name="ElementShortName">[54][31:0]</obj_property>
            <obj_property name="ObjectShortName">[54][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[53]">
            <obj_property name="ElementShortName">[53][31:0]</obj_property>
            <obj_property name="ObjectShortName">[53][31:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[52]">
            <obj_property name="ElementShortName">[52][31:0]</obj_property>
            <obj_property name="ObjectShortName">[52][31:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[51]">
            <obj_property name="ElementShortName">[51][31:0]</obj_property>
            <obj_property name="ObjectShortName">[51][31:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[50]">
            <obj_property name="ElementShortName">[50][31:0]</obj_property>
            <obj_property name="ObjectShortName">[50][31:0]</obj_property>
            <obj_property name="Radix">SIGNEDMAGRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[49]">
            <obj_property name="ElementShortName">[49][31:0]</obj_property>
            <obj_property name="ObjectShortName">[49][31:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[48]">
            <obj_property name="ElementShortName">[48][31:0]</obj_property>
            <obj_property name="ObjectShortName">[48][31:0]</obj_property>
            <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[47]">
            <obj_property name="ElementShortName">[47][31:0]</obj_property>
            <obj_property name="ObjectShortName">[47][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[46]">
            <obj_property name="ElementShortName">[46][31:0]</obj_property>
            <obj_property name="ObjectShortName">[46][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[45]">
            <obj_property name="ElementShortName">[45][31:0]</obj_property>
            <obj_property name="ObjectShortName">[45][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[44]">
            <obj_property name="ElementShortName">[44][31:0]</obj_property>
            <obj_property name="ObjectShortName">[44][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[43]">
            <obj_property name="ElementShortName">[43][31:0]</obj_property>
            <obj_property name="ObjectShortName">[43][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[42]">
            <obj_property name="ElementShortName">[42][31:0]</obj_property>
            <obj_property name="ObjectShortName">[42][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[41]">
            <obj_property name="ElementShortName">[41][31:0]</obj_property>
            <obj_property name="ObjectShortName">[41][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[40]">
            <obj_property name="ElementShortName">[40][31:0]</obj_property>
            <obj_property name="ObjectShortName">[40][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[39]">
            <obj_property name="ElementShortName">[39][31:0]</obj_property>
            <obj_property name="ObjectShortName">[39][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[38]">
            <obj_property name="ElementShortName">[38][31:0]</obj_property>
            <obj_property name="ObjectShortName">[38][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[37]">
            <obj_property name="ElementShortName">[37][31:0]</obj_property>
            <obj_property name="ObjectShortName">[37][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[36]">
            <obj_property name="ElementShortName">[36][31:0]</obj_property>
            <obj_property name="ObjectShortName">[36][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[35]">
            <obj_property name="ElementShortName">[35][31:0]</obj_property>
            <obj_property name="ObjectShortName">[35][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[34]">
            <obj_property name="ElementShortName">[34][31:0]</obj_property>
            <obj_property name="ObjectShortName">[34][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[33]">
            <obj_property name="ElementShortName">[33][31:0]</obj_property>
            <obj_property name="ObjectShortName">[33][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[32]">
            <obj_property name="ElementShortName">[32][31:0]</obj_property>
            <obj_property name="ObjectShortName">[32][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[31]">
            <obj_property name="ElementShortName">[31][31:0]</obj_property>
            <obj_property name="ObjectShortName">[31][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[30]">
            <obj_property name="ElementShortName">[30][31:0]</obj_property>
            <obj_property name="ObjectShortName">[30][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[29]">
            <obj_property name="ElementShortName">[29][31:0]</obj_property>
            <obj_property name="ObjectShortName">[29][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[28]">
            <obj_property name="ElementShortName">[28][31:0]</obj_property>
            <obj_property name="ObjectShortName">[28][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[27]">
            <obj_property name="ElementShortName">[27][31:0]</obj_property>
            <obj_property name="ObjectShortName">[27][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[26]">
            <obj_property name="ElementShortName">[26][31:0]</obj_property>
            <obj_property name="ObjectShortName">[26][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[25]">
            <obj_property name="ElementShortName">[25][31:0]</obj_property>
            <obj_property name="ObjectShortName">[25][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[24]">
            <obj_property name="ElementShortName">[24][31:0]</obj_property>
            <obj_property name="ObjectShortName">[24][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[23]">
            <obj_property name="ElementShortName">[23][31:0]</obj_property>
            <obj_property name="ObjectShortName">[23][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[22]">
            <obj_property name="ElementShortName">[22][31:0]</obj_property>
            <obj_property name="ObjectShortName">[22][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[21]">
            <obj_property name="ElementShortName">[21][31:0]</obj_property>
            <obj_property name="ObjectShortName">[21][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[20]">
            <obj_property name="ElementShortName">[20][31:0]</obj_property>
            <obj_property name="ObjectShortName">[20][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[19]">
            <obj_property name="ElementShortName">[19][31:0]</obj_property>
            <obj_property name="ObjectShortName">[19][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[18]">
            <obj_property name="ElementShortName">[18][31:0]</obj_property>
            <obj_property name="ObjectShortName">[18][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[17]">
            <obj_property name="ElementShortName">[17][31:0]</obj_property>
            <obj_property name="ObjectShortName">[17][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[16]">
            <obj_property name="ElementShortName">[16][31:0]</obj_property>
            <obj_property name="ObjectShortName">[16][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[15]">
            <obj_property name="ElementShortName">[15][31:0]</obj_property>
            <obj_property name="ObjectShortName">[15][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[14]">
            <obj_property name="ElementShortName">[14][31:0]</obj_property>
            <obj_property name="ObjectShortName">[14][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[13]">
            <obj_property name="ElementShortName">[13][31:0]</obj_property>
            <obj_property name="ObjectShortName">[13][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[12]">
            <obj_property name="ElementShortName">[12][31:0]</obj_property>
            <obj_property name="ObjectShortName">[12][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[11]">
            <obj_property name="ElementShortName">[11][31:0]</obj_property>
            <obj_property name="ObjectShortName">[11][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[10]">
            <obj_property name="ElementShortName">[10][31:0]</obj_property>
            <obj_property name="ObjectShortName">[10][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[9]">
            <obj_property name="ElementShortName">[9][31:0]</obj_property>
            <obj_property name="ObjectShortName">[9][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[8]">
            <obj_property name="ElementShortName">[8][31:0]</obj_property>
            <obj_property name="ObjectShortName">[8][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[7]">
            <obj_property name="ElementShortName">[7][31:0]</obj_property>
            <obj_property name="ObjectShortName">[7][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[6]">
            <obj_property name="ElementShortName">[6][31:0]</obj_property>
            <obj_property name="ObjectShortName">[6][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[5]">
            <obj_property name="ElementShortName">[5][31:0]</obj_property>
            <obj_property name="ObjectShortName">[5][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[4]">
            <obj_property name="ElementShortName">[4][31:0]</obj_property>
            <obj_property name="ObjectShortName">[4][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[3]">
            <obj_property name="ElementShortName">[3][31:0]</obj_property>
            <obj_property name="ObjectShortName">[3][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[2]">
            <obj_property name="ElementShortName">[2][31:0]</obj_property>
            <obj_property name="ObjectShortName">[2][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[1]">
            <obj_property name="ElementShortName">[1][31:0]</obj_property>
            <obj_property name="ObjectShortName">[1][31:0]</obj_property>
         </wvobject>
         <wvobject type="array" fp_name="/vector_core_verif_top/DUT/\gen_vector_lanes(0)\/vector_lane_1/vector_register_file_1/BRAM_18KB_1/ram_name[0]">
            <obj_property name="ElementShortName">[0][31:0]</obj_property>
            <obj_property name="ObjectShortName">[0][31:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/vector_core_verif_top/DUT/arbiter_1/rs1_to_V_CU_i">
      <obj_property name="ElementShortName">rs1_to_V_CU_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">rs1_to_V_CU_i[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
