0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.sim/sim_1/impl/func/xsim/uart_tb_func_impl.v,1630134103,verilog,,C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sim_1/new/uart_tb.v,,RX_Demodulator;UART_TX;glbl;main,,,,,,,,
C:/Users/Lingke/Desktop/FYP/Round 1 Prototype/RX_V1.0/RX_V1.0.srcs/sim_1/new/uart_tb.v,1629807071,verilog,,,,uart_tb,,,,,,,,
