Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_SoC_GHRD_2_useram/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 21.1]
Progress: Parameterizing module hps_0
Progress: Adding trigger_0 [trigger 1.0]
Progress: Parameterizing module trigger_0
Progress: Adding write_ram_0 [write_ram 1.0]
Progress: Parameterizing module write_ram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: soc_system.trigger_0: trigger_0.data must be exported, or connected to a matching conduit.
Warning: soc_system.trigger_0: trigger_0.trig must be exported, or connected to a matching conduit.
Warning: soc_system.write_ram_0: write_ram_0.trig must be exported, or connected to a matching conduit.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave trigger_0.s0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master write_ram_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: trigger_0: "soc_system" instantiated trigger "trigger_0"
Info: write_ram_0: "soc_system" instantiated write_ram "write_ram_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: trigger_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "trigger_0_s0_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: trigger_0_s0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "trigger_0_s0_agent"
Info: trigger_0_s0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "trigger_0_s0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: trigger_0_s0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "trigger_0_s0_burst_adapter"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: trigger_0_s0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "trigger_0_s0_rsp_width_adapter"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: write_ram_0_m0_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "write_ram_0_m0_translator"
Info: write_ram_0_m0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "write_ram_0_m0_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jm/github/captronic_formation_fpga_img_proc/quartus_proj/DE10_NANO_SoC_GHRD_2_useram/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 33 modules, 89 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
