![FIFO rtl schematic](https://github.com/jdakrofi/FPGA_FIFO/assets/110293638/9fedfd8b-c14b-48bb-b7ae-eaf5f5c8d4a8)
