#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Apr 25 20:39:34 2017
# Process ID: 5188
# Current directory: C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj
# Command line: vivado.exe -mode batch -source fpgaproj.tcl
# Log file: C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/vivado.log
# Journal file: C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj\vivado.jou
#-----------------------------------------------------------
source fpgaproj.tcl
# create_project -force noise_cancel_fixpt_fil .
# set_property target_language VHDL [current_project]
# set_property part xc7a100tcsg324-1 [current_project]
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/hdlsrc/noise_cancel_fixpt.v}
# create_ip -name clk_wiz -vendor xilinx.com -library ip -module_name clk_wiz_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/data/ip'.
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
# set_property -dict [list  CONFIG.PRIM_IN_FREQ {100.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25}] [get_ips clk_wiz_0]
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_09: 4c00	-CLKOUT0 Register 1
DADDR_08: 1451	-CLKOUT0 Register 2
DADDR_07: 1400	-CLKOUT0 Register Shared with CLKOUT5

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name jtag_mac_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Read_Data_Count {true}  CONFIG.Use_Embedded_Registers {false} CONFIG.read_data_count_width {12} CONFIG.Almost_Full_Flag {true}] [get_ips jtag_mac_fifo]
# create_ip -name fifo_generator -vendor xilinx.com -library ip -module_name simcycle_fifo
# set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {16} CONFIG.Use_Embedded_Registers {false} ] [get_ips simcycle_fifo]
# generate_target all [get_ips] -force
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'jtag_mac_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'simcycle_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'simcycle_fifo'...
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd}
# add_files -norecurse {C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc}
# set_property top noise_cancel_fixpt_fil [current_fileset]
# synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: noise_cancel_fixpt_fil
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 432.629 ; gain = 226.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noise_cancel_fixpt_fil' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:26]
INFO: [Synth 8-637] synthesizing blackbox instance 'u_clk_wiz_0' of component 'clk_wiz_0' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:115]
INFO: [Synth 8-3491] module 'BSCANE2' declared at 'F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422' bound to instance 'u_BSCANE2' of component 'BSCANE2' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:123]
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (1#1) [F:/Softwares/Xilinx_Vivado_SDK_2016.2_0605_1/Vivado/2016.2/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-3491] module 'jtag_mac' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:138]
INFO: [Synth 8-638] synthesizing module 'jtag_mac' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:13]
	Parameter VERSION bound to: 191724 - type: integer 
	Parameter idle bound to: 15'b000000000000000 
	Parameter user_rst bound to: 15'b000000000000001 
	Parameter get_cmd bound to: 15'b000000000000010 
	Parameter get_wr_len bound to: 15'b000000000000100 
	Parameter get_sim bound to: 15'b000000000001000 
	Parameter wr bound to: 15'b000000000010000 
	Parameter get_rd_len bound to: 15'b000000001000000 
	Parameter get_skip bound to: 15'b000000010000000 
	Parameter exe_skip bound to: 15'b000000100000000 
	Parameter rdbk_len bound to: 15'b000001000000000 
	Parameter rdbk_dat bound to: 15'b000010000000000 
	Parameter ver_get_skip bound to: 15'b000100000000000 
	Parameter ver_exe_skip bound to: 15'b001000000000000 
	Parameter ver_rdbk_len bound to: 15'b010000000000000 
	Parameter ver_rdbk_dat bound to: 15'b100000000000000 
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-637] synthesizing blackbox instance 'u_simcycle_fifo' of component 'simcycle_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
INFO: [Synth 8-637] synthesizing blackbox instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-350] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' requires 11 connections, but only 10 given [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:68]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:187]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:187]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac' (4#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:155]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 400 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:15' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:627]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:42]
	Parameter INWORD bound to: 400 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 0 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 400 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 3200 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:168]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 3200 - type: integer 
	Parameter DATA bound to: 3200 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 3200 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:195]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd:38]
	Parameter HASENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_controller.vhd:38]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 424 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:219]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo__parameterized1' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 424 - type: integer 
	Parameter DATA bound to: 424 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram__parameterized1' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 424 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram__parameterized1' (8#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo__parameterized1' (8#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd:13' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:236]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 53 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_dut2bus.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chifcore.vhd:42]
INFO: [Synth 8-3491] module 'noise_cancel_fixpt_wrapper' declared at 'C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v:8' bound to instance 'u_dut' of component 'noise_cancel_fixpt_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:648]
INFO: [Synth 8-638] synthesizing module 'noise_cancel_fixpt_wrapper' [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v:8]
INFO: [Synth 8-638] synthesizing module 'noise_cancel_fixpt' [C:/Users/admin/Desktop/bhavesh/noise_cancel/hdlsrc/noise_cancel_fixpt.v:28]
INFO: [Synth 8-256] done synthesizing module 'noise_cancel_fixpt' (11#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/hdlsrc/noise_cancel_fixpt.v:28]
INFO: [Synth 8-256] done synthesizing module 'noise_cancel_fixpt_wrapper' (12#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_wrapper.v:8]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (13#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'noise_cancel_fixpt_fil' (14#1) [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.vhd:26]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_0[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_1[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_2[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_3[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_4[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_5[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[4]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[3]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[2]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[1]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_6[0]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[12]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[11]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[10]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[9]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[8]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[7]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[6]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[5]
WARNING: [Synth 8-3331] design noise_cancel_fixpt has unconnected port s_7[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 478.277 ; gain = 271.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 478.277 ; gain = 271.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_wiz_0' for instance 'u_clk_wiz_0'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_wiz_0' for instance 'u_clk_wiz_0'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'jtag_mac_fifo' for instance 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'jtag_mac_fifo' for instance 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'simcycle_fifo' for instance 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo.xdc will not be read for this cell.
Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:4]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:4]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:5]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc:6]
Finished Parsing XDC File [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/filsrc/noise_cancel_fixpt_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/noise_cancel_fixpt_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'jtag_mac_fifo' for instance 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'jtag_mac_fifo' for instance 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_clocks.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'simcycle_fifo' for instance 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'. The XDC file c:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.srcs/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_clocks.xdc will not be read for this cell.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 719.750 ; gain = 513.188
54 Infos, 109 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 719.750 ; gain = 360.594
# close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/bhavesh/noise_cancel/fil/noise_cancel_fixpt_fil/fpgaproj/noise_cancel_fixpt_fil.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 25 20:39:57 2017...
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 20:39:57 2017...
