# vsim -voptargs="+acc" work.top_tb -coverage -l sim.log 
# Start time: 12:35:26 on Nov 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.fractional_decimator(fast)
# Loading work.rounding_overflow_arith(fast)
# =============================================================================
#            FRACTIONAL DECIMATOR TESTBENCH
# =============================================================================
# Test Configuration:
#   - Input Samples       : 48000
#   - Decimation Factor   : 3
#   - Filter Taps         : 72
#   - Data Width          : 16 bits (S1.15)
#   - Coefficient Width   : 20 bits (S2.18)
#   - Clock Frequency     : 9000000 Hz
#   - Error Tolerance     : 0.001000
# =============================================================================
# [INFO] Initializing testbench...
# [INFO] Initialization complete.
# 
# [INFO] Applying reset...
# [INFO] Reset released.
# [INFO] Starting fractional decimation test...
# [INFO] All input samples processed.
# 
# =============================================================================
#                         TEST SUMMARY
# =============================================================================
# Input Samples Processed     : 48000
# Output Samples Generated    : 32000
# Expected Output Samples     : 32000
# -----------------------------------------------------------------------------
# Passing Samples             : 32000
# Failing Samples             : 0
# Maximum Error Observed      : 0.000000
# Error Tolerance             : 0.001000
# Pass Percentage             : 100.00%
# =============================================================================
#                     ***** TEST PASSED *****
# =============================================================================
# 
# [INFO] Starting bypass mode test...
# [INFO] All input samples processed.
# ** Note: $stop    : frac_dec_tb.sv(162)
#    Time: 10561430 ns  Iteration: 1  Instance: /top_tb
# Break in Module top_tb at frac_dec_tb.sv line 162
quit -sim
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/Unit Testing/Fractional_Decimator/frac_dec_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/Unit Testing/Fractional_Decimator/frac_dec_q.mpf).  File can not be renamed.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/Unit Testing/Fractional_Decimator/frac_dec_q.mpf).  File can not be renamed.
# Saving coverage database on exit...
# End time: 12:36:07 on Nov 30,2025, Elapsed time: 0:00:41
# Errors: 3, Warnings: 1
# reading C:/questasim64_2021.1/win64/../modelsim.ini
# Loading project dfe_q
