timestamp 1699197339
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use hgu_delay_no_code x2 1 0 -16100 0 -1 -386
use sky130_fd_sc_hd__inv_1 x9 1 0 -125 0 -1 -1769
use hgu_delay_no_code x4 1 0 -16100 0 1 -604
use sky130_fd_sc_hd__dfbbp_1 x27 -1 0 2523 0 1 777
use sky130_fd_sc_hd__inv_1 x10 1 0 -125 0 1 777
use sky130_fd_sc_hd__mux2_1 x8 1 0 868 0 -1 2040
use sky130_fd_sc_hd__mux2_1 x3 1 0 1695 0 -1 2040
port "vss" 6 -6728 -602 -6616 -295 m4
port "vdd" 8 -7122 -3238 -6816 2344 m4
port "delay_offset" 4 -6449 -1712 -6396 828 m2
port "async_setb_delay_ctrl_code[3]" 14 -6862 -2399 -6830 -2365 m1
port "ready" 3 -6856 -2029 -6811 -1982 m1
port "async_setb_delay_ctrl_code[0]" 18 -6256 -649 -4315 -621 m1
port "async_setb_delay_ctrl_code[1]" 16 -6255 -593 -1889 -565 m1
port "async_setb_delay_ctrl_code[0]" 15 -6257 -537 -1032 -509 m1
port "async_resetb_delay_ctrl_code[0]" 12 -6258 -481 -1032 -453 m1
port "async_resetb_delay_ctrl_code[1]" 11 -6254 -425 -1889 -397 m1
port "async_resetb_delay_ctrl_code[2]" 10 -6256 -369 -4315 -341 m1
port "async_resetb_delay_ctrl_code[3]" 13 -6862 1375 -6820 1409 m1
port "async_clk_sar" 5 -6148 2427 809 2461 m1
port "sample_clk" 1 2370 2212 2404 2241 m2
port "eob" 2 1560 369 1594 402 m2
node "vss" 1 2841.36 -6728 -602 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2674480 14048 0 0 0 0
node "vdd" 1 2541.68 -7122 -3238 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1820428 12240 0 0 0 0
node "m2_n5830_n3534#" 4 430.824 -5830 -3534 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 36210 2198 0 0 0 0 0 0 0 0
node "delay_offset" 6 1056.55 -6449 -1712 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 139708 5378 0 0 0 0 0 0 0 0
node "m1_n125_n2471#" 1 447.553 -125 -2471 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34348 802 4736 276 10375 416 110760 1526 0 0 0 0
node "async_setb_delay_ctrl_code[3]" 0 24.6 -6862 -2399 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1088 132 0 0 0 0 0 0 0 0 0 0
node "ready" 0 35.8101 -6856 -2029 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2115 184 0 0 0 0 0 0 0 0 0 0
node "m1_n123_n1733#" 1 496.223 -123 -1733 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 34348 802 4736 276 10375 416 101325 1508 0 0 0 0
node "async_setb_delay_ctrl_code[0]" 9 462.186 -6256 -649 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54870 3956 0 0 0 0 0 0 0 0 0 0
node "async_setb_delay_ctrl_code[1]" 19 669.04 -6255 -593 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126714 8942 0 0 0 0 0 0 0 0 0 0
node "async_setb_delay_ctrl_code[0]" 23 421.079 -6257 -537 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 154029 10768 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_ctrl_code[0]" 23 420.984 -6258 -481 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 153939 10766 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_ctrl_code[1]" 19 665.81 -6254 -425 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126222 8924 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_ctrl_code[2]" 9 460.875 -6256 -369 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54696 3950 0 0 0 0 0 0 0 0 0 0
node "m1_2276_726#" 0 21.0535 2276 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_1816_726#" 0 20.4835 1816 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_1540_726#" 0 20.5794 1540 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_1448_726#" 0 20.7424 1448 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_1172_726#" 0 20.7424 1172 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_1080_726#" 0 20.7424 1080 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_804_726#" 0 20.8349 804 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_712_725#" 0 20.9098 712 725 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_620_726#" 0 20.0867 620 726 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 0 0 0 0 0 0 0 0 0 0
node "m1_2130_1324#" 0 8.47255 2130 1324 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2046 194 0 0 0 0 0 0 0 0 0 0
node "async_resetb_delay_ctrl_code[3]" 0 31.7535 -6862 1375 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1428 152 0 0 0 0 0 0 0 0 0 0
node "m1_n125_1367#" 7 680.363 -125 1367 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 162166 4106 28480 1658 61956 2496 624624 4940 0 0 0 0
node "m1_3_653#" 17 4070.17 3 653 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 238785 7832 61568 3588 135500 5418 1815255 11322 0 0 0 0
node "async_clk_sar" 32 3580.29 -6148 2427 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 266282 15644 38228 2250 0 0 0 0 0 0 0 0
node "li_50_n2021#" 30 1650.67 50 -2021 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 52703 2642 88357 6210 0 0 0 0 0 0 0 0
node "li_n52_n2022#" 13 70.2198 -52 -2022 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 7844 424 0 0 0 0 0 0 0 0 0 0
node "li_50_1000#" 76 161.875 50 1000 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2312 272 29808 1338 0 0 0 0 0 0 0 0 0 0
node "li_n50_995#" 13 70.7913 -50 995 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 8224 450 0 0 0 0 0 0 0 0 0 0
node "sample_clk" 80 395.846 2370 2212 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2312 272 12292 744 44630 2590 0 0 0 0 0 0 0 0
node "eob" 18 224.881 1560 369 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1156 136 3705 244 50086 2952 0 0 0 0 0 0 0 0
node "li_157_1193#" 87 381.232 157 1193 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2312 272 62933 4408 22683 1520 0 0 0 0 0 0 0 0
node "li_1279_1920#" 76 110.558 1279 1920 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2312 272 20660 1124 0 0 0 0 0 0 0 0 0 0
node "a_2200_2017#" 113 170.594 2200 2017 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6068 312 0 0 4662 358 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1373_2019#" 112 175.143 1373 2019 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6142 314 0 0 4758 358 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n132_n2517#" 2217 289.426 -132 -2517 nw 0 0 0 0 59706 1014 0 0 17728 682 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16836 674 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n645_n2733#" 2885 247.227 -645 -2733 nw 0 0 0 0 82409 1330 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n667_1716#" 9898 8341 -667 1716 nw 0 0 0 0 2579739 8718 0 0 182760 5480 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5040 284 0 0 371808 5654 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_n125_n1753#" 0 0 -125 -1753 ppd 0 0 0 0 0 0 0 0 0 0 169927 8980 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 170353 8984 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_2130_1324#" "m1_n125_1367#" 1.0521
cap "m1_2130_1324#" "li_157_1193#" 1.67089
cap "li_n50_995#" "li_50_1000#" 27.6912
cap "m1_n125_1367#" "w_n667_1716#" 1432.42
cap "m1_712_725#" "li_50_n2021#" 0.0691992
cap "li_157_1193#" "w_n667_1716#" 384.692
cap "async_resetb_delay_ctrl_code[1]" "delay_offset" 3.12398
cap "async_resetb_delay_ctrl_code[0]" "async_resetb_delay_ctrl_code[1]" 2467.34
cap "async_setb_delay_ctrl_code[1]" "async_setb_delay_ctrl_code[0]" 1094.36
cap "m1_n123_n1733#" "w_n645_n2733#" 0.0554257
cap "vdd" "async_setb_delay_ctrl_code[0]" 0.316171
cap "eob" "m1_1540_726#" 10.9057
cap "li_50_n2021#" "w_n132_n2517#" 4.46127
cap "eob" "m1_2276_726#" 0.0329267
cap "m1_3_653#" "m1_712_725#" 2.41143
cap "eob" "li_1279_1920#" 1.40213
cap "m1_1080_726#" "w_n667_1716#" 1.63766
cap "a_1373_2019#" "a_2200_2017#" 3.62262
cap "async_clk_sar" "a_2200_2017#" 0.00039674
cap "li_n50_995#" "eob" 0.0116054
cap "m1_n125_1367#" "li_157_1193#" 370.049
cap "eob" "m1_1448_726#" 1.27409
cap "a_1373_2019#" "w_n667_1716#" 13.6323
cap "w_n667_1716#" "li_50_n2021#" 9.99229
cap "async_clk_sar" "w_n667_1716#" 63.3972
cap "async_setb_delay_ctrl_code[0]" "vss" 35.9277
cap "m1_n125_n2471#" "w_n132_n2517#" 98.2056
cap "m1_n125_1367#" "m1_620_726#" 0.145412
cap "li_n52_n2022#" "w_n132_n2517#" 3.62375
cap "m1_3_653#" "a_2200_2017#" 30.9381
cap "m1_3_653#" "m1_2130_1324#" 15.0265
cap "m1_1080_726#" "m1_n125_1367#" 2.49157
cap "m1_1172_726#" "w_n667_1716#" 1.63766
cap "async_setb_delay_ctrl_code[0]" "delay_offset" 3.19252
cap "async_resetb_delay_ctrl_code[0]" "async_setb_delay_ctrl_code[0]" 2947.44
cap "m1_3_653#" "w_n667_1716#" 456.811
cap "vdd" "async_resetb_delay_ctrl_code[2]" 0.316171
cap "async_clk_sar" "m1_n125_1367#" 21.6912
cap "a_1373_2019#" "m1_n125_1367#" 0.613519
cap "eob" "m1_1816_726#" 0.260418
cap "m1_n125_1367#" "li_50_n2021#" 9.08317
cap "li_157_1193#" "li_50_n2021#" 0.0356194
cap "async_clk_sar" "li_157_1193#" 88.9193
cap "a_1373_2019#" "li_157_1193#" 0.80316
cap "vdd" "m2_n5830_n3534#" 9.20276
cap "vss" "w_n667_1716#" 1.73412
cap "sample_clk" "eob" 43.559
cap "m1_2276_726#" "a_2200_2017#" 0.00474055
cap "m1_620_726#" "li_50_n2021#" 0.0484036
cap "m1_1540_726#" "w_n667_1716#" 1.63411
cap "m1_1172_726#" "m1_n125_1367#" 2.49157
cap "m1_3_653#" "m1_n125_1367#" 739.019
cap "async_resetb_delay_ctrl_code[2]" "vss" 35.208
cap "m1_2276_726#" "w_n667_1716#" 2.34192
cap "m1_3_653#" "li_157_1193#" 156.304
cap "m1_1080_726#" "li_50_n2021#" 4.50477
cap "li_1279_1920#" "w_n667_1716#" 4.53313
cap "eob" "li_50_1000#" 0.367077
cap "m1_3_653#" "m1_620_726#" 16.8614
cap "li_n50_995#" "w_n667_1716#" 23.4055
cap "async_resetb_delay_ctrl_code[1]" "async_resetb_delay_ctrl_code[2]" 1093.79
cap "m1_1080_726#" "m1_1172_726#" 13.8519
cap "async_clk_sar" "a_1373_2019#" 0.282998
cap "w_n667_1716#" "m1_1448_726#" 1.63766
cap "async_setb_delay_ctrl_code[0]" "async_setb_delay_ctrl_code[0]" 0.328358
cap "m1_3_653#" "m1_1080_726#" 16.0542
cap "async_resetb_delay_ctrl_code[0]" "delay_offset" 3.21591
cap "vdd" "async_setb_delay_ctrl_code[1]" 0.315701
cap "async_clk_sar" "vdd" 17.6622
cap "m1_1540_726#" "m1_n125_1367#" 2.41039
cap "async_setb_delay_ctrl_code[3]" "vdd" 3.70543
cap "li_1279_1920#" "m1_n125_1367#" 4.88631
cap "li_1279_1920#" "li_157_1193#" 149.073
cap "m1_1172_726#" "li_50_n2021#" 4.42454
cap "m1_3_653#" "async_clk_sar" 71.3048
cap "m1_3_653#" "a_1373_2019#" 23.6827
cap "m1_3_653#" "li_50_n2021#" 90.1821
cap "li_n50_995#" "m1_n125_1367#" 17.4654
cap "sample_clk" "a_2200_2017#" 0.999542
cap "m1_n125_n2471#" "li_50_n2021#" 14.8914
cap "m1_n125_1367#" "m1_1448_726#" 2.49157
cap "m1_2130_1324#" "sample_clk" 0.975353
cap "m1_1816_726#" "w_n667_1716#" 2.34192
cap "li_n52_n2022#" "li_50_n2021#" 30.8915
cap "vss" "li_50_n2021#" 2.76662
cap "async_setb_delay_ctrl_code[1]" "vss" 91.3423
cap "m1_3_653#" "m1_1172_726#" 15.7405
cap "m1_804_726#" "m1_712_725#" 13.4444
cap "sample_clk" "w_n667_1716#" 206.233
cap "vdd" "vss" 188
cap "m1_1540_726#" "li_50_n2021#" 0.0595199
cap "m1_n123_n1733#" "w_n132_n2517#" 1.33865
cap "async_clk_sar" "li_1279_1920#" 5.21053
cap "li_1279_1920#" "a_1373_2019#" 6.75653
cap "m1_3_653#" "vss" 32.5909
cap "async_setb_delay_ctrl_code[0]" "delay_offset" 3.1694
cap "vdd" "async_resetb_delay_ctrl_code[1]" 0.315231
cap "m1_n125_n2471#" "li_n52_n2022#" 16.4063
cap "li_n50_995#" "async_clk_sar" 1.73904
cap "m1_3_653#" "m1_1540_726#" 15.3914
cap "li_157_1193#" "m1_1816_726#" 1.38647
cap "li_50_1000#" "w_n667_1716#" 65.5807
cap "vss" "li_n52_n2022#" 0.207904
cap "sample_clk" "m1_n125_1367#" 7.03564
cap "m1_3_653#" "m1_2276_726#" 32.4075
cap "li_50_n2021#" "m1_1448_726#" 0.161343
cap "sample_clk" "li_157_1193#" 2.21908
cap "m1_3_653#" "li_1279_1920#" 167.603
cap "m1_804_726#" "w_n667_1716#" 1.60916
cap "m1_3_653#" "li_n50_995#" 4.2245
cap "async_resetb_delay_ctrl_code[1]" "vss" 89.929
cap "m1_3_653#" "m1_1448_726#" 15.794
cap "m1_n125_n2471#" "w_n645_n2733#" 5.80112
cap "m1_2130_1324#" "eob" 0.13819
cap "m1_n125_1367#" "li_50_1000#" 81.2764
cap "li_50_1000#" "li_157_1193#" 15.2991
cap "li_n50_995#" "vss" 0.326106
cap "eob" "w_n667_1716#" 224.039
cap "async_setb_delay_ctrl_code[0]" "async_setb_delay_ctrl_code[1]" 2468.22
cap "async_resetb_delay_ctrl_code[2]" "delay_offset" 3.1694
cap "async_resetb_delay_ctrl_code[0]" "async_resetb_delay_ctrl_code[2]" 0.656716
cap "async_setb_delay_ctrl_code[3]" "ready" 2.96373
cap "ready" "vdd" 5.68684
cap "m1_n125_1367#" "m1_804_726#" 2.49157
cap "async_setb_delay_ctrl_code[0]" "vdd" 0.316643
cap "sample_clk" "async_clk_sar" 0.111745
cap "sample_clk" "a_1373_2019#" 0.108016
cap "m1_620_726#" "li_50_1000#" 5.26761
cap "m1_1540_726#" "m1_1448_726#" 13.8519
cap "m1_3_653#" "m1_1816_726#" 30.3902
cap "m1_620_726#" "m1_804_726#" 0.22
cap "m1_3_653#" "sample_clk" 247.827
cap "eob" "m1_n125_1367#" 164.958
cap "eob" "li_157_1193#" 63.1472
cap "m1_712_725#" "w_n667_1716#" 1.60504
cap "async_setb_delay_ctrl_code[0]" "vss" 104.115
cap "m1_804_726#" "li_50_n2021#" 0.119782
cap "m1_n123_n1733#" "li_50_n2021#" 24.2018
cap "vdd" "async_resetb_delay_ctrl_code[3]" 5.88277
cap "m1_3_653#" "li_50_1000#" 43.1911
cap "async_setb_delay_ctrl_code[1]" "delay_offset" 3.14656
cap "a_2200_2017#" "w_n667_1716#" 11.7041
cap "vdd" "delay_offset" 77.6077
cap "sample_clk" "li_1279_1920#" 0.542962
cap "async_resetb_delay_ctrl_code[0]" "vdd" 0.317115
cap "m1_n125_1367#" "m1_712_725#" 2.48347
cap "m1_2130_1324#" "w_n667_1716#" 42.8337
cap "m1_3_653#" "m1_804_726#" 15.9745
cap "eob" "li_50_n2021#" 58.8075
cap "m1_n123_n1733#" "m1_n125_n2471#" 92.3904
cap "m1_n123_n1733#" "li_n52_n2022#" 19.566
cap "m1_620_726#" "m1_712_725#" 13.4444
cap "m1_n123_n1733#" "vss" 30.1577
cap "eob" "m1_1172_726#" 0.113765
cap "m1_3_653#" "eob" 158.879
cap "delay_offset" "vss" 80.3233
cap "async_resetb_delay_ctrl_code[0]" "vss" 103.867
cap "x2/VDD" "x2/a_9918_2544#" 3.3608
cap "x2/VDD" "x2/a_9830_2130#" 3.01342
cap "x2/VDD" "x2/x11.Y" 9.24207
cap "x2/code[3]" "x2/IN" 0.284974
cap "x2/VSS" "x2/code_offset" -0.431128
cap "x2/VSS" "x2/code[3]" 0.0196953
cap "x2/VDD" "x2/a_9918_2268#" 3.46075
cap "x2/VDD" "x2/x10.Y" 11.7277
cap "x2/VDD" "x2/a_9830_2682#" 4.87034
cap "x2/VDD" "x2/code_offset" 9.22721
cap "x2/VDD" "x2/code[3]" 6.32585
cap "x2/VDD" "x2/a_9830_2406#" 5.10975
cap "x2/VSS" "x2/x11.Y" 0.00429069
cap "x2/VDD" "x2/IN" 9.37072
cap "x2/VSS" "x2/VDD" 39.4913
cap "x2/VDD" "x2/x8.output_stack" 3.36991
cap "x2/x10.Y" "x2/code[2]" 0.00982129
cap "x2/VSS" "x2/x10.Y" 0.024084
cap "x2/VDD" "x2/x11.Y" 0.150866
cap "x2/x11.Y" "x2/code[2]" 0.00492939
cap "x2/VSS" "x2/x11.Y" 0.0120751
cap "async_setb_delay_ctrl_code[1]" "x2/x10.Y" 0.00461864
cap "async_setb_delay_ctrl_code[1]" "x2/x11.Y" 0.00280939
cap "x2/x5[6].SW" "x2/x7.VSS" 0.036121
cap "x2/x5[6].SW" "x2/code[1]" 0.00461864
cap "x2/x5[5].SW" "x2/x4[2].VSS" 0.0547595
cap "x2/x5[5].SW" "x2/code[1]" 0.00461864
cap "x2/x4[3].delay_signal" "x2/x5[6].VDD" -7.10543e-15
cap "x2/x5[4].VDD" "x2/x5[3].delay_signal" 2.24431
cap "x2/x5[4].VDD" "x2/x4[0].VSS" -18.2133
cap "x2/x5[3].SW" "x2/x4[0].VSS" 0.0413222
cap "x2/OUT" "x2/a_15703_1681#" 1.04657
cap "x2/x5[4].VDD" "x2/OUT" 3.37663
cap "x9/Y" "x2/a_15703_1681#" 2.0445
cap "x2/x5[4].VDD" "x9/Y" 1.02777
cap "x2/OUT" "x2/x5[3].delay_signal" 0.0612245
cap "x2/x5[3].SW" "x9/Y" 0.0204522
cap "x2/OUT" "x2/x4[0].VSS" 0.184534
cap "x2/x5[3].delay_signal" "x9/Y" 0.0608894
cap "x2/x4[0].VSS" "x9/Y" 0.386449
cap "x2/x5[4].VDD" "x2/a_15703_1681#" 17.6746
cap "x2/OUT" "x9/Y" 0.221444
cap "x2/x5[3].SW" "x2/x5[4].VDD" 0.284898
cap "x2/OUT" "x2/x5[1].VDD" 14.1593
cap "x2/x5[1].VDD" "x9/Y" 11.257
cap "x2/OUT" "x2/a_15703_1681#" 0.0707101
cap "x2/OUT" "x2/x5[1].delay_signal" 0.0612245
cap "x2/x5[1].VDD" "x2/x3[0].VSS" -13.0204
cap "x2/x5[1].VDD" "x2/a_15703_1681#" 8.28927
cap "x2/x5[1].VDD" "x2/x5[1].delay_signal" 0.187926
cap "x2/x5[1].VDD" "x2/x5[1].SW" 0.154443
cap "x2/code_offset" "x4/code[2]" 0.0610349
cap "x2/code_offset" "x2/a_9805_1155#" 14.5411
cap "x2/VSS" "x2/a_9965_465#" -0.18817
cap "x2/x8.output_stack" "x2/VDD" 0.129117
cap "x2/code_offset" "x2/a_9893_603#" 0.775434
cap "x2/a_9805_879#" "x2/VDD" 3.08428
cap "x2/IN" "x2/code[2]" 1.32658
cap "x2/code_offset" "x4/a_9893_327#" 0.0781826
cap "async_setb_delay_ctrl_code[0]" "x2/VDD" 0.145948
cap "x2/VSS" "x2/x8.output_stack" -0.00729287
cap "x2/VSS" "x2/a_9805_879#" -1.01254
cap "x2/IN" "async_setb_delay_ctrl_code[1]" 0.0151488
cap "x2/code_offset" "x2/a_9893_1017#" 0.775434
cap "x2/VSS" "async_setb_delay_ctrl_code[0]" 0.0339056
cap "x2/code_offset" "x2/a_9965_465#" 2.64134
cap "x2/IN" "x2/VDD" 4.66664
cap "x2/code_offset" "x2/x8.output_stack" 1.1519
cap "x2/code_offset" "x4/x9.input_stack" 0.0999011
cap "x2/IN" "async_resetb_delay_ctrl_code[0]" 0.0127335
cap "x2/code_offset" "x2/a_9805_879#" 14.5411
cap "x2/VSS" "async_resetb_delay_ctrl_code[1]" 0.0192738
cap "x2/a_9965_1017#" "x2/VDD" 0.505347
cap "x2/code_offset" "async_setb_delay_ctrl_code[0]" 0.0786761
cap "x2/VSS" "x2/IN" 0.837197
cap "x2/code_offset" "x2/a_9893_327#" 0.564307
cap "x2/IN" "x2/code[3]" 0.284974
cap "x4/code[2]" "x2/IN" 0.0108503
cap "x2/a_9805_603#" "x2/VDD" 3.08428
cap "x2/VSS" "x2/a_9965_1017#" -0.18817
cap "x2/code_offset" "x2/a_9893_1155#" 0.775434
cap "x2/code[2]" "x2/VDD" 0.16835
cap "x2/VSS" "x2/a_9805_603#" -1.01254
cap "x2/code_offset" "x2/a_9893_741#" 0.775434
cap "x4/a_9893_327#" "x2/IN" 0.00626946
cap "x2/code_offset" "async_resetb_delay_ctrl_code[1]" 0.0656443
cap "x2/code_offset" "x2/IN" 17.2643
cap "async_setb_delay_ctrl_code[1]" "x2/VDD" 0.156557
cap "x2/VSS" "x2/code[2]" 0.0728655
cap "x2/code_offset" "x2/a_9965_1017#" 2.64134
cap "x2/VSS" "async_setb_delay_ctrl_code[1]" 0.0481212
cap "x2/code_offset" "x2/a_9805_603#" 14.5411
cap "x2/a_9965_741#" "x2/VDD" 0.505347
cap "x2/code_offset" "x2/code[2]" 4.69973
cap "x2/a_9805_327#" "x2/VDD" 2.72242
cap "x2/VSS" "x2/VDD" 661.542
cap "x2/IN" "x4/x9.input_stack" 0.0178179
cap "x2/VSS" "x2/a_9965_741#" -0.18817
cap "x2/code_offset" "x2/a_9893_879#" 0.775434
cap "x2/IN" "async_setb_delay_ctrl_code[0]" 0.0138632
cap "x2/VSS" "async_resetb_delay_ctrl_code[0]" 0.0250869
cap "x2/a_9805_1155#" "x2/VDD" 3.08428
cap "x2/code_offset" "async_setb_delay_ctrl_code[1]" 0.0855455
cap "x2/VSS" "x2/a_9805_327#" -0.897425
cap "x2/code_offset" "x2/a_9893_465#" 0.775434
cap "x4/code[2]" "x2/VSS" 0.0152529
cap "x2/VSS" "x2/a_9805_1155#" -1.01254
cap "x2/code_offset" "x2/a_9893_1293#" 0.775434
cap "x2/x8.output_stack" "x2/code[2]" 1.46137
cap "x2/code_offset" "x2/VDD" -4.95821
cap "x2/code_offset" "x4/a_9805_327#" 0.0551186
cap "x2/code_offset" "x2/a_9965_741#" 2.64134
cap "x2/IN" "async_resetb_delay_ctrl_code[1]" 0.0117358
cap "x2/code_offset" "async_resetb_delay_ctrl_code[0]" 0.0723821
cap "x2/code_offset" "x2/a_9805_327#" 12.9939
cap "x2/code_offset" "x2/VSS" 101.693
cap "x2/a_9965_465#" "x2/VDD" 0.505347
cap "x2/VDD" "async_setb_delay_ctrl_code[1]" 0.0415408
cap "x2/x10.Y" "async_setb_delay_ctrl_code[1]" 0.00916801
cap "x2/VSS" "async_resetb_delay_ctrl_code[1]" 0.0391254
cap "x2/VDD" "x2/VSS" 0.321538
cap "x2/VSS" "x2/x10.Y" 0.049407
cap "x2/code_offset" "async_resetb_delay_ctrl_code[1]" 0.0160026
cap "x2/VDD" "async_resetb_delay_ctrl_code[0]" 0.0023121
cap "x2/x10.Y" "async_resetb_delay_ctrl_code[0]" 0.00793078
cap "x2/x11.Y" "async_setb_delay_ctrl_code[0]" 0.0042746
cap "x2/code[2]" "async_setb_delay_ctrl_code[1]" 0.0384909
cap "x4/code[2]" "x2/code[2]" 0.0809499
cap "x2/VDD" "x2/code_offset" 0.00182573
cap "x2/VSS" "x2/code[2]" 1.26403
cap "x2/x8.output_stack" "async_setb_delay_ctrl_code[0]" 0.00966965
cap "x2/code[2]" "async_resetb_delay_ctrl_code[0]" 0.032338
cap "x2/code_offset" "x2/code[2]" 4.10687
cap "x2/VSS" "async_setb_delay_ctrl_code[1]" 0.0499371
cap "x2/VSS" "x4/code[2]" 0.0448062
cap "x2/VDD" "x2/x11.Y" 0.0587971
cap "x2/code_offset" "async_setb_delay_ctrl_code[1]" 0.0206725
cap "x2/code_offset" "x4/code[2]" 0.0147917
cap "x2/x8.output_stack" "async_resetb_delay_ctrl_code[1]" 0.00823675
cap "x2/VSS" "async_resetb_delay_ctrl_code[0]" 0.0423027
cap "x2/code[2]" "x2/x11.Y" 0.00496931
cap "x2/VSS" "x2/code_offset" 0.549062
cap "x2/x10.Y" "async_setb_delay_ctrl_code[0]" 0.00851604
cap "x2/x11.Y" "async_setb_delay_ctrl_code[1]" 0.00460251
cap "x2/code_offset" "async_resetb_delay_ctrl_code[0]" 0.0173673
cap "x2/VDD" "async_setb_delay_ctrl_code[0]" 0.0387108
cap "x2/x8.output_stack" "x2/code[2]" 4.75521
cap "x2/VSS" "x2/x11.Y" 0.025284
cap "x2/x8.output_stack" "async_setb_delay_ctrl_code[1]" 0.0105303
cap "x2/x11.Y" "async_resetb_delay_ctrl_code[0]" 0.0039803
cap "x2/code[2]" "async_setb_delay_ctrl_code[0]" 0.0352154
cap "x4/code[2]" "x2/x8.output_stack" 0.00763678
cap "x2/VSS" "x2/x8.output_stack" 0.298497
cap "x2/x8.output_stack" "async_resetb_delay_ctrl_code[0]" 0.00891021
cap "x2/code[2]" "async_resetb_delay_ctrl_code[1]" 0.0297971
cap "x2/VSS" "async_setb_delay_ctrl_code[0]" 0.0458829
cap "x2/code[2]" "x2/x10.Y" 0.00989715
cap "x2/VDD" "x2/code[2]" 0.0446892
cap "x2/code_offset" "async_setb_delay_ctrl_code[0]" 0.0189129
cap "x2/code[1]" "x2/x6.delay_signal" 0.00559423
cap "x2/x6.delay_signal" "async_setb_delay_ctrl_code[0]" 0.005137
cap "x2/x7.VSS" "x2/x5[6].SW" 0.0608645
cap "x2/x7.VSS" "x4/code[1]" 0.0487789
cap "x2/code[1]" "x2/code[2]" 9.75112
cap "x2/code[2]" "async_setb_delay_ctrl_code[0]" 0.0404363
cap "async_resetb_delay_ctrl_code[0]" "x2/x6.delay_signal" 0.00473355
cap "async_resetb_delay_ctrl_code[0]" "x2/code[2]" 0.0371314
cap "x2/code[1]" "x2/x5[6].SW" 0.00916801
cap "x2/x5[6].SW" "async_setb_delay_ctrl_code[0]" 0.00851604
cap "x2/x5[6].SW" "async_resetb_delay_ctrl_code[0]" 0.00793078
cap "x2/x7.VSS" "x2/x6.VDD" 0.0392038
cap "x4/code[2]" "x2/code[2]" 0.0122796
cap "x4/code[1]" "x2/x6.delay_signal" 0.00437577
cap "x2/x7.VSS" "x2/code[1]" 0.744806
cap "x2/x7.VSS" "async_setb_delay_ctrl_code[0]" 0.0572064
cap "x4/code[1]" "x2/code[2]" 0.0342132
cap "x2/x7.VSS" "x2/x6.delay_signal" 0.107949
cap "x2/x7.VSS" "async_resetb_delay_ctrl_code[0]" 0.0527413
cap "x2/code[1]" "x2/x6.VDD" 0.0029743
cap "async_setb_delay_ctrl_code[0]" "x2/x6.VDD" 0.0027634
cap "x2/x7.VSS" "x2/code[2]" 1.49044
cap "async_resetb_delay_ctrl_code[0]" "x2/x6.VDD" 0.00101546
cap "x2/x7.VSS" "x4/code[2]" 0.00449125
cap "x2/x4[2].VSS" "x2/x5[5].SW" 0.0608645
cap "x2/code[1]" "x4/code[0]" 0.0347347
cap "x2/x4[2].VSS" "x2/x4[3].delay_signal" 0.689126
cap "x2/x4[2].VSS" "x4/code[1]" 0.0344303
cap "x2/x5[5].SW" "x4/code[0]" 0.00793078
cap "x2/x4[3].delay_signal" "x4/code[0]" 0.00705789
cap "x2/x4[2].VSS" "x2/code[0]" 0.696032
cap "x2/x5[5].SW" "x2/code[1]" 0.00916801
cap "x2/x5[6].VDD" "x2/code[0]" 0.0405721
cap "x2/x4[3].delay_signal" "x2/code[1]" 6.17151
cap "x2/code[1]" "x4/code[1]" 0.104432
cap "x2/code[0]" "x2/code[1]" 2.13952
cap "x2/x4[2].VSS" "x2/x5[6].VDD" 0.176476
cap "x2/x4[2].VSS" "x4/code[0]" 0.0380176
cap "x2/code[0]" "x2/x5[5].SW" 0.00851604
cap "x2/x5[6].VDD" "x4/code[0]" 0.00343619
cap "x2/code[0]" "x2/x4[3].delay_signal" 0.00845088
cap "x2/x4[2].VSS" "x2/code[1]" 1.5601
cap "x2/x5[6].VDD" "x2/code[1]" 0.0435447
cap "x4/code[0]" "x2/x5[3].delay_signal" 0.00523968
cap "x2/x5[3].delay_signal" "x2/x4[0].VSS" 2.87227
cap "x9/Y" "x2/a_15703_1681#" 1.7948
cap "x2/a_15703_1681#" "x2/x5[4].VDD" 11.8354
cap "x2/OUT" "x2/x4[0].VSS" 2.83255
cap "x2/a_15703_1340#" "x2/a_15703_1681#" -3.69467
cap "x9/Y" "x2/x5[4].VDD" 3.61102
cap "x2/x5[3].delay_signal" "x2/OUT" 0.21195
cap "x2/code[0]" "x2/x4[0].VSS" 0.519689
cap "x4/code[0]" "x2/code[0]" 0.136302
cap "x2/a_15703_1340#" "x9/Y" 3.03951
cap "x2/code[0]" "x2/x5[3].SW" 0.00425802
cap "x2/a_15703_1681#" "x2/x4[0].VSS" 0.000340542
cap "x2/a_15703_1340#" "x2/x5[4].VDD" -0.259894
cap "x2/x5[3].delay_signal" "x2/code[0]" 4.45062
cap "x2/code[0]" "x2/OUT" 0.155811
cap "x9/Y" "x2/x4[0].VSS" 3.24788
cap "x4/code[0]" "x2/x5[4].VDD" 0.00830208
cap "x2/x4[0].VSS" "x2/x5[4].VDD" 8.37849
cap "x2/OUT" "x2/a_15703_1681#" 8.16133
cap "x2/x5[3].delay_signal" "x9/Y" 0.0555069
cap "x2/a_15703_1340#" "x2/x4[0].VSS" 44.4304
cap "x2/x5[3].delay_signal" "x2/x5[4].VDD" -0.00385084
cap "x2/OUT" "x9/Y" 0.527052
cap "x2/OUT" "x2/x5[4].VDD" 10.98
cap "x4/code[0]" "x2/x4[0].VSS" 0.0373361
cap "x2/a_15703_1340#" "x2/OUT" 9.56133
cap "x2/x5[3].SW" "x2/x4[0].VSS" 0.0358672
cap "x4/code[0]" "x2/x5[3].SW" 0.00396539
cap "x2/code[0]" "x2/x5[4].VDD" 0.0420944
cap "x9/Y" "x2/x3[0].VSS" 19.3232
cap "x2/OUT" "x2/x5[1].VDD" 17.3734
cap "x2/a_15703_1340#" "x9/Y" 0.341083
cap "x2/a_15703_1340#" "x2/x3[0].VSS" 13.4405
cap "x2/a_15703_1681#" "x2/x5[1].VDD" 7.17382
cap "x2/x5[1].delay_signal" "x9/Y" 0.577782
cap "x2/code[0]" "x2/OUT" 0.163608
cap "x2/x5[1].delay_signal" "x2/x3[0].VSS" 0.218488
cap "x9/Y" "x2/x5[1].SW" 0.0186698
cap "x2/OUT" "x2/a_15703_1681#" 0.0214889
cap "x9/Y" "x2/x5[1].VDD" 18.2342
cap "x2/x3[0].VSS" "x2/x5[1].VDD" -14.2594
cap "x2/OUT" "x9/Y" -2.29001
cap "x2/OUT" "x2/x3[0].VSS" 16.8873
cap "x2/code[0]" "x9/Y" 0.00899455
cap "x2/a_15703_1340#" "x2/OUT" 0.319011
cap "x2/code[0]" "x2/x3[0].VSS" 0.190615
cap "x9/Y" "x2/a_15703_1681#" 0.29946
cap "x2/x5[1].delay_signal" "x2/OUT" 0.491563
cap "async_resetb_delay_ctrl_code[1]" "x2/VSS" 9.37989
cap "x4/code[2]" "x4/a_9805_1155#" 0.0380959
cap "x4/a_9965_741#" "x2/code_offset" 2.64134
cap "x2/IN" "x2/VSS" 0.223842
cap "x4/a_9805_1155#" "x2/code_offset" 7.50904
cap "x4/a_9965_741#" "x2/VSS" -0.18817
cap "x2/a_9893_1017#" "x2/code[2]" 0.185589
cap "x2/IN" "async_setb_delay_ctrl_code[0]" 0.25977
cap "x4/code[2]" "x4/a_9805_327#" 5.54734
cap "x2/a_9805_327#" "async_resetb_delay_ctrl_code[0]" 0.194015
cap "x4/a_9805_1155#" "x2/VSS" -0.522274
cap "async_resetb_delay_ctrl_code[0]" "x4/IN" 0.25977
cap "x4/code[2]" "x4/a_9893_1017#" 0.185589
cap "x4/a_9805_327#" "x2/code_offset" 14.5411
cap "x2/code[2]" "x2/code_offset" 4.69061
cap "x2/code_offset" "x4/VDD" -9.66375
cap "x4/x8.output_stack" "x4/code[2]" 1.46137
cap "x4/a_9893_1017#" "x2/code_offset" 0.775434
cap "x4/a_9965_465#" "x4/VDD" 0.505347
cap "x4/a_9805_327#" "x2/VSS" 0.315629
cap "x2/x9.output_stack" "x2/code[2]" 1.46137
cap "x2/code[2]" "x2/VSS" 93.2694
cap "x2/VSS" "x4/VDD" 468.499
cap "x4/a_9805_879#" "x4/VDD" 3.08428
cap "x2/a_9805_879#" "x2/code[2]" 0.0681119
cap "x4/code[2]" "x4/a_9893_603#" 0.57252
cap "x2/IN" "async_resetb_delay_ctrl_code[1]" 0.158216
cap "async_setb_delay_ctrl_code[0]" "x4/a_9805_327#" 0.0327921
cap "x2/a_9893_327#" "x2/code[2]" 1.33573
cap "async_setb_delay_ctrl_code[1]" "x2/VSS" 9.35104
cap "x4/a_9893_603#" "x2/code_offset" 0.775434
cap "x4/a_9965_1017#" "x2/code_offset" 2.64134
cap "x2/a_9893_1155#" "x2/code[2]" 0.13942
cap "x2/a_9805_327#" "x4/code[2]" 0.0142741
cap "x4/code[2]" "x4/IN" 7.1119
cap "x4/a_9965_1017#" "x2/VSS" -0.18817
cap "x2/a_9893_741#" "x2/code[2]" 0.373838
cap "x4/code[2]" "x4/a_9805_603#" 0.145594
cap "async_resetb_delay_ctrl_code[1]" "x4/a_9805_327#" 0.055371
cap "x2/a_9805_327#" "x2/code_offset" 1.54714
cap "async_resetb_delay_ctrl_code[0]" "x2/VSS" 8.05481
cap "x2/code_offset" "x4/IN" 15.6949
cap "x2/IN" "x2/code[2]" 7.1119
cap "x4/code[2]" "x4/a_9893_1293#" 0.108204
cap "x2/IN" "x4/VDD" 0.104941
cap "x4/a_9805_603#" "x2/code_offset" 14.5411
cap "x2/a_9805_327#" "x2/VSS" 1.21701
cap "x2/VSS" "x4/IN" -0.144068
cap "x4/a_9965_741#" "x4/VDD" 0.505347
cap "x4/a_9805_603#" "x2/VSS" -1.01254
cap "x4/a_9893_327#" "x4/code[2]" 1.33573
cap "x4/code[2]" "x4/a_9893_465#" 0.905225
cap "x2/IN" "async_setb_delay_ctrl_code[1]" 0.32395
cap "x2/a_9805_327#" "async_setb_delay_ctrl_code[0]" 0.247879
cap "x4/a_9805_1155#" "x4/VDD" 1.58959
cap "x2/a_9805_603#" "x2/code[2]" 0.145594
cap "async_setb_delay_ctrl_code[0]" "x4/IN" 0.202948
cap "x4/a_9893_327#" "x2/code_offset" 0.744734
cap "x4/code[2]" "x4/a_9893_879#" 0.257138
cap "x4/a_9893_465#" "x2/code_offset" 0.775434
cap "x2/code[2]" "x4/a_9805_327#" 0.0142741
cap "x4/a_9893_879#" "x2/code_offset" 0.775434
cap "x4/a_9805_327#" "x4/VDD" 3.08428
cap "x4/code[2]" "x2/code_offset" 4.69061
cap "x2/a_9893_879#" "x2/code[2]" 0.257138
cap "x2/IN" "async_resetb_delay_ctrl_code[0]" 0.202948
cap "x2/a_9805_327#" "async_resetb_delay_ctrl_code[1]" 0.014061
cap "async_setb_delay_ctrl_code[1]" "x4/a_9805_327#" 0.0168732
cap "x4/code[2]" "x2/VSS" 93.4105
cap "x2/a_9893_465#" "x2/code[2]" 0.905225
cap "async_resetb_delay_ctrl_code[1]" "x4/IN" 0.32395
cap "x4/code[2]" "x4/a_9805_879#" 0.0681119
cap "x4/a_9965_465#" "x2/code_offset" 2.64134
cap "x2/IN" "x4/IN" 2.5
cap "x2/code_offset" "x2/VSS" 90.6777
cap "x4/a_9805_879#" "x2/code_offset" 14.5411
cap "x4/a_9965_465#" "x2/VSS" -0.18817
cap "x2/a_9893_1293#" "x2/code[2]" 0.108204
cap "x4/a_9965_1017#" "x4/VDD" 0.505347
cap "x4/a_9805_879#" "x2/VSS" -1.01254
cap "x4/code[2]" "x4/a_9893_741#" 0.373838
cap "async_resetb_delay_ctrl_code[0]" "x4/a_9805_327#" 0.450748
cap "x2/a_9893_327#" "x2/code_offset" 0.180427
cap "x2/a_9805_327#" "x4/a_9805_327#" 4.72482
cap "async_setb_delay_ctrl_code[0]" "x2/VSS" 8.04353
cap "x2/a_9805_327#" "x2/code[2]" 5.54734
cap "x4/code[2]" "x4/a_9893_1155#" 0.13942
cap "x4/a_9893_741#" "x2/code_offset" 0.775434
cap "x2/a_9805_327#" "x4/VDD" 0.361865
cap "x2/code[2]" "x4/IN" 0.124551
cap "x4/a_9893_1155#" "x2/code_offset" 0.775434
cap "x4/VDD" "x4/IN" 1.53779
cap "x4/a_9805_603#" "x4/VDD" 3.08428
cap "x2/a_9805_1155#" "x2/code[2]" 0.0380959
cap "x2/IN" "x4/code[2]" 0.124551
cap "x2/a_9805_327#" "async_setb_delay_ctrl_code[1]" 0.0664452
cap "async_setb_delay_ctrl_code[1]" "x4/IN" 0.158216
cap "x2/a_9893_603#" "x2/code[2]" 0.57252
cap "x2/IN" "x2/code_offset" 0.482933
cap "x2/code_offset" "x4/code[2]" 4.0873
cap "x2/x9.output_stack" "x2/code[2]" 4.75338
cap "async_resetb_delay_ctrl_code[0]" "x2/VSS" 54.6865
cap "x4/x8.output_stack" "x4/code[2]" 4.75338
cap "x2/code[2]" "x2/code_offset" 4.0873
cap "x4/code[2]" "x2/VSS" 466.946
cap "async_setb_delay_ctrl_code[0]" "x2/VSS" 54.6865
cap "x2/VSS" "x4/VDD" 0.295436
cap "async_resetb_delay_ctrl_code[1]" "x2/VSS" 64.3951
cap "x2/code_offset" "x2/VSS" 0.311424
cap "x2/code[2]" "x2/VSS" 466.497
cap "async_setb_delay_ctrl_code[1]" "x2/VSS" 64.3951
cap "async_setb_delay_ctrl_code[0]" "x2/x7.VSS" 61.0099
cap "x2/x7.VSS" "x4/code[2]" 1.60469
cap "x4/code[2]" "x4/code[1]" 9.73695
cap "x2/code[1]" "x2/code[2]" 9.73695
cap "x2/code[1]" "x2/x7.VSS" 351.313
cap "x2/x7.VSS" "x2/code[2]" 1.41285
cap "async_resetb_delay_ctrl_code[0]" "x2/x7.VSS" 61.0099
cap "x2/x7.VSS" "x4/code[1]" 351.527
cap "x4/code[1]" "x2/x4[2].VSS" 238.573
cap "x2/x4[3].delay_signal" "x2/code[1]" 6.16794
cap "x4/code[1]" "x4/code[0]" 1.9083
cap "x2/code[1]" "x2/x4[2].VSS" 237.387
cap "x4/x4[3].delay_signal" "x4/code[1]" 6.16794
cap "x2/code[1]" "x2/code[0]" 1.75264
cap "x4/code[0]" "x2/x4[2].VSS" 109.85
cap "x2/code[0]" "x2/x4[2].VSS" 109.795
cap "x2/x5[3].delay_signal" "x2/code[0]" 4.45627
cap "x2/x4[0].VSS" "x4/x5[0].VDD" -1.73412
cap "x2/x4[0].VSS" "x4/code[0]" 64.4114
cap "x2/x4[0].VSS" "x9/Y" 0.697322
cap "x2/x4[0].VSS" "x2/code[0]" 62.7003
cap "x4/x5[3].delay_signal" "x4/code[0]" 4.45627
cap "x4/code[1]" "x4/code[0]" -0.207547
cap "x2/code[1]" "x2/code[0]" -0.363208
cap "x9/Y" "x2/x3[0].VSS" 5.82146
cap "x4/a_9830_2130#" "x4/IN" 29.4066
cap "x4/IN" "async_setb_delay_ctrl_code[0]" 0.0127335
cap "x4/a_9805_1155#" "x2/x9.vss" -0.490269
cap "x4/VDD" "x4/x10.Y" 7.96415
cap "x4/a_9805_1155#" "x4/VDD" 1.4947
cap "x4/code_offset" "x4/code[2]" 4.69973
cap "x4/a_9918_2268#" "x4/code_offset" -0.167373
cap "x2/a_9805_327#" "x4/code_offset" 0.0551186
cap "x4/code_offset" "x2/x9.vss" 17.6829
cap "x4/IN" "x4/x10.Y" 10.3966
cap "x4/a_9918_2544#" "x4/VDD" -1.81963
cap "x4/x11.Y" "x2/x9.vss" 0.00429069
cap "x4/VDD" "async_resetb_delay_ctrl_code[1]" 0.156557
cap "x4/code_offset" "x4/VDD" 12.0097
cap "x4/VDD" "x4/x11.Y" 8.16431
cap "x4/code_offset" "async_setb_delay_ctrl_code[0]" 0.072124
cap "x4/a_9918_2544#" "x4/IN" 23.9605
cap "async_resetb_delay_ctrl_code[1]" "x4/IN" 0.0151488
cap "x2/a_9893_327#" "x4/IN" 0.00626946
cap "x4/code_offset" "x4/IN" 5.97952
cap "x4/x8.output_stack" "x4/code[2]" 1.46137
cap "x4/IN" "x2/x9.input_stack" 0.00890895
cap "x4/x11.Y" "x4/IN" 3.03657
cap "x4/x8.output_stack" "x2/x9.vss" -0.00729287
cap "x4/code_offset" "x4/x10.Y" -7.10543e-15
cap "x4/IN" "async_setb_delay_ctrl_code[1]" 0.0117358
cap "x4/VDD" "async_resetb_delay_ctrl_code[0]" 0.145948
cap "x2/x9.input_stack" "x4/IN" 0.00890895
cap "x4/x8.output_stack" "x4/VDD" -1.86023
cap "x4/code_offset" "x4/a_9805_1155#" 7.03202
cap "async_setb_delay_ctrl_code[0]" "x4/IN" 0.0108503
cap "x4/code_offset" "x4/a_9918_2544#" -0.102773
cap "x4/code_offset" "async_resetb_delay_ctrl_code[1]" 0.0852371
cap "x2/a_9893_327#" "x4/code_offset" 0.0781826
cap "x4/IN" "async_resetb_delay_ctrl_code[0]" 0.0138632
cap "x4/x8.output_stack" "x4/IN" 44.7641
cap "x4/code[3]" "x2/x9.vss" 0.0196953
cap "x4/code_offset" "x2/x9.input_stack" 0.078102
cap "x4/code_offset" "x4/x11.Y" -2.84217e-14
cap "x4/VDD" "x4/code[3]" 5.04026
cap "x4/code_offset" "async_setb_delay_ctrl_code[1]" 0.0658818
cap "x4/x8.output_stack" "x4/x10.Y" -1.92661
cap "x4/VDD" "x4/code[2]" 0.16835
cap "x2/x9.input_stack" "x4/code_offset" 0.0217991
cap "x4/VDD" "x4/a_9830_2406#" 3.72807
cap "x4/a_9918_2268#" "x4/VDD" -4.45481
cap "x4/VDD" "x2/x9.vss" 268.574
cap "x4/code_offset" "async_setb_delay_ctrl_code[0]" 0.0610349
cap "x4/IN" "x4/code[3]" 0.57
cap "x4/IN" "x4/code[2]" 1.32658
cap "x4/code_offset" "async_resetb_delay_ctrl_code[0]" 0.0789577
cap "x4/a_9918_2268#" "x4/IN" 43.0442
cap "x4/a_9830_2130#" "x4/VDD" 1.63173
cap "x4/IN" "x4/a_9830_2406#" 29.4006
cap "x4/code_offset" "x4/x8.output_stack" 1.02995
cap "x4/IN" "x2/x9.vss" 1.20511
cap "x4/x8.output_stack" "x4/x11.Y" -0.0669457
cap "x4/code_offset" "x4/a_9893_1293#" 0.775434
cap "x4/VDD" "x4/IN" 250.987
cap "x2/x9.vss" "async_setb_delay_ctrl_code[0]" 0.0423027
cap "async_setb_delay_ctrl_code[0]" "x4/x8.output_stack" 0.00763678
cap "async_setb_delay_ctrl_code[1]" "x4/code[2]" 0.0297971
cap "async_resetb_delay_ctrl_code[0]" "x4/code_offset" 0.0189129
cap "async_resetb_delay_ctrl_code[1]" "x4/x10.Y" 0.0137867
cap "x2/x9.vss" "x4/x10.Y" 0.073491
cap "x4/VDD" "x4/code_offset" 0.00182573
cap "async_resetb_delay_ctrl_code[1]" "x4/x11.Y" 0.0074119
cap "x2/x9.vss" "x4/x11.Y" 0.0373591
cap "async_setb_delay_ctrl_code[0]" "x4/code_offset" 0.0147917
cap "x4/x8.output_stack" "x4/code[2]" 4.75521
cap "async_setb_delay_ctrl_code[0]" "x4/x8.output_stack" 0.00891021
cap "async_resetb_delay_ctrl_code[0]" "x4/VDD" 0.0387108
cap "x4/IN" "x4/code_offset" 0.00952024
cap "x4/code_offset" "x4/code[2]" 4.10687
cap "async_setb_delay_ctrl_code[0]" "x4/code_offset" 0.0173673
cap "x2/x9.vss" "async_resetb_delay_ctrl_code[1]" 0.0499371
cap "async_resetb_delay_ctrl_code[0]" "x4/code[2]" 0.0352154
cap "x2/x9.vss" "async_setb_delay_ctrl_code[1]" 0.0391254
cap "x4/VDD" "x4/code[2]" 0.0446892
cap "async_setb_delay_ctrl_code[0]" "x4/VDD" 0.0023121
cap "async_setb_delay_ctrl_code[0]" "x4/code[2]" 0.0809499
cap "async_resetb_delay_ctrl_code[0]" "x4/x10.Y" 0.00851604
cap "async_resetb_delay_ctrl_code[1]" "x4/x8.output_stack" 0.0105303
cap "x2/x9.vss" "x4/x8.output_stack" 0.298497
cap "async_resetb_delay_ctrl_code[0]" "x4/x11.Y" 0.0042746
cap "x4/IN" "x4/code[2]" 0.0182659
cap "x4/VDD" "x4/x11.Y" 0.209663
cap "async_setb_delay_ctrl_code[1]" "x4/x8.output_stack" 0.00823675
cap "async_setb_delay_ctrl_code[0]" "x4/code[2]" 0.032338
cap "async_resetb_delay_ctrl_code[1]" "x4/code_offset" 0.0206725
cap "x2/x9.vss" "x4/code_offset" 0.357821
cap "x4/x10.Y" "x4/code[2]" 0.0197184
cap "x4/IN" "x4/x10.Y" 1.22316
cap "x4/x11.Y" "x4/code[2]" 0.0098987
cap "x4/IN" "x4/x11.Y" 0.0180929
cap "async_setb_delay_ctrl_code[1]" "x4/code_offset" 0.0160026
cap "async_setb_delay_ctrl_code[0]" "x4/x10.Y" 0.00793078
cap "x2/x9.vss" "async_resetb_delay_ctrl_code[0]" 0.0458829
cap "async_setb_delay_ctrl_code[0]" "x4/x11.Y" 0.0039803
cap "async_resetb_delay_ctrl_code[1]" "x4/VDD" 0.0415408
cap "x2/x9.vss" "x4/VDD" 0.177456
cap "x2/x9.vss" "async_setb_delay_ctrl_code[0]" 0.0448062
cap "async_resetb_delay_ctrl_code[0]" "x4/x8.output_stack" 0.00966965
cap "x4/IN" "x2/x9.vss" 0.0431513
cap "async_resetb_delay_ctrl_code[1]" "x4/code[2]" 0.0384909
cap "x2/x9.vss" "x4/code[2]" 1.26403
cap "async_setb_delay_ctrl_code[1]" "x4/code[2]" 0.0342132
cap "async_setb_delay_ctrl_code[1]" "x4/x6.delay_signal" 0.00437577
cap "x4/code[2]" "x4/code[1]" 9.75112
cap "x2/x7.VSS" "async_resetb_delay_ctrl_code[0]" 0.0572064
cap "x4/code[1]" "x4/x6.delay_signal" 0.00559423
cap "async_setb_delay_ctrl_code[0]" "x4/code[2]" 0.0371314
cap "async_setb_delay_ctrl_code[0]" "x4/x6.delay_signal" 0.00473355
cap "async_setb_delay_ctrl_code[1]" "x2/x7.VSS" 0.0487789
cap "x2/x7.VSS" "x4/x6.VDD" 0.0392038
cap "x4/code[1]" "x2/x7.VSS" 0.744806
cap "async_setb_delay_ctrl_code[0]" "x2/x7.VSS" 0.0527413
cap "async_setb_delay_ctrl_code[0]" "x4/code[2]" 0.0122796
cap "x2/x7.VSS" "x4/x5[6].SW" 0.0969855
cap "async_clk_sar" "x4/x5[6].SW" 0.0363624
cap "async_setb_delay_ctrl_code[0]" "x2/x7.VSS" 0.00449125
cap "x4/code[2]" "x2/x7.VSS" 1.49044
cap "async_clk_sar" "x4/code[2]" 0.019815
cap "x4/x6.delay_signal" "x2/x7.VSS" 0.107949
cap "async_resetb_delay_ctrl_code[0]" "x4/x6.VDD" 0.0027634
cap "x4/code[1]" "x4/x6.VDD" 0.0029743
cap "async_resetb_delay_ctrl_code[0]" "x4/x5[6].SW" 0.00851604
cap "async_setb_delay_ctrl_code[0]" "x4/x6.VDD" 0.00101546
cap "x4/code[1]" "x4/x5[6].SW" 0.0137867
cap "x4/code[2]" "async_resetb_delay_ctrl_code[0]" 0.0404363
cap "async_setb_delay_ctrl_code[0]" "x4/x5[6].SW" 0.00793078
cap "x4/x6.delay_signal" "async_resetb_delay_ctrl_code[0]" 0.005137
cap "x2/x4[2].VSS" "x4/code[1]" 1.5601
cap "x2/x4[2].VSS" "x4/x5[6].VDD" 0.176476
cap "x4/code[1]" "x4/code[0]" 2.13952
cap "async_setb_delay_ctrl_code[0]" "x4/x5[5].SW" 0.00793078
cap "x4/code[0]" "x4/x5[6].VDD" 0.0405721
cap "x4/code[1]" "x4/x5[5].SW" 0.0137867
cap "async_setb_delay_ctrl_code[1]" "x4/code[1]" 0.104432
cap "x2/x4[2].VSS" "x4/code[0]" 0.696032
cap "x4/code[1]" "async_clk_sar" 0.0190405
cap "x4/x4[3].delay_signal" "async_setb_delay_ctrl_code[0]" 0.00705789
cap "x4/x4[3].delay_signal" "x4/code[1]" 6.17151
cap "x2/x4[2].VSS" "x4/x5[5].SW" 0.115624
cap "async_setb_delay_ctrl_code[1]" "x2/x4[2].VSS" 0.0344303
cap "x4/code[0]" "x4/x5[5].SW" 0.00851604
cap "x4/x4[3].delay_signal" "x2/x4[2].VSS" 0.689126
cap "x4/x4[3].delay_signal" "x4/code[0]" 0.00845088
cap "x4/code[1]" "async_setb_delay_ctrl_code[0]" 0.0347347
cap "async_clk_sar" "x4/x5[5].SW" 0.0363624
cap "async_setb_delay_ctrl_code[0]" "x4/x5[6].VDD" 0.00343619
cap "x4/code[1]" "x4/x5[6].VDD" 0.0435447
cap "x2/x4[2].VSS" "async_setb_delay_ctrl_code[0]" 0.0380176
cap "x27/Q_N" "x4/x5[3].SW" 0.00941684
cap "x4/x5[4].VDD" "x27/a_1545_47#" 0.755821
cap "x27/Q_N" "x4/a_15703_1340#" 0.464283
cap "x4/a_15703_1681#" "x27/a_1113_329#" 0.0173296
cap "x4/x5[3].SW" "x27/a_2136_47#" 0.0118569
cap "x4/x5[3].delay_signal" "x27/RESET_B" 0.186785
cap "x4/x5[3].SW" "async_setb_delay_ctrl_code[0]" 0.00396539
cap "x27/a_1341_413#" "x4/a_15703_1681#" 0.0238129
cap "x4/a_15703_1340#" "x27/a_2136_47#" 1.14796
cap "x27/Q_N" "x4/x5[4].VDD" 1.38927
cap "x4/OUT" "x27/a_1255_47#" 0.076148
cap "x4/a_15703_1681#" "x27/SET_B" 0.0574638
cap "x27/a_648_21#" "x4/a_15703_1681#" 0.00784041
cap "x27/a_27_47#" "x4/OUT" 0.00276023
cap "x27/RESET_B" "x2/x4[0].VSS" 3.95759
cap "x27/a_2136_47#" "x4/x5[4].VDD" 3.00636
cap "x4/x5[4].VDD" "async_setb_delay_ctrl_code[0]" 0.00830208
cap "x4/a_15703_1681#" "x4/OUT" 9.07115
cap "x4/x5[3].delay_signal" "x27/SET_B" 0.00288527
cap "x4/a_15703_1681#" "async_clk_sar" 1.3958
cap "x2/x4[0].VSS" "x27/a_1113_329#" 0.0345974
cap "x4/a_15703_1340#" "x27/a_1255_47#" 0.210275
cap "x27/a_27_47#" "x4/a_15703_1340#" 0.021996
cap "x27/a_1663_329#" "x4/x5[4].VDD" 0.139746
cap "x4/x5[3].delay_signal" "x4/OUT" 0.182565
cap "x4/x5[3].delay_signal" "async_clk_sar" 0.0355369
cap "x4/code[0]" "x4/OUT" 0.179203
cap "x4/a_15703_1340#" "x4/a_15703_1681#" -3.69467
cap "x27/a_1255_47#" "x4/x5[4].VDD" 0.656853
cap "x27/SET_B" "x2/x4[0].VSS" 0.412956
cap "x27/a_27_47#" "x4/x5[4].VDD" 0.0839099
cap "x4/a_15703_1340#" "x27/a_1160_47#" 0.0902927
cap "x4/code[0]" "async_clk_sar" 0.000331955
cap "x4/OUT" "x27/a_1429_21#" 0.310873
cap "x4/a_15703_1681#" "x27/a_942_21#" 0.991959
cap "x27/a_193_47#" "x4/a_15703_1681#" 0.0471991
cap "x4/code[0]" "x4/x5[3].SW" 0.00425802
cap "x4/OUT" "x2/x4[0].VSS" 2.65256
cap "x4/a_15703_1681#" "x4/x5[4].VDD" 32.9939
cap "x4/x5[4].VDD" "x27/a_1160_47#" 0.110009
cap "x2/x4[0].VSS" "async_clk_sar" 0.00658049
cap "x4/x5[3].SW" "x27/a_1429_21#" 0.000355645
cap "x4/x5[3].delay_signal" "x27/a_942_21#" 0.00647663
cap "x4/x5[3].delay_signal" "x4/x5[4].VDD" 12.6663
cap "x4/x5[3].SW" "x2/x4[0].VSS" 0.0771894
cap "x4/a_15703_1340#" "x27/a_1429_21#" 0.812877
cap "x8/X" "x4/x5[4].VDD" 3.85308
cap "x8/S" "x4/x5[4].VDD" 0.711573
cap "x4/code[0]" "x4/x5[4].VDD" 0.0420944
cap "x4/a_15703_1340#" "x2/x4[0].VSS" 44.3125
cap "x27/a_942_21#" "x2/x4[0].VSS" 1.82708
cap "x27/a_1429_21#" "x4/x5[4].VDD" 3.53383
cap "x27/a_193_47#" "x2/x4[0].VSS" 0.208133
cap "x4/OUT" "x27/RESET_B" 1.04317
cap "x2/x4[0].VSS" "x4/x5[4].VDD" 8.31717
cap "x4/a_15703_1681#" "x27/Q" 5.36099
cap "x2/x4[0].VSS" "x27/a_1364_47#" 0.0473719
cap "x4/x5[3].delay_signal" "x27/Q" 0.0572288
cap "x4/x5[3].SW" "x27/RESET_B" 0.0204522
cap "x4/a_15703_1340#" "x27/RESET_B" 3.36908
cap "x4/OUT" "x27/SET_B" 0.477715
cap "x4/x5[3].delay_signal" "x27/a_1545_47#" 0.0256556
cap "x27/Q_N" "x4/a_15703_1681#" 0.371287
cap "x27/Q" "x2/x4[0].VSS" 2.20692
cap "x27/RESET_B" "x4/x5[4].VDD" 3.94795
cap "x4/a_15703_1681#" "x27/a_2136_47#" 0.852856
cap "x4/OUT" "async_clk_sar" -0.408134
cap "x27/Q_N" "x4/x5[3].delay_signal" 0.0283188
cap "x2/x4[0].VSS" "x27/a_1545_47#" 0.911797
cap "x4/a_15703_1340#" "x27/SET_B" 1.04797
cap "x27/a_648_21#" "x4/a_15703_1340#" 0.0295898
cap "x27/a_1341_413#" "x4/x5[4].VDD" 0.0347201
cap "x4/x5[3].delay_signal" "x27/a_2136_47#" 0.0394134
cap "x4/x5[3].SW" "async_clk_sar" 0.0363624
cap "x4/a_15703_1340#" "x4/OUT" 9.82806
cap "x4/x5[3].delay_signal" "async_setb_delay_ctrl_code[0]" 0.00523968
cap "x27/a_1663_329#" "x4/a_15703_1681#" 0.0876558
cap "x27/SET_B" "x4/x5[4].VDD" 1.82262
cap "x27/a_648_21#" "x4/x5[4].VDD" 0.105615
cap "x27/Q_N" "x2/x4[0].VSS" 1.35826
cap "x4/code[0]" "async_setb_delay_ctrl_code[0]" 0.136302
cap "x4/OUT" "x27/a_942_21#" 0.396466
cap "x4/a_15703_1681#" "x27/a_1255_47#" 0.121414
cap "x27/a_27_47#" "x4/a_15703_1681#" 0.526001
cap "x27/a_2136_47#" "x2/x4[0].VSS" 2.78492
cap "x4/OUT" "x4/x5[4].VDD" 11.6314
cap "x8/a_439_47#" "x4/x5[4].VDD" 0.0702293
cap "x2/x4[0].VSS" "async_setb_delay_ctrl_code[0]" 0.0373361
cap "x4/x5[4].VDD" "async_clk_sar" 4.90143
cap "x4/x5[3].delay_signal" "x27/a_1255_47#" 0.00788396
cap "x4/a_15703_1340#" "x27/a_942_21#" 0.364123
cap "x27/a_193_47#" "x4/a_15703_1340#" 0.0377179
cap "x4/x5[3].SW" "x4/x5[4].VDD" 0.539511
cap "x8/a_218_47#" "x4/x5[4].VDD" 0.203279
cap "x8/A0" "x4/x5[4].VDD" 0.488162
cap "x27/a_1663_329#" "x2/x4[0].VSS" 0.122636
cap "x4/a_15703_1340#" "x4/x5[4].VDD" -0.0982044
cap "x27/a_1255_47#" "x2/x4[0].VSS" 0.60168
cap "x27/a_942_21#" "x4/x5[4].VDD" 1.28857
cap "x27/a_193_47#" "x4/x5[4].VDD" 0.101
cap "x27/a_27_47#" "x2/x4[0].VSS" 0.193259
cap "x4/a_15703_1340#" "x27/a_1364_47#" 0.042868
cap "x8/a_218_374#" "x4/x5[4].VDD" 0.254517
cap "x4/OUT" "x27/Q" 0.304188
cap "x4/a_15703_1681#" "x27/a_1429_21#" 0.831771
cap "x4/code[0]" "x4/x5[3].delay_signal" 4.45062
cap "x4/a_15703_1681#" "x2/x4[0].VSS" -0.383234
cap "x4/x5[4].VDD" "x27/a_1364_47#" 0.0294047
cap "x4/x5[3].SW" "x27/Q" 0.0132286
cap "x4/x5[3].delay_signal" "x27/a_1429_21#" 0.00895828
cap "x4/OUT" "x27/a_1545_47#" 0.0337756
cap "x4/a_15703_1681#" "x27/VPWR" 0.00216736
cap "x4/x5[3].delay_signal" "x2/x4[0].VSS" 2.76069
cap "x4/a_15703_1340#" "x27/Q" 1.25498
cap "x4/code[0]" "x2/x4[0].VSS" 0.346594
cap "x8/a_76_199#" "x4/x5[4].VDD" 2.67378
cap "x27/Q_N" "x4/OUT" 0.12219
cap "x27/a_1429_21#" "x2/x4[0].VSS" 2.85391
cap "x4/a_15703_1340#" "x27/a_1545_47#" 0.485637
cap "x27/Q" "x4/x5[4].VDD" 16.9923
cap "x4/OUT" "x27/a_2136_47#" 0.366792
cap "x4/a_15703_1681#" "x27/RESET_B" 3.835
cap "x27/Q" "x4/x5[1].VDD" 29.0323
cap "async_clk_sar" "x27/a_2136_47#" 0.0147038
cap "x27/RESET_B" "x27/Q_N" 33.0463
cap "x27/a_648_21#" "x4/OUT" 0.00310312
cap "x27/a_942_21#" "x27/a_27_47#" -0.0997119
cap "x27/a_1255_47#" "x27/a_193_47#" 2.84217e-14
cap "x27/RESET_B" "x27/a_474_413#" 0.0170417
cap "x27/SET_B" "x4/x5[1].VDD" 0.988943
cap "x27/a_1255_47#" "x8/a_76_199#" 0.0188294
cap "x27/a_193_47#" "x2/x3[0].VSS" 2.46514
cap "x2/x3[0].VSS" "x8/a_76_199#" 2.92178
cap "x4/a_15703_1681#" "x4/OUT" 0.0794467
cap "x27/a_1429_21#" "x4/a_15703_1681#" 0.154325
cap "x27/RESET_B" "x4/OUT" -3.02945
cap "x8/a_439_47#" "x4/x5[1].VDD" 0.060789
cap "x4/x5[1].delay_signal" "x2/x3[0].VSS" 0.512651
cap "x27/RESET_B" "x27/a_1429_21#" 36.5272
cap "async_clk_sar" "x27/Q" 0.0160697
cap "x27/a_193_47#" "x27/Q_N" -0.0457121
cap "x4/a_15703_1340#" "x2/x3[0].VSS" 13.3771
cap "async_clk_sar" "x4/x5[1].VDD" 2.31921
cap "x8/a_218_47#" "x2/x3[0].VSS" 0.342823
cap "x27/a_27_47#" "x8/A0" 1.6057
cap "x8/a_439_47#" "async_clk_sar" 0.119856
cap "x8/S" "x8/A0" 0.546881
cap "x8/a_76_199#" "x3/a_76_199#" 0.260979
cap "x27/a_942_21#" "x27/Q" 0.631724
cap "x27/a_193_47#" "x4/OUT" 0.0704507
cap "x27/a_27_47#" "x4/a_15703_1681#" 0.518384
cap "x27/RESET_B" "x27/a_27_47#" 0.149441
cap "x27/a_942_21#" "x27/SET_B" 5.61902
cap "x27/a_1429_21#" "x27/a_193_47#" -0.20613
cap "x27/a_942_21#" "x4/x5[1].VDD" 24.6753
cap "x27/a_1429_21#" "x8/a_76_199#" 0.0386025
cap "x27/a_1255_47#" "x2/x3[0].VSS" 7.07461
cap "x27/RESET_B" "x8/S" -0.00836087
cap "x27/Q" "x8/a_535_374#" 0.0707435
cap "x4/x5[1].delay_signal" "x4/OUT" 0.477273
cap "x27/RESET_B" "x4/x5[1].SW" 0.0186698
cap "x27/a_1429_21#" "x4/x5[1].delay_signal" 0.0208138
cap "x8/a_535_374#" "x4/x5[1].VDD" 0.0743528
cap "x27/a_2136_47#" "x27/RESET_B" 65.4895
cap "x27/SET_B" "x27/a_1545_47#" 5.15347
cap "x27/a_1545_47#" "x4/x5[1].VDD" 5.05549
cap "x27/a_648_21#" "x27/Q" 0.215662
cap "x27/a_1255_47#" "x8/X" 0.273609
cap "x4/OUT" "x4/a_15703_1340#" 0.299205
cap "x27/a_788_47#" "x27/SET_B" 0.95799
cap "x2/x3[0].VSS" "x8/X" -6.76138
cap "async_clk_sar" "x27/a_942_21#" 0.265655
cap "x27/a_1429_21#" "x4/a_15703_1340#" 0.119666
cap "x27/Q_N" "x2/x3[0].VSS" 0.65728
cap "x27/Q" "x8/A0" 7.75405
cap "x27/SET_B" "x27/a_648_21#" 1.18826
cap "x27/a_193_47#" "x27/a_27_47#" 2.84217e-14
cap "x27/SET_B" "x8/A0" 0.099713
cap "x27/a_648_21#" "x4/x5[1].VDD" 0.424396
cap "x27/a_193_47#" "x8/S" 0.120572
cap "x27/a_27_47#" "x8/a_76_199#" 0.0640004
cap "x27/Q" "x4/a_15703_1681#" 4.79641
cap "x4/x5[1].VDD" "x8/A0" 10.2996
cap "x27/RESET_B" "x27/Q" 159.527
cap "x27/a_1255_47#" "x4/OUT" 0.00848311
cap "x27/SET_B" "x4/a_15703_1681#" 0.0294247
cap "x27/a_2136_47#" "x27/a_193_47#" -0.156655
cap "x4/a_15703_1681#" "x4/x5[1].VDD" 15.6699
cap "x27/RESET_B" "x27/SET_B" 1.34799
cap "x4/OUT" "x2/x3[0].VSS" 29.3836
cap "x27/SET_B" "x27/a_1160_47#" 1.36043
cap "x27/RESET_B" "x4/x5[1].VDD" 5.14958
cap "x27/a_1429_21#" "x2/x3[0].VSS" 16.179
cap "x27/a_1160_47#" "x4/x5[1].VDD" 0.129957
cap "x27/Q" "x27/a_1341_413#" 0.277133
cap "x8/a_218_374#" "x2/x3[0].VSS" -0.33719
cap "x27/SET_B" "x27/a_1341_413#" 0.369775
cap "x27/a_27_47#" "x4/a_15703_1340#" 0.00506327
cap "async_clk_sar" "x8/A0" 0.159555
cap "x27/a_1341_413#" "x4/x5[1].VDD" 0.612667
cap "x4/OUT" "x27/Q_N" 0.0162418
cap "x27/a_193_47#" "x27/Q" 0.14231
cap "x27/RESET_B" "x4/code[0]" 0.00899455
cap "x27/Q" "x8/a_76_199#" 57.4604
cap "async_clk_sar" "x27/RESET_B" 0.0148027
cap "x27/SET_B" "x27/a_193_47#" 2.12597
cap "x27/a_27_47#" "x2/x3[0].VSS" 1.58167
cap "x27/a_193_47#" "x4/x5[1].VDD" 12.1526
cap "x27/SET_B" "x8/a_76_199#" 2.849
cap "x27/a_942_21#" "x8/A0" 0.0337836
cap "x27/Q" "x4/x5[1].delay_signal" 0.37325
cap "x4/x5[1].VDD" "x8/a_76_199#" 23.1706
cap "x2/x3[0].VSS" "x8/S" 0.525331
cap "async_clk_sar" "x3/a_439_47#" 0.0226786
cap "x27/SET_B" "x4/x5[1].delay_signal" 0.118964
cap "x27/a_942_21#" "x4/a_15703_1681#" 0.720981
cap "x27/a_1429_21#" "x4/OUT" 0.183299
cap "x4/x5[1].delay_signal" "x4/x5[1].VDD" 0.180256
cap "x27/RESET_B" "x27/a_942_21#" 11.958
cap "x27/SET_B" "x27/a_381_47#" 0.0245042
cap "x27/a_2136_47#" "x2/x3[0].VSS" -0.847088
cap "x27/a_1364_47#" "x2/x3[0].VSS" 0.12813
cap "x27/SET_B" "x4/a_15703_1340#" 1.18948
cap "x27/Q" "x8/a_218_47#" 1.1755
cap "x27/a_27_47#" "x27/Q_N" -1.38778e-17
cap "x27/a_1663_329#" "x2/x3[0].VSS" 0.403463
cap "async_clk_sar" "x8/a_76_199#" 3.46589
cap "x27/SET_B" "x8/a_218_47#" 0.0298675
cap "x8/a_218_47#" "x4/x5[1].VDD" -0.0415968
cap "x27/a_1255_47#" "x27/Q" 0.892476
cap "x3/a_218_47#" "async_clk_sar" 0.0355853
cap "x27/Q" "x2/x3[0].VSS" 35.3513
cap "x27/CLK" "x4/x5[1].VDD" -0.000958167
cap "x27/a_27_47#" "x4/OUT" 0.0208326
cap "x4/OUT" "x8/S" -0.000311471
cap "x27/a_942_21#" "x27/a_193_47#" -7.10543e-15
cap "x27/a_1429_21#" "x27/a_27_47#" 7.10543e-15
cap "x27/a_1255_47#" "x27/SET_B" 16.252
cap "x27/RESET_B" "x27/a_648_21#" 0.0141654
cap "x27/a_1255_47#" "x4/x5[1].VDD" 23.4381
cap "x27/a_942_21#" "x8/a_76_199#" 0.0219736
cap "x27/SET_B" "x2/x3[0].VSS" 76.9188
cap "x27/a_1429_21#" "x8/S" 2.51084
cap "x2/x3[0].VSS" "x4/x5[1].VDD" -313.841
cap "x27/Q" "x27/a_892_329#" 0.0605282
cap "x27/a_942_21#" "x4/x5[1].delay_signal" 0.0131826
cap "x27/a_2136_47#" "x4/OUT" 15.0416
cap "x27/RESET_B" "x4/a_15703_1681#" 0.229295
cap "x8/a_439_47#" "x2/x3[0].VSS" -0.0131447
cap "async_clk_sar" "x8/a_218_47#" 0.83883
cap "x27/Q" "x8/X" 30.2914
cap "x27/a_1545_47#" "x8/a_76_199#" 0.0116782
cap "x27/Q" "x27/Q_N" 3.20576
cap "async_clk_sar" "x27/CLK" 0.0343072
cap "x27/a_582_47#" "x27/SET_B" 0.00776142
cap "x27/a_474_413#" "x27/Q" 0.0255819
cap "x4/x5[1].VDD" "x8/X" 54.4408
cap "x27/SET_B" "x27/Q_N" 0.82188
cap "async_clk_sar" "x27/a_1255_47#" 0.0308947
cap "x27/Q" "x3/a_76_199#" 0.0312565
cap "x4/code[0]" "x2/x3[0].VSS" 0.205618
cap "async_clk_sar" "x2/x3[0].VSS" 44.9999
cap "x27/Q_N" "x4/x5[1].VDD" 3.84672
cap "x27/SET_B" "x27/a_474_413#" 0.0331542
cap "x27/a_193_47#" "x8/A0" 2.68012
cap "x27/Q" "x4/OUT" 2.28237
cap "x27/a_27_47#" "x8/S" 0.0880468
cap "x8/a_76_199#" "x8/A0" 6.7192
cap "x27/a_1429_21#" "x27/Q" 6.72692
cap "x27/SET_B" "x4/OUT" 0.841288
cap "x27/RESET_B" "x27/a_193_47#" 3.04582
cap "x27/a_2136_47#" "x27/a_27_47#" -1.38778e-17
cap "x4/OUT" "x4/x5[1].VDD" 25.0354
cap "x27/a_942_21#" "x27/a_1255_47#" -0.336461
cap "x27/a_1429_21#" "x27/SET_B" 4.47977
cap "x27/a_1429_21#" "x4/x5[1].VDD" 60.4246
cap "x27/a_942_21#" "x2/x3[0].VSS" 8.08407
cap "x27/Q" "x8/a_218_374#" 1.63598
cap "async_clk_sar" "x8/X" 22.9145
cap "x27/SET_B" "x8/a_218_374#" 0.173904
cap "x27/Q" "x27/a_1113_329#" 0.598108
cap "x27/RESET_B" "x4/x5[1].delay_signal" 0.471183
cap "x8/a_218_374#" "x4/x5[1].VDD" 0.654197
cap "x27/RESET_B" "x27/a_381_47#" 0.000918102
cap "async_clk_sar" "x3/a_76_199#" 0.0896664
cap "x27/a_1545_47#" "x2/x3[0].VSS" 6.12081
cap "x27/a_1113_329#" "x4/x5[1].VDD" 0.435397
cap "x8/a_218_47#" "x8/A0" 0.616142
cap "x27/a_27_47#" "x27/Q" 0.649893
cap "async_clk_sar" "x4/OUT" 0.0201046
cap "x4/OUT" "x4/code[0]" 0.179203
cap "x27/RESET_B" "x4/a_15703_1340#" 0.225664
cap "x27/Q" "x8/S" 21.0668
cap "async_clk_sar" "x27/a_1429_21#" 0.0539195
cap "x27/a_942_21#" "x27/Q_N" -8.88178e-16
cap "x27/SET_B" "x27/a_27_47#" 1.39107
cap "x27/SET_B" "x8/S" 0.176129
cap "x27/a_27_47#" "x4/x5[1].VDD" 9.29546
cap "x27/a_1255_47#" "x8/A0" 0.138572
cap "x27/a_193_47#" "x8/a_76_199#" 0.0703701
cap "x27/Q" "x4/x5[1].SW" 0.125413
cap "x4/x5[1].VDD" "x8/S" 14.768
cap "x2/x3[0].VSS" "x8/A0" 2.07787
cap "x27/a_2136_47#" "x27/Q" 7.13745
cap "x27/a_942_21#" "x4/OUT" 0.440431
cap "x4/x5[1].SW" "x4/x5[1].VDD" 0.154443
cap "x27/a_2136_47#" "x27/SET_B" 0.877965
cap "x27/RESET_B" "x27/a_1255_47#" 1.33144
cap "x27/SET_B" "x27/a_1364_47#" 0.69142
cap "x27/a_2136_47#" "x4/x5[1].VDD" 21.6787
cap "x27/RESET_B" "x2/x3[0].VSS" 97.9502
cap "x27/a_1364_47#" "x4/x5[1].VDD" 0.141237
cap "x27/Q" "x27/a_1663_329#" 0.4676
cap "x8/A0" "x8/X" 0.133695
cap "x27/a_1341_413#" "x2/x3[0].VSS" 0.25105
cap "x27/a_1663_329#" "x4/x5[1].VDD" 1.16272
cap "async_clk_sar" "x8/S" 0.964381
cap "x27/SET_B" "x27/Q" 0.666023
cap "x27/a_1113_329#" "x2/x2.VSS" 4.45422
cap "x27/a_474_413#" "x2/x2.VSS" 27.1727
cap "x8/S" "x8/a_535_374#" 0.483685
cap "x2/x2.VSS" "x27/a_2136_47#" 0.916154
cap "x27/a_193_47#" "x27/a_2136_47#" -0.00264095
cap "x27/a_474_413#" "x27/Q" 0.113481
cap "x27/CLK" "x27/a_942_21#" 2.21396
cap "x3/a_218_47#" "x27/CLK" 0.440391
cap "x27/a_1663_329#" "x27/CLK" 0.000743545
cap "x27/Q_N" "x8/S" 0.49832
cap "x27/a_648_21#" "x3/a_76_199#" 0.519929
cap "x27/a_27_47#" "x27/CLK" 100.634
cap "x27/a_474_413#" "x8/A0" 0.051492
cap "x27/a_1364_47#" "x8/S" 0.0143133
cap "x27/a_1113_329#" "x4/x5[0].VDD" 3.03218
cap "x27/a_474_413#" "x4/x5[0].VDD" 16.6217
cap "async_clk_sar" "x2/x2.VSS" -1.70944
cap "x27/CLK" "x3/a_535_374#" 0.492746
cap "x3/a_76_199#" "x27/CLK" 9.98289
cap "x2/x2.VSS" "x27/a_942_21#" 10.8537
cap "x27/SET_B" "x27/a_1255_47#" -0.0287411
cap "x27/a_1663_329#" "x2/x2.VSS" 0.2469
cap "x3/a_218_47#" "x2/x2.VSS" 1.07813
cap "x27/a_193_47#" "x27/a_942_21#" -0.00776475
cap "x27/a_27_47#" "x2/x2.VSS" 47.9706
cap "x27/SET_B" "x27/a_648_21#" 2.84217e-14
cap "x27/a_193_47#" "x27/a_27_47#" -0.00406005
cap "x27/a_558_413#" "x27/CLK" 0.507014
cap "x8/a_218_47#" "x27/CLK" 0.10171
cap "x27/CLK" "x8/a_76_199#" 0.743353
cap "x27/Q" "x27/a_942_21#" 0.0237191
cap "x3/a_218_47#" "x27/Q" 1.1755
cap "x27/a_27_47#" "x27/Q" 1.21752
cap "x8/S" "x27/a_1255_47#" 5.43355
cap "x8/A0" "x27/a_942_21#" 0.0103681
cap "x27/a_1341_413#" "x8/S" 0.513711
cap "x3/a_218_47#" "x8/A0" 0.608172
cap "x2/x2.VSS" "x3/a_535_374#" 0.49278
cap "x3/a_76_199#" "x2/x2.VSS" 20.3459
cap "x27/SET_B" "x27/CLK" 0.597128
cap "x27/a_27_47#" "x8/A0" 1.44143
cap "x27/a_193_47#" "x3/a_76_199#" 0.132617
cap "x27/a_648_21#" "x8/S" 22.222
cap "x4/x5[0].VDD" "x27/a_942_21#" 13.4017
cap "x3/a_218_47#" "x4/x5[0].VDD" -0.495157
cap "x27/a_558_413#" "x2/x2.VSS" 1.52379
cap "x8/a_76_199#" "x2/x2.VSS" 4.50541
cap "x8/a_218_47#" "x2/x2.VSS" 0.261798
cap "x27/a_27_47#" "x4/x5[0].VDD" 31.306
cap "x27/a_788_47#" "x2/x2.VSS" 8.61455
cap "x27/Q" "x3/a_76_199#" 57.1166
cap "x8/S" "x4/OUT" 0.114517
cap "x8/S" "x27/CLK" 11.9994
cap "x8/A0" "x3/a_76_199#" 2.72023
cap "x27/SET_B" "x27/a_1429_21#" -0.0399097
cap "x2/x2.VSS" "x27/RESET_B" 0.472055
cap "x27/a_193_47#" "x27/RESET_B" -0.00345455
cap "x8/X" "x8/S" 1.3289
cap "x27/Q" "x8/a_76_199#" 3.21281
cap "x27/SET_B" "x2/x2.VSS" 15.31
cap "x27/SET_B" "x27/a_193_47#" 0.160633
cap "x27/a_381_47#" "x8/S" 2.29069
cap "x3/a_76_199#" "x4/x5[0].VDD" 8.64562
cap "x27/a_582_47#" "x8/S" 0.469254
cap "x27/SET_B" "x27/Q" 0.0250988
cap "x8/S" "x27/a_1429_21#" 4.13952
cap "x4/x5[0].VDD" "x8/a_76_199#" 3.52638
cap "x2/x2.VSS" "x8/a_535_374#" 0.0218125
cap "x8/S" "x2/x2.VSS" 91.0671
cap "x27/a_788_47#" "x4/x5[0].VDD" 3.68855
cap "x27/SET_B" "x8/A0" 0.558375
cap "x27/a_193_47#" "x8/S" 35.1873
cap "x27/a_1545_47#" "x2/x2.VSS" 1.15334
cap "x27/Q_N" "x2/x2.VSS" 0.970895
cap "x27/Q" "x8/a_535_374#" 0.710556
cap "x27/a_1364_47#" "x2/x2.VSS" 0.0891938
cap "x27/SET_B" "x4/x5[0].VDD" 12.8919
cap "x27/Q" "x8/S" 18.7896
cap "x27/a_193_47#" "x27/Q_N" -0.00192708
cap "x8/S" "x3/a_218_374#" 0.698542
cap "x27/CLK" "x3/a_439_47#" 0.633968
cap "x8/S" "x8/A0" 16.122
cap "x27/CLK" "x27/a_1255_47#" 0.0321871
cap "x27/a_892_329#" "x8/S" 1.9427
cap "x4/x5[0].VDD" "x8/a_535_374#" 0.225651
cap "x8/S" "x4/x5[0].VDD" 0.127647
cap "x27/a_474_413#" "x3/a_76_199#" 0.0417412
cap "x27/a_648_21#" "x27/CLK" 2.77316
cap "x27/a_1160_47#" "x8/S" 1.38268
cap "x2/x2.VSS" "x3/a_439_47#" 0.972948
cap "x8/X" "x27/CLK" 0.15992
cap "x2/x2.VSS" "x27/a_1255_47#" 3.32251
cap "x27/a_1341_413#" "x2/x2.VSS" 0.204568
cap "x27/a_193_47#" "x27/a_1255_47#" -0.0109897
cap "x27/a_27_47#" "x27/a_942_21#" -0.0358917
cap "x27/a_648_21#" "x2/x2.VSS" 20.5297
cap "x27/Q" "x3/a_439_47#" 0.0148265
cap "x27/a_381_47#" "x27/CLK" 4.44719
cap "x8/A0" "x3/a_439_47#" 0.269495
cap "x8/S" "x8/a_218_374#" 0.577311
cap "x27/a_648_21#" "x27/Q" 0.0699782
cap "x27/CLK" "x27/a_1429_21#" 0.0141177
cap "x27/a_1113_329#" "x8/S" 2.73439
cap "x8/a_439_47#" "x27/CLK" 0.071736
cap "x4/x5[0].VDD" "x3/a_439_47#" -0.0136128
cap "x27/CLK" "x2/x2.VSS" 120.251
cap "x8/X" "x2/x2.VSS" 1.43058
cap "x27/a_27_47#" "x3/a_76_199#" 0.370712
cap "x27/a_193_47#" "x27/CLK" 10.9464
cap "x27/a_474_413#" "x8/S" 11.941
cap "x8/S" "x27/a_2136_47#" 0.60314
cap "x27/a_381_47#" "x2/x2.VSS" 13.4304
cap "x27/a_648_21#" "x4/x5[0].VDD" 29.4107
cap "x27/a_27_47#" "x8/a_76_199#" 0.0723185
cap "x27/Q" "x8/X" 0.00758605
cap "x27/a_582_47#" "x2/x2.VSS" 1.32256
cap "x27/Q" "x27/CLK" 25.845
cap "x27/CLK" "x3/a_218_374#" 0.597956
cap "x27/a_193_47#" "x27/a_1429_21#" -0.0143302
cap "x2/x2.VSS" "x27/a_1429_21#" 4.1411
cap "x8/A0" "x27/CLK" 3.17688
cap "x27/a_381_47#" "x27/Q" 0.197893
cap "x8/a_439_47#" "x2/x2.VSS" -0.363989
cap "x27/a_193_47#" "x2/x2.VSS" 54.2164
cap "x27/SET_B" "x27/a_27_47#" -0.0206052
cap "x27/a_892_329#" "x27/CLK" 0.279579
cap "x27/CLK" "x4/x5[0].VDD" 67.4142
cap "x3/a_76_199#" "x8/a_76_199#" 0.260979
cap "x8/a_439_47#" "x27/Q" 0.113559
cap "x27/Q" "x2/x2.VSS" 116.526
cap "x27/a_193_47#" "x27/Q" 2.42483
cap "x8/S" "x27/a_942_21#" 17.2491
cap "x27/a_381_47#" "x4/x5[0].VDD" 0.86458
cap "x2/x2.VSS" "x3/a_218_374#" 0.761483
cap "x27/a_1663_329#" "x8/S" 0.373686
cap "x8/A0" "x2/x2.VSS" 300.917
cap "x8/a_439_47#" "x8/A0" 2.0081
cap "x27/a_193_47#" "x8/A0" 0.00534435
cap "x27/SET_B" "x3/a_76_199#" 0.854683
cap "x27/a_27_47#" "x8/S" 37.0436
cap "x27/a_892_329#" "x2/x2.VSS" 0.771207
cap "x8/a_439_47#" "x4/x5[0].VDD" -0.0926409
cap "x4/x5[0].VDD" "x2/x2.VSS" -422.365
cap "x27/Q" "x3/a_218_374#" 1.40823
cap "x27/a_193_47#" "x4/x5[0].VDD" 17.0139
cap "x27/Q" "x8/A0" 41.6764
cap "x27/a_1160_47#" "x2/x2.VSS" 3.979
cap "x27/SET_B" "x27/a_788_47#" 0.0312294
cap "x8/S" "x3/a_535_374#" 0.187388
cap "x8/S" "x3/a_76_199#" 17.1487
cap "x27/Q" "x4/x5[0].VDD" 10.7988
cap "x27/a_558_413#" "x8/S" 0.651197
cap "x27/a_1113_329#" "x27/CLK" 0.00691243
cap "x8/S" "x8/a_76_199#" 5.3666
cap "x8/A0" "x4/x5[0].VDD" 6.79372
cap "x27/a_474_413#" "x27/CLK" 3.62585
cap "x27/a_788_47#" "x8/S" 8.78974
cap "x2/x2.VSS" "x8/a_218_374#" 0.306243
cap "x8/S" "x27/RESET_B" 0.412957
cap "x27/a_892_329#" "x4/x5[0].VDD" 0.946944
cap "x27/a_1160_47#" "x4/x5[0].VDD" 1.6881
cap "x27/SET_B" "x8/S" 31.1936
cap "x4/a_9918_2268#" "x4/IN" 0.0563282
cap "x4/a_9918_2544#" "x4/VDD" -2.50666
cap "x4/VDD" "x4/a_9918_2268#" -0.601809
cap "x4/x11.Y" "x4/IN" 0.00907276
cap "x4/IN" "x4/x10.Y" 0.0108886
cap "x4/a_9830_2682#" "x4/IN" 29.4066
cap "x4/VDD" "x4/IN" 346.71
cap "x4/x8.output_stack" "x4/IN" 0.0134513
cap "x4/VDD" "x4/a_9830_2682#" 2.02449
cap "x4/code_offset" "x4/IN" 0.213155
cap "x4/x8.output_stack" "x4/VDD" -0.185946
cap "x4/a_9918_2544#" "x4/IN" 18.913
cap "x4/x10.Y" "x4/IN" 1.18679
cap "x4/VDD" "x4/IN" 535.81
cap "x4/x6.VDD" "async_clk_sar" 552.102
cap "async_clk_sar" "x4/x5[6].VDD" 552.11
cap "x4/x2.VSS" "x4/x5[4].VDD" 4.58836
cap "x4/a_15703_1681#" "async_clk_sar" 1.39191
cap "x4/x5[4].VDD" "async_clk_sar" 448.493
cap "x4/OUT" "async_clk_sar" -0.425561
cap "x4/x2.VSS" "async_clk_sar" 0.0019586
cap "x4/x5[3].delay_signal" "async_clk_sar" 0.00949658
cap "x4/x2.VSS" "x27/a_27_47#" 0.171722
cap "x4/x2.VSS" "x8/X" 1.60824
cap "x8/A0" "x4/x2.VSS" 1.14115
cap "x4/x5[1].VDD" "async_clk_sar" 10.5964
cap "x4/x2.VSS" "x27/SET_B" 1.26925
cap "x8/a_76_199#" "x4/x2.VSS" 13.24
cap "x4/x2.VSS" "x27/a_1341_413#" 0.0372687
cap "x4/x2.VSS" "x27/a_942_21#" 0.227171
cap "x4/x2.VSS" "x27/a_1545_47#" 0.0973209
cap "x4/x2.VSS" "x27/a_1429_21#" 0.42542
cap "x4/x2.VSS" "x27/a_193_47#" 0.908962
cap "x8/S" "x4/x2.VSS" 0.848451
cap "x4/x2.VSS" "async_clk_sar" 2.44249e-15
cap "x4/x2.VSS" "x27/a_1255_47#" 0.909805
cap "x4/x2.VSS" "x4/x5[1].VDD" -0.989565
cap "x8/a_76_199#" "x4/x2.VSS" 0.230437
cap "x4/x2.VSS" "x27/a_582_47#" 0.172953
cap "x3/a_535_374#" "x4/x2.VSS" 0.280029
cap "x8/A0" "x4/x2.VSS" 0.905352
cap "x4/x5[0].VDD" "x4/x2.VSS" -12.9726
cap "x27/a_648_21#" "x4/x2.VSS" 1.18877
cap "x4/x2.VSS" "x27/a_381_47#" 0.830353
cap "x27/a_193_47#" "x4/x2.VSS" 0.582868
cap "x3/a_218_47#" "x4/x2.VSS" 0.381539
cap "x8/S" "x4/x2.VSS" 3.09111
cap "x4/x2.VSS" "x27/a_892_329#" -2.49193e-17
cap "x3/a_76_199#" "x4/x2.VSS" 3.61848
cap "x4/x2.VSS" "x27/a_788_47#" 0.313308
cap "x27/a_942_21#" "x4/x2.VSS" 0.774893
cap "x3/a_218_374#" "x4/x2.VSS" 0.246438
cap "x27/a_474_413#" "x4/x2.VSS" 1.39437
cap "x3/a_439_47#" "x4/x2.VSS" 1.02306
cap "x27/a_27_47#" "x4/x2.VSS" 0.585234
cap "x27/Q" "x4/x2.VSS" 0.939514
cap "x4/x2.VSS" "x27/a_558_413#" 0.268785
cap "x27/CLK" "x4/x2.VSS" 6.41754
cap "x27/SET_B" "x4/x2.VSS" 0.0994358
merge "x2/x9.vss" "x3/VNB" -13090.9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 -124 0 0 -9790 -9434 -88557 -8330 0 0 0 0 -372270 -28684 0 0 0 0
merge "x3/VNB" "x3/A1"
merge "x3/A1" "x3/VGND"
merge "x3/VGND" "x3/a_505_21#"
merge "x3/a_505_21#" "a_2200_2017#"
merge "a_2200_2017#" "x8/VNB"
merge "x8/VNB" "x8/A1"
merge "x8/A1" "x8/VGND"
merge "x8/VGND" "x8/a_505_21#"
merge "x8/a_505_21#" "a_1373_2019#"
merge "a_1373_2019#" "x4/x3[0].VSS"
merge "x4/x3[0].VSS" "m1_2276_726#"
merge "m1_2276_726#" "m1_1816_726#"
merge "m1_1816_726#" "m1_1540_726#"
merge "m1_1540_726#" "x27/VNB"
merge "x27/VNB" "x27/VGND"
merge "x27/VGND" "m1_712_725#"
merge "m1_712_725#" "m1_1448_726#"
merge "m1_1448_726#" "m1_1172_726#"
merge "m1_1172_726#" "m1_1080_726#"
merge "m1_1080_726#" "m1_804_726#"
merge "m1_804_726#" "m1_620_726#"
merge "m1_620_726#" "x4/x4[0].VSS"
merge "x4/x4[0].VSS" "x10/VNB"
merge "x10/VNB" "x10/VGND"
merge "x10/VGND" "x4/x4[2].VSS"
merge "x4/x4[2].VSS" "m1_3_653#"
merge "m1_3_653#" "x4/x7.VSS"
merge "x4/x7.VSS" "x4/x2.VSS"
merge "x4/x2.VSS" "x4/VSS"
merge "x4/VSS" "x2/x3[0].VSS"
merge "x2/x3[0].VSS" "x2/x4[0].VSS"
merge "x2/x4[0].VSS" "x9/VNB"
merge "x9/VNB" "x9/VGND"
merge "x9/VGND" "x2/x2.VSS"
merge "x2/x2.VSS" "a_n125_n1753#"
merge "a_n125_n1753#" "x2/x4[2].VSS"
merge "x2/x4[2].VSS" "m1_n123_n1733#"
merge "m1_n123_n1733#" "x2/x7.VSS"
merge "x2/x7.VSS" "x2/VSS"
merge "x2/VSS" "vss"
merge "x2/x5[0].VDD" "x2/x5[1].VDD" -962.052 0 0 0 0 -112519 -3106 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -276 -554 -3864 -580 0 0 0 0 -60840 -1014 0 0 0 0
merge "x2/x5[1].VDD" "x2/x5[4].VDD"
merge "x2/x5[4].VDD" "x9/VPWR"
merge "x9/VPWR" "x9/VPB"
merge "x9/VPB" "x2/x5[6].VDD"
merge "x2/x5[6].VDD" "m1_n125_n2471#"
merge "m1_n125_n2471#" "w_n132_n2517#"
merge "w_n132_n2517#" "w_n645_n2733#"
merge "x3/A0" "x27/Q" -267.756 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "x27/Q" "li_157_1193#"
merge "x4/x5[1].VDD" "x4/x5[4].VDD" -10313.3 0 0 0 0 -2055239 -15200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60 0 0 -43231 -8844 -13623 -6370 0 0 0 0 -70232 -1188 0 0 0 0
merge "x4/x5[4].VDD" "x4/x5[6].VDD"
merge "x4/x5[6].VDD" "x3/VPWR"
merge "x3/VPWR" "x3/VPB"
merge "x3/VPB" "x27/D"
merge "x27/D" "m1_2130_1324#"
merge "m1_2130_1324#" "x8/VPWR"
merge "x8/VPWR" "x8/VPB"
merge "x8/VPB" "x27/VPWR"
merge "x27/VPWR" "x27/VPB"
merge "x27/VPB" "x10/VPWR"
merge "x10/VPWR" "x10/VPB"
merge "x10/VPB" "x4/x5[0].VDD"
merge "x4/x5[0].VDD" "m1_n125_1367#"
merge "m1_n125_1367#" "w_n667_1716#"
merge "x2/IN" "ready" -31.3139 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -658 -122 0 0 0 0 0 0 0 0 0 0
merge "x3/X" "x8/A0" -172.108 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8/A0" "li_1279_1920#"
merge "x4/IN" "async_clk_sar" -2896.56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -200110 -11770 0 0 0 0 0 0 0 0 0 0
merge "x2/code[3]" "async_setb_delay_ctrl_code[3]" -28.0308 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1088 -132 0 0 0 0 0 0 0 0 0 0
merge "x4/VDD" "x2/x6.VDD" -2009.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2244 -200 0 0 -9760 -2472 0 0 0 0
merge "x2/x6.VDD" "x2/VDD"
merge "x2/VDD" "vdd"
merge "vdd" "m2_n5830_n3534#"
merge "x2/x2.SW" "x2/x4[0].SW" -489.202 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -94497 -6970 0 0 0 0 0 0 0 0 0 0
merge "x2/x4[0].SW" "x2/code[0]"
merge "x2/code[0]" "x2/code[2]"
merge "x2/code[2]" "async_setb_delay_ctrl_code[0]"
merge "x10/A" "x4/OUT" -137.475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 -665 -120 0 0 0 0 0 0 0 0 0 0
merge "x4/OUT" "li_n50_995#"
merge "x27/SET_B" "x9/Y" -151.235 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 -1540 -166 0 0 0 0 0 0 0 0 0 0
merge "x9/Y" "li_50_n2021#"
merge "x2/x3[0].SW" "x2/code[1]" -380.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -55052 -4042 0 0 0 0 0 0 0 0 0 0
merge "x2/code[1]" "async_setb_delay_ctrl_code[1]"
merge "x9/A" "x2/OUT" -107.138 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 -138 -98 0 0 0 0 0 0 0 0 0 0
merge "x2/OUT" "li_n52_n2022#"
merge "x27/RESET_B" "x10/Y" -222.004 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10/Y" "li_50_1000#"
merge "x8/S" "eob" -116.031 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1156 -136 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3/S" "x27/CLK" -133.099 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2312 -272 0 0 0 0 0 0 0 0 0 0 0 0
merge "x27/CLK" "sample_clk"
merge "x4/code_offset" "x2/code_offset" -211.157 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3816 -356 0 0 0 0 0 0 0 0
merge "x2/code_offset" "delay_offset"
merge "x4/code[3]" "async_resetb_delay_ctrl_code[3]" -31.7535 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1428 -152 0 0 0 0 0 0 0 0 0 0
merge "x4/code[2]" "async_resetb_delay_ctrl_code[2]" -260.856 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -58 -118 0 0 0 0 0 0 0 0 0 0
merge "x4/code[1]" "async_resetb_delay_ctrl_code[1]" -376.939 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -54560 -4024 0 0 0 0 0 0 0 0 0 0
merge "x4/code[0]" "async_resetb_delay_ctrl_code[0]" -226.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -94175 -6844 0 0 0 0 0 0 0 0 0 0
