; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --include-generated-funcs
; RUN: opt %s -ompss-2 -S | FileCheck %s
; ModuleID = 'taskiter_while_final_nesting.ll'
source_filename = "taskiter_while_final_nesting.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Check taskiter final code with nesting

; Function Attrs: mustprogress noinline nounwind optnone
define dso_local zeroext i1 @_Z12compute_condv() #0 !dbg !5 {
entry:
  ret i1 true, !dbg !9
}

; Function Attrs: mustprogress noinline norecurse nounwind optnone
define dso_local i32 @main() #1 !dbg !10 {
entry:
  %i = alloca i32, align 4
  store i32 0, i32* %i, align 4, !dbg !11
  %0 = call token @llvm.directive.region.entry() [
  "DIR.OSS"([13 x i8] c"TASKITER.FOR\00"),
  "QUAL.OSS.FIRSTPRIVATE"(i32* %i),
  "QUAL.OSS.LOOP.IND.VAR"(i32* %i),
  "QUAL.OSS.LOOP.LOWER.BOUND"(i32 ()* @compute_lb),
  "QUAL.OSS.LOOP.UPPER.BOUND"(i32 ()* @compute_ub),
  "QUAL.OSS.LOOP.STEP"(i32 ()* @compute_step),
  "QUAL.OSS.LOOP.TYPE"(i64 0, i64 1, i64 1, i64 1, i64 1) ], !dbg !12
  %1 = call token @llvm.directive.region.entry() [
  "DIR.OSS"([15 x i8] c"TASKITER.WHILE\00"),
  "QUAL.OSS.FIRSTPRIVATE"(i32* %i),
  "QUAL.OSS.WHILE.COND"(i1 ()* @_Z12compute_condv) ], !dbg !12
  call void @llvm.directive.region.exit(token %1), !dbg !13
  call void @llvm.directive.region.exit(token %0), !dbg !13
  ret i32 0, !dbg !15
}

; Function Attrs: nounwind
declare token @llvm.directive.region.entry() #2

; Function Attrs: nounwind
declare void @llvm.directive.region.exit(token) #2

define internal i32 @compute_lb() #3 !dbg !16 {
entry:
  ret i32 0, !dbg !17
}

define internal i32 @compute_ub() #3 !dbg !19 {
entry:
  ret i32 10, !dbg !20
}

define internal i32 @compute_step() #3 !dbg !22 {
entry:
  ret i32 1, !dbg !23
}



; Function Attrs: nounwind
declare i1 @llvm.directive.marker() #2

attributes #0 = { mustprogress noinline nounwind optnone "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+cx8,+mmx,+sse,+sse2,+x87" }
attributes #1 = { mustprogress noinline norecurse nounwind optnone "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-features"="+cx8,+mmx,+sse,+sse2,+x87" }
attributes #2 = { nounwind }
attributes #3 = { "min-legal-vector-width"="0" }

!llvm.dbg.cu = !{!0}
!llvm.module.flags = !{!2, !3}
!llvm.ident = !{!4}

!0 = distinct !DICompileUnit(language: DW_LANG_C_plus_plus_14, file: !1, producer: "human", isOptimized: false, runtimeVersion: 0, emissionKind: NoDebug, splitDebugInlining: false, nameTableKind: None)
!1 = !DIFile(filename: "<stdin>", directory: "")
!2 = !{i32 2, !"Debug Info Version", i32 3}
!3 = !{i32 1, !"wchar_size", i32 4}
!4 = !{!"clang version 14.0.0"}
!5 = distinct !DISubprogram(name: "compute_cond", scope: !6, file: !6, line: 1, type: !7, scopeLine: 1, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !8)
!6 = !DIFile(filename: "taskiter_while_final_nesting.ll", directory: "")
!7 = !DISubroutineType(types: !8)
!8 = !{}
!9 = !DILocation(line: 1, column: 23, scope: !5)
!10 = distinct !DISubprogram(name: "main", scope: !6, file: !6, line: 2, type: !7, scopeLine: 2, flags: DIFlagPrototyped, spFlags: DISPFlagDefinition, unit: !0, retainedNodes: !8)
!11 = !DILocation(line: 4, column: 14, scope: !10)
!12 = !DILocation(line: 4, column: 10, scope: !10)
!13 = !DILocation(line: 5, column: 5, scope: !10)
!14 = !DILocation(line: 6, column: 13, scope: !10)
!15 = !DILocation(line: 7, column: 1, scope: !10)
!16 = distinct !DISubprogram(linkageName: "compute_lb", scope: !1, file: !1, type: !7, flags: DIFlagArtificial, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !0, retainedNodes: !8)
!17 = !DILocation(line: 4, column: 18, scope: !18)
!18 = !DILexicalBlockFile(scope: !16, file: !6, discriminator: 0)
!19 = distinct !DISubprogram(linkageName: "compute_ub", scope: !1, file: !1, type: !7, flags: DIFlagArtificial, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !0, retainedNodes: !8)
!20 = !DILocation(line: 4, column: 25, scope: !21)
!21 = !DILexicalBlockFile(scope: !19, file: !6, discriminator: 0)
!22 = distinct !DISubprogram(linkageName: "compute_step", scope: !1, file: !1, type: !7, flags: DIFlagArtificial, spFlags: DISPFlagLocalToUnit | DISPFlagDefinition, unit: !0, retainedNodes: !8)
!23 = !DILocation(line: 4, column: 29, scope: !24)
!24 = !DILexicalBlockFile(scope: !22, file: !6, discriminator: 0)
; CHECK-LABEL: @_Z12compute_condv(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    ret i1 true, !dbg [[DBG9:![0-9]+]]

; CHECK-LABEL: @main(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[I:%.*]] = alloca i32, align 4
; CHECK-NEXT:    store i32 0, i32* [[I]], align 4, !dbg [[DBG11:![0-9]+]]
; CHECK-NEXT:    [[TMP0:%.*]] = alloca %nanos6_task_args_main1*, align 8, !dbg [[DBG12:![0-9]+]]
; CHECK-NEXT:    [[TMP1:%.*]] = alloca i8*, align 8, !dbg [[DBG12]]
; CHECK-NEXT:    [[NUM_DEPS8:%.*]] = alloca i64, align 8, !dbg [[DBG12]]
; CHECK-NEXT:    br label [[FINAL_COND5:%.*]], !dbg [[DBG12]]
; CHECK:       codeRepl7:
; CHECK-NEXT:    [[TMP2:%.*]] = bitcast %nanos6_task_args_main1** [[TMP0]] to i8**, !dbg [[DBG12]]
; CHECK-NEXT:    store i64 0, i64* [[NUM_DEPS8]], align 8, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP3:%.*]] = load i64, i64* [[NUM_DEPS8]], align 8, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP4:%.*]] = call i32 @compute_lb(), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP5:%.*]] = call i32 @compute_ub(), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP6:%.*]] = call i32 @compute_step(), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP7:%.*]] = sub i32 [[TMP5]], [[TMP4]], !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP8:%.*]] = sub i32 [[TMP7]], 1, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP9:%.*]] = sdiv i32 [[TMP8]], [[TMP6]], !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP10:%.*]] = add i32 [[TMP9]], 1, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP11:%.*]] = sext i32 [[TMP10]] to i64, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP12:%.*]] = mul i64 1, [[TMP11]], !dbg [[DBG12]]
; CHECK-NEXT:    call void @nanos6_create_iter(%nanos6_task_info_t* @task_info_var_main1, %nanos6_task_invocation_info_t* @task_invocation_info_main1, i8* null, i64 16, i8** [[TMP2]], i8** [[TMP1]], i64 16, i64 [[TMP3]], i64 0, i64 [[TMP12]], i64 0), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP13:%.*]] = load %nanos6_task_args_main1*, %nanos6_task_args_main1** [[TMP0]], align 8, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP14:%.*]] = bitcast %nanos6_task_args_main1* [[TMP13]] to i8*, !dbg [[DBG12]]
; CHECK-NEXT:    [[ARGS_END9:%.*]] = getelementptr i8, i8* [[TMP14]], i64 16, !dbg [[DBG12]]
; CHECK-NEXT:    [[GEP_I10:%.*]] = getelementptr [[NANOS6_TASK_ARGS_MAIN1:%.*]], %nanos6_task_args_main1* [[TMP13]], i32 0, i32 0, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP15:%.*]] = bitcast i32* [[GEP_I10]] to i8*, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP16:%.*]] = bitcast i32* [[I]] to i8*, !dbg [[DBG12]]
; CHECK-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP15]], i8* align 4 [[TMP16]], i64 4, i1 false), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP17:%.*]] = load i8*, i8** [[TMP1]], align 8, !dbg [[DBG12]]
; CHECK-NEXT:    call void @nanos6_submit_task(i8* [[TMP17]]), !dbg [[DBG12]]
; CHECK-NEXT:    br label [[FINAL_END4:%.*]], !dbg [[DBG12]]
; CHECK:       final.end4:
; CHECK-NEXT:    ret i32 0, !dbg [[DBG13:![0-9]+]]
; CHECK:       final.then6:
; CHECK-NEXT:    [[TMP18:%.*]] = call i32 @compute_lb(), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP19:%.*]] = call i32 @compute_ub(), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP20:%.*]] = call i32 @compute_step(), !dbg [[DBG12]]
; CHECK-NEXT:    store i32 [[TMP18]], i32* [[I]], align 4, !dbg [[DBG12]]
; CHECK-NEXT:    br label [[FOR_COND:%.*]], !dbg [[DBG12]]
; CHECK:       for.cond:
; CHECK-NEXT:    [[TMP21:%.*]] = load i32, i32* [[I]], align 4, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP22:%.*]] = icmp slt i32 [[TMP21]], [[TMP19]], !dbg [[DBG12]]
; CHECK-NEXT:    br i1 [[TMP22]], label [[TMP23:%.*]], label [[FOR_END:%.*]], !dbg [[DBG12]]
; CHECK:       23:
; CHECK-NEXT:    br label [[FOR_BODY:%.*]], !dbg [[DBG12]]
; CHECK:       for.body:
; CHECK-NEXT:    br label [[TMP24:%.*]], !dbg [[DBG12]]
; CHECK:       24:
; CHECK-NEXT:    br label [[WHILE_COND1:%.*]], !dbg [[DBG12]]
; CHECK:       while.cond1:
; CHECK-NEXT:    [[TMP25:%.*]] = call i1 @_Z12compute_condv(), !dbg [[DBG12]]
; CHECK-NEXT:    br i1 [[TMP25]], label [[WHILE_BODY2:%.*]], label [[WHILE_END3:%.*]], !dbg [[DBG12]]
; CHECK:       while.body2:
; CHECK-NEXT:    br label [[WHILE_COND1]], !dbg [[DBG14:![0-9]+]]
; CHECK:       26:
; CHECK-NEXT:    br label [[FOR_INCR:%.*]], !dbg [[DBG13]]
; CHECK:       while.end3:
; CHECK-NEXT:    br label [[TMP26:%.*]], !dbg [[DBG12]]
; CHECK:       for.end:
; CHECK-NEXT:    br label [[FINAL_END4]], !dbg [[DBG12]]
; CHECK:       for.incr:
; CHECK-NEXT:    [[TMP27:%.*]] = load i32, i32* [[I]], align 4, !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP28:%.*]] = add i32 [[TMP27]], [[TMP20]], !dbg [[DBG12]]
; CHECK-NEXT:    store i32 [[TMP28]], i32* [[I]], align 4, !dbg [[DBG12]]
; CHECK-NEXT:    br label [[FOR_COND]], !dbg [[DBG12]]
; CHECK:       final.cond5:
; CHECK-NEXT:    [[TMP29:%.*]] = call i32 @nanos6_in_final(), !dbg [[DBG12]]
; CHECK-NEXT:    [[TMP30:%.*]] = icmp ne i32 [[TMP29]], 0, !dbg [[DBG12]]
; CHECK-NEXT:    br i1 [[TMP30]], label [[FINAL_THEN6:%.*]], label [[CODEREPL7:%.*]], !dbg [[DBG12]]

; CHECK-LABEL: @nanos6_unpacked_task_region_main0(
; CHECK-NEXT:  newFuncRoot:
; CHECK-NEXT:    br label [[TMP0:%.*]], !dbg [[DBG25:![0-9]+]]
; CHECK:       0:
; CHECK-NEXT:    br label [[DOTEXITSTUB:%.*]], !dbg [[DBG26:![0-9]+]]
; CHECK:       .exitStub:
; CHECK-NEXT:    ret void

; CHECK-LABEL: @nanos6_ol_task_region_main0(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[GEP_I:%.*]] = getelementptr [[NANOS6_TASK_ARGS_MAIN0:%.*]], %nanos6_task_args_main0* [[TASK_ARGS:%.*]], i32 0, i32 0
; CHECK-NEXT:    [[TMP0:%.*]] = icmp ne %nanos6_address_translation_entry_t* [[ADDRESS_TRANSLATION_TABLE:%.*]], null
; CHECK-NEXT:    br i1 [[TMP0]], label [[TMP1:%.*]], label [[TMP2:%.*]]
; CHECK:       1:
; CHECK-NEXT:    br label [[TMP2]]
; CHECK:       2:
; CHECK-NEXT:    call void @nanos6_unpacked_task_region_main0(i32* [[GEP_I]], i8* [[DEVICE_ENV:%.*]], %nanos6_address_translation_entry_t* [[ADDRESS_TRANSLATION_TABLE]])
; CHECK-NEXT:    ret void

; CHECK-LABEL: @nanos6_unpacked_while_cond_main0(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[TMP0:%.*]] = call i1 @_Z12compute_condv()
; CHECK-NEXT:    [[TMP1:%.*]] = zext i1 [[TMP0]] to i8
; CHECK-NEXT:    store i8 [[TMP1]], i8* [[RESULT:%.*]], align 1
; CHECK-NEXT:    ret void

; CHECK-LABEL: @nanos6_ol_while_cond_main0(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[GEP_I:%.*]] = getelementptr [[NANOS6_TASK_ARGS_MAIN0:%.*]], %nanos6_task_args_main0* [[TASK_ARGS:%.*]], i32 0, i32 0
; CHECK-NEXT:    call void @nanos6_unpacked_while_cond_main0(i32* [[GEP_I]], i8* [[RESULT:%.*]])
; CHECK-NEXT:    ret void

; CHECK-LABEL: @nanos6_unpacked_task_region_main1(
; CHECK-NEXT:  newFuncRoot:
; CHECK-NEXT:    [[TMP0:%.*]] = alloca %nanos6_task_args_main0*, align 8, !dbg [[DBG28:![0-9]+]]
; CHECK-NEXT:    [[TMP1:%.*]] = alloca i8*, align 8, !dbg [[DBG28]]
; CHECK-NEXT:    [[NUM_DEPS:%.*]] = alloca i64, align 8, !dbg [[DBG28]]
; CHECK-NEXT:    br label [[TMP2:%.*]], !dbg [[DBG28]]
; CHECK:       2:
; CHECK-NEXT:    br label [[FINAL_COND:%.*]], !dbg [[DBG28]]
; CHECK:       final.cond:
; CHECK-NEXT:    [[TMP3:%.*]] = call i32 @nanos6_in_final(), !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 0, !dbg [[DBG28]]
; CHECK-NEXT:    br i1 [[TMP4]], label [[FINAL_THEN:%.*]], label [[CODEREPL:%.*]], !dbg [[DBG28]]
; CHECK:       final.then:
; CHECK-NEXT:    br label [[WHILE_COND:%.*]], !dbg [[DBG28]]
; CHECK:       codeRepl:
; CHECK-NEXT:    [[TMP5:%.*]] = bitcast %nanos6_task_args_main0** [[TMP0]] to i8**, !dbg [[DBG28]]
; CHECK-NEXT:    store i64 0, i64* [[NUM_DEPS]], align 8, !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP6:%.*]] = load i64, i64* [[NUM_DEPS]], align 8, !dbg [[DBG28]]
; CHECK-NEXT:    call void @nanos6_create_iter(%nanos6_task_info_t* @task_info_var_main0, %nanos6_task_invocation_info_t* @task_invocation_info_main0, i8* null, i64 16, i8** [[TMP5]], i8** [[TMP1]], i64 16, i64 [[TMP6]], i64 0, i64 1, i64 0), !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP7:%.*]] = load %nanos6_task_args_main0*, %nanos6_task_args_main0** [[TMP0]], align 8, !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP8:%.*]] = bitcast %nanos6_task_args_main0* [[TMP7]] to i8*, !dbg [[DBG28]]
; CHECK-NEXT:    [[ARGS_END:%.*]] = getelementptr i8, i8* [[TMP8]], i64 16, !dbg [[DBG28]]
; CHECK-NEXT:    [[GEP_I:%.*]] = getelementptr [[NANOS6_TASK_ARGS_MAIN0:%.*]], %nanos6_task_args_main0* [[TMP7]], i32 0, i32 0, !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP9:%.*]] = bitcast i32* [[GEP_I]] to i8*, !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP10:%.*]] = bitcast i32* [[I:%.*]] to i8*, !dbg [[DBG28]]
; CHECK-NEXT:    call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 4 [[TMP9]], i8* align 4 [[TMP10]], i64 4, i1 false), !dbg [[DBG28]]
; CHECK-NEXT:    [[TMP11:%.*]] = load i8*, i8** [[TMP1]], align 8, !dbg [[DBG28]]
; CHECK-NEXT:    call void @nanos6_submit_task(i8* [[TMP11]]), !dbg [[DBG28]]
; CHECK-NEXT:    br label [[FINAL_END:%.*]], !dbg [[DBG28]]
; CHECK:       while.cond:
; CHECK-NEXT:    [[TMP12:%.*]] = call i1 @_Z12compute_condv(), !dbg [[DBG28]]
; CHECK-NEXT:    br i1 [[TMP12]], label [[WHILE_BODY:%.*]], label [[WHILE_END:%.*]], !dbg [[DBG28]]
; CHECK:       final.end:
; CHECK-NEXT:    [[TMP13:%.*]] = load i32, i32* [[I]], align 4, !dbg [[DBG29:![0-9]+]]
; CHECK-NEXT:    [[TMP14:%.*]] = call i32 @compute_step(), !dbg [[DBG29]]
; CHECK-NEXT:    [[TMP15:%.*]] = add i32 [[TMP13]], [[TMP14]], !dbg [[DBG29]]
; CHECK-NEXT:    store i32 [[TMP15]], i32* [[I]], align 4, !dbg [[DBG29]]
; CHECK-NEXT:    br label [[DOTEXITSTUB:%.*]], !dbg [[DBG30:![0-9]+]]
; CHECK:       while.body:
; CHECK-NEXT:    br label [[WHILE_COND]], !dbg [[DBG29]]
; CHECK:       while.end:
; CHECK-NEXT:    br label [[FINAL_END]], !dbg [[DBG28]]
; CHECK:       .exitStub:
; CHECK-NEXT:    ret void

; CHECK-LABEL: @nanos6_ol_task_region_main1(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[GEP_I:%.*]] = getelementptr [[NANOS6_TASK_ARGS_MAIN1:%.*]], %nanos6_task_args_main1* [[TASK_ARGS:%.*]], i32 0, i32 0
; CHECK-NEXT:    [[TMP0:%.*]] = icmp ne %nanos6_address_translation_entry_t* [[ADDRESS_TRANSLATION_TABLE:%.*]], null
; CHECK-NEXT:    br i1 [[TMP0]], label [[TMP1:%.*]], label [[TMP2:%.*]]
; CHECK:       1:
; CHECK-NEXT:    br label [[TMP2]]
; CHECK:       2:
; CHECK-NEXT:    call void @nanos6_unpacked_task_region_main1(i32* [[GEP_I]], i8* [[DEVICE_ENV:%.*]], %nanos6_address_translation_entry_t* [[ADDRESS_TRANSLATION_TABLE]])
; CHECK-NEXT:    ret void
