# do Assginment1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:17 on Dec 06,2018
# vlog -work work Assginment1.vo 
# -- Compiling module test_FSM_ClockCounter
# 
# Top level modules:
# 	test_FSM_ClockCounter
# End time: 07:04:17 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:04:17 on Dec 06,2018
# vlog -work work Waveform6.vwf.vt 
# -- Compiling module test_FSM_ClockCounter_vlg_vec_tst
# 
# Top level modules:
# 	test_FSM_ClockCounter_vlg_vec_tst
# End time: 07:04:17 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.test_FSM_ClockCounter_vlg_vec_tst 
# Start time: 07:04:18 on Dec 06,2018
# Loading work.test_FSM_ClockCounter_vlg_vec_tst
# Loading work.test_FSM_ClockCounter
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform6.vwf.vt(67)
#    Time: 1 us  Iteration: 0  Instance: /test_FSM_ClockCounter_vlg_vec_tst
# End time: 07:04:18 on Dec 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
