#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2388cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2388e50 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2392fa0 .functor NOT 1, L_0x23bd360, C4<0>, C4<0>, C4<0>;
L_0x23bd0c0 .functor XOR 1, L_0x23bcf60, L_0x23bd020, C4<0>, C4<0>;
L_0x23bd250 .functor XOR 1, L_0x23bd0c0, L_0x23bd180, C4<0>, C4<0>;
v0x23b9830_0 .net *"_ivl_10", 0 0, L_0x23bd180;  1 drivers
v0x23b9930_0 .net *"_ivl_12", 0 0, L_0x23bd250;  1 drivers
v0x23b9a10_0 .net *"_ivl_2", 0 0, L_0x23bc500;  1 drivers
v0x23b9ad0_0 .net *"_ivl_4", 0 0, L_0x23bcf60;  1 drivers
v0x23b9bb0_0 .net *"_ivl_6", 0 0, L_0x23bd020;  1 drivers
v0x23b9ce0_0 .net *"_ivl_8", 0 0, L_0x23bd0c0;  1 drivers
v0x23b9dc0_0 .var "clk", 0 0;
v0x23b9e60_0 .net "f_dut", 0 0, L_0x23bcd20;  1 drivers
v0x23b9f00_0 .net "f_ref", 0 0, L_0x23bafe0;  1 drivers
v0x23b9fa0_0 .var/2u "stats1", 159 0;
v0x23ba040_0 .var/2u "strobe", 0 0;
v0x23ba0e0_0 .net "tb_match", 0 0, L_0x23bd360;  1 drivers
v0x23ba1a0_0 .net "tb_mismatch", 0 0, L_0x2392fa0;  1 drivers
v0x23ba260_0 .net "wavedrom_enable", 0 0, v0x23b7450_0;  1 drivers
v0x23ba300_0 .net "wavedrom_title", 511 0, v0x23b7510_0;  1 drivers
v0x23ba3d0_0 .net "x1", 0 0, v0x23b75d0_0;  1 drivers
v0x23ba470_0 .net "x2", 0 0, v0x23b7670_0;  1 drivers
v0x23ba620_0 .net "x3", 0 0, v0x23b7760_0;  1 drivers
L_0x23bc500 .concat [ 1 0 0 0], L_0x23bafe0;
L_0x23bcf60 .concat [ 1 0 0 0], L_0x23bafe0;
L_0x23bd020 .concat [ 1 0 0 0], L_0x23bcd20;
L_0x23bd180 .concat [ 1 0 0 0], L_0x23bafe0;
L_0x23bd360 .cmp/eeq 1, L_0x23bc500, L_0x23bd250;
S_0x2388fe0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2388e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2374e70 .functor NOT 1, v0x23b7760_0, C4<0>, C4<0>, C4<0>;
L_0x2389700 .functor AND 1, L_0x2374e70, v0x23b7670_0, C4<1>, C4<1>;
L_0x2393010 .functor NOT 1, v0x23b75d0_0, C4<0>, C4<0>, C4<0>;
L_0x23ba8c0 .functor AND 1, L_0x2389700, L_0x2393010, C4<1>, C4<1>;
L_0x23ba990 .functor NOT 1, v0x23b7760_0, C4<0>, C4<0>, C4<0>;
L_0x23baa00 .functor AND 1, L_0x23ba990, v0x23b7670_0, C4<1>, C4<1>;
L_0x23baab0 .functor AND 1, L_0x23baa00, v0x23b75d0_0, C4<1>, C4<1>;
L_0x23bab70 .functor OR 1, L_0x23ba8c0, L_0x23baab0, C4<0>, C4<0>;
L_0x23bacd0 .functor NOT 1, v0x23b7670_0, C4<0>, C4<0>, C4<0>;
L_0x23bad40 .functor AND 1, v0x23b7760_0, L_0x23bacd0, C4<1>, C4<1>;
L_0x23bae60 .functor AND 1, L_0x23bad40, v0x23b75d0_0, C4<1>, C4<1>;
L_0x23baed0 .functor OR 1, L_0x23bab70, L_0x23bae60, C4<0>, C4<0>;
L_0x23bb050 .functor AND 1, v0x23b7760_0, v0x23b7670_0, C4<1>, C4<1>;
L_0x23bb0c0 .functor AND 1, L_0x23bb050, v0x23b75d0_0, C4<1>, C4<1>;
L_0x23bafe0 .functor OR 1, L_0x23baed0, L_0x23bb0c0, C4<0>, C4<0>;
v0x2393210_0 .net *"_ivl_0", 0 0, L_0x2374e70;  1 drivers
v0x23932b0_0 .net *"_ivl_10", 0 0, L_0x23baa00;  1 drivers
v0x2374ee0_0 .net *"_ivl_12", 0 0, L_0x23baab0;  1 drivers
v0x23b5db0_0 .net *"_ivl_14", 0 0, L_0x23bab70;  1 drivers
v0x23b5e90_0 .net *"_ivl_16", 0 0, L_0x23bacd0;  1 drivers
v0x23b5fc0_0 .net *"_ivl_18", 0 0, L_0x23bad40;  1 drivers
v0x23b60a0_0 .net *"_ivl_2", 0 0, L_0x2389700;  1 drivers
v0x23b6180_0 .net *"_ivl_20", 0 0, L_0x23bae60;  1 drivers
v0x23b6260_0 .net *"_ivl_22", 0 0, L_0x23baed0;  1 drivers
v0x23b63d0_0 .net *"_ivl_24", 0 0, L_0x23bb050;  1 drivers
v0x23b64b0_0 .net *"_ivl_26", 0 0, L_0x23bb0c0;  1 drivers
v0x23b6590_0 .net *"_ivl_4", 0 0, L_0x2393010;  1 drivers
v0x23b6670_0 .net *"_ivl_6", 0 0, L_0x23ba8c0;  1 drivers
v0x23b6750_0 .net *"_ivl_8", 0 0, L_0x23ba990;  1 drivers
v0x23b6830_0 .net "f", 0 0, L_0x23bafe0;  alias, 1 drivers
v0x23b68f0_0 .net "x1", 0 0, v0x23b75d0_0;  alias, 1 drivers
v0x23b69b0_0 .net "x2", 0 0, v0x23b7670_0;  alias, 1 drivers
v0x23b6a70_0 .net "x3", 0 0, v0x23b7760_0;  alias, 1 drivers
S_0x23b6bb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x2388e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x23b7390_0 .net "clk", 0 0, v0x23b9dc0_0;  1 drivers
v0x23b7450_0 .var "wavedrom_enable", 0 0;
v0x23b7510_0 .var "wavedrom_title", 511 0;
v0x23b75d0_0 .var "x1", 0 0;
v0x23b7670_0 .var "x2", 0 0;
v0x23b7760_0 .var "x3", 0 0;
E_0x2383ba0/0 .event negedge, v0x23b7390_0;
E_0x2383ba0/1 .event posedge, v0x23b7390_0;
E_0x2383ba0 .event/or E_0x2383ba0/0, E_0x2383ba0/1;
E_0x2383930 .event negedge, v0x23b7390_0;
E_0x236e9f0 .event posedge, v0x23b7390_0;
S_0x23b6e90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x23b6bb0;
 .timescale -12 -12;
v0x23b7090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23b7190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x23b6bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23b7860 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2388e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x23bb2f0 .functor NOT 1, v0x23b7760_0, C4<0>, C4<0>, C4<0>;
L_0x23bb470 .functor NOT 1, v0x23b7670_0, C4<0>, C4<0>, C4<0>;
L_0x23bb610 .functor AND 1, L_0x23bb2f0, L_0x23bb470, C4<1>, C4<1>;
L_0x23bb720 .functor NOT 1, v0x23b75d0_0, C4<0>, C4<0>, C4<0>;
L_0x23bb8d0 .functor AND 1, L_0x23bb610, L_0x23bb720, C4<1>, C4<1>;
L_0x23bb9e0 .functor NOT 1, v0x23b7760_0, C4<0>, C4<0>, C4<0>;
L_0x23bba90 .functor NOT 1, v0x23b7670_0, C4<0>, C4<0>, C4<0>;
L_0x23bbb00 .functor AND 1, L_0x23bb9e0, L_0x23bba90, C4<1>, C4<1>;
L_0x23bbc60 .functor AND 1, L_0x23bbb00, v0x23b75d0_0, C4<1>, C4<1>;
L_0x23bbd20 .functor OR 1, L_0x23bb8d0, L_0x23bbc60, C4<0>, C4<0>;
L_0x23bbe90 .functor NOT 1, v0x23b7760_0, C4<0>, C4<0>, C4<0>;
L_0x23bbf00 .functor AND 1, L_0x23bbe90, v0x23b7670_0, C4<1>, C4<1>;
L_0x23bbfe0 .functor NOT 1, v0x23b75d0_0, C4<0>, C4<0>, C4<0>;
L_0x23bc050 .functor AND 1, L_0x23bbf00, L_0x23bbfe0, C4<1>, C4<1>;
L_0x23bbf70 .functor OR 1, L_0x23bbd20, L_0x23bc050, C4<0>, C4<0>;
L_0x23bc280 .functor AND 1, v0x23b7760_0, v0x23b7670_0, C4<1>, C4<1>;
L_0x23bc380 .functor NOT 1, v0x23b75d0_0, C4<0>, C4<0>, C4<0>;
L_0x23bc3f0 .functor AND 1, L_0x23bc280, L_0x23bc380, C4<1>, C4<1>;
L_0x23bc5a0 .functor OR 1, L_0x23bbf70, L_0x23bc3f0, C4<0>, C4<0>;
L_0x23bc6b0 .functor NOT 1, v0x23b7670_0, C4<0>, C4<0>, C4<0>;
L_0x23bc7d0 .functor AND 1, v0x23b7760_0, L_0x23bc6b0, C4<1>, C4<1>;
L_0x23bc890 .functor AND 1, L_0x23bc7d0, v0x23b75d0_0, C4<1>, C4<1>;
L_0x23bca10 .functor OR 1, L_0x23bc5a0, L_0x23bc890, C4<0>, C4<0>;
L_0x23bcb20 .functor AND 1, v0x23b7760_0, v0x23b7670_0, C4<1>, C4<1>;
L_0x23bcc60 .functor AND 1, L_0x23bcb20, v0x23b75d0_0, C4<1>, C4<1>;
L_0x23bcd20 .functor OR 1, L_0x23bca10, L_0x23bcc60, C4<0>, C4<0>;
v0x23b7a70_0 .net *"_ivl_0", 0 0, L_0x23bb2f0;  1 drivers
v0x23b7b50_0 .net *"_ivl_10", 0 0, L_0x23bb9e0;  1 drivers
v0x23b7c30_0 .net *"_ivl_12", 0 0, L_0x23bba90;  1 drivers
v0x23b7d20_0 .net *"_ivl_14", 0 0, L_0x23bbb00;  1 drivers
v0x23b7e00_0 .net *"_ivl_16", 0 0, L_0x23bbc60;  1 drivers
v0x23b7f30_0 .net *"_ivl_18", 0 0, L_0x23bbd20;  1 drivers
v0x23b8010_0 .net *"_ivl_2", 0 0, L_0x23bb470;  1 drivers
v0x23b80f0_0 .net *"_ivl_20", 0 0, L_0x23bbe90;  1 drivers
v0x23b81d0_0 .net *"_ivl_22", 0 0, L_0x23bbf00;  1 drivers
v0x23b8340_0 .net *"_ivl_24", 0 0, L_0x23bbfe0;  1 drivers
v0x23b8420_0 .net *"_ivl_26", 0 0, L_0x23bc050;  1 drivers
v0x23b8500_0 .net *"_ivl_28", 0 0, L_0x23bbf70;  1 drivers
v0x23b85e0_0 .net *"_ivl_30", 0 0, L_0x23bc280;  1 drivers
v0x23b86c0_0 .net *"_ivl_32", 0 0, L_0x23bc380;  1 drivers
v0x23b87a0_0 .net *"_ivl_34", 0 0, L_0x23bc3f0;  1 drivers
v0x23b8880_0 .net *"_ivl_36", 0 0, L_0x23bc5a0;  1 drivers
v0x23b8960_0 .net *"_ivl_38", 0 0, L_0x23bc6b0;  1 drivers
v0x23b8b50_0 .net *"_ivl_4", 0 0, L_0x23bb610;  1 drivers
v0x23b8c30_0 .net *"_ivl_40", 0 0, L_0x23bc7d0;  1 drivers
v0x23b8d10_0 .net *"_ivl_42", 0 0, L_0x23bc890;  1 drivers
v0x23b8df0_0 .net *"_ivl_44", 0 0, L_0x23bca10;  1 drivers
v0x23b8ed0_0 .net *"_ivl_46", 0 0, L_0x23bcb20;  1 drivers
v0x23b8fb0_0 .net *"_ivl_48", 0 0, L_0x23bcc60;  1 drivers
v0x23b9090_0 .net *"_ivl_6", 0 0, L_0x23bb720;  1 drivers
v0x23b9170_0 .net *"_ivl_8", 0 0, L_0x23bb8d0;  1 drivers
v0x23b9250_0 .net "f", 0 0, L_0x23bcd20;  alias, 1 drivers
v0x23b9310_0 .net "x1", 0 0, v0x23b75d0_0;  alias, 1 drivers
v0x23b93b0_0 .net "x2", 0 0, v0x23b7670_0;  alias, 1 drivers
v0x23b94a0_0 .net "x3", 0 0, v0x23b7760_0;  alias, 1 drivers
S_0x23b9610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2388e50;
 .timescale -12 -12;
E_0x2383df0 .event anyedge, v0x23ba040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23ba040_0;
    %nor/r;
    %assign/vec4 v0x23ba040_0, 0;
    %wait E_0x2383df0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23b6bb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23b75d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b7670_0, 0;
    %assign/vec4 v0x23b7760_0, 0;
    %wait E_0x2383930;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x236e9f0;
    %load/vec4 v0x23b7760_0;
    %load/vec4 v0x23b7670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x23b75d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23b75d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b7670_0, 0;
    %assign/vec4 v0x23b7760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2383930;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23b7190;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2383ba0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x23b75d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23b7670_0, 0;
    %assign/vec4 v0x23b7760_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2388e50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b9dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23ba040_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2388e50;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23b9dc0_0;
    %inv;
    %store/vec4 v0x23b9dc0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2388e50;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23b7390_0, v0x23ba1a0_0, v0x23ba620_0, v0x23ba470_0, v0x23ba3d0_0, v0x23b9f00_0, v0x23b9e60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2388e50;
T_7 ;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2388e50;
T_8 ;
    %wait E_0x2383ba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b9fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9fa0_0, 4, 32;
    %load/vec4 v0x23ba0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9fa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b9fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9fa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23b9f00_0;
    %load/vec4 v0x23b9f00_0;
    %load/vec4 v0x23b9e60_0;
    %xor;
    %load/vec4 v0x23b9f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9fa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23b9fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9fa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/truthtable1/iter2/response3/top_module.sv";
