<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-1635404-B1" country="EP" doc-number="1635404" kind="B1" date="20140108" family-id="35457561" file-reference-id="287177" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146589121" ucid="EP-1635404-B1"><document-id><country>EP</country><doc-number>1635404</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-05108378-A" is-representative="YES"><document-id mxw-id="PAPP154851313" load-source="docdb" format="epo"><country>EP</country><doc-number>05108378</doc-number><kind>A</kind><date>20050913</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140548581" ucid="JP-2004266834-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2004266834</doc-number><kind>A</kind><date>20040914</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130730</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989327665" load-source="docdb">H01L  25/075       20060101ALN20130709BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327666" load-source="docdb">H01L  25/16        20060101ALN20130709BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327667" load-source="docdb">H01L  33/00        20100101AFI20130709BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327668" load-source="docdb">H01L  33/40        20100101ALN20130709BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989621572" load-source="docdb">H01L  33/62        20100101ALI20091217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989637841" load-source="docdb">H01L  33/58        20100101ALI20091217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989642169" load-source="docdb">H01L  33/30        20100101ALI20091217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989648255" load-source="docdb">H01L  33/08        20100101ALI20091217RHJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989650671" load-source="docdb">H01L  33/36        20100101ALI20091217RHJP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989622103" load-source="docdb" scheme="CPC">H01L  33/62        20130101 LI20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989622315" load-source="docdb" scheme="CPC">H01L  25/0753      20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989622464" load-source="docdb" scheme="CPC">H01L2924/09701     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989623136" load-source="docdb" scheme="CPC">H01L2224/45144     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989623504" load-source="docdb" scheme="CPC">H01L2924/14        20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989625419" load-source="docdb" scheme="CPC">H01L  25/167       20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989630691" load-source="docdb" scheme="CPC">H01L2224/48227     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631194" load-source="docdb" scheme="CPC">H01L  33/40        20130101 LA20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989631225" load-source="docdb" scheme="CPC">H01L2224/83801     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989634215" load-source="docdb" scheme="CPC">H01L2924/01079     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989639126" load-source="docdb" scheme="CPC">B41J   2/45        20130101 FI20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989640844" load-source="docdb" scheme="CPC">H01L2924/01046     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989641353" load-source="docdb" scheme="CPC">H01L2924/12041     20130101 LA20130507BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989642116" load-source="docdb" scheme="CPC">H01L2224/49175     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989644485" load-source="docdb" scheme="CPC">H01L2224/48137     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989644661" load-source="docdb" scheme="CPC">H01L2924/01013     20130101 LA20130621BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989644747" load-source="docdb" scheme="CPC">H01L2924/01028     20130101 LA20130621BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989645153" load-source="docdb" scheme="CPC">H01L  33/0079      20130101 LI20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989645309" load-source="docdb" scheme="CPC">H01L2924/19043     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989646669" load-source="docdb" scheme="CPC">H01L2924/01014     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989648159" load-source="docdb" scheme="CPC">H01L2924/01004     20130101 LA20130730BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989651894" load-source="docdb" scheme="CPC">H01L2924/01078     20130101 LA20130730BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132371996" lang="DE" load-source="patent-office">Verbindungshalbleiter-Bauelement, dessen Herstellungsverfahren, Verbindungshalbleiter-Bauelement verwendender LED-Kopf und LED-Kopf verwendende Bilderzeugungsvorrichtung</invention-title><invention-title mxw-id="PT132371997" lang="EN" load-source="patent-office">Semiconductor composite device, method for manufacturing the semiconductor composite device, LED head that employs the semiconductor composite device, and image forming apparatus that employs the LED head</invention-title><invention-title mxw-id="PT132371998" lang="FR" load-source="patent-office">Dispositif semi-conducteur composé, sa méthode de fabrication,  tête à LED utilisant le dispositif semi-conducteur composé, et appareil de formation d'images utilisant la tête à LED</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919527965" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>OKI DATA KK</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919505217" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>OKI DATA CORPORATION</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919515296" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>OGIHARA MITSUHIKO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919546456" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>OGIHARA, MITSUHIKO</last-name></addressbook></inventor><inventor mxw-id="PPAR919026430" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Ogihara, Mitsuhiko c/o Oki Digital Imaging Corp.</last-name><address><street>550-1, Higashiasakawa-cho,</street><city>Tokyo 193-8550</city><country>JP</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919026432" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Oki Data Corporation</last-name><iid>100191619</iid><address><street>11-22, Shibaura 4-Chome, Minato-ku</street><city>Tokyo 108-8551</city><country>JP</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919026431" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Betten &amp; Resch</last-name><iid>100060687</iid><address><street>Theatinerstrasse 8</street><city>80333 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549875581" load-source="docdb">DE</country><country mxw-id="DS549793692" load-source="docdb">FR</country><country mxw-id="DS549884311" load-source="docdb">GB</country><country mxw-id="DS549807201" load-source="docdb">NL</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63961534" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>BACKGROUND OF THE INVENTION</b></heading><heading id="h0002"><b>FIELD OF THE INVENTION</b></heading><p id="p0001" num="0001">The present invention relates to a method for manufacturing the semiconductor composite device.</p><heading id="h0003"><b>DESCRIPTION OF THE RELATED ART</b></heading><p id="p0002" num="0002"><figref idrefs="f0014">Fig. 11</figref> is a perspective view of a conventional light-emitting diode (LED) unit 2000 on which LED chips are mounted.</p><p id="p0003" num="0003"><figref idrefs="f0015">Fig. 12</figref> is a top view illustrating a part of an LED chip 2001.</p><p id="p0004" num="0004"><figref idrefs="f0016">Fig. 13</figref> is a cross-sectional view taken along a line A-A of <figref idrefs="f0015">Fig. 12</figref>.</p><p id="p0005" num="0005">Referring to <figref idrefs="f0014">Fig. 11</figref>, the LED unit 2000 includes primarily a plurality of LED chips 2001, a plurality of driver IC chips 2002, wires 2003 that connect between the LED chips 2001 and driver IC chips 2002, and a unit substrate 2005. Referring to <figref idrefs="f0015">Fig. 12</figref>, the LED chip 2001 includes light emitting elements 2101, electrodes2102 for light-emitting elements 2101, and electrode pads 2103 for wiring. The electrode pads 2103 should have a sufficient area for reliable gold-wire bonding. Therefore, the pad size is selected to be about 100×100 µm. The cost of a chip is determined by the number of chips produced from a sheet of semiconductor wafer. Thus, a small chip width is a key factor. There exists a need for a semiconductor device such as an LED chip and an IC chip where pads take up only a small area and wire bonding is not required.</p><p id="p0006" num="0006">One way of solving the aforementioned problems is that a semiconductor thin film is bonded onto an Si-substrate in which driver ICs are formed for controllably driving light-emitting<!-- EPO <DP n="2"> --> elements and the semiconductor thin film is electrically connected to the driver ICs by means of metal wires. In this case, a critical point is the way in which the semiconductor thin film is bonded onto a substrate which is a different type from the semiconductor thin film.</p><p id="p0007" num="0007">For a type in which the light-emitting chips are bonded to an Si-substrate on which driver ICs are fabricated, a semiconductor thin film may be conveniently bonded to a metal layer formed on the Si-substrate. For a type where a semiconductor thin film is bonded to a substrate of a different type from the thin film semiconductor, a bonding method may be conveniently employed which utilizes Van der Waals forces that act between atoms or molecules of the semiconductor thin film and the substrate of the different type from the thin film semiconductor. However, for bonding based on the Van der Waals forces, surfaces of the semiconductor thin film and substrate are made hydrophilic and are then placed together so that the surfaces are bonded to each other due to hydrogen bonding. However, metal surfaces are often hydrophobic and therefore it has not been known what type of surface type is the most appropriate.</p><p id="p0008" num="0008">The document <nplcit id="ncit0001" npl-type="b"><text>ERSEN A ET AL: "Direct bonding of GaAs films on silicon circuits by epitaxial liftoff", SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 36, no. 12, 1 December 1993 (1993-12-01), pages 1731-1739, XP025749012, ISSN: 0038-1101</text></nplcit>, DOI: DOI:10.1016/0038-1101(93)90220-K [retrieved on 1993-12-01]; relates to direct bonding of GaAs films on silicon circuits.</p><p id="p0009" num="0009">Further, the document <nplcit id="ncit0002" npl-type="b"><text>YABLONOVITCH E: "VAN DER WAALS BONDING OF GAAS ON PD LEADS TO A PERMANENT, SOLID- PHASE-TOPOTAXIAL, METALLURGICAL BOND", APPLIED PHYSICS LETTERS, AIP, AMERICAN INSTITUTE OF PHYSICS, MELVILLE, NY, US, vol. 59, no. 24, 9 December 1991 (1991-12-09), pages 3159-3161, XP000265161, ISSN: 0003-6951</text></nplcit>, DOI: DOI:10.1063/1.105771; relates to wafer bonding as a direct approach for the integration of dissimilar semiconductor and optoelectronic materials.</p><heading id="h0004"><b>SUMMARY OF THE INVENTION</b></heading><p id="p0010" num="0010">The invention is defined in independent claim 1.</p><p id="p0011" num="0011">An object of the present invention is to provide a bonding that provides good, reliable bonding properties by using the Van der Waals forces between the semiconductor surface and metal surface.</p><p id="p0012" num="0012">A semiconductor composite apparatus includes a semiconductor thin film (104), a substrate (101), and a region (102, 103) . The substrate (101) includes a metal surface (102) to which the semiconductor thin film (104) is bonded. The region (102, 103) contains an oxide (103) of a metal that forms the metal surface (102). The region (102, 103) lies between the semiconductor thin film (104) and the metal surface (101).</p><p id="p0013" num="0013">The metal surface (102) is a surface of a metal layer (102) provided on the substrate (101).<!-- EPO <DP n="3"> --><!-- EPO <DP n="4"> --></p><p id="p0014" num="0014">The metal surface (501) contains an element selected from the group consisting of Pd, Ni, Ge, Pt, Ti, Cr, and Au.</p><p id="p0015" num="0015">The metal layer is either a surface of a Pd layer or a surface of an Ni layer. A semiconductor composite apparatus includes a substrate and a semiconductor thin film bonded to the substrate. A first metal layer (501) is formed on a surface of the semiconductor thin film (104), the surface of the semiconductor thin film (104) facing the substrate (101) . A metal surface (102) is formed on a surface of the substrate (101), surface of the substrate (101) facing the semiconductor thin film (104). A region (610) is formed between the first metal layer (501) and the metal surface (102) . The region contains an oxide (502) of a metal element that forms the first metal layer (501) and an oxide (103) of a metal element that forms the metal surface (102).</p><p id="p0016" num="0016">The metal surface (102) is either a Pd layer or an Ni layer. The metal surface (102) contains an element selected from the group consisting of Pd, Ni, Ge, Pt, Ti, Cr, and Au.</p><p id="p0017" num="0017">The metal surface (102) is either surface of a Pd layer or a surface of an Ni layer.</p><p id="p0018" num="0018">A semiconductor composite apparatus includes a semiconductor thin film (104) separated from a first substrate and then bonded to a second substrate (101) . The apparatus includes a first metal layer (501) and a region (710). The first metal layer (501) is formed on a surface of the semiconductor thin film (104), the first metal layer (501) facing the second substrate (101). The region (710) contains an oxide of a metal that forms the first metal layer (501), the region (710) lying between the first metal layer (501) and a surface of the second substrate (101).</p><p id="p0019" num="0019">The first metal layer (501) contains an element selected from the group consisting of Pd, Ni, Ge, Pt, Ti, Cr, and Au.</p><p id="p0020" num="0020">The first metal layer (501) is coated with either a Pd layer or an Ni layer.</p><p id="p0021" num="0021">The semiconductor thin film (104) includes at least one of a light-emitting element, a light-receiving element, a transistor,<!-- EPO <DP n="5"> --> a circuit element, and an integrated circuit.</p><p id="p0022" num="0022">The light-emitting element may be a light emitting diode (LED) .</p><p id="p0023" num="0023">The light-emitting diode may be a laser diode (LD).</p><p id="p0024" num="0024">An LED head incorporates the aforementioned semiconductor composite apparatus.</p><p id="p0025" num="0025">An LED head incorporates the semiconductor composite apparatus. An optical device (103) that adjusts light emitted from the semiconductor composite apparatus.</p><p id="p0026" num="0026">An image forming apparatus incorporates the LED head. A photoconductive body (201a-204a) is illuminated by the LED head (100) .</p><p id="p0027" num="0027">A method is used for manufacturing a semiconductor composite apparatus in which a semiconductor thin film is separated from a first substrate and is bonded to a second substrate including a metal layer formed thereon. The method includes the steps of:
<ul><li>bringing the semiconductor thin film (104) into contact with the metal layer formed on the second substrate (101); and</li><li>forming a region that contains an oxide of a metal element of the metal layer, the region lying between the semiconductor thin film and the metal layer.</li></ul></p><p id="p0028" num="0028">A method is used for manufacturing a semiconductor composite apparatus in which a semiconductor thin film is separated from a first substrate and is bonded to a second substrate. The method includes the steps of:
<ul><li>forming a first metal layer (501) on a surface of the semiconductor thin film (104), the surface facing the second substrate (101);</li><li>forming a second metal layer on the second substrate (101), the second metal layer facing the semiconductor thin film (104) ; and</li><li>forming a region (610) that contains an oxide (502) of a metal element of the first metal layer (501) and an oxide (103) of a metal element of a second metal layer (102), the region (610) lying between<!-- EPO <DP n="6"> --> the first metal layer (501) and the second metal layer (102).</li></ul></p><p id="p0029" num="0029">A method is used for manufacturing a semiconductor composite apparatus in which a semiconductor thin film is separated from a first substrate and is bonded to a second substrate. The method includes the steps of:
<ul><li>forming a first metal layer (501) on a surface of the semiconductor thin film (104), the surface facing the second substrate (101); and</li><li>forming a region (710) that contains an oxide of a metal element of the first metal layer (501), the region (710) lying between the first metal layer (501) and a surface of the second substrate (101).</li></ul></p><p id="p0030" num="0030">A method is used for manufacturing a semiconductor composite apparatus. The method includes the steps of:
<ul><li>forming a metal layer (501 or 102) on at least one of a semiconductor thin film (104) and a substrate (101);</li><li>forming a metal oxide (502 or 103) of an element of the metal layer (501 or 102); and</li><li>forming a layer of water on the metal oxide (502 or 103) and bringing the semiconductor thin film (104) into intimate contact with the substrate (101) with the layer of water lying between the semiconductor thin film (104) and the substrate (101).</li></ul></p><p id="p0031" num="0031">Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only.</p><heading id="h0005"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0032" num="0032">The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying<!-- EPO <DP n="7"> --> drawings which are given by way of illustration only, and thus are not limiting the present invention, and wherein:
<ul><li><figref idrefs="f0001">Fig. 1</figref> is a model representation illustrating a first embodiment of the invention;</li><li><figref idrefs="f0002">Fig. 2</figref> illustrates an example of a semiconductor thin film detached from a second substrate;</li><li><figref idrefs="f0003 f0004 f0005 f0006 f0007">Figs. 3A-3E</figref> illustrate the steps of forming a semiconductor thin film;</li><li><figref idrefs="f0008">Fig. 4</figref> is a model representation of the semiconductor thin film and the vicinity of a bonded interface between a metal layer and a metal oxide layer after the device in <figref idrefs="f0007">Fig. 3E</figref> is sintered;</li><li><figref idrefs="f0009">Fig. 5</figref> illustrates a second embodiment;</li><li><figref idrefs="f0010">Fig. 6</figref> illustrates a reaction in the vicinity of the bonded interface after sintering the structure in <figref idrefs="f0009">Fig. 5</figref>;</li><li><figref idrefs="f0011">Fig. 7</figref> illustrates a third embodiment;</li><li><figref idrefs="f0011">Fig. 8</figref> is a model representation of the vicinity of a bonded interface after sintering the structure in <figref idrefs="f0011">Fig. 7</figref>;</li><li><figref idrefs="f0012">Fig. 9</figref> is a side cross-sectional view of an LED head on which a semiconductor device according to the present invention is mounted;</li><li><figref idrefs="f0013">Fig. 10</figref> illustrates an image forming apparatus incorporating an LED head that employs a semiconductor composite device according to the present invention;</li><li><figref idrefs="f0014">Fig. 11</figref> is a perspective view of a conventional light-emitting diode (LED) unit on which LED chips are mounted;</li><li><figref idrefs="f0015">Fig. 12</figref> is a top view illustrating a part of an LED chip of <figref idrefs="f0014">Fig. 11</figref>; and</li><li><figref idrefs="f0016">Fig. 13</figref> is a cross-sectional view taken along a line A-A of <figref idrefs="f0015">Fig. 12</figref>.</li></ul></p><heading id="h0006"><b>DETAILED DESCRIPTION OF THE INVENTION</b></heading><p id="p0033" num="0033"><figref idrefs="f0001">Fig. 1</figref> is a model representation illustrating a first embodiment of the invention. Referring to <figref idrefs="f0001">Fig. 1</figref>, a substrate 101 is, for example, an Si substrate. A metal layer 102 is formed on<!-- EPO <DP n="8"> --> the substrate 101. The metal layer 102 is of a single metal layer structure or a multi-metal layer structure. An oxide layer 103 includes an oxide layer that contains the element of the metal layer 102 and the element of a semiconductor thin film 104. The semiconductor thin film 104 is a thin layer of compound semiconductor that is formed of III-V groups of periodic table and is a single layer of semiconductor epitaxial layer or multi-layers of semiconductor epitaxial layer. The oxide layer 103 contains a metal oxide layer that contains the metal element of the metal layer 102, the metal oxide layer facing the metal layer 102. The oxide layer 103 contains an oxide layer that contains elements that form the semiconductor thin film 104, the oxide layer 103 facing the semiconductor thin film 104.</p><p id="p0034" num="0034"><figref idrefs="f0002">Fig. 2</figref> illustrates an example of another semiconductor thin film 104 transferred from another substrate. A first contact layer 201 is for example, an n-type layer of GaAs. A first clad layer 202 is, for example, an n-type layer of Al<sub>x</sub>Ga<sub>1-x</sub>As. An active layer 203 is, for example, an n-type layer of Al<sub>y</sub>GA<sub>1-y</sub>As. A second clad layer 204 is, for example, a p-type layer of Al<sub>z</sub>Ga<sub>1-z</sub>As. A second contact layer 205 is, for example, a p-type layer of GaAs. The variables x, y, and z are related such that 1 ≧ x and z&gt;y ≧ 0.</p><p id="p0035" num="0035"><figref idrefs="f0003 f0004 f0005 f0006 f0007">Figs. 3A-3E</figref> illustrate the steps of forming still another semiconductor thin film that includes the layers 304 to 308. Referring to <figref idrefs="f0003">Fig. 3A</figref>, a substrate 301 is, for example, a GaAs substrate. A buffer layer 302 is, for example, a GaAs buffer layer. A release layer 303 is, for example, an AlAs layer. The release layer 303 can be etched selectively independently from the semiconductor thin film 104 while the semiconductor thin film 104 can be etched selectively independently from the release layer 303. The semiconductor thin film 104 includes at least one of a light-emitting element, a light-receiving element, a transistor, circuit element, and an integrated circuit.</p><p id="p0036" num="0036">Referring to <figref idrefs="f0004">Fig. 3B</figref>, the etching mask 311 is formed on the semiconductor epitaxial substrate and a mesa-etch groove 312 is<!-- EPO <DP n="9"> --> formed to divide the semiconductor thin film into a plurality of individual regions. The mesa-etch groove 312 has a depth such that at least the release layer 303 is exposed. Subsequently, the release layer 303 is etched to separate the individual regions (i.e. , individual layers of semiconductor thin films 104) from the rest as shown in <figref idrefs="f0005">Fig. 3C</figref>. An etchant for this process may be, for example, 10%-hydrogen fluoride (HF) . Alternatively, acids may be used that can etch a layer of semiconductor thin film and the release layer independently. After etching, an individual region is bonded to another substrate, e.g. , an Si-substrate on which the metal layer 102 and the metal oxide layer 103 are formed (<figref idrefs="f0006">Fig. 3D</figref>).</p><p id="p0037" num="0037">The metal layer 102 may be a single layer of Pd, a single layer of Ni, or a metal layer such as a single layer, a multi-layer, or an alloy layer that contains at least one of Au, Ge, Pt, Ti, and Cr. The metal layer 102 may also be an Au-containing metal layer coated with a Pd layer or an Au-containing metal layer coated with an Ni layer. Au is highly resistant to oxidation. Thus, if the metal layer 102 is made of Au, a very thin oxide film (e.g., 3 to 5 nm thick), a very thin Au film (e.g., 3 to 5 nm thick) that has attracted oxygen, or a composite layer of these films is formed. The surface of the metal layer 102 is exposed to oxygen plasma to form a very thin metal oxide layer on the surface of the metal layer. When the surface of a metal layer is covered with a metal, the surface is hydrophobic, i.e., the surface repels water. However, because a thin oxide layer is formed on the outermost surface of the metal, the surface is hydrophilic. This allows preparing of the semiconductor thin film that can be intimately attached to the bonding region. It is considered that oxygen atoms are highly hydrophilic and therefore oxygen atoms on the surface of the metal oxide attract water molecules. In addition to the aforementioned metals, aluminum may be used to form the metal layer. However, the surface of aluminum is difficult to be flat, and therefore conditions for making films may be preferably altered so that the resultant aluminum surface can be flat or the metal layer 102 is<!-- EPO <DP n="10"> --> subjected to a surface-flattening treatment after the film is formed.</p><p id="p0038" num="0038">The metal oxide layer 103 may have any thickness. For example, in order to provide good electrical contact between the semiconductor thin film and the metal layer, the thickness is preferably in the range of 1 to 10 nm. Following are the reasons. For establishing a good electrical contact between the back side of the semiconductor thin film and the metal layer, sintering is performed after bonding the semiconductor thin film so that the atoms in the vicinity of the interface between the semiconductor thin film and the metal layer are interdiffused and/or intermixed, and alloyed. Sintering is performed at a temperature in the range of 100 to 400°C for a time length in the range of 0.5 to 5 hours. If the oxide layer 103 is thick, atoms of the semiconductor thin film and the metal layer will not pass through the oxide layer. In other words, the semiconductor thin film and the metal layer will not react with each other, failing to form a low resistance contact.</p><p id="p0039" num="0039">Subsequently, the semiconductor thin film is brought into an intimate contact with the metal layer/metal-oxide layer by means of moisture for Van der Waals Bonding (VDWB). Then, the etching mask 311 on the semiconductor thin film is removed (<figref idrefs="f0007">Fig. 3E</figref>).</p><p id="p0040" num="0040"><figref idrefs="f0008">Fig. 4</figref> is a model representation of the semiconductor thin film illustrating the vicinity of the bonded interface between the metal layer and metal oxide layer after the device in <figref idrefs="f0007">Fig. 3E</figref> is further sintered at a temperature of 200°C for 1 hour. Sintering is performed at a temperature lower than the melting point of the metal oxide layer 103. For example, the sintering for Au is performed at a temperature lower than 1064°C. In other words, the sintering is performed for a time length and at a temperature such that oxide molecules or oxygen atoms in chemical combination with the metal can diffuse into the metal. Referring to <figref idrefs="f0008">Fig. 4</figref>, a surface oxide portion of a metal layer 102 diffuses into the metal oxide layer 103 formed between the contact layer 304 of the semiconductor<!-- EPO <DP n="11"> --> thin film and the metal layer 102, and into an oxide layer on the surface oxide portion of the contact layer 304, thereby forming a metal/semiconductor reaction region 410. This not only provides reliable bonding between the semiconductor thin film and the metal layer but also establishes good electrical contact of a low resistance between the semiconductor thin film and the metal layer.</p><p id="p0041" num="0041">According to the first embodiment, when a semiconductor thin film is to be bonded on a substrate of different material with a metal layer positioned between the semiconductor thin film and the substrate, an oxide layer is formed on the surface of the metal layer. This allows using of moisture between the semiconductor thin film and the metal layer for improving intimate contact of the semiconductor thin film with the metal layer. This offers excellent bonding strength. The provision of a metal oxide layer is effective in easing the reaction between the metal and the contact layer (i.e., bonding layer) of the semiconductor thin film so that voids produced during the reaction can be minimized for reliable bonding interface. The first embodiment has been described with respect to an Si substrate as a semiconductor substrate. The semiconductor substrate may also be a semiconductor substrate such as a GaAs substrate, an insulating substrate such as a ceramic substrate and a glass substrate, or an electrically conductive substrate made of metals such as copper, stainless steel, or aluminum. When a metal substrate is to be employed, this can eliminate the need for forming a metal layer on the metal substrate and oxidizing the metal layer. That is, a roughness on the order of nano meters can be formed on the surface of the substrate and the rough surface can then be oxidized</p><heading id="h0007"><b>Second Embodiment</b></heading><p id="p0042" num="0042"><figref idrefs="f0009">Fig. 5</figref> illustrates a second embodiment. A substrate 101 is, for example, an Si substrate. A metal layer 102 is formed on the Si substrate 101. Then, an oxide layer 103 of the metal layer 102 is formed on the metal layer 102. A metal layer 501 is formed under<!-- EPO <DP n="12"> --> a contact layer of a semiconductor thin film 104. A metal oxide layer 502 is formed under the metal layer 501. The second embodiment differs from the first embodiment in that a metal layer/metal-oxide layer is formed on the semiconductor thin film 104 side as well.</p><p id="p0043" num="0043">The metal layer 501 may be a metal layer that contains Pd, Au, Ge, Ni, Pt, or Ti, an Ni layer, or a metal layer that contains Au and is covered with a Pd layer or a Ni layer. Just as in the first embodiment, the metal oxide layer 502 may be formed, for example, by means of oxygen plasma. The thickness of the metal oxide layer 502 is preferably in the range of 1 to 10 nm if electrical contact is to be formed in the vicinity of the bonded interface between the semiconductor thin film and the metal layer.</p><p id="p0044" num="0044"><figref idrefs="f0010">Fig. 6</figref> illustrates the reaction that takes place in the vicinity of the bonded interface after sintering the structure in <figref idrefs="f0009">Fig. 5</figref> at a temperature of 200°C for 1 hour. Referring to <figref idrefs="f0010">Fig. 6</figref>, a metal diffuses into a metal oxide layer 103 and a metal oxide layer 502 to form a metal-and-metal reaction region 610, i.e., a metal-and-metal oxide layer.</p><p id="p0045" num="0045">According to the second embodiment, in addition to the structure according to the first embodiment, a metal/metal-oxide layer is formed on the semiconductor thin film side as well. This offers a highly intimate junction interface so that a further lower contact resistance can be implemented between the semiconductor thin film and the metal layer. Because both substrate and the semiconductor thin film supply metal materials, the metal can diffuse into the metal oxide layer sufficiently, thereby resulting in a highly strong bonding without voids.</p><heading id="h0008"><b>Third Embodiment</b></heading><p id="p0046" num="0046"><figref idrefs="f0011">Fig. 7</figref> illustrates a third embodiment. The third embodiment differs from the first embodiment in that a metal layer 501 and a metal oxide layer 502 are formed on a semiconductor thin film 104 side. A substrate 101 in <figref idrefs="f0011">Fig. 7</figref> is an Si substrate. <figref idrefs="f0011">Fig. 8</figref><!-- EPO <DP n="13"> --> is a model representation illustrating the vicinity of the bonded interface after sintering the structure in <figref idrefs="f0011">Fig. 7</figref> at a temperature of 500°C for 10 minutes. It is to be noted that a metal layer 501 has diffused into an oxide layer 502 to form a metal compound 710 between the Si substrate 101 and the metal layer 501.</p><p id="p0047" num="0047">According to the third embodiment, the metal layer 501 and the metal oxide layer 502 are formed on the semiconductor thin film 104 side. This structure allows the device to be sintered at a higher temperature, resulting in a lower contact resistance between the semiconductor thin film 104 and the metal layer 501 as well as forming a silicide between the metal layer 501 and the Si substrate 101 for good bonding effect.</p><p id="p0048" num="0048"><figref idrefs="f0012">Fig. 9</figref> is a side cross-sectional view of an LED head on which a semiconductor device according to the present invention is mounted. Referring to <figref idrefs="f0012">Fig. 9</figref>, an LED head 700 includes a base member 701 and an LED unit 702 that is fixedly mounted on the base member 701. The LED unit 702 employs any one of various LED/driver composite chips according to the first to third embodiments. A light-emitting section 702a is formed on the previously mentioned semiconductor epitaxial layer, and includes a number of light-emitting elements aligned in line. A rod lens array 703 extends over the light-emitting section 702a and focuses the light emitted from the light-emitting section 702a on a surface of an appropriate external member. The rod lens array 703 includes a plurality of rod-like optical lenses aligned along the line of light-emitting elements. A lens holder 104 holds the rod lens array 103 in position.</p><p id="p0049" num="0049">The lens holder 704 is formed to enclose the base member 701 and LED unit 702. Clampers 705 extend through openings 701a, 701b, 704a, and 704b, and hold the base member 701, LED unit 702, and lens holder 704 firmly in a stacked relation.</p><p id="p0050" num="0050">The light emitted from the light-emitting section 702a passes the rod lens array 703 and illuminates the surface of the appropriate external member. The LED head 700 is used as a photolithography<!-- EPO <DP n="14"> --> machine in electrophotographic image forming apparatuses and electrophotographic copying machines.</p><p id="p0051" num="0051">The aforementioned LED head 700 uses one of the LED/driver IC composite chips described in the previous embodiments and therefore provides a compact, high-quality, and cost-saving LED head.</p><p id="p0052" num="0052"><figref idrefs="f0013">Fig. 10</figref> illustrates an image forming apparatus 200 incorporating an LED head that employs a semiconductor composite device according to the present invention. Referring to <figref idrefs="f0013">Fig. 10</figref>, the image forming apparatus 200 includes process units 201-204 that form yellow, magenta, cyan, and black images. The process units 201-204 are aligned in this order from an upstream side of a transport path for a recording medium to a downstream side. Each of the process units 201-204 may be substantially identical; for simplicity only the operation of the process unit 203 will be described, it being understood that the other process units may work in a similar fashion.</p><p id="p0053" num="0053">The process unit 203 includes a photoconductive drum 203a that rotates in a direction shown by arrow C. A charging unit 203b, exposing unit 203c, developing unit 203d, and cleaning unit 203e are disposed to surround the photoconductive drum 203a, being aligned from an upstream side to a downstream side with respect to a direction of rotation of the photoconductive drum 203a. The charging unit 203b charges the surface of the photoconductive drum 203a. The exposing unit 203c illuminates the charged surface of the photoconductive drum 203a to form an electrostatic latent image. The developing unit 203d supplies toner to the electrostatic latent image to develop the electrostatic latent image into a toner image. The cleaning unit 203e removes the toner remaining on the photoconductive drum 203a after transferring the toner image onto a recording medium 205. Drums or rollers used in these units are driven in rotation by a drive source, not shown, via a gear train.</p><p id="p0054" num="0054">A paper cassette 206 is provided at a lower portion of the image forming apparatus 200, and holds a stack of the recording<!-- EPO <DP n="15"> --> medium 205 such as paper therein. A hopping roller 207 is disposed over the paper cassette 206 and feeds the recording medium 205 on a page-by-page basis to the transport path. There are provided pinch rollers 208 and 209, a transporting roller 210, and a registry roller 211 in the transport path downstream of the hopping roller 207. The pinch rollers 208 and 209 and the transporting roller 210 hold the recording medium 205 in a sandwiched relation and transport the recording medium 205. The registry roller 211 minimizes skew between the recording medium 205 and the transport path and then transports the recording medium 205 to the process unit 201. The hopping roller 207, transporting roller 210, and registry roller 211 are driven in rotation by a drive source, not shown, via, for example, a gear train.</p><p id="p0055" num="0055">Transfer rollers 212 are formed of a semi conductive rubber and are provided to oppose the photoconductive drums of the process units 201-204. The transfer roller 212 receives a high voltage for transferring a toner image from the surface of the photoconductive drum 203a to the recording medium 205.</p><p id="p0056" num="0056">A fixing unit 213 includes a heat roller and a back-up roller so that the toner image on the recording medium 205 is fused into a permanent image under heat and pressure. Discharging rollers 214 and 215 cooperate with the pinch rollers 216 and 217 to hold the recording medium 205 in a sandwiched relation and transport the recording medium 205 to a stacker. The fixing units 213 and discharging roller 214 are driven in rotation by a drive source, not shown, via, for example, a gear train. The exposing unit 203c takes the form of the aforementioned LED head.</p><p id="p0057" num="0057">The operation of the aforementioned image forming apparatus 200 will be described. The hopping roller 207 feeds the recording medium 205 on a page-by-page basis. Then, the recording medium 205 is held between the transporting roller 210, registry roller 211 and pinch rollers 208 and 209 in a sandwiched relation, and is transported to the process unit 201. The recording medium 205 is pulled in between the photoconductive drum 201a and the transfer<!-- EPO <DP n="16"> --> roller 212 so that the toner image is transferred onto the recording medium 205 as the recording medium 205 is advanced between the photoconductive drum 201a and the transfer roller 212.</p><p id="p0058" num="0058">The recording medium 205 passes through the process units 201-204. The exposing units 201c-204c form electrostatic latent images of corresponding colors and the developing units 201d-204d develop the corresponding electrostatic latent images to form toner images of the corresponding colors. As the recording medium 205 passes through the process units 201d-204d, the toner images of corresponding colors are transferred onto the recording medium in registration. The recording medium 205 then enters the fixing unit 213 where the toner images are fixed into a full color permanent image. Then, the recording medium 205 is held between the discharging rollers 214 and 215 and the pinch rollers 216 and 217 in a sandwiched relation so that the recording medium 205 is discharged to the stacker 218.</p></description><claims mxw-id="PCLM56987342" lang="DE" load-source="patent-office"><!-- EPO <DP n="19"> --><claim id="c-de-01-0001" num="0001"><claim-text>Verfahren zur Herstellung eines zusammengesetzten Halbleiter-Bauelements, in welchem ein Halbleiter-Dünnfilm von einem ersten Substrat getrennt und mit einem zweiten Substrat verbunden wird, wobei das Verfahren die folgenden Schritte aufweist:
<claim-text>Bilden einer Metallschicht (102, 102 + 501, 501) auf dem zweiten Substrat (101) und/oder dem Halbleiter-Dünnfilm (104),</claim-text>
<claim-text>Bilden eines Bereichs, der ein Oxid eines Metallelements der Metallschicht auf der Metallschicht (102, 102 + 501, 501) enthält; und</claim-text>
<claim-text>Verbinden des Halbleiter-Dünnfilms (104) mit dem zweiten Substrat (101), so dass die Metallschicht (102, 102 + 501, 501) zwischen dem Halbleiter-Dünnfilm (104) und dem zweiten Substrat (101) liegt.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei die Metallschicht (102) auf dem zweiten Substrat (101) liegt.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei die Metallschicht (102 + 501) sowohl auf dem Halbleiter-Dünnfilm (104) als auch auf dem zweiten Substrat (101) gebildet wird.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei die Metallschicht (501) auf dem auf dem Halbleiter-Dünnfilm (104) gebildet wird.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei das Verfahren weiter aufweist:
<claim-text>Bilden einer Wasserschicht auf einer Oberfläche des Metalloxids (502 oder 103) und enges in-Kontakt-Bringen des Halbleiter-Dünnfilms (104) mit dem Substrat<!-- EPO <DP n="20"> --> (101), wobei die Wasserschicht zwischen dem Halbleiter-Dünnfilm (104) und dem Substrat (101) liegt.</claim-text></claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei das Metalloxid ein Oxid der Metallschicht (102) ist, welche auf dem Substrat (101) gebildet wird.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei das Metalloxid (501) ein Element enthält, das aus der Gruppe von Pd, Ni, Ge, Pt, Ti, Cr und Au ausgewählt ist.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Verfahren zur Herstellung eines zusammengesetzten Halbleiter-Bauelements nach Anspruch 1, wobei die Metallschicht (102) eine Pd-Schicht oder eine Ni-Schicht ist.</claim-text></claim><claim id="c-de-01-0009" num="0009"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 1, wobei der Halbleiter-Dünnfilm (104) ein lichtemittierendes Element und/oder ein Licht empfangendes Element und/oder einen Transistor und/oder ein Schaltkeiselement und/oder einen integrierten Schaltkreis enthält.</claim-text></claim><claim id="c-de-01-0010" num="0010"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 9, wobei das lichtemittierende Element eine lichtemittierende Diode (LED) ist.</claim-text></claim><claim id="c-de-01-0011" num="0011"><claim-text>Verfahren zur Herstellung eines zusammengesetzten HalbleiterBauelements nach Anspruch 9, wobei die lichtemittierende Diode eine Laserdiode (LD) ist.</claim-text></claim></claims><claims mxw-id="PCLM56987343" lang="EN" load-source="patent-office"><!-- EPO <DP n="17"> --><claim id="c-en-01-0001" num="0001"><claim-text>A method for manufacturing a semiconductor composite apparatus in which a semiconductor thin film is separated from a first substrate and is bonded to a second substrate, the method comprises the steps of:
<claim-text>forming a metal layer (102, 102 + 501, 501) on at least one of the second substrate (101) and the semiconductor thin film (104),</claim-text>
<claim-text>forming a region that contains an oxide of a metal element of the metal layer on the metal layer (102, 102 + 501, 501); and</claim-text>
<claim-text>attaching the semiconductor thin film (104) to the second substrate (101) so that the metal layer (102, 102 + 501, 501) lies between the semiconductor thin film (104) and the second substrate (101).</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the metal layer (102) is on the second substrate (101).</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the metal layer (102 + 501) is formed on both the semiconductor thin film (104) and the second substrate (101).</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the metal layer (501) is formed on the semiconductor thin film (104).</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the method further comprises:
<claim-text>forming a layer of water on a surface of the metal oxide (502 or 103) and bringing the semiconductor thin film (104) into intimate contact with the substrate (101) with the layer of water lying between the semiconductor thin film (104) and the substrate (101).</claim-text><!-- EPO <DP n="18"> --></claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the metal oxide is an oxide of the metal layer (102) formed on said substrate (101).</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the oxide metal (501) contains an element selected from the group consisting of Pd, Ni, Ge, Pt, Ti, Cr, and Au.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the metal layer (102) is a Pd layer or an Ni layer.</claim-text></claim><claim id="c-en-01-0009" num="0009"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 1, wherein the semiconductor thin film (104) includes at least one of a light-emitting element, a light-receiving element, a transistor, a circuit element, and an integrated circuit.</claim-text></claim><claim id="c-en-01-0010" num="0010"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 9, wherein the light-emitting element is a light emitting diode (LED).</claim-text></claim><claim id="c-en-01-0011" num="0011"><claim-text>The method for manufacturing a semiconductor composite apparatus according to claim 9, wherein the light-emitting diode is a laser diode (LD).</claim-text></claim></claims><claims mxw-id="PCLM56987344" lang="FR" load-source="patent-office"><!-- EPO <DP n="21"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur dans lequel un film mince semi-conducteur est séparé d'un premier substrat et est lié à un deuxième substrat, le procédé comprend les étapes consistant :
<claim-text>à former une couche métallique (102, 102 + 501, 501) sur au moins l'un du deuxième substrat (101) et du film mince semi-conducteur (104),</claim-text>
<claim-text>à former une zone qui contient un oxyde d'un élément métallique de la couche métallique sur la couche métallique (102, 102 + 501, 501) ; et</claim-text>
<claim-text>à fixer le film mince semi-conducteur (104) au deuxième substrat (101) de sorte que la couche métallique (102, 102 + 501, 501) se trouve entre le film mince semi-conducteur (104) et le deuxième substrat (101).</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel la couche métallique (102) est située sur le deuxième substrat (101).</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel la couche métallique (102 + 501) est formée à la fois sur le film mince semi-conducteur (104) et sur le deuxième substrat (101).</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel la couche métallique (501) est formée sur le film mince semi-conducteur (104).</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel le procédé comprend en outre le fait :
<claim-text>de former une couche d'eau sur une surface de l'oxyde métallique (502 ou 103) et d'amener le film mince semi-conducteur (104) en contact étroit avec le substrat (101) avec la couche d'eau se trouvant entre le film mince semi-conducteur (104) et le substrat (101).</claim-text><!-- EPO <DP n="22"> --></claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel l'oxyde métallique est un oxyde de la couche métallique (102) formée sur ledit substrat (101).</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel l'oxyde métallique (501) contient un élément choisi dans le groupe constitué de Pd, Ni, Ge, Pt, Ti, Cr et Au.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel la couche métallique (102) est une couche de Pd ou une couche de Ni.</claim-text></claim><claim id="c-fr-01-0009" num="0009"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 1, dans lequel le film mince semi-conducteur (104) comporte au moins l'un d'un élément électroluminescent, d'un élément de réception de lumière, d'un transistor, d'un élément de circuit, et d'un circuit intégré.</claim-text></claim><claim id="c-fr-01-0010" num="0010"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 9, dans lequel l'élément électroluminescent est une diode électroluminescente (LED).</claim-text></claim><claim id="c-fr-01-0011" num="0011"><claim-text>Procédé de fabrication d'un appareil composite à semi-conducteur selon la revendication 9, dans lequel la diode électroluminescente est une diode laser (LD).</claim-text></claim></claims><drawings mxw-id="PDW16672722" load-source="patent-office"><!-- EPO <DP n="23"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="115" he="182" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="147" he="221" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0003" num="3A"><img id="if0003" file="imgf0003.tif" wi="144" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0004" num="3B"><img id="if0004" file="imgf0004.tif" wi="165" he="226" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0005" num="3C"><img id="if0005" file="imgf0005.tif" wi="165" he="191" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0006" num="3D"><img id="if0006" file="imgf0006.tif" wi="163" he="201" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="29"> --><figure id="f0007" num="3E"><img id="if0007" file="imgf0007.tif" wi="144" he="225" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="30"> --><figure id="f0008" num="4"><img id="if0008" file="imgf0008.tif" wi="164" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0009" num="5"><img id="if0009" file="imgf0009.tif" wi="120" he="201" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0010" num="6"><img id="if0010" file="imgf0010.tif" wi="121" he="232" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0011" num="7,8"><img id="if0011" file="imgf0011.tif" wi="165" he="197" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0012" num="9"><img id="if0012" file="imgf0012.tif" wi="147" he="148" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0013" num="10"><img id="if0013" file="imgf0013.tif" wi="164" he="229" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0014" num="11"><img id="if0014" file="imgf0014.tif" wi="156" he="224" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0015" num="12"><img id="if0015" file="imgf0015.tif" wi="151" he="212" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="38"> --><figure id="f0016" num="13"><img id="if0016" file="imgf0016.tif" wi="164" he="204" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
