$date
	Fri Feb 14 01:50:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2x1_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & and1 $end
$var wire 1 ' and2 $end
$var wire 1 ( b $end
$var wire 1 ) not_select $end
$var wire 1 * select $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
1(
0'
0&
0%
0$
1#
0"
0!
$end
#10000
1!
0)
1'
1$
1*
#20000
1&
1!
1)
0'
0$
0*
0#
0(
1"
1%
#30000
0!
0&
0)
1$
1*
#40000
