// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        beefy = {
            type = "Simple";
            cores = 4;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = 4;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = 4;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 3;
        };

        l2 = {
            caches = 4;
            size = 262144;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i|l1d";
        };


        l3 = {
            caches = 1;
            banks = 4;
            size = 2097152;
            latency = 27;

            array = {
                type = "SetAssoc";
                ways = 16;
            };
            children = "l2";
        };
    };

    mem = {
        type = "DDR";
        controllers = 1;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
    pinOptions = "-ifeellucky";
};

process0 = {
    command = "./community_lock 1 4 10 ../../inputs/roadNet-CA.txt";
    startFastForwarded = true;
};
