// Seed: 3315278161
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  reg id_3, id_4;
  reg id_5;
  final if (1 - id_3) id_5 <= 1;
  supply1 id_6, id_7;
  assign module_1.id_11 = 0;
  wire id_8;
  assign id_3 = 1'b0;
  assign id_4 = id_5;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wire id_13,
    output uwire id_14,
    input wor id_15,
    input wire id_16,
    input wand id_17,
    output tri0 id_18,
    input tri1 id_19,
    input supply1 id_20
);
  wire id_22, id_23 = id_16;
  module_0 modCall_1 (
      id_20,
      id_10
  );
endmodule
