[2025-09-17 08:15:07] START suite=qualcomm_srv trace=srv140_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv140_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2631129 heartbeat IPC: 3.801 cumulative IPC: 3.801 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5075140 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5075140 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5075141 heartbeat IPC: 4.092 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13635936 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22202118 heartbeat IPC: 1.167 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30750529 heartbeat IPC: 1.17 cumulative IPC: 1.168 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39309569 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 47983054 heartbeat IPC: 1.153 cumulative IPC: 1.165 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56523794 heartbeat IPC: 1.171 cumulative IPC: 1.166 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv140_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000014 cycles: 65170648 heartbeat IPC: 1.156 cumulative IPC: 1.165 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73703179 heartbeat IPC: 1.172 cumulative IPC: 1.166 (Simulation time: 00 hr 10 min 16 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 82256338 heartbeat IPC: 1.169 cumulative IPC: 1.166 (Simulation time: 00 hr 11 min 25 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 85648807 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 35 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 85648807 cumulative IPC: 1.168 (Simulation time: 00 hr 12 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv140_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.168 instructions: 100000000 cycles: 85648807
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.48 Average ROB Occupancy at Mispredict: 28.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1259
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.57
BRANCH_DIRECT_CALL: 0.4697
BRANCH_INDIRECT_CALL: 0.5328
BRANCH_RETURN: 0.415


====Backend Stall Breakdown====
ROB_STALL: 88406
LQ_STALL: 0
SQ_STALL: 360507


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 23.8
REPLAY_LOAD: 22.356522
NON_REPLAY_LOAD: 11.289343

== Total ==
ADDR_TRANS: 10115
REPLAY_LOAD: 10284
NON_REPLAY_LOAD: 68007

== Counts ==
ADDR_TRANS: 425
REPLAY_LOAD: 460
NON_REPLAY_LOAD: 6024

cpu0->cpu0_STLB TOTAL        ACCESS:    2067152 HIT:    2052575 MISS:      14577 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2067152 HIT:    2052575 MISS:      14577 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 78.29 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9686503 HIT:    8844825 MISS:     841678 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7899556 HIT:    7142829 MISS:     756727 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     599700 HIT:     535982 MISS:      63718 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1163143 HIT:    1152926 MISS:      10217 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24104 HIT:      13088 MISS:      11016 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15095811 HIT:    7577729 MISS:    7518082 MSHR_MERGE:    1810796
cpu0->cpu0_L1I LOAD         ACCESS:   15095811 HIT:    7577729 MISS:    7518082 MSHR_MERGE:    1810796
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.08 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29798481 HIT:   25268289 MISS:    4530192 MSHR_MERGE:    1714079
cpu0->cpu0_L1D LOAD         ACCESS:   16577849 HIT:   13888514 MISS:    2689335 MSHR_MERGE:     497026
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13191142 HIT:   11374533 MISS:    1816609 MSHR_MERGE:    1216909
cpu0->cpu0_L1D TRANSLATION  ACCESS:      29490 HIT:       5242 MISS:      24248 MSHR_MERGE:        144
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12391202 HIT:   10261453 MISS:    2129749 MSHR_MERGE:    1077645
cpu0->cpu0_ITLB LOAD         ACCESS:   12391202 HIT:   10261453 MISS:    2129749 MSHR_MERGE:    1077645
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.345 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28340498 HIT:   26975148 MISS:    1365350 MSHR_MERGE:     350302
cpu0->cpu0_DTLB LOAD         ACCESS:   28340498 HIT:   26975148 MISS:    1365350 MSHR_MERGE:     350302
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.751 cycles
cpu0->LLC TOTAL        ACCESS:     962577 HIT:     937012 MISS:      25565 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     756727 HIT:     738488 MISS:      18239 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      63718 HIT:      59409 MISS:       4309 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     131116 HIT:     131008 MISS:        108 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11016 HIT:       8107 MISS:       2909 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        596
  ROW_BUFFER_MISS:      24861
  AVG DBUS CONGESTED CYCLE: 3.179
Channel 0 WQ ROW_BUFFER_HIT:         81
  ROW_BUFFER_MISS:       1557
  FULL:          0
Channel 0 REFRESHES ISSUED:       7138

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       511848       567507        80687         1986
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           47         2847          828          228
  STLB miss resolved @ L2C                0         2252         3123         1312          163
  STLB miss resolved @ LLC                0          646         1594         3011          717
  STLB miss resolved @ MEM                0            0          735         2107         1253

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             184841        58449      1429700       122726          210
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1372          503           35
  STLB miss resolved @ L2C                0          885         8478          919            4
  STLB miss resolved @ LLC                0          689         2039         1803           33
  STLB miss resolved @ MEM                0            0           69          115          119
[2025-09-17 08:27:42] END   suite=qualcomm_srv trace=srv140_ap (rc=0)
