#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fc4d7d247e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc4d7d3a0f0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fc4d7d1ba70 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000000000000000000000000000000000000101001>;
enum0x7fc4d904de70 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc4d7d542e0_0 .net *"_ivl_11", 7 0, L_0x7fc4d7d55130;  1 drivers
v0x7fc4d7d54380_0 .net *"_ivl_16", 7 0, L_0x7fc4d7d55380;  1 drivers
v0x7fc4d7d54420_0 .net *"_ivl_3", 7 0, L_0x7fc4d7d54fd0;  1 drivers
v0x7fc4d7d544b0_0 .net *"_ivl_7", 7 0, L_0x7fc4d7d55070;  1 drivers
v0x7fc4d7d54560_0 .net "active", 0 0, v0x7fc4d7d51f30_0;  1 drivers
v0x7fc4d7d54630_0 .net "address", 31 0, L_0x7fc4d7d56170;  1 drivers
v0x7fc4d7d546c0_0 .net "byteenable", 3 0, L_0x7fc4d7d57930;  1 drivers
v0x7fc4d7d547e0_0 .var "clk", 0 0;
v0x7fc4d7d54870_0 .var/i "counter", 31 0;
v0x7fc4d7d54980_0 .net "read", 0 0, v0x7fc4d7d4c000_0;  1 drivers
v0x7fc4d7d54a10_0 .net "readdata", 31 0, v0x7fc4d7d53dd0_0;  1 drivers
v0x7fc4d7d54aa0_0 .net "readdata_to_CPU", 31 0, L_0x7fc4d7d551d0;  1 drivers
v0x7fc4d7d54b40_0 .net "register_v0", 31 0, L_0x7fc4d7d55690;  1 drivers
v0x7fc4d7d54c00_0 .var "reset", 0 0;
v0x7fc4d7d54c90_0 .net "state", 2 0, v0x7fc4d7d4f5a0_0;  1 drivers
v0x7fc4d7d54d20_0 .var "waitrequest", 0 0;
v0x7fc4d7d54db0_0 .net "write", 0 0, v0x7fc4d7d4c090_0;  1 drivers
v0x7fc4d7d54f40_0 .net "writedata", 31 0, L_0x7fc4d7d5a4f0;  1 drivers
E_0x7fc4d7d37520 .event negedge, v0x7fc4d7d48550_0;
L_0x7fc4d7d54fd0 .part v0x7fc4d7d53dd0_0, 24, 8;
L_0x7fc4d7d55070 .part v0x7fc4d7d53dd0_0, 16, 8;
L_0x7fc4d7d55130 .part v0x7fc4d7d53dd0_0, 8, 8;
L_0x7fc4d7d551d0 .concat8 [ 8 8 8 8], L_0x7fc4d7d54fd0, L_0x7fc4d7d55070, L_0x7fc4d7d55130, L_0x7fc4d7d55380;
L_0x7fc4d7d55380 .part v0x7fc4d7d53dd0_0, 0, 8;
S_0x7fc4d7d18ab0 .scope module, "datapath" "mips_cpu_bus" 3 98, 4 2 0, S_0x7fc4d7d3a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x7fc4d7d55690 .functor BUFZ 32, v0x7fc4d7d504f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc4d7d50350_0 .net "ALUAmux2to1", 31 0, L_0x7fc4d7d58720;  1 drivers
v0x7fc4d7d50420_0 .net "ALUB", 31 0, v0x7fc4d7d47770_0;  1 drivers
v0x7fc4d7d504f0_0 .var "ALUOut", 31 0;
v0x7fc4d7d505c0_0 .net "ALUSrcA", 0 0, v0x7fc4d7d4bc60_0;  1 drivers
v0x7fc4d7d50650_0 .net "ALUSrcB", 1 0, v0x7fc4d7d4bcf0_0;  1 drivers
v0x7fc4d7d50760_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fc4d7d45df0_0;  1 drivers
v0x7fc4d7d50830_0 .net "ALU_result", 31 0, v0x7fc4d7d45ea0_0;  1 drivers
v0x7fc4d7d50900_0 .net "ALUctl", 3 0, v0x7fc4d7d4bdb0_0;  1 drivers
v0x7fc4d7d509d0_0 .net "Decodemux2to1", 31 0, L_0x7fc4d7d55a20;  1 drivers
v0x7fc4d7d50ae0_0 .net "HI", 31 0, v0x7fc4d7d48100_0;  1 drivers
v0x7fc4d7d50b70_0 .net "IRWrite", 0 0, v0x7fc4d7d4be80_0;  1 drivers
v0x7fc4d7d50c00_0 .net "IorD", 0 0, v0x7fc4d7d4bf30_0;  1 drivers
v0x7fc4d7d50cd0_0 .net "LO", 31 0, v0x7fc4d7d481a0_0;  1 drivers
v0x7fc4d7d50d60_0 .net "MemtoReg", 0 0, v0x7fc4d7d4c120_0;  1 drivers
v0x7fc4d7d50df0_0 .net "PC", 31 0, v0x7fc4d7d4d070_0;  1 drivers
v0x7fc4d7d50e80_0 .net "PCSource", 1 0, v0x7fc4d7d4c1b0_0;  1 drivers
v0x7fc4d7d50f50_0 .net "PCWrite", 0 0, v0x7fc4d7d4c2d0_0;  1 drivers
v0x7fc4d7d51120_0 .net "PCWriteCond", 0 0, v0x7fc4d7d4c370_0;  1 drivers
v0x7fc4d7d511b0_0 .net "RegDst", 0 0, v0x7fc4d7d4c410_0;  1 drivers
v0x7fc4d7d51240_0 .net "RegWrite", 0 0, v0x7fc4d7d4c4b0_0;  1 drivers
v0x7fc4d7d512d0_0 .net "RegWritemux2to1", 31 0, L_0x7fc4d7d583f0;  1 drivers
v0x7fc4d7d51360_0 .net "Regmux2to1", 4 0, L_0x7fc4d7d57fa0;  1 drivers
L_0x7fc4d7f73008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d513f0_0 .net/2u *"_ivl_10", 2 0, L_0x7fc4d7f73008;  1 drivers
v0x7fc4d7d51480_0 .net *"_ivl_12", 0 0, L_0x7fc4d7d55940;  1 drivers
v0x7fc4d7d51510_0 .net *"_ivl_22", 31 0, L_0x7fc4d7d57bf0;  1 drivers
L_0x7fc4d7f73560 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d515a0_0 .net *"_ivl_25", 30 0, L_0x7fc4d7f73560;  1 drivers
L_0x7fc4d7f735a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d51630_0 .net/2u *"_ivl_26", 31 0, L_0x7fc4d7f735a8;  1 drivers
v0x7fc4d7d516d0_0 .net *"_ivl_28", 0 0, L_0x7fc4d7d57ce0;  1 drivers
v0x7fc4d7d51770_0 .net *"_ivl_31", 4 0, L_0x7fc4d7d57e00;  1 drivers
v0x7fc4d7d51820_0 .net *"_ivl_33", 4 0, L_0x7fc4d7d57f00;  1 drivers
v0x7fc4d7d518d0_0 .net *"_ivl_36", 31 0, L_0x7fc4d7d58130;  1 drivers
L_0x7fc4d7f735f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d51980_0 .net *"_ivl_39", 30 0, L_0x7fc4d7f735f0;  1 drivers
L_0x7fc4d7f73638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d51a30_0 .net/2u *"_ivl_40", 31 0, L_0x7fc4d7f73638;  1 drivers
v0x7fc4d7d51000_0 .net *"_ivl_42", 0 0, L_0x7fc4d7d58250;  1 drivers
v0x7fc4d7d51cc0_0 .net *"_ivl_46", 31 0, L_0x7fc4d7d584d0;  1 drivers
L_0x7fc4d7f73680 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d51d50_0 .net *"_ivl_49", 30 0, L_0x7fc4d7f73680;  1 drivers
L_0x7fc4d7f736c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d51de0_0 .net/2u *"_ivl_50", 31 0, L_0x7fc4d7f736c8;  1 drivers
v0x7fc4d7d51e90_0 .net *"_ivl_52", 0 0, L_0x7fc4d7d58680;  1 drivers
v0x7fc4d7d51f30_0 .var "active", 0 0;
v0x7fc4d7d51fd0_0 .net "address", 31 0, L_0x7fc4d7d56170;  alias, 1 drivers
v0x7fc4d7d52090_0 .net "byteenable", 3 0, L_0x7fc4d7d57930;  alias, 1 drivers
v0x7fc4d7d52160_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  1 drivers
v0x7fc4d7d521f0_0 .net "fixed_shift", 0 0, v0x7fc4d7d4c600_0;  1 drivers
v0x7fc4d7d522c0_0 .net "full_instr", 31 0, L_0x7fc4d7d557b0;  1 drivers
v0x7fc4d7d52350_0 .net "instr10_6", 4 0, L_0x7fc4d7d55530;  1 drivers
v0x7fc4d7d523f0_0 .net "instr15_0", 15 0, v0x7fc4d7d48ee0_0;  1 drivers
v0x7fc4d7d524c0_0 .net "instr15_11", 4 0, L_0x7fc4d7d55490;  1 drivers
v0x7fc4d7d52570_0 .net "instr20_16", 4 0, v0x7fc4d7d48fb0_0;  1 drivers
v0x7fc4d7d52610_0 .net "instr25_21", 4 0, v0x7fc4d7d49040_0;  1 drivers
v0x7fc4d7d526c0_0 .net "instr31_26", 5 0, v0x7fc4d7d49120_0;  1 drivers
v0x7fc4d7d52770_0 .net "pc_in", 31 0, v0x7fc4d7d4dbd0_0;  1 drivers
v0x7fc4d7d52840_0 .net "read", 0 0, v0x7fc4d7d4c000_0;  alias, 1 drivers
v0x7fc4d7d528d0_0 .net "readR1", 4 0, L_0x7fc4d7d58940;  1 drivers
v0x7fc4d7d52980_0 .net "readR2", 4 0, L_0x7fc4d7d587c0;  1 drivers
v0x7fc4d7d52a30_0 .net "readdata", 31 0, v0x7fc4d7d53dd0_0;  alias, 1 drivers
v0x7fc4d7d52ae0_0 .net "readdata1", 31 0, L_0x7fc4d7d58d50;  1 drivers
v0x7fc4d7d52b90_0 .net "readdata2", 31 0, L_0x7fc4d7d59000;  1 drivers
v0x7fc4d7d52c60_0 .net "readdata_to_CPU", 31 0, L_0x7fc4d7d5aa10;  1 drivers
v0x7fc4d7d52d40_0 .var "regA", 31 0;
v0x7fc4d7d52dd0_0 .var "regB", 31 0;
v0x7fc4d7d52e60_0 .net "register_v0", 31 0, L_0x7fc4d7d55690;  alias, 1 drivers
v0x7fc4d7d52f10_0 .net "reset", 0 0, v0x7fc4d7d54c00_0;  1 drivers
v0x7fc4d7d52fa0_0 .var "stall", 0 0;
v0x7fc4d7d53050_0 .net "state", 2 0, v0x7fc4d7d4f5a0_0;  alias, 1 drivers
v0x7fc4d7d53160_0 .net "unsign", 0 0, v0x7fc4d7d4c980_0;  1 drivers
v0x7fc4d7d51ac0_0 .net "waitrequest", 0 0, v0x7fc4d7d54d20_0;  1 drivers
v0x7fc4d7d51b60_0 .net "write", 0 0, v0x7fc4d7d4c090_0;  alias, 1 drivers
v0x7fc4d7d51bf0_0 .net "writedata", 31 0, L_0x7fc4d7d5a4f0;  alias, 1 drivers
v0x7fc4d7d531f0_0 .net "writedata_from_CPU", 31 0, v0x7fc4d7d52dd0_0;  1 drivers
v0x7fc4d7d53280_0 .net "zero", 0 0, L_0x7fc4d7d59a50;  1 drivers
E_0x7fc4d7d38bc0 .event edge, v0x7fc4d7d4d140_0, v0x7fc4d7d497b0_0, v0x7fc4d7d489b0_0;
L_0x7fc4d7d55490 .part L_0x7fc4d7d5aa10, 11, 5;
L_0x7fc4d7d55530 .part L_0x7fc4d7d5aa10, 6, 5;
L_0x7fc4d7d557b0 .concat [ 16 5 5 6], v0x7fc4d7d48ee0_0, v0x7fc4d7d48fb0_0, v0x7fc4d7d49040_0, v0x7fc4d7d49120_0;
L_0x7fc4d7d55940 .cmp/eq 3, v0x7fc4d7d4f5a0_0, L_0x7fc4d7f73008;
L_0x7fc4d7d55a20 .functor MUXZ 32, L_0x7fc4d7d557b0, L_0x7fc4d7d5aa10, L_0x7fc4d7d55940, C4<>;
L_0x7fc4d7d55b70 .part L_0x7fc4d7d55a20, 26, 6;
L_0x7fc4d7d55c50 .part L_0x7fc4d7d55a20, 0, 6;
L_0x7fc4d7d57ad0 .part L_0x7fc4d7d55a20, 26, 6;
L_0x7fc4d7d57bf0 .concat [ 1 31 0 0], v0x7fc4d7d4c410_0, L_0x7fc4d7f73560;
L_0x7fc4d7d57ce0 .cmp/eq 32, L_0x7fc4d7d57bf0, L_0x7fc4d7f735a8;
L_0x7fc4d7d57e00 .part L_0x7fc4d7d55a20, 16, 5;
L_0x7fc4d7d57f00 .part L_0x7fc4d7d55a20, 11, 5;
L_0x7fc4d7d57fa0 .functor MUXZ 5, L_0x7fc4d7d57f00, L_0x7fc4d7d57e00, L_0x7fc4d7d57ce0, C4<>;
L_0x7fc4d7d58130 .concat [ 1 31 0 0], v0x7fc4d7d4c120_0, L_0x7fc4d7f735f0;
L_0x7fc4d7d58250 .cmp/eq 32, L_0x7fc4d7d58130, L_0x7fc4d7f73638;
L_0x7fc4d7d583f0 .functor MUXZ 32, L_0x7fc4d7d5aa10, v0x7fc4d7d504f0_0, L_0x7fc4d7d58250, C4<>;
L_0x7fc4d7d584d0 .concat [ 1 31 0 0], v0x7fc4d7d4bc60_0, L_0x7fc4d7f73680;
L_0x7fc4d7d58680 .cmp/eq 32, L_0x7fc4d7d584d0, L_0x7fc4d7f736c8;
L_0x7fc4d7d58720 .functor MUXZ 32, v0x7fc4d7d52d40_0, v0x7fc4d7d4d070_0, L_0x7fc4d7d58680, C4<>;
L_0x7fc4d7d588a0 .part L_0x7fc4d7d55a20, 26, 6;
L_0x7fc4d7d58940 .part L_0x7fc4d7d55a20, 21, 5;
L_0x7fc4d7d587c0 .part L_0x7fc4d7d55a20, 16, 5;
L_0x7fc4d7d59ea0 .part L_0x7fc4d7d55a20, 26, 6;
L_0x7fc4d7d5a000 .part L_0x7fc4d7d55a20, 0, 6;
L_0x7fc4d7d58b20 .part L_0x7fc4d7d55a20, 21, 5;
L_0x7fc4d7d5a1b0 .part L_0x7fc4d7d55a20, 16, 5;
L_0x7fc4d7d59f40 .part L_0x7fc4d7d55a20, 0, 16;
L_0x7fc4d7d5ac20 .part L_0x7fc4d7d55a20, 26, 6;
S_0x7fc4d7d18c20 .scope module, "ALU" "alu" 4 149, 5 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x7fc4d9055380 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x7fc4d7d13d20_0 .net "ALUOperation", 3 0, v0x7fc4d7d4bdb0_0;  alias, 1 drivers
v0x7fc4d7d45df0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fc4d7d45ea0_0 .var "ALU_result", 31 0;
v0x7fc4d7d45f60_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fc4d7d46010_0 .var "ALU_temp_result", 32 0;
v0x7fc4d7d46100_0 .var "A_extend", 63 0;
v0x7fc4d7d461b0_0 .net "A_unsign", 32 0, L_0x7fc4d7d59290;  1 drivers
v0x7fc4d7d46260_0 .var "B_extend", 63 0;
v0x7fc4d7d46310_0 .net "B_unsign", 32 0, L_0x7fc4d7d59590;  1 drivers
L_0x7fc4d7f737a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d46420_0 .net/2u *"_ivl_0", 31 0, L_0x7fc4d7f737a0;  1 drivers
L_0x7fc4d7f73830 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d464d0_0 .net/2u *"_ivl_10", 31 0, L_0x7fc4d7f73830;  1 drivers
v0x7fc4d7d46580_0 .net *"_ivl_12", 31 0, L_0x7fc4d7d593b0;  1 drivers
v0x7fc4d7d46630_0 .net *"_ivl_14", 31 0, L_0x7fc4d7d594b0;  1 drivers
L_0x7fc4d7f73878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d466e0_0 .net *"_ivl_19", 0 0, L_0x7fc4d7f73878;  1 drivers
v0x7fc4d7d46790_0 .net *"_ivl_2", 31 0, L_0x7fc4d7d590b0;  1 drivers
L_0x7fc4d7f738c0 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d46840_0 .net/2u *"_ivl_20", 32 0, L_0x7fc4d7f738c0;  1 drivers
v0x7fc4d7d468f0_0 .net *"_ivl_22", 0 0, L_0x7fc4d7d596b0;  1 drivers
L_0x7fc4d7f73908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d46a80_0 .net/2s *"_ivl_24", 1 0, L_0x7fc4d7f73908;  1 drivers
L_0x7fc4d7f73950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d46b10_0 .net/2s *"_ivl_26", 1 0, L_0x7fc4d7f73950;  1 drivers
v0x7fc4d7d46bb0_0 .net *"_ivl_28", 1 0, L_0x7fc4d7d57190;  1 drivers
v0x7fc4d7d46c60_0 .net *"_ivl_4", 31 0, L_0x7fc4d7d591b0;  1 drivers
L_0x7fc4d7f737e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d46d10_0 .net *"_ivl_9", 0 0, L_0x7fc4d7f737e8;  1 drivers
v0x7fc4d7d46dc0_0 .net/s "a", 31 0, L_0x7fc4d7d58720;  alias, 1 drivers
v0x7fc4d7d46e70_0 .net/s "b", 31 0, v0x7fc4d7d47770_0;  alias, 1 drivers
v0x7fc4d7d46f20_0 .net "fixed_shift", 0 0, v0x7fc4d7d4c600_0;  alias, 1 drivers
v0x7fc4d7d46fc0_0 .net "instr10_6", 4 0, L_0x7fc4d7d55530;  alias, 1 drivers
v0x7fc4d7d47070_0 .var "quotient", 31 0;
v0x7fc4d7d47120_0 .var "quotient_unsign", 32 0;
v0x7fc4d7d471d0_0 .var "remainder", 31 0;
v0x7fc4d7d47280_0 .var "remainder_unsign", 32 0;
v0x7fc4d7d47330_0 .net "unsign", 0 0, v0x7fc4d7d4c980_0;  alias, 1 drivers
v0x7fc4d7d473d0_0 .net "zero", 0 0, L_0x7fc4d7d59a50;  alias, 1 drivers
E_0x7fc4d7d39040/0 .event edge, v0x7fc4d7d47330_0, v0x7fc4d7d13d20_0, v0x7fc4d7d461b0_0, v0x7fc4d7d46310_0;
E_0x7fc4d7d39040/1 .event edge, v0x7fc4d7d45f60_0, v0x7fc4d7d47120_0, v0x7fc4d7d47280_0, v0x7fc4d7d46010_0;
E_0x7fc4d7d39040/2 .event edge, v0x7fc4d7d46dc0_0, v0x7fc4d7d46e70_0, v0x7fc4d7d46100_0, v0x7fc4d7d46260_0;
E_0x7fc4d7d39040/3 .event edge, v0x7fc4d7d47070_0, v0x7fc4d7d471d0_0, v0x7fc4d7d46f20_0, v0x7fc4d7d46fc0_0;
E_0x7fc4d7d39040 .event/or E_0x7fc4d7d39040/0, E_0x7fc4d7d39040/1, E_0x7fc4d7d39040/2, E_0x7fc4d7d39040/3;
L_0x7fc4d7d590b0 .arith/sum 32, L_0x7fc4d7f737a0, L_0x7fc4d7d58720;
L_0x7fc4d7d591b0 .concat [ 32 0 0 0], L_0x7fc4d7d590b0;
L_0x7fc4d7d59290 .concat [ 32 1 0 0], L_0x7fc4d7d591b0, L_0x7fc4d7f737e8;
L_0x7fc4d7d593b0 .arith/sum 32, L_0x7fc4d7f73830, v0x7fc4d7d47770_0;
L_0x7fc4d7d594b0 .concat [ 32 0 0 0], L_0x7fc4d7d593b0;
L_0x7fc4d7d59590 .concat [ 32 1 0 0], L_0x7fc4d7d594b0, L_0x7fc4d7f73878;
L_0x7fc4d7d596b0 .cmp/eq 33, v0x7fc4d7d46010_0, L_0x7fc4d7f738c0;
L_0x7fc4d7d57190 .functor MUXZ 2, L_0x7fc4d7f73950, L_0x7fc4d7f73908, L_0x7fc4d7d596b0, C4<>;
L_0x7fc4d7d59a50 .part L_0x7fc4d7d57190, 0, 1;
S_0x7fc4d7d47550 .scope module, "ALUmux4to1" "ALUmux4to1" 4 114, 6 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fc4d90541a0 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fc4d7d47770_0 .var "ALUB", 31 0;
v0x7fc4d7d47840_0 .net "ALUSrcB", 1 0, v0x7fc4d7d4bcf0_0;  alias, 1 drivers
v0x7fc4d7d478e0_0 .net "immediate", 15 0, v0x7fc4d7d48ee0_0;  alias, 1 drivers
v0x7fc4d7d479a0_0 .net "opcode", 5 0, L_0x7fc4d7d588a0;  1 drivers
v0x7fc4d7d47a50_0 .net "register_b", 31 0, L_0x7fc4d7d59000;  alias, 1 drivers
v0x7fc4d7d47b40_0 .var "shift_2", 31 0;
v0x7fc4d7d47bf0_0 .var "sign_extended", 31 0;
E_0x7fc4d7d463e0/0 .event edge, v0x7fc4d7d479a0_0, v0x7fc4d7d478e0_0, v0x7fc4d7d47bf0_0, v0x7fc4d7d47840_0;
E_0x7fc4d7d463e0/1 .event edge, v0x7fc4d7d47a50_0, v0x7fc4d7d47b40_0;
E_0x7fc4d7d463e0 .event/or E_0x7fc4d7d463e0/0, E_0x7fc4d7d463e0/1;
S_0x7fc4d7d47d20 .scope module, "HI_LO_Control" "HI_LO_Control" 4 170, 7 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x7fc4d90567d0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fc4d9057090 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fc4d7d48040_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fc4d7d45df0_0;  alias, 1 drivers
v0x7fc4d7d48100_0 .var "HI", 31 0;
v0x7fc4d7d481a0_0 .var "LO", 31 0;
v0x7fc4d7d48260_0 .net *"_ivl_0", 31 0, L_0x7fc4d7d59bc0;  1 drivers
L_0x7fc4d7f73998 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d48310_0 .net *"_ivl_3", 25 0, L_0x7fc4d7f73998;  1 drivers
L_0x7fc4d7f739e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d48400_0 .net/2u *"_ivl_4", 31 0, L_0x7fc4d7f739e0;  1 drivers
v0x7fc4d7d484b0_0 .net *"_ivl_6", 0 0, L_0x7fc4d7d59c60;  1 drivers
v0x7fc4d7d48550_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  alias, 1 drivers
v0x7fc4d7d485f0_0 .net "final_code", 5 0, L_0x7fc4d7d59d80;  1 drivers
v0x7fc4d7d48700_0 .net "func_code", 5 0, L_0x7fc4d7d5a000;  1 drivers
v0x7fc4d7d487b0_0 .net "opcode", 5 0, L_0x7fc4d7d59ea0;  1 drivers
v0x7fc4d7d48860_0 .net "regA", 31 0, v0x7fc4d7d52d40_0;  1 drivers
v0x7fc4d7d48910_0 .net "reset", 0 0, v0x7fc4d7d54c00_0;  alias, 1 drivers
v0x7fc4d7d489b0_0 .net "state", 2 0, v0x7fc4d7d4f5a0_0;  alias, 1 drivers
E_0x7fc4d7d463b0 .event posedge, v0x7fc4d7d48550_0;
L_0x7fc4d7d59bc0 .concat [ 6 26 0 0], L_0x7fc4d7d59ea0, L_0x7fc4d7f73998;
L_0x7fc4d7d59c60 .cmp/eq 32, L_0x7fc4d7d59bc0, L_0x7fc4d7f739e0;
L_0x7fc4d7d59d80 .functor MUXZ 6, L_0x7fc4d7d59ea0, L_0x7fc4d7d5a000, L_0x7fc4d7d59c60, C4<>;
S_0x7fc4d7d48b40 .scope module, "IR" "instruction_reg" 4 119, 8 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fc4d7d48d70_0 .net "IRWrite", 0 0, v0x7fc4d7d4be80_0;  alias, 1 drivers
v0x7fc4d7d48e20_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  alias, 1 drivers
v0x7fc4d7d48ee0_0 .var "instr15_0", 15 0;
v0x7fc4d7d48fb0_0 .var "instr20_16", 4 0;
v0x7fc4d7d49040_0 .var "instr25_21", 4 0;
v0x7fc4d7d49120_0 .var "instr31_26", 5 0;
v0x7fc4d7d491d0_0 .net "memdata", 31 0, L_0x7fc4d7d5aa10;  alias, 1 drivers
v0x7fc4d7d49280_0 .net "reset", 0 0, v0x7fc4d7d54c00_0;  alias, 1 drivers
S_0x7fc4d7d493c0 .scope module, "MEMmux" "MEMmux" 4 105, 9 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "IorD";
    .port_info 2 /INPUT 32 "ALUOut";
    .port_info 3 /INPUT 6 "opcode";
    .port_info 4 /OUTPUT 4 "byteenable";
    .port_info 5 /OUTPUT 32 "address";
enum0x7fc4d9052d80 .enum4 (6)
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
L_0x7fc4d7d56870 .functor OR 1, L_0x7fc4d7d565c0, L_0x7fc4d7d56720, C4<0>, C4<0>;
v0x7fc4d7d49650_0 .net "ALUOut", 31 0, v0x7fc4d7d504f0_0;  1 drivers
v0x7fc4d7d49710_0 .net "IorD", 0 0, v0x7fc4d7d4bf30_0;  alias, 1 drivers
v0x7fc4d7d497b0_0 .net "PC", 31 0, v0x7fc4d7d4d070_0;  alias, 1 drivers
v0x7fc4d7d49850_0 .net *"_ivl_0", 31 0, L_0x7fc4d7d55d30;  1 drivers
L_0x7fc4d7f730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d49900_0 .net/2u *"_ivl_10", 1 0, L_0x7fc4d7f730e0;  1 drivers
v0x7fc4d7d499f0_0 .net *"_ivl_12", 31 0, L_0x7fc4d7d56050;  1 drivers
v0x7fc4d7d49aa0_0 .net *"_ivl_16", 31 0, L_0x7fc4d7d56380;  1 drivers
L_0x7fc4d7f73128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d49b50_0 .net *"_ivl_19", 30 0, L_0x7fc4d7f73128;  1 drivers
L_0x7fc4d7f73170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d49c00_0 .net/2u *"_ivl_20", 31 0, L_0x7fc4d7f73170;  1 drivers
v0x7fc4d7d49d10_0 .net *"_ivl_22", 0 0, L_0x7fc4d7d564a0;  1 drivers
L_0x7fc4d7f731b8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d49db0_0 .net/2u *"_ivl_24", 3 0, L_0x7fc4d7f731b8;  1 drivers
L_0x7fc4d7f73200 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d49e60_0 .net/2u *"_ivl_26", 5 0, L_0x7fc4d7f73200;  1 drivers
v0x7fc4d7d49f10_0 .net *"_ivl_28", 0 0, L_0x7fc4d7d565c0;  1 drivers
L_0x7fc4d7f73050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d49fb0_0 .net *"_ivl_3", 30 0, L_0x7fc4d7f73050;  1 drivers
L_0x7fc4d7f73248 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a060_0 .net/2u *"_ivl_30", 5 0, L_0x7fc4d7f73248;  1 drivers
v0x7fc4d7d4a110_0 .net *"_ivl_32", 0 0, L_0x7fc4d7d56720;  1 drivers
v0x7fc4d7d4a1b0_0 .net *"_ivl_35", 0 0, L_0x7fc4d7d56870;  1 drivers
L_0x7fc4d7f73290 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a340_0 .net/2u *"_ivl_36", 3 0, L_0x7fc4d7f73290;  1 drivers
v0x7fc4d7d4a3d0_0 .net *"_ivl_39", 1 0, L_0x7fc4d7d56920;  1 drivers
L_0x7fc4d7f73098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a470_0 .net/2u *"_ivl_4", 31 0, L_0x7fc4d7f73098;  1 drivers
L_0x7fc4d7f732d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a520_0 .net/2u *"_ivl_40", 1 0, L_0x7fc4d7f732d8;  1 drivers
v0x7fc4d7d4a5d0_0 .net *"_ivl_42", 0 0, L_0x7fc4d7d569e0;  1 drivers
L_0x7fc4d7f73320 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a670_0 .net/2u *"_ivl_44", 3 0, L_0x7fc4d7f73320;  1 drivers
v0x7fc4d7d4a720_0 .net *"_ivl_47", 1 0, L_0x7fc4d7d56b80;  1 drivers
L_0x7fc4d7f73368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a7d0_0 .net/2u *"_ivl_48", 1 0, L_0x7fc4d7f73368;  1 drivers
v0x7fc4d7d4a880_0 .net *"_ivl_50", 0 0, L_0x7fc4d7d56c20;  1 drivers
L_0x7fc4d7f733b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a920_0 .net/2u *"_ivl_52", 3 0, L_0x7fc4d7f733b0;  1 drivers
v0x7fc4d7d4a9d0_0 .net *"_ivl_55", 1 0, L_0x7fc4d7d56db0;  1 drivers
L_0x7fc4d7f733f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4aa80_0 .net/2u *"_ivl_56", 1 0, L_0x7fc4d7f733f8;  1 drivers
v0x7fc4d7d4ab30_0 .net *"_ivl_58", 0 0, L_0x7fc4d7d56e50;  1 drivers
v0x7fc4d7d4abd0_0 .net *"_ivl_6", 0 0, L_0x7fc4d7d55e10;  1 drivers
L_0x7fc4d7f73440 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4ac70_0 .net/2u *"_ivl_60", 3 0, L_0x7fc4d7f73440;  1 drivers
v0x7fc4d7d4ad20_0 .net *"_ivl_63", 1 0, L_0x7fc4d7d56ff0;  1 drivers
L_0x7fc4d7f73488 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4a260_0 .net/2u *"_ivl_64", 1 0, L_0x7fc4d7f73488;  1 drivers
v0x7fc4d7d4afb0_0 .net *"_ivl_66", 0 0, L_0x7fc4d7d57290;  1 drivers
L_0x7fc4d7f734d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4b040_0 .net/2u *"_ivl_68", 3 0, L_0x7fc4d7f734d0;  1 drivers
L_0x7fc4d7f73518 .functor BUFT 1, C4<xxxx>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4b0d0_0 .net *"_ivl_70", 3 0, L_0x7fc4d7f73518;  1 drivers
v0x7fc4d7d4b180_0 .net *"_ivl_72", 3 0, L_0x7fc4d7d573c0;  1 drivers
v0x7fc4d7d4b230_0 .net *"_ivl_74", 3 0, L_0x7fc4d7d57460;  1 drivers
v0x7fc4d7d4b2e0_0 .net *"_ivl_76", 3 0, L_0x7fc4d7d575a0;  1 drivers
v0x7fc4d7d4b390_0 .net *"_ivl_78", 3 0, L_0x7fc4d7d576c0;  1 drivers
v0x7fc4d7d4b440_0 .net *"_ivl_80", 3 0, L_0x7fc4d7d57810;  1 drivers
v0x7fc4d7d4b4f0_0 .net *"_ivl_9", 29 0, L_0x7fc4d7d55f30;  1 drivers
v0x7fc4d7d4b5a0_0 .net "address", 31 0, L_0x7fc4d7d56170;  alias, 1 drivers
v0x7fc4d7d4b650_0 .net "byteenable", 3 0, L_0x7fc4d7d57930;  alias, 1 drivers
v0x7fc4d7d4b700_0 .net "opcode", 5 0, L_0x7fc4d7d57ad0;  1 drivers
L_0x7fc4d7d55d30 .concat [ 1 31 0 0], v0x7fc4d7d4bf30_0, L_0x7fc4d7f73050;
L_0x7fc4d7d55e10 .cmp/eq 32, L_0x7fc4d7d55d30, L_0x7fc4d7f73098;
L_0x7fc4d7d55f30 .part v0x7fc4d7d504f0_0, 2, 30;
L_0x7fc4d7d56050 .concat [ 2 30 0 0], L_0x7fc4d7f730e0, L_0x7fc4d7d55f30;
L_0x7fc4d7d56170 .functor MUXZ 32, L_0x7fc4d7d56050, v0x7fc4d7d4d070_0, L_0x7fc4d7d55e10, C4<>;
L_0x7fc4d7d56380 .concat [ 1 31 0 0], v0x7fc4d7d4bf30_0, L_0x7fc4d7f73128;
L_0x7fc4d7d564a0 .cmp/eq 32, L_0x7fc4d7d56380, L_0x7fc4d7f73170;
L_0x7fc4d7d565c0 .cmp/eq 6, L_0x7fc4d7d57ad0, L_0x7fc4d7f73200;
L_0x7fc4d7d56720 .cmp/eq 6, L_0x7fc4d7d57ad0, L_0x7fc4d7f73248;
L_0x7fc4d7d56920 .part v0x7fc4d7d504f0_0, 0, 2;
L_0x7fc4d7d569e0 .cmp/eq 2, L_0x7fc4d7d56920, L_0x7fc4d7f732d8;
L_0x7fc4d7d56b80 .part v0x7fc4d7d504f0_0, 0, 2;
L_0x7fc4d7d56c20 .cmp/eq 2, L_0x7fc4d7d56b80, L_0x7fc4d7f73368;
L_0x7fc4d7d56db0 .part v0x7fc4d7d504f0_0, 0, 2;
L_0x7fc4d7d56e50 .cmp/eq 2, L_0x7fc4d7d56db0, L_0x7fc4d7f733f8;
L_0x7fc4d7d56ff0 .part v0x7fc4d7d504f0_0, 0, 2;
L_0x7fc4d7d57290 .cmp/eq 2, L_0x7fc4d7d56ff0, L_0x7fc4d7f73488;
L_0x7fc4d7d573c0 .functor MUXZ 4, L_0x7fc4d7f73518, L_0x7fc4d7f734d0, L_0x7fc4d7d57290, C4<>;
L_0x7fc4d7d57460 .functor MUXZ 4, L_0x7fc4d7d573c0, L_0x7fc4d7f73440, L_0x7fc4d7d56e50, C4<>;
L_0x7fc4d7d575a0 .functor MUXZ 4, L_0x7fc4d7d57460, L_0x7fc4d7f733b0, L_0x7fc4d7d56c20, C4<>;
L_0x7fc4d7d576c0 .functor MUXZ 4, L_0x7fc4d7d575a0, L_0x7fc4d7f73320, L_0x7fc4d7d569e0, C4<>;
L_0x7fc4d7d57810 .functor MUXZ 4, L_0x7fc4d7d576c0, L_0x7fc4d7f73290, L_0x7fc4d7d56870, C4<>;
L_0x7fc4d7d57930 .functor MUXZ 4, L_0x7fc4d7d57810, L_0x7fc4d7f731b8, L_0x7fc4d7d564a0, C4<>;
S_0x7fc4d7d4b840 .scope module, "control" "control_signal_simplified" 4 95, 10 2 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x7fc4d7e0d5a0 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x7fc4d7e0e990 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fc4d904ed20 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JR" 6'b001000,
   "JALR" 6'b001001
 ;
enum0x7fc4d9050f00 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LUI" 6'b001111,
   "LB" 6'b100000,
   "LH" 6'b100001,
   "LWL" 6'b100010,
   "LW" 6'b100011,
   "LBU" 6'b100100,
   "LHU" 6'b100101,
   "LWR" 6'b100110,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SW" 6'b101011
 ;
v0x7fc4d7d4bc60_0 .var "ALUSrcA", 0 0;
v0x7fc4d7d4bcf0_0 .var "ALUSrcB", 1 0;
v0x7fc4d7d4bdb0_0 .var "ALUctl", 3 0;
v0x7fc4d7d4be80_0 .var "IRWrite", 0 0;
v0x7fc4d7d4bf30_0 .var "IorD", 0 0;
v0x7fc4d7d4c000_0 .var "MemRead", 0 0;
v0x7fc4d7d4c090_0 .var "MemWrite", 0 0;
v0x7fc4d7d4c120_0 .var "MemtoReg", 0 0;
v0x7fc4d7d4c1b0_0 .var "PCSource", 1 0;
v0x7fc4d7d4c2d0_0 .var "PCWrite", 0 0;
v0x7fc4d7d4c370_0 .var "PCWriteCond", 0 0;
v0x7fc4d7d4c410_0 .var "RegDst", 0 0;
v0x7fc4d7d4c4b0_0 .var "RegWrite", 0 0;
v0x7fc4d7d4c550_0 .var "byteenable", 3 0;
v0x7fc4d7d4c600_0 .var "fixed_shift", 0 0;
v0x7fc4d7d4c6b0_0 .net "func_code", 5 0, L_0x7fc4d7d55c50;  1 drivers
v0x7fc4d7d4c740_0 .net "opcode", 5 0, L_0x7fc4d7d55b70;  1 drivers
v0x7fc4d7d4c8d0_0 .net "state", 2 0, v0x7fc4d7d4f5a0_0;  alias, 1 drivers
v0x7fc4d7d4c980_0 .var "unsign", 0 0;
E_0x7fc4d7d49580 .event edge, v0x7fc4d7d489b0_0, v0x7fc4d7d4c740_0, v0x7fc4d7d4c6b0_0;
S_0x7fc4d7d4cb60 .scope module, "pc1" "pc" 4 86, 11 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /INPUT 1 "PCWriteCond";
    .port_info 5 /INPUT 3 "state";
    .port_info 6 /OUTPUT 32 "pc_new";
enum0x7fc4d7e0ca10 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc4d7d4ce20_0 .net "PCWriteCond", 0 0, v0x7fc4d7d4c370_0;  alias, 1 drivers
v0x7fc4d7d4b9b0_0 .var "branch_reg", 31 0;
v0x7fc4d7d4cee0_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  alias, 1 drivers
v0x7fc4d7d4cfd0_0 .var "pc_branch_address_reg", 31 0;
v0x7fc4d7d4d070_0 .var "pc_new", 31 0;
v0x7fc4d7d4d140_0 .net "pc_prev", 31 0, v0x7fc4d7d4dbd0_0;  alias, 1 drivers
v0x7fc4d7d4d1d0_0 .net "pcctl", 0 0, v0x7fc4d7d4c2d0_0;  alias, 1 drivers
v0x7fc4d7d4d280_0 .net "reset", 0 0, v0x7fc4d7d54c00_0;  alias, 1 drivers
v0x7fc4d7d4d350_0 .net "state", 2 0, v0x7fc4d7d4f5a0_0;  alias, 1 drivers
S_0x7fc4d7d4d4f0 .scope module, "pcmux" "PCmux3to1" 4 176, 12 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fc4d7d4d7e0_0 .net "ALUOut", 31 0, v0x7fc4d7d504f0_0;  alias, 1 drivers
v0x7fc4d7d4d8a0_0 .net "ALU_result", 31 0, v0x7fc4d7d45ea0_0;  alias, 1 drivers
v0x7fc4d7d4d950_0 .var "Jump_address", 31 0;
v0x7fc4d7d4da00_0 .net "PCSource", 1 0, v0x7fc4d7d4c1b0_0;  alias, 1 drivers
v0x7fc4d7d4dac0_0 .net "PC_in", 31 0, v0x7fc4d7d4d070_0;  alias, 1 drivers
v0x7fc4d7d4dbd0_0 .var "PC_out", 31 0;
v0x7fc4d7d4dc60_0 .net "instr15_0", 15 0, L_0x7fc4d7d59f40;  1 drivers
v0x7fc4d7d4dcf0_0 .net "instr20_16", 4 0, L_0x7fc4d7d5a1b0;  1 drivers
v0x7fc4d7d4dda0_0 .net "instr25_21", 4 0, L_0x7fc4d7d58b20;  1 drivers
E_0x7fc4d7d4d770/0 .event edge, v0x7fc4d7d497b0_0, v0x7fc4d7d4dda0_0, v0x7fc4d7d4dcf0_0, v0x7fc4d7d4dc60_0;
E_0x7fc4d7d4d770/1 .event edge, v0x7fc4d7d4c1b0_0, v0x7fc4d7d45ea0_0, v0x7fc4d7d49650_0, v0x7fc4d7d4d950_0;
E_0x7fc4d7d4d770 .event/or E_0x7fc4d7d4d770/0, E_0x7fc4d7d4d770/1;
S_0x7fc4d7d4df50 .scope module, "regfile" "registers" 4 128, 13 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x7fc4d7d58d50 .functor BUFZ 32, L_0x7fc4d7d58bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc4d7d59000 .functor BUFZ 32, L_0x7fc4d7d58e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc4d7d4e510_0 .net "RegWrite", 0 0, v0x7fc4d7d4c4b0_0;  alias, 1 drivers
v0x7fc4d7d4e5d0_0 .net *"_ivl_0", 31 0, L_0x7fc4d7d58bd0;  1 drivers
v0x7fc4d7d4e660_0 .net *"_ivl_10", 6 0, L_0x7fc4d7d58ee0;  1 drivers
L_0x7fc4d7f73758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4e6f0_0 .net *"_ivl_13", 1 0, L_0x7fc4d7f73758;  1 drivers
v0x7fc4d7d4e7a0_0 .net *"_ivl_2", 6 0, L_0x7fc4d7d58c70;  1 drivers
L_0x7fc4d7f73710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc4d7d4e890_0 .net *"_ivl_5", 1 0, L_0x7fc4d7f73710;  1 drivers
v0x7fc4d7d4e940_0 .net *"_ivl_8", 31 0, L_0x7fc4d7d58e40;  1 drivers
v0x7fc4d7d4e9f0_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  alias, 1 drivers
v0x7fc4d7d4ea80_0 .net "readR1", 4 0, L_0x7fc4d7d58940;  alias, 1 drivers
v0x7fc4d7d4eb90_0 .net "readR2", 4 0, L_0x7fc4d7d587c0;  alias, 1 drivers
v0x7fc4d7d4ec40_0 .net "readdata1", 31 0, L_0x7fc4d7d58d50;  alias, 1 drivers
v0x7fc4d7d4ecf0_0 .net "readdata2", 31 0, L_0x7fc4d7d59000;  alias, 1 drivers
v0x7fc4d7d4edb0 .array "register", 0 31, 31 0;
v0x7fc4d7d4ee40_0 .net "reset", 0 0, v0x7fc4d7d54c00_0;  alias, 1 drivers
v0x7fc4d7d4eed0_0 .net "writeR", 4 0, L_0x7fc4d7d57fa0;  alias, 1 drivers
v0x7fc4d7d4ef60_0 .net "writedata", 31 0, L_0x7fc4d7d583f0;  alias, 1 drivers
L_0x7fc4d7d58bd0 .array/port v0x7fc4d7d4edb0, L_0x7fc4d7d58c70;
L_0x7fc4d7d58c70 .concat [ 5 2 0 0], L_0x7fc4d7d58940, L_0x7fc4d7f73710;
L_0x7fc4d7d58e40 .array/port v0x7fc4d7d4edb0, L_0x7fc4d7d58ee0;
L_0x7fc4d7d58ee0 .concat [ 5 2 0 0], L_0x7fc4d7d587c0, L_0x7fc4d7f73758;
S_0x7fc4d7d4e2c0 .scope begin, "$unm_blk_96" "$unm_blk_96" 13 17, 13 17 0, S_0x7fc4d7d4df50;
 .timescale 0 0;
v0x7fc4d7d4e480_0 .var/i "i", 31 0;
S_0x7fc4d7d4f0d0 .scope module, "stm" "CPU_statemachine" 4 83, 14 1 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fc4d7e0be80 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc4d7d4f2d0_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  alias, 1 drivers
v0x7fc4d7d4f3f0_0 .net "reset", 0 0, v0x7fc4d7d54c00_0;  alias, 1 drivers
v0x7fc4d7d4f510_0 .net "stall", 0 0, v0x7fc4d7d52fa0_0;  1 drivers
v0x7fc4d7d4f5a0_0 .var "state", 2 0;
S_0x7fc4d7d4f630 .scope module, "swap" "endian_swap" 4 182, 15 11 0, S_0x7fc4d7d18ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "writedata_from_CPU";
    .port_info 1 /INPUT 32 "readdata_from_RAM";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 4 "byteenable_from_CPU";
    .port_info 4 /OUTPUT 32 "writedata_to_RAM";
    .port_info 5 /OUTPUT 32 "readdata_to_CPU";
enum0x7fc4d9058170 .enum4 (6)
   "LW" 6'b100011,
   "SW" 6'b101011
 ;
v0x7fc4d7d4f8c0_0 .net *"_ivl_11", 7 0, L_0x7fc4d7d5a450;  1 drivers
v0x7fc4d7d4f980_0 .net *"_ivl_16", 7 0, L_0x7fc4d7d5a650;  1 drivers
v0x7fc4d7d4fa20_0 .net *"_ivl_20", 7 0, L_0x7fc4d7d5a730;  1 drivers
v0x7fc4d7d4fad0_0 .net *"_ivl_24", 7 0, L_0x7fc4d7d5a8d0;  1 drivers
v0x7fc4d7d4fb80_0 .net *"_ivl_28", 7 0, L_0x7fc4d7d5a970;  1 drivers
v0x7fc4d7d4fc70_0 .net *"_ivl_3", 7 0, L_0x7fc4d7d5a330;  1 drivers
v0x7fc4d7d4fd20_0 .net *"_ivl_33", 7 0, L_0x7fc4d7d5ab80;  1 drivers
v0x7fc4d7d4fdd0_0 .net *"_ivl_7", 7 0, L_0x7fc4d7d5a0e0;  1 drivers
v0x7fc4d7d4fe80_0 .net "byteenable_from_CPU", 3 0, L_0x7fc4d7d57930;  alias, 1 drivers
v0x7fc4d7d4ffb0_0 .net "opcode", 5 0, L_0x7fc4d7d5ac20;  1 drivers
v0x7fc4d7d50040_0 .net "readdata_from_RAM", 31 0, v0x7fc4d7d53dd0_0;  alias, 1 drivers
v0x7fc4d7d500d0_0 .net "readdata_to_CPU", 31 0, L_0x7fc4d7d5aa10;  alias, 1 drivers
v0x7fc4d7d50180_0 .net "writedata_from_CPU", 31 0, v0x7fc4d7d52dd0_0;  alias, 1 drivers
v0x7fc4d7d50210_0 .net "writedata_to_RAM", 31 0, L_0x7fc4d7d5a4f0;  alias, 1 drivers
L_0x7fc4d7d5a330 .part v0x7fc4d7d52dd0_0, 24, 8;
L_0x7fc4d7d5a0e0 .part v0x7fc4d7d52dd0_0, 16, 8;
L_0x7fc4d7d5a450 .part v0x7fc4d7d52dd0_0, 8, 8;
L_0x7fc4d7d5a4f0 .concat8 [ 8 8 8 8], L_0x7fc4d7d5a330, L_0x7fc4d7d5a0e0, L_0x7fc4d7d5a450, L_0x7fc4d7d5a650;
L_0x7fc4d7d5a650 .part v0x7fc4d7d52dd0_0, 0, 8;
L_0x7fc4d7d5a730 .part v0x7fc4d7d53dd0_0, 24, 8;
L_0x7fc4d7d5a8d0 .part v0x7fc4d7d53dd0_0, 16, 8;
L_0x7fc4d7d5a970 .part v0x7fc4d7d53dd0_0, 8, 8;
L_0x7fc4d7d5aa10 .concat8 [ 8 8 8 8], L_0x7fc4d7d5a730, L_0x7fc4d7d5a8d0, L_0x7fc4d7d5a970, L_0x7fc4d7d5ab80;
L_0x7fc4d7d5ab80 .part v0x7fc4d7d53dd0_0, 0, 8;
S_0x7fc4d7d53430 .scope module, "ram" "ram_tiny_CPU" 3 102, 16 1 0, S_0x7fc4d7d3a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x7fc4d7d39b30 .param/str "RAM_INIT_FILE" 0 16 10, "./CPU_ram/jump_test_byte.txt";
v0x7fc4d7d53a10_0 .net "address", 31 0, L_0x7fc4d7d56170;  alias, 1 drivers
v0x7fc4d7d53b00_0 .net "byteenable", 3 0, L_0x7fc4d7d57930;  alias, 1 drivers
v0x7fc4d7d53ba0_0 .net "clk", 0 0, v0x7fc4d7d547e0_0;  alias, 1 drivers
v0x7fc4d7d53c30 .array "memory", 0 4095, 7 0;
v0x7fc4d7d53cc0_0 .net "read", 0 0, v0x7fc4d7d4c000_0;  alias, 1 drivers
v0x7fc4d7d53dd0_0 .var "readdata", 31 0;
v0x7fc4d7d53ea0_0 .var "readdata_temp", 31 0;
v0x7fc4d7d53f30_0 .var "readdata_temp_shift", 31 0;
v0x7fc4d7d53fd0_0 .net "write", 0 0, v0x7fc4d7d4c090_0;  alias, 1 drivers
v0x7fc4d7d540e0_0 .net "writedata", 31 0, L_0x7fc4d7d5a4f0;  alias, 1 drivers
v0x7fc4d7d541b0_0 .var "writedata_temp", 31 0;
E_0x7fc4d7d53640 .event edge, v0x7fc4d7d4b650_0, v0x7fc4d7d53ea0_0, v0x7fc4d7d50040_0, v0x7fc4d7d53f30_0;
S_0x7fc4d7d53780 .scope begin, "$unm_blk_100" "$unm_blk_100" 16 14, 16 14 0, S_0x7fc4d7d53430;
 .timescale 0 0;
v0x7fc4d7d53950_0 .var/i "i", 31 0;
    .scope S_0x7fc4d7d4f0d0;
T_0 ;
    %wait E_0x7fc4d7d463b0;
    %load/vec4 v0x7fc4d7d4f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc4d7d4f510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc4d7d4f5a0_0;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fc4d7d4f5a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fc4d7d4f5a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fc4d7d4f5a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fc4d7d4f5a0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fc4d7d4f5a0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc4d7d4f5a0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc4d7d4cb60;
T_1 ;
    %wait E_0x7fc4d7d463b0;
    %load/vec4 v0x7fc4d7d4d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d4d070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d4cfd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc4d7d4ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc4d7d4d140_0;
    %assign/vec4 v0x7fc4d7d4cfd0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fc4d7d4b9b0_0, 0;
T_1.2 ;
    %load/vec4 v0x7fc4d7d4b9b0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc4d7d4d350_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fc4d7d4cfd0_0;
    %assign/vec4 v0x7fc4d7d4d070_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d4b9b0_0, 0;
T_1.4 ;
    %load/vec4 v0x7fc4d7d4d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fc4d7d4d140_0;
    %assign/vec4 v0x7fc4d7d4d070_0, 0;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc4d7d4b840;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4be80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fc4d7d4b840;
T_3 ;
Ewait_0 .event/or E_0x7fc4d7d49580, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4bf30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4be80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %load/vec4 v0x7fc4d7d4c8d0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4c1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4bf30_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc4d7d4c8d0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4be80_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fc4d7d4c8d0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fc4d7d4c740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fc4d7d4c6b0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %jmp T_3.26;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.26;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.26;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.26;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.26;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.26;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c600_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.26;
T_3.26 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fc4d7d4c740_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.27, 5;
    %load/vec4 v0x7fc4d7d4c740_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %jmp T_3.40;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c980_0, 0, 1;
    %jmp T_3.40;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bc60_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4d7d4bcf0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc4d7d4bdb0_0, 0, 4;
    %jmp T_3.40;
T_3.40 ;
    %pop/vec4 1;
T_3.27 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fc4d7d4c8d0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.41, 4;
    %load/vec4 v0x7fc4d7d4c740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.43, 4;
    %load/vec4 v0x7fc4d7d4c6b0_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %jmp T_3.59;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc4d7d4c1b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c370_0, 0, 1;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x7fc4d7d4c740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.60, 4;
    %jmp T_3.61;
T_3.60 ;
    %load/vec4 v0x7fc4d7d4c740_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %jmp T_3.72;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c000_0, 0, 1;
    %jmp T_3.72;
T_3.63 ;
    %jmp T_3.72;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c090_0, 0, 1;
    %jmp T_3.72;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4bf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c090_0, 0, 1;
    %jmp T_3.72;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.72;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.72;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.72;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.72;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.72;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.72;
T_3.72 ;
    %pop/vec4 1;
T_3.61 ;
T_3.44 ;
    %jmp T_3.42;
T_3.41 ;
    %load/vec4 v0x7fc4d7d4c8d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.73, 4;
    %load/vec4 v0x7fc4d7d4c740_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.75, 5;
    %load/vec4 v0x7fc4d7d4c740_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %jmp T_3.78;
T_3.77 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d4c410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d4c120_0, 0, 1;
    %jmp T_3.78;
T_3.78 ;
    %pop/vec4 1;
T_3.75 ;
T_3.73 ;
T_3.42 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc4d7d47550;
T_4 ;
    %wait E_0x7fc4d7d463e0;
    %load/vec4 v0x7fc4d7d479a0_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc4d7d479a0_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc4d7d479a0_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc4d7d478e0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc4d7d47bf0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc4d7d478e0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x7fc4d7d478e0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc4d7d47bf0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc4d7d478e0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc4d7d47bf0_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x7fc4d7d47bf0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fc4d7d47b40_0, 0, 32;
    %load/vec4 v0x7fc4d7d47840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7fc4d7d47a50_0;
    %store/vec4 v0x7fc4d7d47770_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fc4d7d47770_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7fc4d7d47bf0_0;
    %store/vec4 v0x7fc4d7d47770_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x7fc4d7d47b40_0;
    %store/vec4 v0x7fc4d7d47770_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc4d7d48b40;
T_5 ;
    %wait E_0x7fc4d7d463b0;
    %load/vec4 v0x7fc4d7d49280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fc4d7d49120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc4d7d49040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc4d7d48fb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc4d7d48ee0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc4d7d48d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fc4d7d491d0_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fc4d7d49120_0, 0;
    %load/vec4 v0x7fc4d7d491d0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fc4d7d49040_0, 0;
    %load/vec4 v0x7fc4d7d491d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fc4d7d48fb0_0, 0;
    %load/vec4 v0x7fc4d7d491d0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fc4d7d48ee0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc4d7d4df50;
T_6 ;
    %wait E_0x7fc4d7d463b0;
    %fork t_1, S_0x7fc4d7d4e2c0;
    %jmp t_0;
    .scope S_0x7fc4d7d4e2c0;
t_1 ;
    %load/vec4 v0x7fc4d7d4ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc4d7d4e480_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fc4d7d4e480_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fc4d7d4e480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc4d7d4edb0, 0, 4;
    %load/vec4 v0x7fc4d7d4e480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc4d7d4e480_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fc4d7d4e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fc4d7d4ef60_0;
    %load/vec4 v0x7fc4d7d4eed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc4d7d4edb0, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x7fc4d7d4df50;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc4d7d18c20;
T_7 ;
    %wait E_0x7fc4d7d39040;
    %load/vec4 v0x7fc4d7d47330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fc4d7d13d20_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fc4d7d46010_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fc4d7d461b0_0;
    %load/vec4 v0x7fc4d7d46310_0;
    %sub;
    %store/vec4 v0x7fc4d7d46010_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fc4d7d461b0_0;
    %pad/u 66;
    %load/vec4 v0x7fc4d7d46310_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fc4d7d45f60_0, 0, 66;
    %load/vec4 v0x7fc4d7d45f60_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fc4d7d45df0_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fc4d7d461b0_0;
    %load/vec4 v0x7fc4d7d46310_0;
    %div;
    %store/vec4 v0x7fc4d7d47120_0, 0, 33;
    %load/vec4 v0x7fc4d7d461b0_0;
    %load/vec4 v0x7fc4d7d46310_0;
    %mod;
    %store/vec4 v0x7fc4d7d47280_0, 0, 33;
    %load/vec4 v0x7fc4d7d47120_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fc4d7d47280_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc4d7d45df0_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7fc4d7d461b0_0;
    %load/vec4 v0x7fc4d7d46310_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x7fc4d7d46010_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc4d7d46010_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc4d7d13d20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %and;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %or;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %xor;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %add;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %sub;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x7fc4d7d46100_0, 0, 64;
    %load/vec4 v0x7fc4d7d46e70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x7fc4d7d46e70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc4d7d46e70_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x7fc4d7d46260_0, 0, 64;
    %load/vec4 v0x7fc4d7d46100_0;
    %load/vec4 v0x7fc4d7d46260_0;
    %mul;
    %store/vec4 v0x7fc4d7d45df0_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %mod/s;
    %store/vec4 v0x7fc4d7d471d0_0, 0, 32;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %div/s;
    %store/vec4 v0x7fc4d7d47070_0, 0, 32;
    %load/vec4 v0x7fc4d7d47070_0;
    %load/vec4 v0x7fc4d7d471d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc4d7d45df0_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x7fc4d7d46e70_0;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x7fc4d7d46e70_0;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %load/vec4 v0x7fc4d7d46e70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x7fc4d7d46f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x7fc4d7d46e70_0;
    %ix/getv 4, v0x7fc4d7d46fc0_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x7fc4d7d46e70_0;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x7fc4d7d46f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %load/vec4 v0x7fc4d7d46e70_0;
    %ix/getv 4, v0x7fc4d7d46fc0_0;
    %shiftl 4;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %load/vec4 v0x7fc4d7d46e70_0;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x7fc4d7d46f20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.42, 8;
    %load/vec4 v0x7fc4d7d46e70_0;
    %ix/getv 4, v0x7fc4d7d46fc0_0;
    %shiftr/s 4;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %load/vec4 v0x7fc4d7d46e70_0;
    %load/vec4 v0x7fc4d7d46dc0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x7fc4d7d45ea0_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc4d7d47d20;
T_8 ;
    %wait E_0x7fc4d7d463b0;
    %load/vec4 v0x7fc4d7d48910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d481a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d48100_0, 0;
T_8.0 ;
    %load/vec4 v0x7fc4d7d485f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc4d7d489b0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fc4d7d485f0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x7fc4d7d48860_0;
    %assign/vec4 v0x7fc4d7d48100_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7fc4d7d48860_0;
    %assign/vec4 v0x7fc4d7d481a0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc4d7d48100_0, 0;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc4d7d481a0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc4d7d48100_0, 0;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc4d7d481a0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc4d7d48100_0, 0;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc4d7d481a0_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc4d7d48100_0, 0;
    %load/vec4 v0x7fc4d7d48040_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc4d7d481a0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc4d7d4d4f0;
T_9 ;
    %wait E_0x7fc4d7d4d770;
    %load/vec4 v0x7fc4d7d4dac0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fc4d7d4dda0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc4d7d4dcf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc4d7d4dc60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fc4d7d4d950_0, 0, 32;
    %load/vec4 v0x7fc4d7d4da00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fc4d7d4d8a0_0;
    %store/vec4 v0x7fc4d7d4dbd0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x7fc4d7d4d7e0_0;
    %store/vec4 v0x7fc4d7d4dbd0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fc4d7d4d950_0;
    %store/vec4 v0x7fc4d7d4dbd0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc4d7d18ab0;
T_10 ;
    %wait E_0x7fc4d7d463b0;
    %load/vec4 v0x7fc4d7d52f10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d52d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d52dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc4d7d504f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fc4d7d52ae0_0;
    %assign/vec4 v0x7fc4d7d52d40_0, 0;
    %load/vec4 v0x7fc4d7d52b90_0;
    %assign/vec4 v0x7fc4d7d52dd0_0, 0;
    %load/vec4 v0x7fc4d7d50830_0;
    %assign/vec4 v0x7fc4d7d504f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc4d7d18ab0;
T_11 ;
    %wait E_0x7fc4d7d38bc0;
    %vpi_call/w 4 158 "$display", "pc_in = %h, pc_out = %h, state = %b", v0x7fc4d7d52770_0, v0x7fc4d7d50df0_0, v0x7fc4d7d53050_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc4d7d53430;
T_12 ;
    %fork t_3, S_0x7fc4d7d53780;
    %jmp t_2;
    .scope S_0x7fc4d7d53780;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc4d7d53950_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fc4d7d53950_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fc4d7d53950_0;
    %store/vec4a v0x7fc4d7d53c30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fc4d7d53950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc4d7d53950_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 16 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fc4d7d39b30 {0 0 0};
    %vpi_call/w 16 23 "$readmemh", P_0x7fc4d7d39b30, v0x7fc4d7d53c30 {0 0 0};
    %end;
    .scope S_0x7fc4d7d53430;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x7fc4d7d53430;
T_13 ;
    %wait E_0x7fc4d7d463b0;
    %load/vec4 v0x7fc4d7d53fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fc4d7d540e0_0;
    %store/vec4 v0x7fc4d7d541b0_0, 0, 32;
    %load/vec4 v0x7fc4d7d53b00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x7fc4d7d541b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc4d7d53c30, 0, 4;
T_13.4 ;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %load/vec4 v0x7fc4d7d540e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fc4d7d541b0_0, 0, 32;
    %load/vec4 v0x7fc4d7d541b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc4d7d53c30, 0, 4;
T_13.6 ;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %load/vec4 v0x7fc4d7d540e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fc4d7d541b0_0, 0, 32;
    %load/vec4 v0x7fc4d7d541b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc4d7d53c30, 4, 0;
T_13.8 ;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0x7fc4d7d540e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fc4d7d541b0_0, 0, 32;
    %load/vec4 v0x7fc4d7d541b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fc4d7d53c30, 4, 0;
T_13.10 ;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc4d7d53cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc4d7d53c30, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc4d7d53ea0_0, 4, 5;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc4d7d53c30, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc4d7d53ea0_0, 4, 5;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc4d7d53c30, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc4d7d53ea0_0, 4, 5;
    %load/vec4 v0x7fc4d7d53a10_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fc4d7d53c30, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc4d7d53ea0_0, 4, 5;
T_13.12 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fc4d7d53430;
T_14 ;
    %wait E_0x7fc4d7d53640;
    %load/vec4 v0x7fc4d7d53b00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fc4d7d53ea0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc4d7d53dd0_0, 4, 8;
T_14.2 ;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fc4d7d53dd0_0;
    %store/vec4 v0x7fc4d7d53f30_0, 0, 32;
    %load/vec4 v0x7fc4d7d53f30_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fc4d7d53dd0_0, 0, 32;
    %load/vec4 v0x7fc4d7d53ea0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc4d7d53dd0_0, 4, 8;
T_14.4 ;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x7fc4d7d53dd0_0;
    %store/vec4 v0x7fc4d7d53f30_0, 0, 32;
    %load/vec4 v0x7fc4d7d53f30_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fc4d7d53dd0_0, 0, 32;
    %load/vec4 v0x7fc4d7d53ea0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc4d7d53dd0_0, 4, 8;
T_14.6 ;
    %load/vec4 v0x7fc4d7d53b00_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x7fc4d7d53dd0_0;
    %store/vec4 v0x7fc4d7d53f30_0, 0, 32;
    %load/vec4 v0x7fc4d7d53f30_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fc4d7d53dd0_0, 0, 32;
    %load/vec4 v0x7fc4d7d53ea0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc4d7d53dd0_0, 4, 8;
T_14.8 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fc4d7d3a0f0;
T_15 ;
    %vpi_call/w 3 22 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc4d7d3a0f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d547e0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc4d7d54870_0, 0, 32;
    %pushi/vec4 41, 0, 65;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fc4d7d547e0_0;
    %inv;
    %store/vec4 v0x7fc4d7d547e0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fc4d7d547e0_0;
    %inv;
    %store/vec4 v0x7fc4d7d547e0_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x7fc4d7d3a0f0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d54c00_0, 0, 1;
    %wait E_0x7fc4d7d37520;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4d7d54c00_0, 0, 1;
    %wait E_0x7fc4d7d37520;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4d7d54c00_0, 0, 1;
    %vpi_call/w 3 46 "$display", "------------------- %d --------------------------", v0x7fc4d7d54870_0 {0 0 0};
    %vpi_call/w 3 47 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0 {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 51 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h, opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 54 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 57 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 60 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fc4d7d54870_0;
    %add;
    %store/vec4 v0x7fc4d7d54870_0, 0, 32;
    %vpi_call/w 3 62 "$display", "------------------- %d --------------------------", v0x7fc4d7d54870_0 {0 0 0};
    %pushi/vec4 8, 0, 65;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 67 "$display", "FETCH         - readdata_to_CPU: %h, ALUOut: %h", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0 {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 70 "$display", "DECODE        - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 73 "$display", "EXECUTE       - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 76 "$display", "MEMORY_ACCESS - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %wait E_0x7fc4d7d37520;
    %vpi_call/w 3 79 "$display", "WRITE_BACK    - readdata_to_CPU: %h, ALUOut: %h opcode: %b", v0x7fc4d7d54aa0_0, v0x7fc4d7d54b40_0, &PV<v0x7fc4d7d54aa0_0, 26, 6> {0 0 0};
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fc4d7d54870_0;
    %add;
    %store/vec4 v0x7fc4d7d54870_0, 0, 32;
    %vpi_call/w 3 81 "$display", "-------------------- %d -------------------------", v0x7fc4d7d54870_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "MEMmux.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "endian_swap.v";
    "CPU_ram/ram_tiny_CPU.v";
