                                                | Core 0    
  Instructions                                  |  249999887
  Cycles                                        |  149281328
  IPC                                           |      1.675
  Time (ns)                                     |   56120800
  Idle time (ns)                                |        -40
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |      23122
  Read to Write Transition Count at an Eviction |      41906
  Read Intense Block Counter                    |        508
  Write Intense Block Counter                   |          5
  Deadblock Counter                             |       6296
  Valid Blocks Evicted                          |     920022
  Read Intense Blocks M                         |        814
  Write Intense Blocks M                        |       3746
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |       5631
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |      38120
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |     222218
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |     765466
  STTRAM Read After Migration                   |         30
  STTRAM Write Before Migration                 |     745026
  STTRAM Write After Migration                  |         28
  living SRAM Blocks Evicted                    |       7477
  dead SRAM Blocks Evicted                      |     211436
  single Migration Count                        |       4560
  double Migration Count                        |          1
  no Migration Count                            |     469643
  g STTr Write                                  |     889817
  g STTr Reads                                  |     660058
  g Sram Write                                  |     365130
  g Sram Reads                                  |      16720
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |     184063
  e SRAM                                        |          1
  f SRAM                                        |         54
  g SRAM                                        |       4789
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     110376
  e STTR                                        |          1
  f STTR                                        |       7669
  g STTR                                        |       1383
  force Migration SramToSTTram                  |      57476
  force Migration STTramToSram                  |       3034
Branch predictor stats                          |           
  num correct                                   |   15749103
  num incorrect                                 |     222550
  misprediction rate                            |      1.39%
  mpki                                          |       0.89
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   27963914
    num misses                                  |          3
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   75881858
    num misses                                  |    2323886
    miss rate                                   |      3.06%
    mpki                                        |       9.30
  L2 TLB                                        |           
    num accesses                                |    2323889
    num misses                                  |     935559
    miss rate                                   |     40.26%
    mpki                                        |       3.74
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   27963914
    num cache misses                            |       8139
    miss rate                                   |      0.03%
    mpki                                        |       0.03
  Cache L1-D                                    |           
    num cache accesses                          |   75881858
    num cache misses                            |    5120092
    miss rate                                   |      6.75%
    mpki                                        |      20.48
  Cache L2                                      |           
    num cache accesses                          |    5128365
    num cache misses                            |    1011144
    miss rate                                   |     19.72%
    mpki                                        |       4.04
  Cache L3                                      |           
    num cache accesses                          |    1011571
    num cache misses                            |     605275
    miss rate                                   |     59.84%
    mpki                                        |       2.42
DRAM summary                                    |           
  num dram accesses                             |     675994
  average dram access latency (ns)              |      61.99
  average dram queueing delay                   |       8.56
  average dram bandwidth utilization            |     10.00%
Coherency Traffic                               |           
  num loads from dram                           |     442838
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
