Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 23 13:09:15 2018
| Host         : DESKTOP-COSF6I6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |   195 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              59 |           25 |
| No           | Yes                   | No                     |               9 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------+---------------------------+------------------+----------------+
|        Clock Signal        |    Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------------+---------------------+---------------------------+------------------+----------------+
|  clock_IBUF_BUFG           |                     |                           |                1 |              1 |
|  digit2_reg[1]_LDC_i_1_n_0 |                     | digit2_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  digit0_reg[3]_LDC_i_1_n_0 |                     | digit0_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  digit2_reg[0]_LDC_i_1_n_0 |                     | digit2_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  digit3_reg[2]_LDC_i_1_n_0 |                     | digit3_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  digit3_reg[3]_LDC_i_1_n_0 |                     | digit3_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  digit3_reg[0]_LDC_i_1_n_0 |                     | digit3_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  digit2_reg[2]_LDC_i_1_n_0 |                     | digit2_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  digit3_reg[1]_LDC_i_1_n_0 |                     | digit3_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  digit2_reg[3]_LDC_i_1_n_0 |                     | digit2_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit2_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit2_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit3_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit2_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit3_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit3_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit3_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                |                     | digit2_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  slow_clock                | digit2[3]_P_i_1_n_0 | digit2_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit2[3]_P_i_1_n_0 | digit2_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit2[3]_P_i_1_n_0 | digit2_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit2[3]_P_i_1_n_0 | digit2_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit3[3]_P_i_1_n_0 | digit3_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit3[3]_P_i_1_n_0 | digit3_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit3[3]_P_i_1_n_0 | digit3_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                | digit3[3]_P_i_1_n_0 | digit3_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  slow_clock                |                     | digit0_reg[3]_LDC_i_1_n_0 |                3 |              4 |
|  slow_clock                |                     | digit0_reg[3]_LDC_i_2_n_0 |                3 |              4 |
|  slow_clock                |                     | reset_IBUF                |                2 |              4 |
|  clock_IBUF_BUFG           |                     | reset_IBUF                |                9 |             39 |
+----------------------------+---------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    26 |
| 4      |                     3 |
| 16+    |                     1 |
+--------+-----------------------+


