[ActiveSupport MAP]
Device = LFE5UM-45F;
Package = CABGA381;
Performance = 8;
LUTS_avail = 43848;
LUTS_used = 17885;
FF_avail = 44051;
FF_used = 10785;
INPUT_LVCMOS25 = 6;
INPUT_LVCMOS33 = 1;
OUTPUT_LVCMOS25 = 23;
IO_avail = 203;
IO_used = 30;
EBR_avail = 108;
EBR_used = 72;
;
; start of DSP statistics
MULT18X18D = 0;
MULT9X9D = 0;
ALU54B = 0;
ALU24B = 0;
PRADD18A = 0;
PRADD9A = 0;
DSP_MULT_avail = 144;
DSP_MULT_used = 0;
DSP_ALU_avail = 72;
DSP_ALU_used = 0;
DSP_PRADD_avail = 144;
DSP_PRADD_used = 0;
; end of DSP statistics
;
; Begin EBR Section
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/u1_rxtlp_mem/pmi_ram_dpEbnonessen1810102418101024p13a94291_0_0_0;
Type = DP16KD;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen1810102418101024p13a94291__PMIP__1024__18__18B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_atbl_mem/pmi_ram_dpEbnonessen208146208146p1372c125_0_0_0;
Type = PDPW16KD;
Width = 20;
Depth_R = 256;
Depth_W = 256;
REGMODE = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen208146208146p1372c125__PMIP__146__20__20B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_rtry/u1_tlp_mem/pmi_ram_dpEbnonessen1610102416101024p13a9335a_0_0_0;
Type = DP16KD;
Width_B = 16;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessen1610102416101024p13a9335a__PMIP__1024__16__16B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IE0EBA42E51B882F4CBD779D6D5FBF73E/I65EC869BD2E9A693496F1F2E16A7ABA9/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr949949p13068016_0_0_0;
Type = DP16KD;
Width_B = 9;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr949949p13068016__PMIP__9__9__9B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_2_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr339512339512p137242e5_2__PMIP__512__33__33B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr3310102433101024p13b9c845_0_1_0;
Type = DP16KD;
Width_B = 14;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr3310102433101024p13b9c845__PMIP__1024__33__33B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr3310102433101024p13b9c845_0_0_1;
Type = DP16KD;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr3310102433101024p13b9c845__PMIP__1024__33__33B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr238238p130635c1_0_0_0;
Type = DP16KD;
Width_B = 2;
Depth_A = 8;
Depth_B = 8;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr238238p130635c1__PMIP__8__2__2B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_1_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr339512339512p137242e5_1__PMIP__512__33__33B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_0_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr339512339512p137242e5_0__PMIP__512__33__33B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I7354CF0352544B8524D5654A5D14AD43/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_0_0_0;
Type = PDPW16KD;
Width = 33;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr339512339512p137242e5__PMIP__512__33__33B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr329512329512p137236d0_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr329512329512p137236d0__PMIP__512__32__32B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I25719AD8557B4584865155DAE07C7840/pmi_ram_dpEbnonessdr3410102434101024p13b9ceac_0_1_0;
Type = DP16KD;
Width_B = 14;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr3410102434101024p13b9ceac__PMIP__1024__34__34B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I25719AD8557B4584865155DAE07C7840/pmi_ram_dpEbnonessdr3410102434101024p13b9ceac_0_0_1;
Type = DP16KD;
Width_B = 18;
Depth_A = 1024;
Depth_B = 1024;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr3410102434101024p13b9ceac__PMIP__1024__34__34B;
Instance_Name = U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr329512329512p137236d0_0_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dpEbnonessdr329512329512p137236d0_0__PMIP__512__32__32B;
Instance_Name = U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp1641116411ndssnonebEp1373f46d_3_0_0_0;
Type = DP16KD;
Width_B = 11;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp1641116411ndssnonebEp1373f46d_3__PMIP__16__11__11B;
Instance_Name = U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp16481648ndssnonebEp13503de0_3_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp16481648ndssnonebEp13503de0_3__PMIP__16__8__8B;
Instance_Name = U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp1641116411ndssnonebEp1373f46d_0_0_0;
Type = DP16KD;
Width_B = 11;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp1641116411ndssnonebEp1373f46d__PMIP__16__11__11B;
Instance_Name = U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp16481648ndssnonebEp13503de0_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp16481648ndssnonebEp13503de0__PMIP__16__8__8B;
Instance_Name = U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp1641116411ndssnonebEp1373f46d_0_0_0_0;
Type = DP16KD;
Width_B = 11;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp1641116411ndssnonebEp1373f46d_0__PMIP__16__11__11B;
Instance_Name = U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp16481648ndssnonebEp13503de0_0_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp16481648ndssnonebEp13503de0_0__PMIP__16__8__8B;
Instance_Name = U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp1641116411ndssnonebEp1373f46d_1_0_0_0;
Type = DP16KD;
Width_B = 11;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp1641116411ndssnonebEp1373f46d_1__PMIP__16__11__11B;
Instance_Name = U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp16481648ndssnonebEp13503de0_1_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp16481648ndssnonebEp13503de0_1__PMIP__16__8__8B;
Instance_Name = U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp1641116411ndssnonebEp1373f46d_2_0_0_0;
Type = DP16KD;
Width_B = 11;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp1641116411ndssnonebEp1373f46d_2__PMIP__16__11__11B;
Instance_Name = U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U2_FIFO/U2_MEM/LAT_EQ1.U1_BMRAM.U_RAM/pmi_ram_dp16481648ndssnonebEp13503de0_2_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_A = 16;
Depth_B = 16;
REGMODE_A = NOREG;
REGMODE_B = NOREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp16481648ndssnonebEp13503de0_2__PMIP__16__8__8B;
Instance_Name = U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512976512976rdssnonebEp13727c64_0_2_0;
Type = PDPW16KD;
Width = 4;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512976512976rdssnonebEp13727c64__PMIP__512__76__76B;
Instance_Name = U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512976512976rdssnonebEp13727c64_0_0_2;
Type = PDPW16KD;
Width = 36;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512976512976rdssnonebEp13727c64__PMIP__512__76__76B;
Instance_Name = U1_CORE/U5_DMA/U1_DMA_ENGINE/U1_HCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512976512976rdssnonebEp13727c64_0_1_1;
Type = PDPW16KD;
Width = 35;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512976512976rdssnonebEp13727c64__PMIP__512__76__76B;
Instance_Name = U1_CORE/U5_DMA/U1_DMA_ENGINE/U2_LCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0_0;
Type = PDPW16KD;
Width = 16;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512932512932rdssnonebEp137236d0_0__PMIP__512__32__32B;
Instance_Name = U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0;
Type = PDPW16KD;
Width = 32;
Depth_R = 512;
Depth_W = 512;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp512932512932rdssnonebEp137236d0__PMIP__512__32__32B;
Instance_Name = U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp42254225rdssnonebEp132a1ee0_0_0_0;
Type = PDPW16KD;
Width = 25;
Depth_R = 4;
Depth_W = 4;
REGMODE = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp42254225rdssnonebEp132a1ee0__PMIP__4__25__25B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_15_1_0;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_0_0_31;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_0_1_30;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_1_0_29;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_1_1_28;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_2_0_27;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_2_1_26;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_3_0_25;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_3_1_24;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_4_0_23;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_4_1_22;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_5_0_21;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_5_1_20;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_6_0_19;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_6_1_18;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_7_0_17;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_7_1_16;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_8_0_15;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_8_1_14;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_9_0_13;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_9_1_12;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_10_0_11;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_10_1_10;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_11_0_9;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_11_1_8;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_12_0_7;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_12_1_6;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_13_0_5;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_13_1_4;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_14_0_3;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_14_1_2;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U5_DMA/U3_BMRAM/U2_MEM/pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282_15_0_1;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be163841432163841432rressnonebnn8Ep19804282__PMIT__16384__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_3_1_0;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_0_0_7;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_0_1_6;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_1_0_5;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_1_1_4;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_2_0_3;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_2_1_2;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U6_BMRAM/U2_MEM/pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced_3_0_1;
Type = DP16KD;
Width_A = 16;
Depth_A = 4096;
Depth_B = 4096;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp_true_be4096123240961232rressnonebnn8Ep196d5ced__PMIT__4096__36__36B;
Instance_Name = U1_CORE/U7_CFI/U4_BUF/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp20481182048118rdssnonebEp13963009_0_0_0;
Type = DP16KD;
Width_B = 8;
Depth_B = 2048;
REGMODE_A = OUTREG;
REGMODE_B = OUTREG;
RESETMODE = SYNC;
ASYNC_RESET_RELEASE = SYNC;
WRITEMODE_A = NORMAL;
WRITEMODE_B = NORMAL;
GSR = DISABLED;
MEM_LPC_FILE = pmi_ram_dp20481182048118rdssnonebEp13963009__PMIP__2048__8__8B;
; End EBR Section
; Begin PLL Section
Instance_Name = U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0;
Type = EHXPLLL;
CLKOP_Post_Divider_A_Input = DIVA;
CLKOS_Post_Divider_B_Input = DIVB;
CLKOS2_Post_Divider_C_Input = DIVC;
CLKOS3_Post_Divider_D_Input = DIVD;
FB_MODE = CLKOP;
CLKI_Divider = 5;
CLKFB_Divider = 4;
CLKOP_Divider = 4;
CLKOS_Divider = 109;
CLKOS2_Divider = 6;
CLKOS3_Divider = 1;
CLKOP_Desired_Phase_Shift(degree) = 0;
CLKOP_Trim_Option_Rising/Falling = FALLING;
CLKOP_Trim_Option_Delay = 0;
CLKOS_Desired_Phase_Shift(degree) = 0;
CLKOS_Trim_Option_Rising/Falling = FALLING;
CLKOS_Trim_Option_Delay = 0;
CLKOS2_Desired_Phase_Shift(degree) = 0;
CLKOS3_Desired_Phase_Shift(degree) = 0;
; End PLL Section
