{
  "cvot_metadata": {
    "system": "Texas Instruments mspm0c1104 Microcontroller",
    "version": "1.0",
    "created_date": "2025-07-25",
    "description": "Causal Vector Orchestration Template for Texas Instruments mspm0c1104 Microcontroller troubleshooting.",
    "safety_level": "N/A (General Purpose MCU)"
  },
  "nodes": {
    "error_conditions": [
      {
        "id": "N0001",
        "type": "error_conditions",
        "description": "Bus fault",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0002",
        "type": "error_conditions",
        "description": "Stack overflow",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0003",
        "type": "error_conditions",
        "description": "Brownout reset",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0004",
        "type": "error_conditions",
        "description": "Missing clock detection",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0005",
        "type": "error_conditions",
        "description": "Watchdog reset",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0006",
        "type": "error_conditions",
        "description": "NMI watchdog reset",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0007",
        "type": "error_conditions",
        "description": "Power-on reset",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0008",
        "type": "error_conditions",
        "description": "External reset",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0050",
        "type": "error_conditions",
        "description": "Watchdog timer not serviced",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0051",
        "type": "error_conditions",
        "description": "Hardware errors in the system",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0052",
        "type": "error_conditions",
        "description": "Vector fetch occurs in a safe copy or CRC function",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0053",
        "type": "error_conditions",
        "description": "Security breaches",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0088",
        "type": "error_conditions",
        "description": "transmission error",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0089",
        "type": "error_conditions",
        "description": "conflicts over resources",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0133",
        "type": "error_conditions",
        "description": "No interrupt is both flagged and enabled",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0134",
        "type": "error_conditions",
        "description": "Software changes the state of the PIE while an interrupt is propagating",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0150",
        "type": "error_conditions",
        "description": "Instructions in earlier stages are flushed",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0151",
        "type": "error_conditions",
        "description": "Wait states on the ISR or stack memories will add to the latency",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0152",
        "type": "error_conditions",
        "description": "Loops created using the C28x RPT instruction cannot be interrupted",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0190",
        "type": "error_conditions",
        "description": "spurious interrupt condition",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0191",
        "type": "error_conditions",
        "description": "race conditions",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0192",
        "type": "error_conditions",
        "description": "incoming interrupts to be lost",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0193",
        "type": "error_conditions",
        "description": "mismatch between the two vector tables",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0194",
        "type": "error_conditions",
        "description": "RAM_CORRECTABLE_ERR",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0195",
        "type": "error_conditions",
        "description": "FLASH_CORRECTABLE_ERR",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0196",
        "type": "error_conditions",
        "description": "RAM_ACC_VIOL",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0197",
        "type": "error_conditions",
        "description": "SYS_PLL_SLIP",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0198",
        "type": "error_conditions",
        "description": "FPU_OVFINT",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0199",
        "type": "error_conditions",
        "description": "FPU_UNFINT",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0200",
        "type": "error_conditions",
        "description": "CLA_LVF",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0201",
        "type": "error_conditions",
        "description": "CLA_LUF",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0240",
        "type": "error_conditions",
        "description": "FPU overflow interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0241",
        "type": "error_conditions",
        "description": "FPU underflow interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0242",
        "type": "error_conditions",
        "description": "RAM correctable error interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0243",
        "type": "error_conditions",
        "description": "Flash correctable error interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0244",
        "type": "error_conditions",
        "description": "RAM access violation interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0245",
        "type": "error_conditions",
        "description": "PLL slip interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0246",
        "type": "error_conditions",
        "description": "CLA overflow interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0247",
        "type": "error_conditions",
        "description": "CLA underflow interrupt",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0248",
        "type": "error_conditions",
        "description": "Illegal Instruction (ITRAP)",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0258",
        "type": "error_conditions",
        "description": "RAM uncorrectable ECC error",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0259",
        "type": "error_conditions",
        "description": "Flash uncorrectable ECC error",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0260",
        "type": "error_conditions",
        "description": "Single-bit parity error",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0261",
        "type": "error_conditions",
        "description": "Double-bit ECC data error",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0262",
        "type": "error_conditions",
        "description": "Single-bit ECC address error",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0263",
        "type": "error_conditions",
        "description": "OSCCLK source stops",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0264",
        "type": "error_conditions",
        "description": "Software-forced error",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0290",
        "type": "error_conditions",
        "description": "Illegal instruction trap (ITRAP)",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0291",
        "type": "error_conditions",
        "description": "RAM fetch access violation",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0292",
        "type": "error_conditions",
        "description": "Missing clock condition",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0293",
        "type": "error_conditions",
        "description": "OSCCLK failure",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0294",
        "type": "error_conditions",
        "description": "Watchdog counter overflow",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0295",
        "type": "error_conditions",
        "description": "Bad key",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0296",
        "type": "error_conditions",
        "description": "Out of window",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0297",
        "type": "error_conditions",
        "description": "Clock failure",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0352",
        "type": "error_conditions",
        "description": "Watchdog interrupt",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0353",
        "type": "error_conditions",
        "description": "Fetch protection violation",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0354",
        "type": "error_conditions",
        "description": "Write protection violation",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0355",
        "type": "error_conditions",
        "description": "Read protection violation",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0356",
        "type": "error_conditions",
        "description": "CLA fetch protection violation",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0357",
        "type": "error_conditions",
        "description": "Non-master access violation",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0358",
        "type": "error_conditions",
        "description": "Access violation",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0359",
        "type": "error_conditions",
        "description": "ITRAP",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0360",
        "type": "error_conditions",
        "description": "MSTOP",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0408",
        "type": "error_conditions",
        "description": "CLA write protection violation",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0409",
        "type": "error_conditions",
        "description": "CLA read protection violation",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0410",
        "type": "error_conditions",
        "description": "DMA write protection violation",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0411",
        "type": "error_conditions",
        "description": "non-master write protection violation",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0412",
        "type": "error_conditions",
        "description": "master DMA write protection violation",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0413",
        "type": "error_conditions",
        "description": "memory error",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0414",
        "type": "error_conditions",
        "description": "single error",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0415",
        "type": "error_conditions",
        "description": "double error",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0442",
        "type": "error_conditions",
        "description": "Parity errors",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0443",
        "type": "error_conditions",
        "description": "Single-bit ECC errors",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0444",
        "type": "error_conditions",
        "description": "Double-bit ECC errors",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0445",
        "type": "error_conditions",
        "description": "Address ECC errors",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0446",
        "type": "error_conditions",
        "description": "Correctable errors",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0447",
        "type": "error_conditions",
        "description": "Uncorrectable errors",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0448",
        "type": "error_conditions",
        "description": "Single-bit error for Parity RAMs",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0449",
        "type": "error_conditions",
        "description": "Double bit Error for ECC RAMs",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0450",
        "type": "error_conditions",
        "description": "Address error",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0474",
        "type": "error_conditions",
        "description": "ECC error",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0475",
        "type": "error_conditions",
        "description": "Parity error",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0476",
        "type": "error_conditions",
        "description": "Memory read/write does not happen correctly",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0477",
        "type": "error_conditions",
        "description": "Initialization does not happen correctly",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0512",
        "type": "error_conditions",
        "description": "Invalid pointer dereference",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0513",
        "type": "error_conditions",
        "description": "PC discontinuity",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0549",
        "type": "error_conditions",
        "description": "Single-bit data error",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0550",
        "type": "error_conditions",
        "description": "Double-bit data error",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0551",
        "type": "error_conditions",
        "description": "Uncorrectable error",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0552",
        "type": "error_conditions",
        "description": "Memory faults",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0581",
        "type": "error_conditions",
        "description": "Uncorrectable error occurred during CPU read",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0582",
        "type": "error_conditions",
        "description": "Uncorrectable error occurred during DMA read",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0583",
        "type": "error_conditions",
        "description": "Uncorrectable error occurred during CLA1 read",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0584",
        "type": "error_conditions",
        "description": "Correctable error occurred during CPU read",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0585",
        "type": "error_conditions",
        "description": "Correctable error occurred during DMA read",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0586",
        "type": "error_conditions",
        "description": "Correctable error occurred during CLA1 read",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0587",
        "type": "error_conditions",
        "description": "Single bit error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0588",
        "type": "error_conditions",
        "description": "ECC/Parity error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0589",
        "type": "error_conditions",
        "description": "Program verify error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0590",
        "type": "error_conditions",
        "description": "Erase verify error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0591",
        "type": "error_conditions",
        "description": "Invalid data error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0592",
        "type": "error_conditions",
        "description": "Command status error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0593",
        "type": "error_conditions",
        "description": "Core voltage status error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0594",
        "type": "error_conditions",
        "description": "Erase suspend error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0595",
        "type": "error_conditions",
        "description": "Program suspend error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0596",
        "type": "error_conditions",
        "description": "Single bit ECC error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0597",
        "type": "error_conditions",
        "description": "Uncorrectable bit error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0598",
        "type": "error_conditions",
        "description": "Double bit error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0708",
        "type": "error_conditions",
        "description": "ESD damage",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0709",
        "type": "error_conditions",
        "description": "Parametric changes",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0710",
        "type": "error_conditions",
        "description": "Device failure",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0711",
        "type": "error_conditions",
        "description": "Performance degradation",
        "source_title": "8.23 Serial Wire Debug Interface"
      }
    ],
    "status_indicators": [
      {
        "id": "N0009",
        "type": "status_indicators",
        "description": "EALLOW bit",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0010",
        "type": "status_indicators",
        "description": "DCDCSTS.SWSEQDON",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0011",
        "type": "status_indicators",
        "description": "DCDCSTS.INDDETECT",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0012",
        "type": "status_indicators",
        "description": "DCDCCTL.DCDCEN bit",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0013",
        "type": "status_indicators",
        "description": "XRSn bit in RESC register",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0014",
        "type": "status_indicators",
        "description": "RESC register bits",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0054",
        "type": "status_indicators",
        "description": "POR bit in RESC is set",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0055",
        "type": "status_indicators",
        "description": "XRSn bit in RESC is set",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0056",
        "type": "status_indicators",
        "description": "WDRSn bit in RESC is set",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0057",
        "type": "status_indicators",
        "description": "NMIWDRSn bit in RESC is set",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0058",
        "type": "status_indicators",
        "description": "SCCRESETn bit in RESC is set",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0090",
        "type": "status_indicators",
        "description": "flag registers",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0091",
        "type": "status_indicators",
        "description": "enable registers",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0092",
        "type": "status_indicators",
        "description": "status register bits",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0135",
        "type": "status_indicators",
        "description": "PIEIERx enable register bits",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0136",
        "type": "status_indicators",
        "description": "PIEIFRx flag register bits",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0137",
        "type": "status_indicators",
        "description": "PIEACK register bit",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0138",
        "type": "status_indicators",
        "description": "IER enable register",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0139",
        "type": "status_indicators",
        "description": "IFR flag register",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0140",
        "type": "status_indicators",
        "description": "ST1.INTM bit",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0153",
        "type": "status_indicators",
        "description": "PIEIFRx.y",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0154",
        "type": "status_indicators",
        "description": "PIEIERx.y is set",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0155",
        "type": "status_indicators",
        "description": "PIEACK.x is clear",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0156",
        "type": "status_indicators",
        "description": "PIEACK.x is set",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0157",
        "type": "status_indicators",
        "description": "IFR.x",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0158",
        "type": "status_indicators",
        "description": "IER.x is set",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0159",
        "type": "status_indicators",
        "description": "INTM is clear",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0160",
        "type": "status_indicators",
        "description": "IFR.x and IER.x are cleared",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0161",
        "type": "status_indicators",
        "description": "INTM is set",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0162",
        "type": "status_indicators",
        "description": "EALLOW is cleared",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0163",
        "type": "status_indicators",
        "description": "PIEIFRx.y is cleared",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0164",
        "type": "status_indicators",
        "description": "PIEIER and IER registers are cleared",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0165",
        "type": "status_indicators",
        "description": "ENPIE bit of the PIECTRL register",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0166",
        "type": "status_indicators",
        "description": "PIEIERx bit",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0167",
        "type": "status_indicators",
        "description": "CPU IER bit",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0168",
        "type": "status_indicators",
        "description": "PIEACK bit",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0202",
        "type": "status_indicators",
        "description": "CPU global interrupt mask",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0203",
        "type": "status_indicators",
        "description": "INTM",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0204",
        "type": "status_indicators",
        "description": "IER",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0205",
        "type": "status_indicators",
        "description": "PIEIERx registers",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0206",
        "type": "status_indicators",
        "description": "PIEIER bit",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0207",
        "type": "status_indicators",
        "description": "CPU IFR register",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0208",
        "type": "status_indicators",
        "description": "CPU IFR bit",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0209",
        "type": "status_indicators",
        "description": "PIEIFR bits",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0210",
        "type": "status_indicators",
        "description": "PIEVERRADDR register",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0249",
        "type": "status_indicators",
        "description": "PIEACK for the group must be cleared",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0265",
        "type": "status_indicators",
        "description": "NMIFLG register status bit",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0266",
        "type": "status_indicators",
        "description": "NMIINT bit in NMIFLG register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0267",
        "type": "status_indicators",
        "description": "SWERR bit in NMIFLGFRC register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0268",
        "type": "status_indicators",
        "description": "SWERR flag",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0298",
        "type": "status_indicators",
        "description": "NMI_FLG bit is set",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0299",
        "type": "status_indicators",
        "description": "NMISHDFLG register bits",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0300",
        "type": "status_indicators",
        "description": "ERRORSTS signal goes low",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0301",
        "type": "status_indicators",
        "description": "MCDCR.MCLKSTS bit",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0302",
        "type": "status_indicators",
        "description": "MCDCR.MCDSTS flag",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0303",
        "type": "status_indicators",
        "description": "CLOCKFAIL signal goes high",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0304",
        "type": "status_indicators",
        "description": "WDRSn flag",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0305",
        "type": "status_indicators",
        "description": "PLLSTS[MCLKSTS] bit",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0306",
        "type": "status_indicators",
        "description": "X1CNT register value reaches 1023 (0x3FF)",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0307",
        "type": "status_indicators",
        "description": "WDCNTR overflow",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0361",
        "type": "status_indicators",
        "description": "WDRST signal",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0362",
        "type": "status_indicators",
        "description": "WDINT signal",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0363",
        "type": "status_indicators",
        "description": "WDINTS bit",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0364",
        "type": "status_indicators",
        "description": "LPMCR.LPM = 0x0",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0365",
        "type": "status_indicators",
        "description": "LPMCR.LPM = 0x2",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0366",
        "type": "status_indicators",
        "description": "SYSPLL.LOCKS = 1",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0367",
        "type": "status_indicators",
        "description": "PLLCTL1.PLLCLKEN = 1",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0368",
        "type": "status_indicators",
        "description": "CLKSRCCTL1.WDHALTI = 1",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0369",
        "type": "status_indicators",
        "description": "CLKSRCCTL1.WDHALTI = 0",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0370",
        "type": "status_indicators",
        "description": "XTALCR.OSCOFF bit",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0371",
        "type": "status_indicators",
        "description": "MSEL_LSx bit field",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0372",
        "type": "status_indicators",
        "description": "CLAPGM_LSx bit field",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0373",
        "type": "status_indicators",
        "description": "FETCHPROTx bit",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0374",
        "type": "status_indicators",
        "description": "CPUWRPROTx bit",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0416",
        "type": "status_indicators",
        "description": "access violation flag register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0417",
        "type": "status_indicators",
        "description": "DMAWRPROTx bit",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0418",
        "type": "status_indicators",
        "description": "DMA access violation flag register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0419",
        "type": "status_indicators",
        "description": "interrupt enable register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0451",
        "type": "status_indicators",
        "description": "correctable error count register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0452",
        "type": "status_indicators",
        "description": "correctable error threshold register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0453",
        "type": "status_indicators",
        "description": "correctable interrupt enable register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0454",
        "type": "status_indicators",
        "description": "flag gets set in a status register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0455",
        "type": "status_indicators",
        "description": "CPU/CPU.DMA/CPU.CLA1 CPU/DMA/CLA Read Error Address Register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0456",
        "type": "status_indicators",
        "description": "CPU/CPU.DMA CPU/DMA Read Error Address Register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0457",
        "type": "status_indicators",
        "description": "CPU/CPU.DMA/CPU.CLA1 CPU/DMA/CLA Read Address Error Register",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0458",
        "type": "status_indicators",
        "description": "single error counter",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0478",
        "type": "status_indicators",
        "description": "INIT bit",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0479",
        "type": "status_indicators",
        "description": "INITDONE bit",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0480",
        "type": "status_indicators",
        "description": "RAMINITDONE bit",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0481",
        "type": "status_indicators",
        "description": "ECC Code for lower 16 bits of data",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0482",
        "type": "status_indicators",
        "description": "ECC Code for upper 16 bits of data",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0483",
        "type": "status_indicators",
        "description": "ECC Code for address",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0484",
        "type": "status_indicators",
        "description": "Parity for lower 16 bits of data",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0485",
        "type": "status_indicators",
        "description": "Parity for upper 16 bits of data",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0486",
        "type": "status_indicators",
        "description": "Parity for address",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0514",
        "type": "status_indicators",
        "description": "BNKPWR bit field in the FBFALLBAC register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0515",
        "type": "status_indicators",
        "description": "PMPPWR bit field in the FPAC1 register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0516",
        "type": "status_indicators",
        "description": "BAGP field in the FBAC register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0517",
        "type": "status_indicators",
        "description": "PAGP bit field in the FPAC2 register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0518",
        "type": "status_indicators",
        "description": "PREFETCH_EN bit in the FRD_INTF_CTRL register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0519",
        "type": "status_indicators",
        "description": "DATA_CACHE_EN bit in the FRD_INTF_CTRL register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0520",
        "type": "status_indicators",
        "description": "RWAIT bit-field in the FRDCNTL register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0521",
        "type": "status_indicators",
        "description": "PSLEEP bit field in the FPAC1 register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0553",
        "type": "status_indicators",
        "description": "ECC_ENABLE register",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0554",
        "type": "status_indicators",
        "description": "Single-bit Error position",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0555",
        "type": "status_indicators",
        "description": "8-bit output decoded",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0556",
        "type": "status_indicators",
        "description": "ECC check bits",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0599",
        "type": "status_indicators",
        "description": "CPURDERR = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0600",
        "type": "status_indicators",
        "description": "DMARDERR = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0601",
        "type": "status_indicators",
        "description": "CLA1RDERR = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0602",
        "type": "status_indicators",
        "description": "UNC_ERR_H = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0603",
        "type": "status_indicators",
        "description": "UNC_ERR_L = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0604",
        "type": "status_indicators",
        "description": "FAIL_1_H = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0605",
        "type": "status_indicators",
        "description": "FAIL_0_H = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0606",
        "type": "status_indicators",
        "description": "FAIL_1_L = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0607",
        "type": "status_indicators",
        "description": "FAIL_0_L = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0608",
        "type": "status_indicators",
        "description": "SINGLE_ERR = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0609",
        "type": "status_indicators",
        "description": "UNC_ERR = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0610",
        "type": "status_indicators",
        "description": "ERR_TYPE = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0611",
        "type": "status_indicators",
        "description": "BUSY = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0612",
        "type": "status_indicators",
        "description": "ERS = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0613",
        "type": "status_indicators",
        "description": "PGM = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0614",
        "type": "status_indicators",
        "description": "INVDAT = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0615",
        "type": "status_indicators",
        "description": "CSTAT = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0616",
        "type": "status_indicators",
        "description": "VOLTSTAT = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0617",
        "type": "status_indicators",
        "description": "ESUSP = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0618",
        "type": "status_indicators",
        "description": "PSUSP = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0619",
        "type": "status_indicators",
        "description": "PGV = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0620",
        "type": "status_indicators",
        "description": "EV = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0621",
        "type": "status_indicators",
        "description": "PUMPRDY = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0622",
        "type": "status_indicators",
        "description": "BANK0RDY = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0623",
        "type": "status_indicators",
        "description": "BANK1RDY = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0624",
        "type": "status_indicators",
        "description": "ENABLE = 0xA",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0625",
        "type": "status_indicators",
        "description": "CEINTFLAG = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0626",
        "type": "status_indicators",
        "description": "SINGLE_ERR_INTFLG = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0627",
        "type": "status_indicators",
        "description": "UNC_ERR_INTFLG = 1",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0670",
        "type": "status_indicators",
        "description": "WWDTCTL0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0671",
        "type": "status_indicators",
        "description": "WWDTCNTRST",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0672",
        "type": "status_indicators",
        "description": "DMATCTL.DMATSEL control bits",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0673",
        "type": "status_indicators",
        "description": "LPMCR.LPM",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0674",
        "type": "status_indicators",
        "description": "NMI_FLG bit",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0712",
        "type": "status_indicators",
        "description": "DEVICEID.PARTNUM",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0713",
        "type": "status_indicators",
        "description": "DEVICEID.MANUFACTURER",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0714",
        "type": "status_indicators",
        "description": "USERID.PART",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0715",
        "type": "status_indicators",
        "description": "USERID.VARIANT",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0716",
        "type": "status_indicators",
        "description": "Hardware revision values",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0717",
        "type": "status_indicators",
        "description": "Device identification values",
        "source_title": "8.23 Serial Wire Debug Interface"
      }
    ],
    "components": [
      {
        "id": "N0015",
        "type": "components",
        "description": "CPU",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0016",
        "type": "components",
        "description": "System control module",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0017",
        "type": "components",
        "description": "PLL",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0018",
        "type": "components",
        "description": "DMA controller",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0019",
        "type": "components",
        "description": "ADC",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0020",
        "type": "components",
        "description": "Watchdog timer",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0021",
        "type": "components",
        "description": "32-bit CPU timers",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0022",
        "type": "components",
        "description": "Memory controller module",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0023",
        "type": "components",
        "description": "Flash memory",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0024",
        "type": "components",
        "description": "OTP memory",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0025",
        "type": "components",
        "description": "Dual Code Security Module",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0026",
        "type": "components",
        "description": "Internal DC-DC regulator",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0027",
        "type": "components",
        "description": "Internal LDO",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0028",
        "type": "components",
        "description": "JTAG",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0029",
        "type": "components",
        "description": "Peripherals",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0030",
        "type": "components",
        "description": "RAM",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0031",
        "type": "components",
        "description": "Boot ROM",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0059",
        "type": "components",
        "description": "Power-on reset (POR) circuit",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0060",
        "type": "components",
        "description": "XRS pin",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0061",
        "type": "components",
        "description": "GPIOs",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0062",
        "type": "components",
        "description": "Reset cause register (RESC)",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0063",
        "type": "components",
        "description": "NMI shadow flag register (NMISHDFLG)",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0064",
        "type": "components",
        "description": "X1 clock counter register (X1CNT)",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0065",
        "type": "components",
        "description": "Debug logic",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0066",
        "type": "components",
        "description": "JTAG port",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0067",
        "type": "components",
        "description": "ICEPick debug module",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0068",
        "type": "components",
        "description": "Device capability registers",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0069",
        "type": "components",
        "description": "Clock source",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0070",
        "type": "components",
        "description": "Missing clock detection",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0071",
        "type": "components",
        "description": "PIE vector fetch error handler",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0072",
        "type": "components",
        "description": "NMI flags",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0073",
        "type": "components",
        "description": "Analog trims",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0074",
        "type": "components",
        "description": "Non-maskable interrupt (NMI) module",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0075",
        "type": "components",
        "description": "Dual-zone code security module (DCSM)",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0076",
        "type": "components",
        "description": "CLA code",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0077",
        "type": "components",
        "description": "INTOSC1",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0093",
        "type": "components",
        "description": "peripheral interrupt lines",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0094",
        "type": "components",
        "description": "INT13",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0095",
        "type": "components",
        "description": "INT14",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0096",
        "type": "components",
        "description": "CPU timers 1 and 2",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0097",
        "type": "components",
        "description": "enhanced Peripheral Interrupt Expansion module",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0098",
        "type": "components",
        "description": "ePIE",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0099",
        "type": "components",
        "description": "PIE",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0100",
        "type": "components",
        "description": "vector table",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0101",
        "type": "components",
        "description": "INPUTXBAR4",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0102",
        "type": "components",
        "description": "WDINT",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0103",
        "type": "components",
        "description": "LPMINT",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0104",
        "type": "components",
        "description": "WAKEINT",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0105",
        "type": "components",
        "description": "TINT0",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0106",
        "type": "components",
        "description": "NMI",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0107",
        "type": "components",
        "description": "INPUTXBAR13",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0108",
        "type": "components",
        "description": "INPUTXBAR5",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0109",
        "type": "components",
        "description": "INPUTXBAR6",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0110",
        "type": "components",
        "description": "INPUTXBAR14",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0111",
        "type": "components",
        "description": "GPIO0",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0112",
        "type": "components",
        "description": "GPIO1",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0113",
        "type": "components",
        "description": "TIMER0",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0114",
        "type": "components",
        "description": "TIMER1",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0115",
        "type": "components",
        "description": "TIMER2",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0116",
        "type": "components",
        "description": "RTOSINT",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0117",
        "type": "components",
        "description": "ERAD",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0118",
        "type": "components",
        "description": "XINT1 Control",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0119",
        "type": "components",
        "description": "XINT5 Control",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0120",
        "type": "components",
        "description": "XINT3 Control",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0121",
        "type": "components",
        "description": "XINT4 Control",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0122",
        "type": "components",
        "description": "XINT2 Control",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0123",
        "type": "components",
        "description": "Input X-BAR",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0124",
        "type": "components",
        "description": "LPM Logic",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0125",
        "type": "components",
        "description": "WD",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0126",
        "type": "components",
        "description": "NMI module",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0141",
        "type": "components",
        "description": "PIE channels",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0142",
        "type": "components",
        "description": "PIE groups",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0143",
        "type": "components",
        "description": "PIE acknowledge register",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0144",
        "type": "components",
        "description": "CPU interrupt logic",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0145",
        "type": "components",
        "description": "Peripheral interrupts",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0169",
        "type": "components",
        "description": "peripheral",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0170",
        "type": "components",
        "description": "pipeline",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0171",
        "type": "components",
        "description": "stack",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0172",
        "type": "components",
        "description": "ISR",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0173",
        "type": "components",
        "description": "GPIO",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0174",
        "type": "components",
        "description": "PIE vector table",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0175",
        "type": "components",
        "description": "TMS320C28x C compiler",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0176",
        "type": "components",
        "description": "C28x RPT instruction",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0211",
        "type": "components",
        "description": "PWMs",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0212",
        "type": "components",
        "description": "primary vector table",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0213",
        "type": "components",
        "description": "redundant vector table",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0214",
        "type": "components",
        "description": "boot ROM handler",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0215",
        "type": "components",
        "description": "peripheral registers",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0216",
        "type": "components",
        "description": "EPWM",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0217",
        "type": "components",
        "description": "ECAP",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0218",
        "type": "components",
        "description": "EQEP",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0219",
        "type": "components",
        "description": "CLB",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0220",
        "type": "components",
        "description": "SPI",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0221",
        "type": "components",
        "description": "I2C",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0222",
        "type": "components",
        "description": "SCI",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0223",
        "type": "components",
        "description": "DCAN",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0224",
        "type": "components",
        "description": "CLA",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0225",
        "type": "components",
        "description": "FPU",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0226",
        "type": "components",
        "description": "FLASH",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0250",
        "type": "components",
        "description": "PIE group",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0251",
        "type": "components",
        "description": "ADCA",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0252",
        "type": "components",
        "description": "ADCB",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0253",
        "type": "components",
        "description": "ADCC",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0254",
        "type": "components",
        "description": "SDFM",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0255",
        "type": "components",
        "description": "DMA",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0256",
        "type": "components",
        "description": "CAN",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0269",
        "type": "components",
        "description": "NMI watchdog counter",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0270",
        "type": "components",
        "description": "NMIFLG register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0271",
        "type": "components",
        "description": "NMIWDPRD register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0272",
        "type": "components",
        "description": "NMIFLGCLR register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0273",
        "type": "components",
        "description": "NMIFLGFRC register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0274",
        "type": "components",
        "description": "OSCCLK",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0275",
        "type": "components",
        "description": "SYSCLK",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0276",
        "type": "components",
        "description": "Missing clock detection logic",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0308",
        "type": "components",
        "description": "GPIO24",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0309",
        "type": "components",
        "description": "GPIO28",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0310",
        "type": "components",
        "description": "GPIO29",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0311",
        "type": "components",
        "description": "GPIO18",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0312",
        "type": "components",
        "description": "System PLL",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0313",
        "type": "components",
        "description": "INTOSC2",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0314",
        "type": "components",
        "description": "XTAL",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0315",
        "type": "components",
        "description": "X1 pin",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0316",
        "type": "components",
        "description": "X2 pin",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0317",
        "type": "components",
        "description": "VCO",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0318",
        "type": "components",
        "description": "NMI watchdog timer",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0319",
        "type": "components",
        "description": "ePWM modules",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0320",
        "type": "components",
        "description": "CAN modules",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0321",
        "type": "components",
        "description": "SCI modules",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0322",
        "type": "components",
        "description": "SPI modules",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0323",
        "type": "components",
        "description": "Flash wrapper",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0324",
        "type": "components",
        "description": "Missing clock detection (MCD) subsystem",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0325",
        "type": "components",
        "description": "CPU Timers 0/1/2",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0326",
        "type": "components",
        "description": "Watchdog timer module",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0327",
        "type": "components",
        "description": "WDKEY register",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0328",
        "type": "components",
        "description": "WDCNTR counter",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0375",
        "type": "components",
        "description": "Watchdog",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0376",
        "type": "components",
        "description": "SCSR register",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0377",
        "type": "components",
        "description": "SYSPLL",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0378",
        "type": "components",
        "description": "Flash module",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0379",
        "type": "components",
        "description": "M0 RAM",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0380",
        "type": "components",
        "description": "M1 RAM",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0381",
        "type": "components",
        "description": "LSx RAM",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0382",
        "type": "components",
        "description": "GSx RAM",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0383",
        "type": "components",
        "description": "MSGRAM",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0384",
        "type": "components",
        "description": "WDCLK",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0420",
        "type": "components",
        "description": "local shared RAM",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0421",
        "type": "components",
        "description": "GSx memory",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0422",
        "type": "components",
        "description": "M0 memory",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0423",
        "type": "components",
        "description": "M1 memory",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0424",
        "type": "components",
        "description": "dedicated RAMs",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0425",
        "type": "components",
        "description": "shared RAMs",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0459",
        "type": "components",
        "description": "CLA1",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0460",
        "type": "components",
        "description": "Parity RAMs",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0461",
        "type": "components",
        "description": "ECC RAMs",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0462",
        "type": "components",
        "description": "CPU pipeline",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0487",
        "type": "components",
        "description": "ECC/Parity bits",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0488",
        "type": "components",
        "description": "Flash banks",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0489",
        "type": "components",
        "description": "FMC",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0490",
        "type": "components",
        "description": "Flash pump",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0491",
        "type": "components",
        "description": "FSM",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0492",
        "type": "components",
        "description": "DCSM",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0493",
        "type": "components",
        "description": "CPU core",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0494",
        "type": "components",
        "description": "RAMTEST mode",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0495",
        "type": "components",
        "description": "Flash prefetch/cache",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0496",
        "type": "components",
        "description": "Code-prefetch mechanism",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0497",
        "type": "components",
        "description": "Data cache",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0522",
        "type": "components",
        "description": "Shared pump",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0523",
        "type": "components",
        "description": "ECC",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0524",
        "type": "components",
        "description": "Bank0",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0525",
        "type": "components",
        "description": "Bank1",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0526",
        "type": "components",
        "description": "OTP",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0527",
        "type": "components",
        "description": "USER OTP",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0528",
        "type": "components",
        "description": "TI-OTP",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0529",
        "type": "components",
        "description": "Flash Module Controller",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0530",
        "type": "components",
        "description": "Flash state machine",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0531",
        "type": "components",
        "description": "Charge pump",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0532",
        "type": "components",
        "description": "Prefetch buffer",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0557",
        "type": "components",
        "description": "Flash API",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0558",
        "type": "components",
        "description": "SECDED module",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0559",
        "type": "components",
        "description": "ECC memory space",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0560",
        "type": "components",
        "description": "Flash Plugin",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0561",
        "type": "components",
        "description": "Code Composer Studio IDE",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0562",
        "type": "components",
        "description": "DCSM OTP",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0563",
        "type": "components",
        "description": "DCSM Zx-LINKPOINTER1",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0564",
        "type": "components",
        "description": "DCSM Zx-LINKPOINTER2",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0565",
        "type": "components",
        "description": "DCSM Zx-LINKPOINTER3",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0566",
        "type": "components",
        "description": "DCSM Zx-PSWDLOCK",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0628",
        "type": "components",
        "description": "ECC logic",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0629",
        "type": "components",
        "description": "Sense amplifiers",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0630",
        "type": "components",
        "description": "Sense reference",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0631",
        "type": "components",
        "description": "Core voltage generator",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0632",
        "type": "components",
        "description": "Prefetch mechanism",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0633",
        "type": "components",
        "description": "Flash read interface",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0675",
        "type": "components",
        "description": "TIMx",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0676",
        "type": "components",
        "description": "WWDT",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0677",
        "type": "components",
        "description": "SWD",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0678",
        "type": "components",
        "description": "MCPUSS",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0679",
        "type": "components",
        "description": "Arm Cortex-M0+",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0680",
        "type": "components",
        "description": "NVIC",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0681",
        "type": "components",
        "description": "PMU",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0682",
        "type": "components",
        "description": "CKM",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0683",
        "type": "components",
        "description": "SRAM",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0684",
        "type": "components",
        "description": "SPI0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0685",
        "type": "components",
        "description": "CRC",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0686",
        "type": "components",
        "description": "TIMA0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0687",
        "type": "components",
        "description": "TIMG8",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0688",
        "type": "components",
        "description": "TIMG14",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0689",
        "type": "components",
        "description": "UART0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0690",
        "type": "components",
        "description": "I2C0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0691",
        "type": "components",
        "description": "GPIOA",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0692",
        "type": "components",
        "description": "WWDT0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0693",
        "type": "components",
        "description": "VREF",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0694",
        "type": "components",
        "description": "IOMUX",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0695",
        "type": "components",
        "description": "Event manager",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0696",
        "type": "components",
        "description": "Core regulator",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0697",
        "type": "components",
        "description": "SYSOSC",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0698",
        "type": "components",
        "description": "LFOSC",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0699",
        "type": "components",
        "description": "PD1",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0700",
        "type": "components",
        "description": "PD0",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0718",
        "type": "components",
        "description": "Digital IO",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0719",
        "type": "components",
        "description": "Output driver",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0720",
        "type": "components",
        "description": "Input path",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0721",
        "type": "components",
        "description": "Mixed-signal IO pin",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0722",
        "type": "components",
        "description": "Pullup resistor",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0723",
        "type": "components",
        "description": "Pulldown resistor",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0724",
        "type": "components",
        "description": "Drive strength control",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0725",
        "type": "components",
        "description": "Serial wire debug interface",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0726",
        "type": "components",
        "description": "SW-DP",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0727",
        "type": "components",
        "description": "FACTORY region",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0728",
        "type": "components",
        "description": "Memory-mapped FACTORY region",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0729",
        "type": "components",
        "description": "SWCLK",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0730",
        "type": "components",
        "description": "SWDIO",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0731",
        "type": "components",
        "description": "NRST",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0732",
        "type": "components",
        "description": "Open-drain IOs",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0733",
        "type": "components",
        "description": "VDD pins",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0734",
        "type": "components",
        "description": "VSS pins",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0735",
        "type": "components",
        "description": "Decoupling capacitors",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0736",
        "type": "components",
        "description": "Programming tool connection",
        "source_title": "8.23 Serial Wire Debug Interface"
      }
    ],
    "root_causes": [
      {
        "id": "N0032",
        "type": "root_causes",
        "description": "Invalid pointer dereference",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0033",
        "type": "root_causes",
        "description": "Incorrect clock configuration",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0034",
        "type": "root_causes",
        "description": "Hardware connection issues",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0035",
        "type": "root_causes",
        "description": "Inductor not detected on VSW pin",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0036",
        "type": "root_causes",
        "description": "Spurious CPU writes",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0037",
        "type": "root_causes",
        "description": "Missing VREGENZ low signal",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0078",
        "type": "root_causes",
        "description": "Power-up glitches",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0079",
        "type": "root_causes",
        "description": "Watchdog timer not serviced within user-specified time",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0080",
        "type": "root_causes",
        "description": "Hardware errors detected by NMI module",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0081",
        "type": "root_causes",
        "description": "CPU does not respond to NMI error within user-specified time",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0082",
        "type": "root_causes",
        "description": "Vector fetch in safe copy or CRC function while interrupts should be disabled",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0127",
        "type": "root_causes",
        "description": "asynchronous program flow",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0128",
        "type": "root_causes",
        "description": "multiple events triggering same interrupt signal",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0146",
        "type": "root_causes",
        "description": "Software changes the state of the PIE while an interrupt is propagating",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0177",
        "type": "root_causes",
        "description": "No interrupts are enabled by default at power-up",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0178",
        "type": "root_causes",
        "description": "PIEACK bit not cleared manually in user code",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0227",
        "type": "root_causes",
        "description": "interrupt signal already propagating when PIEIER write completes",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0228",
        "type": "root_causes",
        "description": "read/modify/write operation on PIEIFR bits",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0229",
        "type": "root_causes",
        "description": "PIEVERRADDR register value has not been set",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0277",
        "type": "root_causes",
        "description": "OSCCLK source failure",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0278",
        "type": "root_causes",
        "description": "NMI watchdog counter reaching NMIWDPRD value",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0279",
        "type": "root_causes",
        "description": "Single-bit parity error in RAM read",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0280",
        "type": "root_causes",
        "description": "Double-bit ECC data error in RAM read",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0281",
        "type": "root_causes",
        "description": "Single-bit ECC address error in RAM read",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0282",
        "type": "root_causes",
        "description": "Double-bit ECC data error in Flash read",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0283",
        "type": "root_causes",
        "description": "Single-bit ECC address error in Flash read",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0284",
        "type": "root_causes",
        "description": "Writing to SWERR bit",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0329",
        "type": "root_causes",
        "description": "CPU tries to execute an illegal instruction",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0330",
        "type": "root_causes",
        "description": "Complete loss of OSCCLK",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0331",
        "type": "root_causes",
        "description": "Crystal oscillator failure",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0332",
        "type": "root_causes",
        "description": "External oscillator failure",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0333",
        "type": "root_causes",
        "description": "Device failure",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0334",
        "type": "root_causes",
        "description": "Incorrect watchdog key sequence",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0335",
        "type": "root_causes",
        "description": "Writing incorrect value to WDCR[WDCHK] bits",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0336",
        "type": "root_causes",
        "description": "Improper value written to WDKEY",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0385",
        "type": "root_causes",
        "description": "Watchdog counter reaches maximum value",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0386",
        "type": "root_causes",
        "description": "Changing watchdog configuration while WDINT is active",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0387",
        "type": "root_causes",
        "description": "Debug reset issued while WDINT is active",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0388",
        "type": "root_causes",
        "description": "Flash program or erase operation ongoing",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0389",
        "type": "root_causes",
        "description": "Wake event already asserted",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0390",
        "type": "root_causes",
        "description": "System PLL not locked or not connected to system clock",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0391",
        "type": "root_causes",
        "description": "Access to protected memory",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0392",
        "type": "root_causes",
        "description": "Unauthorized master access",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0426",
        "type": "root_causes",
        "description": "data write access from CLA to dedicated CPU RAM",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0427",
        "type": "root_causes",
        "description": "data write access from CLA to CLA program RAM",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0428",
        "type": "root_causes",
        "description": "data read access from CLA to dedicated CPU RAM",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0429",
        "type": "root_causes",
        "description": "data read access from CLA to CLA program RAM",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0430",
        "type": "root_causes",
        "description": "write access by DMA to protected memory",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0431",
        "type": "root_causes",
        "description": "write access to GSx memory by non-master DMA",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0432",
        "type": "root_causes",
        "description": "write access to dedicated or shared memory by master DMA with DMAWRPROTx set to 1",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0463",
        "type": "root_causes",
        "description": "Single-bit error at memory address",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0464",
        "type": "root_causes",
        "description": "Double-bit error due to another single-bit error at the same memory address",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0465",
        "type": "root_causes",
        "description": "Data read from memory error",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0466",
        "type": "root_causes",
        "description": "Address error during memory access",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0467",
        "type": "root_causes",
        "description": "Garbage instructions entering CPU pipeline",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0498",
        "type": "root_causes",
        "description": "Read from uninitialized RAM locations",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0499",
        "type": "root_causes",
        "description": "Fetch from uninitialized RAM locations",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0500",
        "type": "root_causes",
        "description": "Memory accessed before RAMINITDONE is set",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0501",
        "type": "root_causes",
        "description": "Invalid ECC/Parity bits",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0502",
        "type": "root_causes",
        "description": "Corrupted data bits",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0533",
        "type": "root_causes",
        "description": "Flash banks are in sleep power mode at power-up",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0534",
        "type": "root_causes",
        "description": "Wait-states are set to maximum at power-up",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0535",
        "type": "root_causes",
        "description": "Prefetch mechanism tries to fetch from outside the bank",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0536",
        "type": "root_causes",
        "description": "PC discontinuity caused by executing branch, BANZ, call, or loop instructions",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0537",
        "type": "root_causes",
        "description": "Security zone is in locked state",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0567",
        "type": "root_causes",
        "description": "Single-bit data error in address field",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0568",
        "type": "root_causes",
        "description": "Double-bit data error",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0569",
        "type": "root_causes",
        "description": "Address error",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0570",
        "type": "root_causes",
        "description": "Memory faults",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0634",
        "type": "root_causes",
        "description": "CPU read/fetch access resulted in uncorrectable ECC/Parity error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0635",
        "type": "root_causes",
        "description": "DMA read access resulted in uncorrectable Parity error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0636",
        "type": "root_causes",
        "description": "CLA1 read/fetch access resulted in uncorrectable Parity error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0637",
        "type": "root_causes",
        "description": "CPU read/fetch access resulted in correctable ECC error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0638",
        "type": "root_causes",
        "description": "DMA read access resulted in correctable error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0639",
        "type": "root_causes",
        "description": "CLA1 read access resulted in correctable error",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0640",
        "type": "root_causes",
        "description": "Maximum allowed number of program pulses exceeded",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0641",
        "type": "root_causes",
        "description": "Maximum allowed number of erase pulses exceeded",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0642",
        "type": "root_causes",
        "description": "Attempted to program '1' where '0' was already present",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0643",
        "type": "root_causes",
        "description": "Core voltage generator dipped below lower limit",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0644",
        "type": "root_causes",
        "description": "Single bit error in data bits",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0645",
        "type": "root_causes",
        "description": "Single bit error in ECC check bits",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0646",
        "type": "root_causes",
        "description": "Total correctable errors exceeded threshold value",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0701",
        "type": "root_causes",
        "description": "Power management trim corruption",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0702",
        "type": "root_causes",
        "description": "Invalid clock configuration",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0703",
        "type": "root_causes",
        "description": "Incorrect operating mode transition",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0737",
        "type": "root_causes",
        "description": "ESD exposure",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0738",
        "type": "root_causes",
        "description": "Improper handling procedures",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0739",
        "type": "root_causes",
        "description": "Installation procedure failures",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0740",
        "type": "root_causes",
        "description": "Supply rail ramp-up time effects",
        "source_title": "8.23 Serial Wire Debug Interface"
      }
    ],
    "solutions": [
      {
        "id": "N0038",
        "type": "solutions",
        "description": "Reset the device",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0039",
        "type": "solutions",
        "description": "Check memory allocation",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0040",
        "type": "solutions",
        "description": "Inspect register values",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0041",
        "type": "solutions",
        "description": "Set EALLOW bit",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0042",
        "type": "solutions",
        "description": "Execute EALLOW instruction",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0043",
        "type": "solutions",
        "description": "Execute EDIS instruction",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0044",
        "type": "solutions",
        "description": "Wait for DCDCSTS.SWSEQDON to equal 0x1",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0045",
        "type": "solutions",
        "description": "Check hardware connections",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0046",
        "type": "solutions",
        "description": "Delay 80\u03bcs for DC-DC regulator output to settle",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0047",
        "type": "solutions",
        "description": "Clear DCDCCTL.DCDCEN bit",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0048",
        "type": "solutions",
        "description": "Write ones to RESCCLR register",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0049",
        "type": "solutions",
        "description": "Check DCDCSTS.INDDETECT bit",
        "source_title": "3 System Control and Interrupts"
      },
      {
        "id": "N0083",
        "type": "solutions",
        "description": "Drive XRS pin low externally to provide correct reset duration",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0084",
        "type": "solutions",
        "description": "Service watchdog timer within specified time",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0085",
        "type": "solutions",
        "description": "Disable interrupts before calling safe copy or CRC functions",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0086",
        "type": "solutions",
        "description": "Use Code Composer Studio IDE to trigger debugger reset",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0087",
        "type": "solutions",
        "description": "Check RESC register bits to determine reset cause",
        "source_title": "3.4.4 Debugger Reset (SYSRS)"
      },
      {
        "id": "N0129",
        "type": "solutions",
        "description": "reading the peripheral's status register",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0130",
        "type": "solutions",
        "description": "clear status register bits manually",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0131",
        "type": "solutions",
        "description": "implement and prioritize nested interrupts in software",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0132",
        "type": "solutions",
        "description": "disable interrupts during critical tasks",
        "source_title": "3.5.2 Interrupt Architecture"
      },
      {
        "id": "N0147",
        "type": "solutions",
        "description": "Use procedures for safely modifying the PIE configuration once interrupts have been enabled",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0148",
        "type": "solutions",
        "description": "Use SETC and CLRC instructions to control global interrupt mask",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0149",
        "type": "solutions",
        "description": "Use C2000Ware's DINT and EINT macros in C code",
        "source_title": "3.5.3 Interrupt Entry Sequence"
      },
      {
        "id": "N0179",
        "type": "solutions",
        "description": "Disable interrupts globally (DINT or SETC INTM)",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0180",
        "type": "solutions",
        "description": "Enable the PIE by setting the ENPIE bit of the PIECTRL register",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0181",
        "type": "solutions",
        "description": "Write the ISR vector for each interrupt to the appropriate location in the PIE vector table",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0182",
        "type": "solutions",
        "description": "Set the appropriate PIEIERx bit for each interrupt",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0183",
        "type": "solutions",
        "description": "Set the CPU IER bit for any PIE group containing enabled interrupts",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0184",
        "type": "solutions",
        "description": "Enable the interrupt in the peripheral",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0185",
        "type": "solutions",
        "description": "Enable interrupts globally (EINT or CLRC INTM)",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0186",
        "type": "solutions",
        "description": "Save and restore the state of certain CPU registers",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0187",
        "type": "solutions",
        "description": "Clear the PIEACK bit for the interrupt group",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0188",
        "type": "solutions",
        "description": "Return using the IRET instruction",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0189",
        "type": "solutions",
        "description": "Use the __interrupt keyword for function definition",
        "source_title": "3.5.4.2 Handling Interrupts"
      },
      {
        "id": "N0230",
        "type": "solutions",
        "description": "set the CPU global interrupt mask using DINT or SETC INTM",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0231",
        "type": "solutions",
        "description": "Clear the PIEIER bit for the interrupt",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0232",
        "type": "solutions",
        "description": "Wait 5 cycles to make sure that any propagating interrupt has reached the CPU IFR register",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0233",
        "type": "solutions",
        "description": "Clear the CPU IFR bit for the interrupt's PIE group",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0234",
        "type": "solutions",
        "description": "Clear the PIEACK bit for the interrupt's PIE group",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0235",
        "type": "solutions",
        "description": "Modify the PIE vector table to map the PIEIFR bit's interrupt vector to an empty ISR",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0236",
        "type": "solutions",
        "description": "Disable the interrupt in the peripheral registers",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0237",
        "type": "solutions",
        "description": "Wait for the pending interrupt to be serviced by the empty ISR",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0238",
        "type": "solutions",
        "description": "Modify the PIE vector table to map the interrupt vector back to the original ISR",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0239",
        "type": "solutions",
        "description": "use software control of the IER and PIEIERx registers",
        "source_title": "3.5.4.4 Nesting Interrupts"
      },
      {
        "id": "N0257",
        "type": "solutions",
        "description": "channel 1.1's ISR has to clear PIEACK for group 1",
        "source_title": "3.5.5.1 PIE Interrupt Priority"
      },
      {
        "id": "N0285",
        "type": "solutions",
        "description": "Clear flag bit using NMIFLGCLR register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0286",
        "type": "solutions",
        "description": "Clear NMIINT bit in NMIFLG register",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0287",
        "type": "solutions",
        "description": "Write NMI handler vector to PIE vector table",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0288",
        "type": "solutions",
        "description": "PLL is bypassed and OSCCLK connected to INTOSC1",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0289",
        "type": "solutions",
        "description": "Use SWERR flag for self-test mode implementation",
        "source_title": "3.6.3.4 Software-Forced Error"
      },
      {
        "id": "N0337",
        "type": "solutions",
        "description": "Clear flags by CPU or power-on reset",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0338",
        "type": "solutions",
        "description": "Use external pull-down resistor for error-state assertion",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0339",
        "type": "solutions",
        "description": "Use external pull-up resistor to prevent error-state assertion",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0340",
        "type": "solutions",
        "description": "Follow crystal/resonator startup procedure",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0341",
        "type": "solutions",
        "description": "Clear X1 counter by writing 1 to X1CNT.CLR",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0342",
        "type": "solutions",
        "description": "Wait for X1 counter to reach 1023 (0x3FF)",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0343",
        "type": "solutions",
        "description": "Check MCLKSTS bit in MCDCR register",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0344",
        "type": "solutions",
        "description": "Clear missing clock status by writing 1 to MCDCR.MCLKCLR",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0345",
        "type": "solutions",
        "description": "Write proper sequence (0x55 + 0xAA) to WDKEY register",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0346",
        "type": "solutions",
        "description": "Clear WDRSn flag after reading",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0347",
        "type": "solutions",
        "description": "Use C2000Ware SysCtl:setClock() function for PLL configuration",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0348",
        "type": "solutions",
        "description": "Wait 300 NOP instructions after clock source change",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0349",
        "type": "solutions",
        "description": "Wait at least 60 CPU clock cycles after bypassing PLL",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0350",
        "type": "solutions",
        "description": "Set WDWCR register for minimum window check",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0351",
        "type": "solutions",
        "description": "Service watchdog when WDCNTR >= WDWCR",
        "source_title": "3.6.5 Error Pin"
      },
      {
        "id": "N0393",
        "type": "solutions",
        "description": "Check WDINTS bit in SCSR register",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0394",
        "type": "solutions",
        "description": "Enable WAKEINT interrupt in PIE",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0395",
        "type": "solutions",
        "description": "Set LPMCR.LPM to appropriate value",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0396",
        "type": "solutions",
        "description": "Execute IDLE instruction",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0397",
        "type": "solutions",
        "description": "Drive GPIO low for minimum 5us",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0398",
        "type": "solutions",
        "description": "Wait 16 \u03bcs plus 1024 OSCLK cycles",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0399",
        "type": "solutions",
        "description": "Switch SYSCLK source from PLLCLK to OSCCLKLK",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0400",
        "type": "solutions",
        "description": "Disable peripheral clocks through PCLKCRx registers",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0401",
        "type": "solutions",
        "description": "Configure GPIOLPMSEL0 and GPIOLPMSEL1",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0402",
        "type": "solutions",
        "description": "Power off XTAL prior to entering HALT",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0403",
        "type": "solutions",
        "description": "Execute function from RAM when powering down Flash",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0404",
        "type": "solutions",
        "description": "Optimize PSLEEP and RWAIT values",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0405",
        "type": "solutions",
        "description": "Configure Flash fallback mode to active state",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0406",
        "type": "solutions",
        "description": "Configure access protection registers",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0407",
        "type": "solutions",
        "description": "Lock configuration using GSxCOMMIT register",
        "source_title": "3.9.3 Watchdog Reset or Watchdog Interrupt Mode"
      },
      {
        "id": "N0433",
        "type": "solutions",
        "description": "write gets ignored",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0434",
        "type": "solutions",
        "description": "flag gets set in access violation flag register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0435",
        "type": "solutions",
        "description": "memory address gets latched in CLA write access violation address register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0436",
        "type": "solutions",
        "description": "memory address gets latched in CLA read access violation address register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0437",
        "type": "solutions",
        "description": "memory address gets latched in DMA fetch access violation address register",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0438",
        "type": "solutions",
        "description": "access violation interrupt is generated to CPU if enabled",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0439",
        "type": "solutions",
        "description": "access violation interrupt is generated to master CPU if enabled",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0440",
        "type": "solutions",
        "description": "use ECC protection for dedicated RAMs",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0441",
        "type": "solutions",
        "description": "use parity protection for shared RAMs",
        "source_title": "3.11.1.7 Memory Error Detection, Correction and Error Handling"
      },
      {
        "id": "N0468",
        "type": "solutions",
        "description": "Error gets corrected by the memory controller module",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0469",
        "type": "solutions",
        "description": "Correct data is written back into the memory",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0470",
        "type": "solutions",
        "description": "Configure the correctable error threshold register based on system requirements",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0471",
        "type": "solutions",
        "description": "Handle error situations appropriately in software using status and interrupt indications",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0472",
        "type": "solutions",
        "description": "Use interrupt when error counter reaches user programmable threshold",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0473",
        "type": "solutions",
        "description": "Correctable and uncorrectable errors are masked during debug accesses",
        "source_title": "3.11.1.7.2 Error Handling"
      },
      {
        "id": "N0503",
        "type": "solutions",
        "description": "Set INIT bit to 1 for specific RAM block",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0504",
        "type": "solutions",
        "description": "Poll INITDONE bit for RAM block to be set",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0505",
        "type": "solutions",
        "description": "Initialize RAM block with 0x0 data and respective ECC/Parity bits",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0506",
        "type": "solutions",
        "description": "Use 32-bit access only in test mode",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0507",
        "type": "solutions",
        "description": "Choose different test mode to access ECC/Parity bits",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0508",
        "type": "solutions",
        "description": "Wait for RAMINITDONE to be set before accessing memory",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0509",
        "type": "solutions",
        "description": "Use RAM_INIT feature for each memory block",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0510",
        "type": "solutions",
        "description": "Inject ECC/Parity error for testing",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0511",
        "type": "solutions",
        "description": "Configure wait states and operating mode of Flash",
        "source_title": "3.11.1.8 Application Test Hooks for Error Detection and Correction"
      },
      {
        "id": "N0538",
        "type": "solutions",
        "description": "Initialize wait-states using the FRDCNTL register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0539",
        "type": "solutions",
        "description": "Configure cache/prefetch features using the FRD_INTF_CTRL register",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0540",
        "type": "solutions",
        "description": "Execute Flash configuration software only from RAM memory",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0541",
        "type": "solutions",
        "description": "Turn off pre-fetch and data caching before initializing wait-states",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0542",
        "type": "solutions",
        "description": "Use Flash API library for program, erase, and verify operations",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0543",
        "type": "solutions",
        "description": "Execute Flash API from RAM in single-bank devices",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0544",
        "type": "solutions",
        "description": "Execute Flash API from one bank to perform operations on another bank in dual-bank devices",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0545",
        "type": "solutions",
        "description": "Follow typical flow: Erase \u2192 Program \u2192 Verify",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0546",
        "type": "solutions",
        "description": "Use Fapi_issueAsyncCommandWithAddress() for erase operations",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0547",
        "type": "solutions",
        "description": "Use Fapi_doBlankCheck() to determine if Flash bank is blank",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0548",
        "type": "solutions",
        "description": "Configure RWAIT using formula: RWAIT = ceiling[(SYSCLK/FCLK) - 1]",
        "source_title": "3.12.3 Default Flash Configuration"
      },
      {
        "id": "N0571",
        "type": "solutions",
        "description": "Use Fapi_issueProgrammingCommand()",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0572",
        "type": "solutions",
        "description": "Use Fapi_doVerify() to verify programmed contents",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0573",
        "type": "solutions",
        "description": "Perform CRC check during power-up and runtime",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0574",
        "type": "solutions",
        "description": "Use AutoEccGeneration option in Plugin/API",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0575",
        "type": "solutions",
        "description": "Use F021 Flash API to calculate and program ECC data",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0576",
        "type": "solutions",
        "description": "Use linker-supported ECC generation option",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0577",
        "type": "solutions",
        "description": "Program ECC check bits along with Flash",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0578",
        "type": "solutions",
        "description": "Align main array Flash programming to 64-bit address boundaries",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0579",
        "type": "solutions",
        "description": "Align DCSM OTP programming to 128-bit address boundaries",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0580",
        "type": "solutions",
        "description": "Enable ECC logic for error detection and correction",
        "source_title": "3.12.10 Error Correction Code (ECC) Protection"
      },
      {
        "id": "N0647",
        "type": "solutions",
        "description": "Write 1 to CPURDERR bit in UCERRCLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0648",
        "type": "solutions",
        "description": "Write 1 to DMARDERR bit in UCERRCLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0649",
        "type": "solutions",
        "description": "Write 1 to CLA1RDERR bit in UCERRCLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0650",
        "type": "solutions",
        "description": "Write 1 to UNC_ERR_H_CLR bit in ERR_STATUS_CLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0651",
        "type": "solutions",
        "description": "Write 1 to UNC_ERR_L_CLR bit in ERR_STATUS_CLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0652",
        "type": "solutions",
        "description": "Write 1 to FAIL_1_H_CLR bit in ERR_STATUS_CLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0653",
        "type": "solutions",
        "description": "Write 1 to FAIL_0_H_CLR bit in ERR_STATUS_CLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0654",
        "type": "solutions",
        "description": "Write 1 to FAIL_1_L_CLR bit in ERR_STATUS_CLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0655",
        "type": "solutions",
        "description": "Write 1 to FAIL_0_L_CLR bit in ERR_STATUS_CLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0656",
        "type": "solutions",
        "description": "Write 1 to CEINTCLR bit in CEINTCLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0657",
        "type": "solutions",
        "description": "Write 1 to SINGLE_ERR_INTCLR bit in ERR_INTCLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0658",
        "type": "solutions",
        "description": "Write 1 to UNC_ERR_INTCLR bit in ERR_INTCLR register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0659",
        "type": "solutions",
        "description": "Wait for both pump and bank to be ready before attempting access",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0660",
        "type": "solutions",
        "description": "Check PUMPRDY and BANKxRDY status before flash access",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0661",
        "type": "solutions",
        "description": "Configure RWAIT value based on SYSCLK frequency",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0662",
        "type": "solutions",
        "description": "Set ECC_ENABLE to 0xA to enable ECC",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0663",
        "type": "solutions",
        "description": "Configure error threshold using ERR_THRESHOLD register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0664",
        "type": "solutions",
        "description": "Enable correctable error interrupt using CEINTEN register",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0665",
        "type": "solutions",
        "description": "Clear error status using appropriate clear registers",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0666",
        "type": "solutions",
        "description": "Run Clear Status command",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0667",
        "type": "solutions",
        "description": "Issue erase resume command",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0668",
        "type": "solutions",
        "description": "Issue program resume command",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0669",
        "type": "solutions",
        "description": "Run Clear_More command",
        "source_title": "3.15.19 MEMORY_ERROR_REGS Registers"
      },
      {
        "id": "N0704",
        "type": "solutions",
        "description": "Configure DMA trigger selection using DMATCTL.DMATSEL",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0705",
        "type": "solutions",
        "description": "Use power-on reset (POR) for trim corruption",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0706",
        "type": "solutions",
        "description": "Configure operating modes for power optimization",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0707",
        "type": "solutions",
        "description": "Use event manager for peripheral-to-peripheral communication",
        "source_title": "7.19 Emulation and Debug"
      },
      {
        "id": "N0741",
        "type": "solutions",
        "description": "Handle with appropriate ESD precautions",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0742",
        "type": "solutions",
        "description": "Connect 10-\u00b5F and 0.1-\u00b5F low-ESR ceramic decoupling capacitors",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0743",
        "type": "solutions",
        "description": "Place decoupling capacitors within a few millimeters of pins",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0744",
        "type": "solutions",
        "description": "Connect external 47-k\u03a9 pullup resistor with 10-nF pulldown capacitor for NRST",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0745",
        "type": "solutions",
        "description": "Use pullup resistor for open-drain IOs to output high",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0746",
        "type": "solutions",
        "description": "Check memory-mapped FACTORY region for device capabilities",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0747",
        "type": "solutions",
        "description": "Inspect device revision and identification values",
        "source_title": "8.23 Serial Wire Debug Interface"
      },
      {
        "id": "N0748",
        "type": "solutions",
        "description": "Verify top-side marking on device package",
        "source_title": "8.23 Serial Wire Debug Interface"
      }
    ]
  },
  "causal_vectors": {
    "indicator_to_error": [
      {
        "from": "N0013",
        "to": "N0008",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0014",
        "to": "N0007",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0014",
        "to": "N0008",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0014",
        "to": "N0005",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0014",
        "to": "N0006",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0014",
        "to": "N0003",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0055",
        "to": "N0050",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0055",
        "to": "N0051",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0055",
        "to": "N0052",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0056",
        "to": "N0050",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0057",
        "to": "N0051",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0058",
        "to": "N0052",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0058",
        "to": "N0053",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0092",
        "to": "N0088",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0090",
        "to": "N0089",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0091",
        "to": "N0089",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0135",
        "to": "N0133",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0136",
        "to": "N0133",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0140",
        "to": "N0134",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0202",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0202",
        "to": "N0191",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0203",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0203",
        "to": "N0191",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0205",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0205",
        "to": "N0191",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0206",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0206",
        "to": "N0191",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0207",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0208",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0168",
        "to": "N0190",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0209",
        "to": "N0192",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0210",
        "to": "N0193",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0240",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0241",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0242",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0243",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0244",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0245",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0246",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0247",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0163",
        "to": "N0248",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0240",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0241",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0242",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0243",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0244",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0245",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0246",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0247",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0249",
        "to": "N0248",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0265",
        "to": "N0004",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0265",
        "to": "N0258",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0265",
        "to": "N0259",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0265",
        "to": "N0264",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0266",
        "to": "N0004",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0266",
        "to": "N0258",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0266",
        "to": "N0259",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0266",
        "to": "N0264",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0267",
        "to": "N0264",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0268",
        "to": "N0264",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0298",
        "to": "N0290",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0299",
        "to": "N0291",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0299",
        "to": "N0297",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0300",
        "to": "N0291",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0300",
        "to": "N0297",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0301",
        "to": "N0293",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0301",
        "to": "N0292",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0302",
        "to": "N0292",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0303",
        "to": "N0292",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0303",
        "to": "N0297",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0304",
        "to": "N0294",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0305",
        "to": "N0292",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0307",
        "to": "N0294",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0361",
        "to": "N0005",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0362",
        "to": "N0352",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0363",
        "to": "N0352",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0373",
        "to": "N0353",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0374",
        "to": "N0354",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0416",
        "to": "N0408",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0416",
        "to": "N0409",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0417",
        "to": "N0410",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0418",
        "to": "N0410",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0418",
        "to": "N0411",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0418",
        "to": "N0412",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0419",
        "to": "N0408",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0419",
        "to": "N0409",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0451",
        "to": "N0443",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0451",
        "to": "N0446",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0452",
        "to": "N0443",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0452",
        "to": "N0446",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0453",
        "to": "N0443",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0453",
        "to": "N0446",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0454",
        "to": "N0447",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0454",
        "to": "N0446",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0455",
        "to": "N0447",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0455",
        "to": "N0448",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0455",
        "to": "N0449",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0456",
        "to": "N0443",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0457",
        "to": "N0450",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0458",
        "to": "N0443",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0478",
        "to": "N0476",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0478",
        "to": "N0477",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0479",
        "to": "N0476",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0479",
        "to": "N0477",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0480",
        "to": "N0476",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0480",
        "to": "N0477",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0481",
        "to": "N0474",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0481",
        "to": "N0414",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0481",
        "to": "N0415",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0482",
        "to": "N0474",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0482",
        "to": "N0414",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0482",
        "to": "N0415",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0483",
        "to": "N0474",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0483",
        "to": "N0414",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0483",
        "to": "N0415",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0484",
        "to": "N0475",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0485",
        "to": "N0475",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0486",
        "to": "N0475",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0514",
        "to": "N0474",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0515",
        "to": "N0474",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0518",
        "to": "N0474",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0519",
        "to": "N0512",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0520",
        "to": "N0513",
        "weight": 0.5,
        "confidence": 0.5
      }
    ],
    "error_to_cause": [
      {
        "from": "N0001",
        "to": "N0032",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0002",
        "to": "N0032",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0003",
        "to": "N0034",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0004",
        "to": "N0033",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0005",
        "to": "N0033",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0006",
        "to": "N0033",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0007",
        "to": "N0034",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0008",
        "to": "N0034",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0050",
        "to": "N0079",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0051",
        "to": "N0080",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0051",
        "to": "N0081",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0052",
        "to": "N0082",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0053",
        "to": "N0082",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0088",
        "to": "N0128",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0089",
        "to": "N0127",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0133",
        "to": "N0146",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0134",
        "to": "N0146",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0190",
        "to": "N0227",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0191",
        "to": "N0227",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0192",
        "to": "N0228",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0193",
        "to": "N0229",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0004",
        "to": "N0277",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0258",
        "to": "N0279",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0258",
        "to": "N0280",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0258",
        "to": "N0281",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0259",
        "to": "N0282",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0259",
        "to": "N0283",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0260",
        "to": "N0279",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0261",
        "to": "N0280",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0261",
        "to": "N0282",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0262",
        "to": "N0281",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0262",
        "to": "N0283",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0263",
        "to": "N0277",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0006",
        "to": "N0278",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0264",
        "to": "N0284",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0290",
        "to": "N0329",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0291",
        "to": "N0032",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0292",
        "to": "N0330",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0293",
        "to": "N0331",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0293",
        "to": "N0332",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0293",
        "to": "N0333",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0294",
        "to": "N0334",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0294",
        "to": "N0335",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0295",
        "to": "N0336",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0296",
        "to": "N0334",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0297",
        "to": "N0330",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0297",
        "to": "N0331",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0297",
        "to": "N0332",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0005",
        "to": "N0385",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0352",
        "to": "N0385",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0353",
        "to": "N0391",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0354",
        "to": "N0391",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0355",
        "to": "N0391",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0356",
        "to": "N0392",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0357",
        "to": "N0392",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0358",
        "to": "N0391",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0358",
        "to": "N0392",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0408",
        "to": "N0426",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0408",
        "to": "N0427",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0409",
        "to": "N0428",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0409",
        "to": "N0429",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0410",
        "to": "N0430",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0411",
        "to": "N0431",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0412",
        "to": "N0432",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0357",
        "to": "N0426",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0357",
        "to": "N0427",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0357",
        "to": "N0428",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0357",
        "to": "N0429",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0442",
        "to": "N0465",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0443",
        "to": "N0463",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0443",
        "to": "N0465",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0444",
        "to": "N0464",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0444",
        "to": "N0465",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0445",
        "to": "N0466",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0446",
        "to": "N0463",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0447",
        "to": "N0464",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0447",
        "to": "N0465",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0447",
        "to": "N0466",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0448",
        "to": "N0465",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0449",
        "to": "N0465",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0450",
        "to": "N0466",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0359",
        "to": "N0467",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0474",
        "to": "N0498",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0474",
        "to": "N0499",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0474",
        "to": "N0501",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0474",
        "to": "N0502",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0475",
        "to": "N0498",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0475",
        "to": "N0499",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0475",
        "to": "N0501",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0475",
        "to": "N0502",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0414",
        "to": "N0501",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0414",
        "to": "N0502",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0415",
        "to": "N0501",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0415",
        "to": "N0502",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0476",
        "to": "N0500",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0477",
        "to": "N0500",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0474",
        "to": "N0535",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0474",
        "to": "N0533",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0512",
        "to": "N0537",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0513",
        "to": "N0536",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0513",
        "to": "N0534",
        "weight": 0.5,
        "confidence": 0.5
      }
    ],
    "cause_to_solution": [
      {
        "from": "N0032",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0032",
        "to": "N0039",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0032",
        "to": "N0040",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0033",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0033",
        "to": "N0040",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0034",
        "to": "N0045",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0034",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0035",
        "to": "N0049",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0035",
        "to": "N0045",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0036",
        "to": "N0041",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0036",
        "to": "N0042",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0036",
        "to": "N0043",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0037",
        "to": "N0045",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0037",
        "to": "N0044",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0037",
        "to": "N0046",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0037",
        "to": "N0047",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0037",
        "to": "N0048",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0078",
        "to": "N0083",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0079",
        "to": "N0084",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0079",
        "to": "N0087",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0080",
        "to": "N0087",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0081",
        "to": "N0087",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0082",
        "to": "N0085",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0082",
        "to": "N0086",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0082",
        "to": "N0087",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0128",
        "to": "N0129",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0128",
        "to": "N0130",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0127",
        "to": "N0131",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0127",
        "to": "N0132",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0146",
        "to": "N0147",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0146",
        "to": "N0148",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0146",
        "to": "N0149",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0179",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0180",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0181",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0182",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0183",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0184",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0177",
        "to": "N0185",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0178",
        "to": "N0187",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0227",
        "to": "N0179",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0227",
        "to": "N0231",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0227",
        "to": "N0232",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0227",
        "to": "N0233",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0227",
        "to": "N0234",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0227",
        "to": "N0185",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0179",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0235",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0236",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0185",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0237",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0238",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0228",
        "to": "N0234",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0229",
        "to": "N0230",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0277",
        "to": "N0288",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0278",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0279",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0279",
        "to": "N0287",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0280",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0280",
        "to": "N0287",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0281",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0281",
        "to": "N0287",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0282",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0282",
        "to": "N0287",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0283",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0283",
        "to": "N0287",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0284",
        "to": "N0289",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0284",
        "to": "N0285",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0329",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0032",
        "to": "N0337",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0330",
        "to": "N0344",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0330",
        "to": "N0340",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0331",
        "to": "N0341",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0331",
        "to": "N0342",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0331",
        "to": "N0343",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0331",
        "to": "N0340",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0332",
        "to": "N0341",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0332",
        "to": "N0342",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0332",
        "to": "N0343",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0333",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0334",
        "to": "N0345",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0334",
        "to": "N0351",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0334",
        "to": "N0350",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0335",
        "to": "N0346",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0335",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0336",
        "to": "N0345",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0385",
        "to": "N0038",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0385",
        "to": "N0393",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0386",
        "to": "N0393",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0387",
        "to": "N0393",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0388",
        "to": "N0403",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0389",
        "to": "N0397",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0389",
        "to": "N0398",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0390",
        "to": "N0399",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0390",
        "to": "N0404",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0391",
        "to": "N0406",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0391",
        "to": "N0039",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0391",
        "to": "N0040",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0392",
        "to": "N0406",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0392",
        "to": "N0407",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0426",
        "to": "N0433",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0426",
        "to": "N0434",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0426",
        "to": "N0435",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0426",
        "to": "N0438",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0427",
        "to": "N0433",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0427",
        "to": "N0434",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0427",
        "to": "N0435",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0427",
        "to": "N0438",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0428",
        "to": "N0434",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0428",
        "to": "N0436",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0428",
        "to": "N0439",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0429",
        "to": "N0434",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0429",
        "to": "N0436",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0429",
        "to": "N0439",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0430",
        "to": "N0437",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0431",
        "to": "N0437",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0432",
        "to": "N0437",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0463",
        "to": "N0468",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0463",
        "to": "N0469",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0464",
        "to": "N0469",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0464",
        "to": "N0471",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0465",
        "to": "N0468",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0465",
        "to": "N0471",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0465",
        "to": "N0472",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0466",
        "to": "N0471",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0467",
        "to": "N0473",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0498",
        "to": "N0503",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0498",
        "to": "N0505",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0498",
        "to": "N0509",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0499",
        "to": "N0503",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0499",
        "to": "N0505",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0499",
        "to": "N0509",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0500",
        "to": "N0508",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0500",
        "to": "N0504",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0501",
        "to": "N0506",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0501",
        "to": "N0507",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0501",
        "to": "N0510",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0502",
        "to": "N0506",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0502",
        "to": "N0507",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0502",
        "to": "N0510",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0533",
        "to": "N0538",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0533",
        "to": "N0539",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0534",
        "to": "N0548",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0534",
        "to": "N0538",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0535",
        "to": "N0541",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0535",
        "to": "N0544",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0536",
        "to": "N0540",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0536",
        "to": "N0542",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0537",
        "to": "N0546",
        "weight": 0.5,
        "confidence": 0.5
      },
      {
        "from": "N0537",
        "to": "N0545",
        "weight": 0.5,
        "confidence": 0.5
      }
    ]
  }
}