
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035159                       # Number of seconds simulated
sim_ticks                                 35159243661                       # Number of ticks simulated
final_tick                               564723623598                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58843                       # Simulator instruction rate (inst/s)
host_op_rate                                    74289                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 937192                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914500                       # Number of bytes of host memory used
host_seconds                                 37515.50                       # Real time elapsed on the host
sim_insts                                  2207524422                       # Number of instructions simulated
sim_ops                                    2787003237                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       449024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       183040                       # Number of bytes read from this memory
system.physmem.bytes_read::total               635392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       634624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            634624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1430                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4964                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4958                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4958                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12771151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5206028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18071834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58249                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              94655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18049990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18049990                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18049990                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12771151                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5206028                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36121824                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84314734                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30982295                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25412264                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014656                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13208683                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12093575                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3162819                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87468                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32020383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170153475                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30982295                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15256394                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36577878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10806598                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6161540                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15668150                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83519206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.503887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46941328     56.20%     56.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648543      4.37%     60.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198238      3.83%     64.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439982      4.12%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3018741      3.61%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578585      1.89%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029306      1.23%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701902      3.24%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17962581     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83519206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367460                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018075                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33683606                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5743968                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34795776                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542908                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8752939                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076268                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6559                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201830041                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51170                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8752939                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35346871                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2316638                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       741438                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33642079                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2719233                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195003788                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13348                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1692464                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751622                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           43                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270801119                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909336770                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909336770                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102541855                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33712                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7242666                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19247248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241148                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3595057                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183904005                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147774763                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       278900                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60965986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186421060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1660                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83519206                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769351                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907276                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29285515     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17725698     21.22%     56.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12166530     14.57%     70.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7658657      9.17%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7470286      8.94%     88.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4451128      5.33%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3374956      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737974      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       648462      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83519206                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082696     70.03%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204705     13.24%     83.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258554     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121595596     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015589      1.36%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15747180     10.66%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8400376      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147774763                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.752656                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545993                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010462                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380893621                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244904762                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143634843                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149320756                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       266388                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7035119                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          503                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281833                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8752939                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1576618                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156791                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183937709                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       317701                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19247248                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023506                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17682                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        113013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1084                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2359830                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145204607                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14806185                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570152                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22976933                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585775                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8170748                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.722174                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143782411                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143634843                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93718443                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261667647                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703556                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61518601                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039969                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74766267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637395                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173929                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29460121     39.40%     39.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20442855     27.34%     66.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8361370     11.18%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290700      5.74%     83.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3699295      4.95%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1823824      2.44%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2010947      2.69%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1014997      1.36%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3662158      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74766267                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3662158                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255044630                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376642297                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 795528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.843147                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843147                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.186032                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.186032                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655621667                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197047076                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189261128                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84314734                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31908146                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26034560                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2129771                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13524499                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12572586                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3300733                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93648                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33069344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173360616                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31908146                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15873319                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37577456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11112829                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4403444                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16101990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       824253                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84015712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.551686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.342642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46438256     55.27%     55.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3084242      3.67%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4604658      5.48%     64.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3204413      3.81%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2235940      2.66%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2185653      2.60%     73.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1332066      1.59%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2833385      3.37%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18097099     21.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84015712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378441                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.056113                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34004316                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4636996                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35885794                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       523425                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8965175                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5372833                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207659811                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8965175                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35908496                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         502767                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1384161                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34466186                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2788922                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     201490498                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1162842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       949407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    282645367                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    937938337                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    937938337                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174022619                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       108622726                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36384                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17348                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8279566                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18476481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9458420                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113169                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3059655                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         187784875                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34633                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150024895                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       297291                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62587613                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    191536800                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84015712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785677                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916590                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29688056     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16827658     20.03%     55.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12367858     14.72%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8123115      9.67%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8139776      9.69%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3928100      4.68%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3491053      4.16%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       654514      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       795582      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84015712                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         818442     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161994     14.10%     85.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168438     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125495346     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1894320      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17287      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14747320      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7870622      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150024895                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.779344                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1148874                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    385511662                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250407509                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145875526                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151173769                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       469998                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7168670                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          388                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2267694                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8965175                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         263212                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49261                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    187819510                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       647959                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18476481                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9458420                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17345                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          388                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1299550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157309                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2456859                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147267990                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13779941                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2756900                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21461320                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20928355                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7681379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746646                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145938653                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145875526                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94524699                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268565697                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730131                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351961                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101181507                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124720537                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63099177                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2146836                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75050537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.661821                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28370944     37.80%     37.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21646004     28.84%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8180119     10.90%     77.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4578215      6.10%     83.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3886426      5.18%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1738335      2.32%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1663847      2.22%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1133987      1.51%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3852660      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75050537                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101181507                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124720537                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18498534                       # Number of memory references committed
system.switch_cpus1.commit.loads             11307808                       # Number of loads committed
system.switch_cpus1.commit.membars              17288                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18095608                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112280600                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2579582                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3852660                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           259017591                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          384610267                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 299022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101181507                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124720537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101181507                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.833302                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.833302                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.200045                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.200045                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661413883                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202943848                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190843489                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34576                       # number of misc regfile writes
system.l2.replacements                           4964                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          1528939                       # Total number of references to valid blocks.
system.l2.sampled_refs                         136036                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.239223                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         83543.563766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.997522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1827.980108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.006964                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    723.019512                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst            126.416489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          28575.016251                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                   191                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          16059.999388                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.637387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.005516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.218010                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001457                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.122528                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        91660                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31962                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  123623                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49275                       # number of Writeback hits
system.l2.Writeback_hits::total                 49275                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        91660                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31962                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123623                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        91660                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31962                       # number of overall hits
system.l2.overall_hits::total                  123623                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1430                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4964                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1430                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4964                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3508                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1430                       # number of overall misses
system.l2.overall_misses::total                  4964                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       414509                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    188325440                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       673417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     79341178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       268754544                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       414509                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    188325440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       673417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     79341178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268754544                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       414509                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    188325440                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       673417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     79341178                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268754544                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33392                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              128587                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49275                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49275                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33392                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               128587                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33392                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              128587                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.036861                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.042825                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.038604                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.036861                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.042825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038604                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.036861                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.042825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038604                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53684.561003                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42088.562500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55483.341259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54140.721998                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53684.561003                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42088.562500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55483.341259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54140.721998                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41450.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53684.561003                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42088.562500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55483.341259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54140.721998                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4958                       # number of writebacks
system.l2.writebacks::total                      4958                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3508                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4964                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4964                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       356852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    167876625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       581184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     71085614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    239900275                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       356852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    167876625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       581184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     71085614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    239900275                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       356852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    167876625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       581184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     71085614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    239900275                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036861                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.042825                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.038604                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.036861                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.042825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.036861                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.042825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038604                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47855.366306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        36324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49710.219580                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48328.016720                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 47855.366306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        36324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49710.219580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48328.016720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35685.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 47855.366306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        36324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49710.219580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48328.016720                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997521                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675800                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846683.272727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15668139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15668139                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15668139                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15668139                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15668139                       # number of overall hits
system.cpu0.icache.overall_hits::total       15668139                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       488895                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       488895                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       488895                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       488895                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       488895                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15668150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15668150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15668150                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15668150                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15668150                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15668150                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        44445                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        44445                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        44445                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        44445                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       424509                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       424509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       424509                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42450.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42450.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95168                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191910389                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95424                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2011.133352                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.487060                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.512940                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915965                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084035                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11646089                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11646089                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709470                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709470                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16986                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16986                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19355559                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19355559                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19355559                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19355559                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       349475                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       349475                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           55                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           55                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       349530                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        349530                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       349530                       # number of overall misses
system.cpu0.dcache.overall_misses::total       349530                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8369438100                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8369438100                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2170316                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2170316                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8371608416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8371608416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8371608416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8371608416                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11995564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11995564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705089                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705089                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705089                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705089                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029134                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029134                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017738                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017738                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017738                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017738                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 23948.603191                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23948.603191                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39460.290909                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39460.290909                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 23951.044019                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23951.044019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 23951.044019                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23951.044019                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37696                       # number of writebacks
system.cpu0.dcache.writebacks::total            37696                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       254307                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       254307                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       254362                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       254362                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       254362                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       254362                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95168                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95168                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95168                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95168                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95168                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1088676040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1088676040                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1088676040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1088676040                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1088676040                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1088676040                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007934                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004830                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004830                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004830                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004830                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11439.517905                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11439.517905                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11439.517905                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11439.517905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11439.517905                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11439.517905                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.006881                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022452536                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208320.812095                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.006881                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025652                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740396                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16101971                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16101971                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16101971                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16101971                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16101971                       # number of overall hits
system.cpu1.icache.overall_hits::total       16101971                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       838736                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       838736                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       838736                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       838736                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       838736                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       838736                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16101990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16101990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16101990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16101990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16101990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16101990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        44144                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        44144                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        44144                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        44144                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        44144                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        44144                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       711078                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       711078                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       711078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       711078                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       711078                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       711078                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41828.117647                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41828.117647                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41828.117647                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41828.117647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41828.117647                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41828.117647                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33392                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164820647                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33648                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4898.378715                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.999930                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.000070                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902343                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097657                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10489190                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10489190                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7156151                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7156151                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17316                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17288                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17288                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17645341                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17645341                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17645341                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17645341                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67878                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67878                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67878                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67878                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67878                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67878                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1511963341                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1511963341                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1511963341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1511963341                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1511963341                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1511963341                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10557068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10557068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7156151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7156151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17288                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17288                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17713219                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17713219                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17713219                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17713219                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006430                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003832                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003832                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003832                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003832                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 22274.718480                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22274.718480                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 22274.718480                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22274.718480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 22274.718480                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22274.718480                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11579                       # number of writebacks
system.cpu1.dcache.writebacks::total            11579                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34486                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33392                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33392                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33392                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33392                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33392                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    362955031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    362955031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    362955031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    362955031                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    362955031                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    362955031                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10869.520574                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10869.520574                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10869.520574                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10869.520574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10869.520574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10869.520574                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
