{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589317599840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589317599841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 23:06:39 2020 " "Processing started: Tue May 12 23:06:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589317599841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317599841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Barcodescanner -c barcodescanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off Barcodescanner -c barcodescanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317599841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589317600534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589317600534 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "barcodescanner_nios.qsys " "Elaborating Platform Designer system entity \"barcodescanner_nios.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317611826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:56 Progress: Loading Barcodescanner/barcodescanner_nios.qsys " "2020.05.12.23:06:56 Progress: Loading Barcodescanner/barcodescanner_nios.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317616764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:57 Progress: Reading input file " "2020.05.12.23:06:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317617183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:57 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.05.12.23:06:57 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317617321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module clk_0 " "2020.05.12.23:06:58 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618387 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.05.12.23:06:58 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618394 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module jtag_uart_0 " "2020.05.12.23:06:58 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Adding leds \[altera_avalon_pio 18.1\] " "2020.05.12.23:06:58 Progress: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module leds " "2020.05.12.23:06:58 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.05.12.23:06:58 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module nios2_gen2_0 " "2020.05.12.23:06:58 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.05.12.23:06:58 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module onchip_memory2_0 " "2020.05.12.23:06:58 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\] " "2020.05.12.23:06:58 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module onchip_memory2_1 " "2020.05.12.23:06:58 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Adding switches \[altera_avalon_pio 18.1\] " "2020.05.12.23:06:58 Progress: Adding switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Parameterizing module switches " "2020.05.12.23:06:58 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:58 Progress: Building connections " "2020.05.12.23:06:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317618968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:59 Progress: Parameterizing connections " "2020.05.12.23:06:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317619042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:06:59 Progress: Validating " "2020.05.12.23:06:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317619045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.05.12.23:07:00 Progress: Done reading input file " "2020.05.12.23:07:00 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317620401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Barcodescanner_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Barcodescanner_nios.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317621064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Barcodescanner_nios.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Barcodescanner_nios.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317621066 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Barcodescanner_nios.: You have exported the interface onchip_memory2_1.s2 but not its associated reset interface.  Export the driver(s) of onchip_memory2_1.reset1 " "Barcodescanner_nios.: You have exported the interface onchip_memory2_1.s2 but not its associated reset interface.  Export the driver(s) of onchip_memory2_1.reset1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317621070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Barcodescanner_nios: Generating barcodescanner_nios \"barcodescanner_nios\" for QUARTUS_SYNTH " "Barcodescanner_nios: Generating barcodescanner_nios \"barcodescanner_nios\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317621989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'barcodescanner_nios_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'barcodescanner_nios_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=barcodescanner_nios_jtag_uart_0 --dir=/tmp/alt8394_7267209945997559752.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0002_jtag_uart_0_gen//barcodescanner_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=barcodescanner_nios_jtag_uart_0 --dir=/tmp/alt8394_7267209945997559752.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0002_jtag_uart_0_gen//barcodescanner_nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'barcodescanner_nios_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'barcodescanner_nios_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"barcodescanner_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"barcodescanner_nios\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'barcodescanner_nios_leds' " "Leds: Starting RTL generation for module 'barcodescanner_nios_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=barcodescanner_nios_leds --dir=/tmp/alt8394_7267209945997559752.dir/0003_leds_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0003_leds_gen//barcodescanner_nios_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=barcodescanner_nios_leds --dir=/tmp/alt8394_7267209945997559752.dir/0003_leds_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0003_leds_gen//barcodescanner_nios_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'barcodescanner_nios_leds' " "Leds: Done RTL generation for module 'barcodescanner_nios_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"barcodescanner_nios\" instantiated altera_avalon_pio \"leds\" " "Leds: \"barcodescanner_nios\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"barcodescanner_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"barcodescanner_nios\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'barcodescanner_nios_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'barcodescanner_nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=barcodescanner_nios_onchip_memory2_0 --dir=/tmp/alt8394_7267209945997559752.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0004_onchip_memory2_0_gen//barcodescanner_nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=barcodescanner_nios_onchip_memory2_0 --dir=/tmp/alt8394_7267209945997559752.dir/0004_onchip_memory2_0_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0004_onchip_memory2_0_gen//barcodescanner_nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317625881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'barcodescanner_nios_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'barcodescanner_nios_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"barcodescanner_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"barcodescanner_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'barcodescanner_nios_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'barcodescanner_nios_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=barcodescanner_nios_onchip_memory2_1 --dir=/tmp/alt8394_7267209945997559752.dir/0005_onchip_memory2_1_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0005_onchip_memory2_1_gen//barcodescanner_nios_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=barcodescanner_nios_onchip_memory2_1 --dir=/tmp/alt8394_7267209945997559752.dir/0005_onchip_memory2_1_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0005_onchip_memory2_1_gen//barcodescanner_nios_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'barcodescanner_nios_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'barcodescanner_nios_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"barcodescanner_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"barcodescanner_nios\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Starting RTL generation for module 'barcodescanner_nios_switches' " "Switches: Starting RTL generation for module 'barcodescanner_nios_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=barcodescanner_nios_switches --dir=/tmp/alt8394_7267209945997559752.dir/0006_switches_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0006_switches_gen//barcodescanner_nios_switches_component_configuration.pl  --do_build_sim=0  \] " "Switches:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=barcodescanner_nios_switches --dir=/tmp/alt8394_7267209945997559752.dir/0006_switches_gen/ --quartus_dir=/home/luuk/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8394_7267209945997559752.dir/0006_switches_gen//barcodescanner_nios_switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: Done RTL generation for module 'barcodescanner_nios_switches' " "Switches: Done RTL generation for module 'barcodescanner_nios_switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switches: \"barcodescanner_nios\" instantiated altera_avalon_pio \"switches\" " "Switches: \"barcodescanner_nios\" instantiated altera_avalon_pio \"switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317626991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"barcodescanner_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"barcodescanner_nios\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"barcodescanner_nios\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"barcodescanner_nios\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"barcodescanner_nios\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"barcodescanner_nios\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'barcodescanner_nios_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'barcodescanner_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=barcodescanner_nios_nios2_gen2_0_cpu --dir=/tmp/alt8394_7267209945997559752.dir/0009_cpu_gen/ --quartus_bindir=/home/luuk/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_7267209945997559752.dir/0009_cpu_gen//barcodescanner_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/luuk/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/luuk/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/luuk/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=barcodescanner_nios_nios2_gen2_0_cpu --dir=/tmp/alt8394_7267209945997559752.dir/0009_cpu_gen/ --quartus_bindir=/home/luuk/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8394_7267209945997559752.dir/0009_cpu_gen//barcodescanner_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317627777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*) Starting Nios II generation " "Cpu: # 2020.05.12 23:07:08 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*)   Checking for plaintext license. " "Cpu: # 2020.05.12 23:07:08 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*)   Couldn't query license setup in Quartus directory /home/luuk/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2020.05.12 23:07:08 (*)   Couldn't query license setup in Quartus directory /home/luuk/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.05.12 23:07:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.05.12 23:07:08 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*)   Plaintext license not found. " "Cpu: # 2020.05.12 23:07:08 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:08 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2020.05.12 23:07:08 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)   Couldn't query license setup in Quartus directory /home/luuk/intelFPGA_lite/18.1/quartus/linux64/ " "Cpu: # 2020.05.12 23:07:09 (*)   Couldn't query license setup in Quartus directory /home/luuk/intelFPGA_lite/18.1/quartus/linux64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.05.12 23:07:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.05.12 23:07:09 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2020.05.12 23:07:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.05.12 23:07:09 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)   Creating all objects for CPU " "Cpu: # 2020.05.12 23:07:09 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)     Testbench " "Cpu: # 2020.05.12 23:07:09 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)     Instruction decoding " "Cpu: # 2020.05.12 23:07:09 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)       Instruction fields " "Cpu: # 2020.05.12 23:07:09 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)       Instruction decodes " "Cpu: # 2020.05.12 23:07:09 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:09 (*)       Signals for RTL simulation waveforms " "Cpu: # 2020.05.12 23:07:09 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:10 (*)       Instruction controls " "Cpu: # 2020.05.12 23:07:10 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:10 (*)     Pipeline frontend " "Cpu: # 2020.05.12 23:07:10 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:10 (*)     Pipeline backend " "Cpu: # 2020.05.12 23:07:10 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:12 (*)   Generating RTL from CPU objects " "Cpu: # 2020.05.12 23:07:12 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:13 (*)   Creating encrypted RTL " "Cpu: # 2020.05.12 23:07:13 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.05.12 23:07:14 (*) Done Nios II generation " "Cpu: # 2020.05.12 23:07:14 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'barcodescanner_nios_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'barcodescanner_nios_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_1_s1_burst_adapter\" " "Onchip_memory2_1_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_1_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_1_s1_rsp_width_adapter\" " "Onchip_memory2_1_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"onchip_memory2_1_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Barcodescanner_nios: Done \"barcodescanner_nios\" with 36 modules, 65 files " "Barcodescanner_nios: Done \"barcodescanner_nios\" with 36 modules, 65 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317634935 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "barcodescanner_nios.qsys " "Finished elaborating Platform Designer system entity \"barcodescanner_nios.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317635983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockTest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ClockTest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest " "Found entity 1: ClockTest" {  } { { "ClockTest.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/ClockTest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-behavior " "Found design unit 1: VGA-behavior" {  } { { "VGA.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/VGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636574 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockConvertervhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockConvertervhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockConverter-converter " "Found design unit 1: ClockConverter-converter" {  } { { "ClockConvertervhd.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/ClockConvertervhd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636574 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockConverter " "Found entity 1: ClockConverter" {  } { { "ClockConvertervhd.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/ClockConvertervhd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-ClockFunction " "Found design unit 1: CLOCK-ClockFunction" {  } { { "Clock.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/Clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636575 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "Clock.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/Clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/barcodescanner_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/barcodescanner_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios " "Found entity 1: barcodescanner_nios" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_irq_mapper " "Found entity 1: barcodescanner_nios_irq_mapper" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_irq_mapper.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0 " "Found entity 1: barcodescanner_nios_mm_interconnect_0" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: barcodescanner_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_rsp_mux_001" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636598 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_rsp_mux " "Found entity 1: barcodescanner_nios_mm_interconnect_0_rsp_mux" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_rsp_demux_001" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_rsp_demux " "Found entity 1: barcodescanner_nios_mm_interconnect_0_rsp_demux" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_cmd_mux_001" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_cmd_mux " "Found entity 1: barcodescanner_nios_mm_interconnect_0_cmd_mux" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: barcodescanner_nios_mm_interconnect_0_cmd_demux_001" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_cmd_demux " "Found entity 1: barcodescanner_nios_mm_interconnect_0_cmd_demux" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636614 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636614 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636614 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636614 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "barcodescanner_nios/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "barcodescanner_nios/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636628 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "barcodescanner_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel barcodescanner_nios_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel barcodescanner_nios_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_router_007_default_decode " "Found entity 1: barcodescanner_nios_mm_interconnect_0_router_007_default_decode" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636631 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_mm_interconnect_0_router_007 " "Found entity 2: barcodescanner_nios_mm_interconnect_0_router_007" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636631 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel barcodescanner_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel barcodescanner_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: barcodescanner_nios_mm_interconnect_0_router_003_default_decode" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636632 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_mm_interconnect_0_router_003 " "Found entity 2: barcodescanner_nios_mm_interconnect_0_router_003" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel barcodescanner_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel barcodescanner_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: barcodescanner_nios_mm_interconnect_0_router_002_default_decode" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636633 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_mm_interconnect_0_router_002 " "Found entity 2: barcodescanner_nios_mm_interconnect_0_router_002" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel barcodescanner_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel barcodescanner_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: barcodescanner_nios_mm_interconnect_0_router_001_default_decode" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636635 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_mm_interconnect_0_router_001 " "Found entity 2: barcodescanner_nios_mm_interconnect_0_router_001" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel barcodescanner_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel barcodescanner_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at barcodescanner_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1589317636635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_mm_interconnect_0_router_default_decode " "Found entity 1: barcodescanner_nios_mm_interconnect_0_router_default_decode" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636636 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_mm_interconnect_0_router " "Found entity 2: barcodescanner_nios_mm_interconnect_0_router" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_switches " "Found entity 1: barcodescanner_nios_switches" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_switches.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_onchip_memory2_1 " "Found entity 1: barcodescanner_nios_onchip_memory2_1" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_onchip_memory2_0 " "Found entity 1: barcodescanner_nios_onchip_memory2_0" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0 " "Found entity 1: barcodescanner_nios_nios2_gen2_0" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317636645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317636645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "3 barcodescanner_nios_nios2_gen2_0_cpu_bht_module " "Found entity 3: barcodescanner_nios_nios2_gen2_0_cpu_bht_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "4 barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "5 barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "6 barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "7 barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "8 barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "9 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "10 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "11 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "12 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "13 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "14 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "15 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "16 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "17 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "18 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "19 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "20 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "21 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "22 barcodescanner_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: barcodescanner_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "23 barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "24 barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "25 barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "26 barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""} { "Info" "ISGN_ENTITY_NAME" "27 barcodescanner_nios_nios2_gen2_0_cpu " "Found entity 27: barcodescanner_nios_nios2_gen2_0_cpu" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0_cpu_mult_cell " "Found entity 1: barcodescanner_nios_nios2_gen2_0_cpu_mult_cell" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: barcodescanner_nios_nios2_gen2_0_cpu_test_bench" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_leds " "Found entity 1: barcodescanner_nios_leds" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_leds.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner_nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: barcodescanner_nios_jtag_uart_0_sim_scfifo_w" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637509 ""} { "Info" "ISGN_ENTITY_NAME" "2 barcodescanner_nios_jtag_uart_0_scfifo_w " "Found entity 2: barcodescanner_nios_jtag_uart_0_scfifo_w" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637509 ""} { "Info" "ISGN_ENTITY_NAME" "3 barcodescanner_nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: barcodescanner_nios_jtag_uart_0_sim_scfifo_r" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637509 ""} { "Info" "ISGN_ENTITY_NAME" "4 barcodescanner_nios_jtag_uart_0_scfifo_r " "Found entity 4: barcodescanner_nios_jtag_uart_0_scfifo_r" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637509 ""} { "Info" "ISGN_ENTITY_NAME" "5 barcodescanner_nios_jtag_uart_0 " "Found entity 5: barcodescanner_nios_jtag_uart_0" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barcodescanner.bdf 1 1 " "Found 1 design units, including 1 entities, in source file barcodescanner.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 barcodescanner " "Found entity 1: barcodescanner" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/types.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file output_files/types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 types " "Found design unit 1: types" {  } { { "output_files/types.vhdl" "" { Text "/home/luuk/FPGA/Barcodescanner/output_files/types.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317637510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637510 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/barcodescanner_nios.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/barcodescanner_nios.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/barcodescanner_nios.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/barcodescanner_nios.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637511 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_sc_fifo.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637511 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_base.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637511 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_stage.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_default_burst_converter.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_incr_burst_converter.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_address_alignment.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637513 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637513 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637513 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_13_1.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637514 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_new.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637514 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_uncompressor.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_master_agent.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637515 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_master_translator.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637516 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_reorder_memory.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637516 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_slave_agent.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637516 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_slave_translator.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637517 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_traffic_limiter.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637517 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_width_adapter.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_controller.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_synchronizer.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637518 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_wrap_burst_converter.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_irq_mapper.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_irq_mapper.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_irq_mapper.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_jtag_uart_0.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_jtag_uart_0.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_leds.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_leds.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_leds.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_leds.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_leds.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_leds.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637519 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637521 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637521 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637522 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637524 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637526 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637526 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637526 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637586 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637586 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637587 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637587 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637587 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_0.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_0.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_1.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_1.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_onchip_memory2_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637588 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_switches.v /home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_switches.v " "File \"/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_switches.v\" is a duplicate of already analyzed file \"/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_switches.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1589317637589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/barcodescanner_nios/submodules/barcodescanner_nios_switches.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/barcodescanner_nios/submodules/barcodescanner_nios_switches.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317637589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "barcodescanner " "Elaborating entity \"barcodescanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589317637746 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[7..0\] " "Pin \"LEDG\[7..0\]\" is missing source" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1589317637748 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SW " "Pin \"SW\" not connected" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1589317637748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:inst1 " "Elaborating entity \"VGA\" for hierarchy \"VGA:inst1\"" {  } { { "barcodescanner.bdf" "inst1" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 112 1032 1272 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317637752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios barcodescanner_nios:inst " "Elaborating entity \"barcodescanner_nios\" for hierarchy \"barcodescanner_nios:inst\"" {  } { { "barcodescanner.bdf" "inst" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 320 1504 2016 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317637761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_jtag_uart_0 barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"barcodescanner_nios_jtag_uart_0\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "jtag_uart_0" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317637782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_jtag_uart_0_scfifo_w barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"barcodescanner_nios_jtag_uart_0_scfifo_w\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "the_barcodescanner_nios_jtag_uart_0_scfifo_w" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317637796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "wfifo" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317637998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638003 ""}  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589317638003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317638045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317638045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317638050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317638050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/luuk/FPGA/Barcodescanner/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317638057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317638057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/luuk/FPGA/Barcodescanner/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317638097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317638097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/luuk/FPGA/Barcodescanner/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317638140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317638140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/luuk/FPGA/Barcodescanner/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317638181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317638181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_w:the_barcodescanner_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/luuk/FPGA/Barcodescanner/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_jtag_uart_0_scfifo_r barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_r:the_barcodescanner_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"barcodescanner_nios_jtag_uart_0_scfifo_r\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|barcodescanner_nios_jtag_uart_0_scfifo_r:the_barcodescanner_nios_jtag_uart_0_scfifo_r\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "the_barcodescanner_nios_jtag_uart_0_scfifo_r" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317638551 ""}  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589317638551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:barcodescanner_nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317638962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_leds barcodescanner_nios:inst\|barcodescanner_nios_leds:leds " "Elaborating entity \"barcodescanner_nios_leds\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_leds:leds\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "leds" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "nios2_gen2_0" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v" "cpu" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_test_bench barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_test_bench:the_barcodescanner_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_test_bench:the_barcodescanner_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_test_bench" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_data\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_ic_data" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317639814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317639814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_data_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_tag\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_ic_tag" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ad1 " "Found entity 1: altsyncram_1ad1" {  } { { "db/altsyncram_1ad1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_1ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317639959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317639959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ad1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ad1:auto_generated " "Elaborating entity \"altsyncram_1ad1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_ic_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_1ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317639960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_bht_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_bht_module:barcodescanner_nios_nios2_gen2_0_cpu_bht " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_bht_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_bht_module:barcodescanner_nios_nios2_gen2_0_cpu_bht\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_bht" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_bht_module:barcodescanner_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_bht_module:barcodescanner_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317640087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317640087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_bht_module:barcodescanner_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_bht_module:barcodescanner_nios_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317640227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317640227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b_module:barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_register_bank_b" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_mult_cell barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317640381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317640381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "/home/luuk/FPGA/Barcodescanner/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317640855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_tag\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_dc_tag" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_tfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317641476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317641476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfc1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated " "Elaborating entity \"altsyncram_tfc1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_tag_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_data\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_dc_data" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317641612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317641612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_data_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_victim\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_dc_victim" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317641762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317641762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_dc_victim_module:barcodescanner_nios_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317641950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_td_mode barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317642938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\|barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\|barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\|barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\|barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317643221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317643221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\|barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_ocimem\|barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:barcodescanner_nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:barcodescanner_nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_onchip_memory2_0 barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"barcodescanner_nios_onchip_memory2_0\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "onchip_memory2_0" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file barcodescanner_nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"barcodescanner_nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643330 ""}  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589317643330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obi1 " "Found entity 1: altsyncram_obi1" {  } { { "db/altsyncram_obi1.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_obi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317643370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317643370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obi1 barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_obi1:auto_generated " "Elaborating entity \"altsyncram_obi1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_obi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_onchip_memory2_1 barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"barcodescanner_nios_onchip_memory2_1\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "onchip_memory2_1" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" "the_altsyncram" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file barcodescanner_nios_onchip_memory2_1.hex " "Parameter \"init_file\" = \"barcodescanner_nios_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2500 " "Parameter \"maximum_depth\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2500 " "Parameter \"numwords_a\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2500 " "Parameter \"numwords_b\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317643460 ""}  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_onchip_memory2_1.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589317643460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_os02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_os02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_os02 " "Found entity 1: altsyncram_os02" {  } { { "db/altsyncram_os02.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/altsyncram_os02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317643500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317643500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_os02 barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated " "Elaborating entity \"altsyncram_os02\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_switches barcodescanner_nios:inst\|barcodescanner_nios_switches:switches " "Elaborating entity \"barcodescanner_nios_switches\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_switches:switches\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "switches" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "mm_interconnect_0" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "leds_s1_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_1_s1_translator\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_1_s1_translator" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_1_s1_agent" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_1_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317643987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_1_s1_agent_rsp_fifo" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router:router " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router:router\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "router" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_default_decode barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router:router\|barcodescanner_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router:router\|barcodescanner_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_001 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_001\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "router_001" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_001_default_decode barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_001:router_001\|barcodescanner_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_001:router_001\|barcodescanner_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_002 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_002\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "router_002" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 1991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_002_default_decode barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_002:router_002\|barcodescanner_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_002:router_002\|barcodescanner_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_003 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_003\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "router_003" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_003_default_decode barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_003:router_003\|barcodescanner_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_003:router_003\|barcodescanner_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_007 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_007\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_007:router_007\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "router_007" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_router_007_default_decode barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_007:router_007\|barcodescanner_nios_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_router_007_default_decode\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_router_007:router_007\|barcodescanner_nios_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_1_s1_burst_adapter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_1_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_cmd_demux barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "cmd_demux" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_cmd_demux_001 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_cmd_mux barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "cmd_mux" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_cmd_mux_001 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_rsp_demux barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "rsp_demux" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_rsp_demux_001 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_rsp_mux barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "rsp_mux" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_rsp_mux_001 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_1_s1_rsp_width_adapter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589317644306 "|barcodescanner|barcodescanner_nios:inst|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589317644307 "|barcodescanner|barcodescanner_nios:inst|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589317644307 "|barcodescanner|barcodescanner_nios:inst|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_1_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_1_s1_cmd_width_adapter\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "onchip_memory2_1_s1_cmd_width_adapter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_avalon_st_adapter barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_mm_interconnect_0:mm_interconnect_0\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barcodescanner_nios_irq_mapper barcodescanner_nios:inst\|barcodescanner_nios_irq_mapper:irq_mapper " "Elaborating entity \"barcodescanner_nios_irq_mapper\" for hierarchy \"barcodescanner_nios:inst\|barcodescanner_nios_irq_mapper:irq_mapper\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "irq_mapper" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller barcodescanner_nios:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"barcodescanner_nios:inst\|altera_reset_controller:rst_controller\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "rst_controller" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller barcodescanner_nios:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"barcodescanner_nios:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "barcodescanner_nios/synthesis/barcodescanner_nios.v" "rst_controller_001" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/barcodescanner_nios.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317644435 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1589317645784 "|barcodescanner|barcodescanner_nios:inst|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0|barcodescanner_nios_nios2_gen2_0_cpu:cpu|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589317646780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.12.23:07:31 Progress: Loading sld5d193bce/alt_sld_fab_wrapper_hw.tcl " "2020.05.12.23:07:31 Progress: Loading sld5d193bce/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317651519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317654352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317654561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317655993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317656191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317656382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317656605 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317656607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317656608 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1589317657289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d193bce/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d193bce/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d193bce/alt_sld_fab.v" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317657645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317657645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317657811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317657811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317657812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317657812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317657943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317657943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317658104 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317658104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317658104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/db/ip/sld5d193bce/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317658247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317658247 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317663690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317663690 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317663690 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1589317663690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317663737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663737 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589317663737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317663780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317663780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317663795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_mult_cell:the_barcodescanner_nios_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1589317663795 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1589317663795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/luuk/FPGA/Barcodescanner/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589317663836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317663836 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1589317664967 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1589317664967 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1589317665022 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1589317665022 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1589317665022 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1589317665022 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1589317665023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589317665041 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 352 -1 0 } } { "barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 7644 -1 0 } } { "barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_jtag_uart_0.v" 398 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 4045 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 5896 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 7653 -1 0 } } { "barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 5815 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589317665232 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589317665232 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 192 1456 1632 208 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 208 1456 1632 224 "VGA_BLANK_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 416 968 1144 432 "LEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589317666963 "|barcodescanner|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589317666963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317667309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "77 " "77 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589317670493 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317670776 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ClockTest 24 " "Ignored 24 assignments for entity \"ClockTest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ClockTest -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317671300 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1589317671300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luuk/FPGA/Barcodescanner/output_files/barcodescanner.map.smsg " "Generated suppressed messages file /home/luuk/FPGA/Barcodescanner/output_files/barcodescanner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317671790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589317673976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589317673976 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 504 928 1096 520 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589317674424 "|barcodescanner|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589317674424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4344 " "Implemented 4344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589317674425 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589317674425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4013 " "Implemented 4013 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589317674425 ""} { "Info" "ICUT_CUT_TM_RAMS" "266 " "Implemented 266 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1589317674425 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1589317674425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589317674425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1143 " "Peak virtual memory: 1143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589317674473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 23:07:54 2020 " "Processing ended: Tue May 12 23:07:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589317674473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589317674473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589317674473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589317674473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589317675502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589317675503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 23:07:55 2020 " "Processing started: Tue May 12 23:07:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589317675503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589317675503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Barcodescanner -c barcodescanner " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Barcodescanner -c barcodescanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589317675503 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589317675539 ""}
{ "Info" "0" "" "Project  = Barcodescanner" {  } {  } 0 0 "Project  = Barcodescanner" 0 0 "Fitter" 0 0 1589317675540 ""}
{ "Info" "0" "" "Revision = barcodescanner" {  } {  } 0 0 "Revision = barcodescanner" 0 0 "Fitter" 0 0 1589317675540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589317675680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589317675680 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "barcodescanner EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"barcodescanner\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589317675711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589317675794 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589317675795 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589317676261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589317676267 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589317676560 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589317676560 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589317676571 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589317676571 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589317676571 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589317676571 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589317676571 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589317676571 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589317676575 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589317677499 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317679017 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589317679017 ""}
{ "Info" "ISTA_SDC_FOUND" "barcodescanner_nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'barcodescanner_nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589317679160 ""}
{ "Info" "ISTA_SDC_FOUND" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589317679174 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589317679220 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1589317679221 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a7~porta_we_reg clk_clk " "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a7~porta_we_reg is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589317679239 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589317679239 "|barcodescanner|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317679305 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317679305 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317679305 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1589317679305 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589317679306 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589317679306 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589317679306 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1589317679306 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589317679306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 72 1032 1208 88 "VGA_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "barcodescanner.bdf" "" { Schematic "/home/luuk/FPGA/Barcodescanner/barcodescanner.bdf" { { 136 184 352 152 "clk_clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 13483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 12663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 12909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "pzdyqx.vhd" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 12748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "pzdyqx.vhd" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 12770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/luuk/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 5133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 5133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589317680069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node barcodescanner_nios:inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 6105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 1160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "barcodescanner_nios:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node barcodescanner_nios:inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "barcodescanner_nios:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node barcodescanner_nios:inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 6108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589317680069 ""}  } { { "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" "" { Text "/home/luuk/FPGA/Barcodescanner/barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.v" 597 -1 0 } } { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "barcodescanner_nios:inst\|barcodescanner_nios_nios2_gen2_0:nios2_gen2_0\|barcodescanner_nios_nios2_gen2_0_cpu:cpu\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci\|barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_barcodescanner_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589317680069 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589317680932 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589317680941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589317680942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589317680953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589317680969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589317680985 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589317681163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589317681173 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589317681173 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1589317681173 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1589317681173 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589317681173 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blank " "Node \"blank\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blank" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[0\] " "Node \"blue\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[1\] " "Node \"blue\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[2\] " "Node \"blue\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[3\] " "Node \"blue\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[4\] " "Node \"blue\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[5\] " "Node \"blue\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[6\] " "Node \"blue\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "blue\[7\] " "Node \"blue\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "blue\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock " "Node \"clock\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockIN " "Node \"clockIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clockIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockOUT " "Node \"clockOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clockOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[0\] " "Node \"green\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[1\] " "Node \"green\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[2\] " "Node \"green\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[3\] " "Node \"green\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[4\] " "Node \"green\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[5\] " "Node \"green\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[6\] " "Node \"green\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "green\[7\] " "Node \"green\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "green\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "h_sync " "Node \"h_sync\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "h_sync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[0\] " "Node \"red\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[1\] " "Node \"red\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[2\] " "Node \"red\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[3\] " "Node \"red\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[4\] " "Node \"red\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[5\] " "Node \"red\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[6\] " "Node \"red\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "red\[7\] " "Node \"red\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "red\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sync " "Node \"sync\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_sync " "Node \"v_sync\" is assigned to location or region, but does not exist in design" {  } { { "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luuk/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "v_sync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589317682223 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1589317682223 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589317682236 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589317682246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589317685748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589317686955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589317687044 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589317689059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589317689059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589317690167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/luuk/FPGA/Barcodescanner/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589317695465 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589317695465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589317696464 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1589317696464 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589317696464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589317696465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589317696785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589317696842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589317697739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589317697742 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589317698519 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589317699860 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1589317701156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luuk/FPGA/Barcodescanner/output_files/barcodescanner.fit.smsg " "Generated suppressed messages file /home/luuk/FPGA/Barcodescanner/output_files/barcodescanner.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589317701547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 513 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 513 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1475 " "Peak virtual memory: 1475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589317702649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 23:08:22 2020 " "Processing ended: Tue May 12 23:08:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589317702649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589317702649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589317702649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589317702649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589317703546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589317703547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 23:08:23 2020 " "Processing started: Tue May 12 23:08:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589317703547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589317703547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Barcodescanner -c barcodescanner " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Barcodescanner -c barcodescanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589317703547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589317703961 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589317707428 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589317707560 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1589317707565 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1589317707866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589317707935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 23:08:27 2020 " "Processing ended: Tue May 12 23:08:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589317707935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589317707935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589317707935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589317707935 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589317708102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589317708879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589317708880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 23:08:28 2020 " "Processing started: Tue May 12 23:08:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589317708880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589317708880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Barcodescanner -c barcodescanner " "Command: quartus_sta Barcodescanner -c barcodescanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589317708880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589317708932 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ClockTest 24 " "Ignored 24 assignments for entity \"ClockTest\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ClockTest -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ClockTest -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ClockTest -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1589317709312 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1589317709312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589317709373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589317709373 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317709452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317709452 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1589317710237 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1589317710237 ""}
{ "Info" "ISTA_SDC_FOUND" "barcodescanner_nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'barcodescanner_nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589317710341 ""}
{ "Info" "ISTA_SDC_FOUND" "barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'barcodescanner_nios/synthesis/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589317710355 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589317710377 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/luuk/FPGA/Barcodescanner/db/ip/barcodescanner_nios/submodules/barcodescanner_nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1589317710378 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a6~porta_we_reg clk_clk " "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a6~porta_we_reg is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589317710392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589317710392 "|barcodescanner|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317710438 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317710438 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317710438 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1589317710438 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589317710439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589317710451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.110 " "Worst-case setup slack is 44.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.110               0.000 altera_reserved_tck  " "   44.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317710468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317710471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.985 " "Worst-case recovery slack is 47.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.985               0.000 altera_reserved_tck  " "   47.985               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317710472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.162 " "Worst-case removal slack is 1.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.162               0.000 altera_reserved_tck  " "    1.162               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317710473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.631 " "Worst-case minimum pulse width slack is 49.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.631               0.000 altera_reserved_tck  " "   49.631               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317710474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317710474 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.108 ns " "Worst Case Available Settling Time: 197.108 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317710515 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589317710515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589317710523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589317710558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589317711387 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a6~porta_we_reg clk_clk " "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a6~porta_we_reg is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589317711616 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589317711616 "|barcodescanner|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317711621 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317711621 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317711621 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1589317711621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.720 " "Worst-case setup slack is 44.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.720               0.000 altera_reserved_tck  " "   44.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.265 " "Worst-case recovery slack is 48.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.265               0.000 altera_reserved_tck  " "   48.265               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.064 " "Worst-case removal slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 altera_reserved_tck  " "    1.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711639 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.391 ns " "Worst Case Available Settling Time: 197.391 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711683 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589317711683 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589317711687 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a6~porta_we_reg clk_clk " "Register barcodescanner_nios:inst\|barcodescanner_nios_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_os02:auto_generated\|ram_block1a6~porta_we_reg is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1589317711866 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1589317711866 "|barcodescanner|clk_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317711871 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317711871 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1589317711871 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1589317711871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.282 " "Worst-case setup slack is 47.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.282               0.000 altera_reserved_tck  " "   47.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.200 " "Worst-case recovery slack is 49.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.200               0.000 altera_reserved_tck  " "   49.200               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 altera_reserved_tck  " "    0.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.472 " "Worst-case minimum pulse width slack is 49.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472               0.000 altera_reserved_tck  " "   49.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589317711889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589317711889 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.623 ns " "Worst Case Available Settling Time: 198.623 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1589317711949 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589317711949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589317712341 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589317712342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589317712427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 23:08:32 2020 " "Processing ended: Tue May 12 23:08:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589317712427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589317712427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589317712427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589317712427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 616 s " "Quartus Prime Full Compilation was successful. 0 errors, 616 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589317712639 ""}
