// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="prng_generator,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.436417,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=42,HLS_SYN_FF=4817,HLS_SYN_LUT=20862,HLS_VERSION=2019_1}" *)

module prng_generator (
        ap_clk,
        ap_rst_n,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 46'd1;
parameter    ap_ST_fsm_state2 = 46'd2;
parameter    ap_ST_fsm_state3 = 46'd4;
parameter    ap_ST_fsm_state4 = 46'd8;
parameter    ap_ST_fsm_state5 = 46'd16;
parameter    ap_ST_fsm_state6 = 46'd32;
parameter    ap_ST_fsm_state7 = 46'd64;
parameter    ap_ST_fsm_state8 = 46'd128;
parameter    ap_ST_fsm_state9 = 46'd256;
parameter    ap_ST_fsm_state10 = 46'd512;
parameter    ap_ST_fsm_state11 = 46'd1024;
parameter    ap_ST_fsm_state12 = 46'd2048;
parameter    ap_ST_fsm_state13 = 46'd4096;
parameter    ap_ST_fsm_state14 = 46'd8192;
parameter    ap_ST_fsm_state15 = 46'd16384;
parameter    ap_ST_fsm_state16 = 46'd32768;
parameter    ap_ST_fsm_state17 = 46'd65536;
parameter    ap_ST_fsm_state18 = 46'd131072;
parameter    ap_ST_fsm_state19 = 46'd262144;
parameter    ap_ST_fsm_state20 = 46'd524288;
parameter    ap_ST_fsm_state21 = 46'd1048576;
parameter    ap_ST_fsm_state22 = 46'd2097152;
parameter    ap_ST_fsm_state23 = 46'd4194304;
parameter    ap_ST_fsm_state24 = 46'd8388608;
parameter    ap_ST_fsm_state25 = 46'd16777216;
parameter    ap_ST_fsm_state26 = 46'd33554432;
parameter    ap_ST_fsm_state27 = 46'd67108864;
parameter    ap_ST_fsm_state28 = 46'd134217728;
parameter    ap_ST_fsm_state29 = 46'd268435456;
parameter    ap_ST_fsm_state30 = 46'd536870912;
parameter    ap_ST_fsm_state31 = 46'd1073741824;
parameter    ap_ST_fsm_state32 = 46'd2147483648;
parameter    ap_ST_fsm_state33 = 46'd4294967296;
parameter    ap_ST_fsm_state34 = 46'd8589934592;
parameter    ap_ST_fsm_state35 = 46'd17179869184;
parameter    ap_ST_fsm_state36 = 46'd34359738368;
parameter    ap_ST_fsm_state37 = 46'd68719476736;
parameter    ap_ST_fsm_state38 = 46'd137438953472;
parameter    ap_ST_fsm_state39 = 46'd274877906944;
parameter    ap_ST_fsm_state40 = 46'd549755813888;
parameter    ap_ST_fsm_state41 = 46'd1099511627776;
parameter    ap_ST_fsm_state42 = 46'd2199023255552;
parameter    ap_ST_fsm_state43 = 46'd4398046511104;
parameter    ap_ST_fsm_state44 = 46'd8796093022208;
parameter    ap_ST_fsm_state45 = 46'd17592186044416;
parameter    ap_ST_fsm_state46 = 46'd35184372088832;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [7:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [0:0] out_stream_TKEEP;
output  [0:0] out_stream_TSTRB;
output  [0:0] out_stream_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [45:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] seed;
wire   [31:0] n_bits;
wire   [31:0] num_bits;
reg   [7:0] out_stream_V_data_V_1_data_in;
reg   [7:0] out_stream_V_data_V_1_data_out;
reg    out_stream_V_data_V_1_vld_in;
wire    out_stream_V_data_V_1_vld_out;
wire    out_stream_V_data_V_1_ack_in;
wire    out_stream_V_data_V_1_ack_out;
reg   [7:0] out_stream_V_data_V_1_payload_A;
reg   [7:0] out_stream_V_data_V_1_payload_B;
reg    out_stream_V_data_V_1_sel_rd;
reg    out_stream_V_data_V_1_sel_wr;
wire    out_stream_V_data_V_1_sel;
wire    out_stream_V_data_V_1_load_A;
wire    out_stream_V_data_V_1_load_B;
reg   [1:0] out_stream_V_data_V_1_state;
wire    out_stream_V_data_V_1_state_cmp_full;
wire   [0:0] out_stream_V_keep_V_1_data_out;
reg    out_stream_V_keep_V_1_vld_in;
wire    out_stream_V_keep_V_1_vld_out;
wire    out_stream_V_keep_V_1_ack_out;
reg    out_stream_V_keep_V_1_sel_rd;
wire    out_stream_V_keep_V_1_sel;
reg   [1:0] out_stream_V_keep_V_1_state;
wire   [0:0] out_stream_V_strb_V_1_data_out;
reg    out_stream_V_strb_V_1_vld_in;
wire    out_stream_V_strb_V_1_vld_out;
wire    out_stream_V_strb_V_1_ack_out;
reg    out_stream_V_strb_V_1_sel_rd;
wire    out_stream_V_strb_V_1_sel;
reg   [1:0] out_stream_V_strb_V_1_state;
reg   [0:0] out_stream_V_last_V_1_data_out;
reg    out_stream_V_last_V_1_vld_in;
wire    out_stream_V_last_V_1_vld_out;
wire    out_stream_V_last_V_1_ack_in;
wire    out_stream_V_last_V_1_ack_out;
reg   [0:0] out_stream_V_last_V_1_payload_A;
reg   [0:0] out_stream_V_last_V_1_payload_B;
reg    out_stream_V_last_V_1_sel_rd;
reg    out_stream_V_last_V_1_sel_wr;
wire    out_stream_V_last_V_1_sel;
wire    out_stream_V_last_V_1_load_A;
wire    out_stream_V_last_V_1_load_B;
reg   [1:0] out_stream_V_last_V_1_state;
wire    out_stream_V_last_V_1_state_cmp_full;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state44;
wire   [0:0] icmp_ln86_fu_5756_p2;
wire   [0:0] tmp_96_fu_5797_p3;
wire    ap_CS_fsm_state45;
reg   [0:0] tmp_96_reg_6755;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln53_fu_927_p2;
wire   [0:0] icmp_ln109_fu_989_p2;
wire    ap_CS_fsm_state46;
reg   [0:0] icmp_ln109_reg_5908;
wire   [92:0] grp_fu_295_p2;
reg   [92:0] reg_275;
reg    ap_predicate_op152_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_fsm_state11;
reg   [92:0] r_V_4_reg_333;
wire    ap_CS_fsm_state19;
reg   [92:0] r_V_8_reg_408;
wire    ap_CS_fsm_state35;
wire   [93:0] grp_fu_296_p2;
reg   [92:0] r_V_6_reg_411;
wire    ap_CS_fsm_state27;
reg   [47:0] reg_554;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state36;
reg   [31:0] num_bits_read_reg_5841;
reg   [31:0] n_bits_read_reg_5850;
wire   [47:0] select_ln603_2_fu_822_p3;
reg   [47:0] select_ln603_2_reg_5858;
wire   [0:0] or_ln603_2_fu_830_p2;
reg   [0:0] or_ln603_2_reg_5863;
reg   [0:0] tmp_39_reg_5868;
wire   [31:0] zext_ln39_fu_883_p1;
reg   [31:0] zext_ln39_reg_5873;
wire    ap_CS_fsm_state2;
wire   [47:0] select_ln603_3_fu_887_p3;
wire   [31:0] add_ln53_fu_910_p2;
reg   [31:0] add_ln53_reg_5883;
wire   [31:0] mask_fu_921_p2;
reg   [31:0] mask_reg_5889;
wire   [48:0] ret_V_fu_941_p2;
reg   [48:0] ret_V_reg_5897;
wire   [31:0] total_bits_fu_983_p2;
reg   [31:0] total_bits_reg_5902;
wire   [0:0] grp_fu_498_p2;
reg   [0:0] tmp_40_reg_5922;
wire   [47:0] x_new_V_21_fu_1004_p3;
reg   [47:0] x_new_V_21_reg_5927;
wire    ap_CS_fsm_state5;
wire   [0:0] p_Result_10_fu_1011_p3;
reg   [0:0] p_Result_10_reg_5936;
wire   [4:0] select_ln886_fu_1053_p3;
reg   [4:0] select_ln886_reg_5942;
wire   [0:0] icmp_ln885_fu_1061_p2;
reg   [0:0] icmp_ln885_reg_5947;
wire    ap_CS_fsm_state6;
wire   [47:0] tmp_V_36_fu_1071_p3;
reg   [47:0] tmp_V_36_reg_5953;
wire   [31:0] sub_ln894_fu_1107_p2;
reg   [31:0] sub_ln894_reg_5959;
wire   [31:0] or_ln_fu_1207_p3;
reg   [31:0] or_ln_reg_5965;
wire   [0:0] icmp_ln908_fu_1215_p2;
reg   [0:0] icmp_ln908_reg_5970;
wire   [10:0] trunc_ln893_fu_1221_p1;
reg   [10:0] trunc_ln893_reg_5975;
wire   [63:0] bitcast_ln729_fu_1337_p1;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln924_fu_1352_p2;
reg   [0:0] icmp_ln924_reg_5985;
wire   [0:0] icmp_ln924_1_fu_1358_p2;
reg   [0:0] icmp_ln924_1_reg_5990;
wire   [47:0] tmp_V_37_fu_1410_p3;
reg   [47:0] tmp_V_37_reg_5995;
wire    ap_CS_fsm_state8;
reg   [0:0] p_Result_68_reg_6003;
wire   [47:0] tmp_V_38_fu_1430_p3;
reg   [47:0] tmp_V_38_reg_6009;
wire    ap_CS_fsm_state9;
wire   [31:0] sub_ln894_1_fu_1466_p2;
reg   [31:0] sub_ln894_1_reg_6015;
wire   [31:0] or_ln899_1_fu_1566_p3;
reg   [31:0] or_ln899_1_reg_6021;
wire   [0:0] icmp_ln908_1_fu_1574_p2;
reg   [0:0] icmp_ln908_1_reg_6026;
wire   [10:0] trunc_ln893_1_fu_1580_p1;
reg   [10:0] trunc_ln893_1_reg_6031;
wire   [63:0] bitcast_ln729_1_fu_1696_p1;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln924_2_fu_1711_p2;
reg   [0:0] icmp_ln924_2_reg_6041;
wire   [0:0] icmp_ln924_3_fu_1717_p2;
reg   [0:0] icmp_ln924_3_reg_6046;
wire  signed [48:0] rhs_V_5_fu_1762_p1;
reg  signed [48:0] rhs_V_5_reg_6051;
wire   [48:0] ret_V_3_fu_1766_p2;
reg   [48:0] ret_V_3_reg_6056;
reg   [0:0] tmp_49_reg_6061;
wire   [47:0] x_new_V_23_fu_1781_p3;
reg   [47:0] x_new_V_23_reg_6066;
wire    ap_CS_fsm_state13;
wire   [0:0] p_Result_27_fu_1788_p3;
reg   [0:0] p_Result_27_reg_6075;
wire   [4:0] select_ln886_1_fu_1830_p3;
reg   [4:0] select_ln886_1_reg_6081;
wire   [0:0] icmp_ln885_2_fu_1838_p2;
reg   [0:0] icmp_ln885_2_reg_6086;
wire    ap_CS_fsm_state14;
wire   [47:0] tmp_V_39_fu_1848_p3;
reg   [47:0] tmp_V_39_reg_6092;
wire   [31:0] sub_ln894_2_fu_1884_p2;
reg   [31:0] sub_ln894_2_reg_6098;
wire   [31:0] or_ln899_2_fu_1984_p3;
reg   [31:0] or_ln899_2_reg_6104;
wire   [0:0] icmp_ln908_2_fu_1992_p2;
reg   [0:0] icmp_ln908_2_reg_6109;
wire   [10:0] trunc_ln893_2_fu_1998_p1;
reg   [10:0] trunc_ln893_2_reg_6114;
wire   [63:0] bitcast_ln729_2_fu_2114_p1;
wire    ap_CS_fsm_state15;
wire   [0:0] icmp_ln924_4_fu_2129_p2;
reg   [0:0] icmp_ln924_4_reg_6124;
wire   [0:0] icmp_ln924_5_fu_2135_p2;
reg   [0:0] icmp_ln924_5_reg_6129;
wire   [47:0] tmp_V_40_fu_2187_p3;
reg   [47:0] tmp_V_40_reg_6134;
wire    ap_CS_fsm_state16;
reg   [0:0] p_Result_73_reg_6142;
wire   [47:0] tmp_V_41_fu_2207_p3;
reg   [47:0] tmp_V_41_reg_6148;
wire    ap_CS_fsm_state17;
wire   [31:0] sub_ln894_3_fu_2243_p2;
reg   [31:0] sub_ln894_3_reg_6154;
wire   [31:0] or_ln899_3_fu_2343_p3;
reg   [31:0] or_ln899_3_reg_6160;
wire   [0:0] icmp_ln908_3_fu_2351_p2;
reg   [0:0] icmp_ln908_3_reg_6165;
wire   [10:0] trunc_ln893_3_fu_2357_p1;
reg   [10:0] trunc_ln893_3_reg_6170;
wire   [63:0] bitcast_ln729_3_fu_2473_p1;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln924_6_fu_2488_p2;
reg   [0:0] icmp_ln924_6_reg_6180;
wire   [0:0] icmp_ln924_7_fu_2494_p2;
reg   [0:0] icmp_ln924_7_reg_6185;
wire  signed [49:0] add_ln1192_fu_2557_p2;
reg  signed [49:0] add_ln1192_reg_6190;
wire   [48:0] ret_V_10_fu_2568_p2;
reg   [48:0] ret_V_10_reg_6196;
wire   [47:0] sub_ln703_fu_2624_p2;
reg   [47:0] sub_ln703_reg_6201;
reg   [0:0] tmp_63_reg_6207;
wire   [47:0] x_new_V_25_fu_2639_p3;
reg   [47:0] x_new_V_25_reg_6212;
wire    ap_CS_fsm_state21;
wire   [0:0] p_Result_45_fu_2646_p3;
reg   [0:0] p_Result_45_reg_6221;
wire   [4:0] select_ln886_2_fu_2688_p3;
reg   [4:0] select_ln886_2_reg_6227;
wire   [0:0] icmp_ln885_5_fu_2696_p2;
reg   [0:0] icmp_ln885_5_reg_6232;
wire    ap_CS_fsm_state22;
wire   [47:0] tmp_V_44_fu_2706_p3;
reg   [47:0] tmp_V_44_reg_6238;
wire   [31:0] sub_ln894_5_fu_2742_p2;
reg   [31:0] sub_ln894_5_reg_6244;
wire   [31:0] or_ln899_5_fu_2842_p3;
reg   [31:0] or_ln899_5_reg_6250;
wire   [0:0] icmp_ln908_5_fu_2850_p2;
reg   [0:0] icmp_ln908_5_reg_6255;
wire   [10:0] trunc_ln893_5_fu_2856_p1;
reg   [10:0] trunc_ln893_5_reg_6260;
wire   [63:0] bitcast_ln729_5_fu_2972_p1;
wire    ap_CS_fsm_state23;
wire   [0:0] icmp_ln924_10_fu_2987_p2;
reg   [0:0] icmp_ln924_10_reg_6270;
wire   [0:0] icmp_ln924_11_fu_2993_p2;
reg   [0:0] icmp_ln924_11_reg_6275;
wire   [47:0] tmp_V_45_fu_3045_p3;
reg   [47:0] tmp_V_45_reg_6280;
wire    ap_CS_fsm_state24;
reg   [0:0] p_Result_81_reg_6288;
wire   [47:0] tmp_V_46_fu_3065_p3;
reg   [47:0] tmp_V_46_reg_6294;
wire    ap_CS_fsm_state25;
wire   [31:0] sub_ln894_6_fu_3101_p2;
reg   [31:0] sub_ln894_6_reg_6300;
wire   [31:0] or_ln899_6_fu_3201_p3;
reg   [31:0] or_ln899_6_reg_6306;
wire   [0:0] icmp_ln908_6_fu_3209_p2;
reg   [0:0] icmp_ln908_6_reg_6311;
wire   [10:0] trunc_ln893_6_fu_3215_p1;
reg   [10:0] trunc_ln893_6_reg_6316;
wire   [63:0] bitcast_ln729_6_fu_3331_p1;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln924_12_fu_3346_p2;
reg   [0:0] icmp_ln924_12_reg_6326;
wire   [0:0] icmp_ln924_13_fu_3352_p2;
reg   [0:0] icmp_ln924_13_reg_6331;
wire  signed [48:0] rhs_V_6_fu_3397_p1;
reg  signed [48:0] rhs_V_6_reg_6336;
wire   [48:0] ret_V_13_fu_3401_p2;
reg   [48:0] ret_V_13_reg_6341;
reg   [0:0] tmp_72_reg_6346;
wire   [47:0] x_new_V_27_fu_3416_p3;
reg   [47:0] x_new_V_27_reg_6351;
wire    ap_CS_fsm_state29;
wire   [0:0] p_Result_51_fu_3423_p3;
reg   [0:0] p_Result_51_reg_6360;
wire   [4:0] select_ln886_3_fu_3465_p3;
reg   [4:0] select_ln886_3_reg_6366;
wire   [0:0] icmp_ln885_7_fu_3473_p2;
reg   [0:0] icmp_ln885_7_reg_6371;
wire    ap_CS_fsm_state30;
wire   [47:0] tmp_V_47_fu_3483_p3;
reg   [47:0] tmp_V_47_reg_6377;
wire   [31:0] sub_ln894_7_fu_3519_p2;
reg   [31:0] sub_ln894_7_reg_6383;
wire   [31:0] or_ln899_7_fu_3619_p3;
reg   [31:0] or_ln899_7_reg_6389;
wire   [0:0] icmp_ln908_7_fu_3627_p2;
reg   [0:0] icmp_ln908_7_reg_6394;
wire   [10:0] trunc_ln893_7_fu_3633_p1;
reg   [10:0] trunc_ln893_7_reg_6399;
wire   [63:0] bitcast_ln729_7_fu_3749_p1;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln924_14_fu_3764_p2;
reg   [0:0] icmp_ln924_14_reg_6409;
wire   [0:0] icmp_ln924_15_fu_3770_p2;
reg   [0:0] icmp_ln924_15_reg_6414;
wire   [47:0] tmp_V_48_fu_3822_p3;
reg   [47:0] tmp_V_48_reg_6419;
wire    ap_CS_fsm_state32;
reg   [0:0] p_Result_86_reg_6427;
wire   [47:0] tmp_V_49_fu_3842_p3;
reg   [47:0] tmp_V_49_reg_6433;
wire    ap_CS_fsm_state33;
wire   [31:0] sub_ln894_8_fu_3878_p2;
reg   [31:0] sub_ln894_8_reg_6439;
wire   [31:0] or_ln899_8_fu_3978_p3;
reg   [31:0] or_ln899_8_reg_6445;
wire   [0:0] icmp_ln908_8_fu_3986_p2;
reg   [0:0] icmp_ln908_8_reg_6450;
wire   [10:0] trunc_ln893_8_fu_3992_p1;
reg   [10:0] trunc_ln893_8_reg_6455;
wire   [63:0] bitcast_ln729_8_fu_4108_p1;
wire    ap_CS_fsm_state34;
wire   [0:0] icmp_ln924_16_fu_4123_p2;
reg   [0:0] icmp_ln924_16_reg_6465;
wire   [0:0] icmp_ln924_17_fu_4129_p2;
reg   [0:0] icmp_ln924_17_reg_6470;
wire  signed [49:0] add_ln1192_4_fu_4192_p2;
reg  signed [49:0] add_ln1192_4_reg_6475;
wire   [48:0] ret_V_20_fu_4203_p2;
reg   [48:0] ret_V_20_reg_6481;
wire   [47:0] sub_ln703_3_fu_4259_p2;
reg   [47:0] sub_ln703_3_reg_6486;
reg   [0:0] tmp_86_reg_6492;
wire   [47:0] x_new_V_29_fu_4274_p3;
reg   [47:0] x_new_V_29_reg_6497;
wire    ap_CS_fsm_state37;
wire   [0:0] p_Result_60_fu_4281_p3;
reg   [0:0] p_Result_60_reg_6506;
wire   [4:0] select_ln886_4_fu_4323_p3;
reg   [4:0] select_ln886_4_reg_6512;
wire   [0:0] icmp_ln885_10_fu_4331_p2;
reg   [0:0] icmp_ln885_10_reg_6517;
wire    ap_CS_fsm_state38;
wire   [47:0] tmp_V_52_fu_4341_p3;
reg   [47:0] tmp_V_52_reg_6523;
wire   [31:0] sub_ln894_10_fu_4377_p2;
reg   [31:0] sub_ln894_10_reg_6529;
wire   [31:0] or_ln899_s_fu_4477_p3;
reg   [31:0] or_ln899_s_reg_6535;
wire   [0:0] icmp_ln908_10_fu_4485_p2;
reg   [0:0] icmp_ln908_10_reg_6540;
wire   [10:0] trunc_ln893_10_fu_4491_p1;
reg   [10:0] trunc_ln893_10_reg_6545;
wire   [63:0] bitcast_ln729_10_fu_4607_p1;
wire    ap_CS_fsm_state39;
wire   [0:0] icmp_ln924_20_fu_4622_p2;
reg   [0:0] icmp_ln924_20_reg_6555;
wire   [0:0] icmp_ln924_21_fu_4628_p2;
reg   [0:0] icmp_ln924_21_reg_6560;
wire   [47:0] tmp_V_53_fu_4680_p3;
reg   [47:0] tmp_V_53_reg_6565;
wire    ap_CS_fsm_state40;
reg   [0:0] p_Result_94_reg_6573;
wire   [47:0] tmp_V_42_fu_4695_p2;
reg   [47:0] tmp_V_42_reg_6579;
wire    ap_CS_fsm_state41;
wire   [0:0] p_Result_76_fu_4700_p3;
reg   [0:0] p_Result_76_reg_6585;
wire   [47:0] tmp_V_43_fu_4713_p3;
reg   [47:0] tmp_V_43_reg_6590;
wire   [31:0] sub_ln894_4_fu_4751_p2;
reg   [31:0] sub_ln894_4_reg_6596;
wire   [31:0] or_ln899_4_fu_4851_p3;
reg   [31:0] or_ln899_4_reg_6602;
wire   [0:0] icmp_ln908_4_fu_4859_p2;
reg   [0:0] icmp_ln908_4_reg_6607;
wire   [10:0] trunc_ln893_4_fu_4865_p1;
reg   [10:0] trunc_ln893_4_reg_6612;
wire   [47:0] tmp_V_50_fu_4869_p2;
reg   [47:0] tmp_V_50_reg_6617;
wire   [0:0] p_Result_89_fu_4874_p3;
reg   [0:0] p_Result_89_reg_6623;
wire   [47:0] tmp_V_51_fu_4887_p3;
reg   [47:0] tmp_V_51_reg_6628;
wire   [31:0] sub_ln894_9_fu_4925_p2;
reg   [31:0] sub_ln894_9_reg_6634;
wire   [31:0] or_ln899_9_fu_5025_p3;
reg   [31:0] or_ln899_9_reg_6640;
wire   [0:0] icmp_ln908_9_fu_5033_p2;
reg   [0:0] icmp_ln908_9_reg_6645;
wire   [10:0] trunc_ln893_9_fu_5039_p1;
reg   [10:0] trunc_ln893_9_reg_6650;
wire   [47:0] tmp_V_54_fu_5048_p3;
reg   [47:0] tmp_V_54_reg_6655;
wire   [31:0] sub_ln894_11_fu_5084_p2;
reg   [31:0] sub_ln894_11_reg_6661;
wire   [31:0] or_ln899_10_fu_5184_p3;
reg   [31:0] or_ln899_10_reg_6667;
wire   [0:0] icmp_ln908_11_fu_5192_p2;
reg   [0:0] icmp_ln908_11_reg_6672;
wire   [10:0] trunc_ln893_11_fu_5198_p1;
reg   [10:0] trunc_ln893_11_reg_6677;
wire   [63:0] bitcast_ln729_4_fu_5314_p1;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln924_8_fu_5329_p2;
reg   [0:0] icmp_ln924_8_reg_6687;
wire   [0:0] icmp_ln924_9_fu_5335_p2;
reg   [0:0] icmp_ln924_9_reg_6692;
wire   [0:0] icmp_ln924_18_fu_5468_p2;
reg   [0:0] icmp_ln924_18_reg_6702;
wire   [0:0] icmp_ln924_19_fu_5474_p2;
reg   [0:0] icmp_ln924_19_reg_6707;
wire   [0:0] icmp_ln924_22_fu_5607_p2;
reg   [0:0] icmp_ln924_22_reg_6717;
wire   [0:0] icmp_ln924_23_fu_5613_p2;
reg   [0:0] icmp_ln924_23_reg_6722;
wire   [47:0] x_log_iter4_V_fu_5700_p3;
reg   [47:0] x_log_iter4_V_reg_6727;
wire    ap_CS_fsm_state43;
wire   [31:0] val_fu_5745_p2;
reg   [31:0] val_reg_6732;
wire   [31:0] b_fu_5750_p2;
reg   [31:0] b_reg_6737;
reg    ap_predicate_op1008_write_state44;
reg    ap_block_state44_io;
reg   [7:0] p_Result_97_fu_5774_p4;
wire   [31:0] add_ln92_fu_5791_p2;
reg   [31:0] add_ln92_reg_6750;
reg  signed [47:0] p_Val2_1_reg_254;
reg   [31:0] total_bits_0_reg_263;
reg    ap_block_state45_io;
reg   [31:0] b_0_in_reg_285;
reg   [31:0] bvh_d_index_fu_206;
wire   [31:0] bit_pos_fu_5785_p2;
reg   [31:0] bytes_sent_1_fu_210;
wire   [31:0] grp_fu_492_p2;
reg   [7:0] tmp_data_V_fu_214;
reg  signed [49:0] grp_fu_294_p1;
wire  signed [94:0] sext_ln1192_fu_2574_p1;
wire  signed [94:0] sext_ln1192_1_fu_4209_p1;
reg  signed [47:0] grp_fu_295_p1;
wire  signed [92:0] sext_ln1118_fu_932_p1;
wire  signed [92:0] sext_ln1118_2_fu_1757_p1;
wire  signed [92:0] sext_ln1118_4_fu_2563_p1;
wire  signed [92:0] sext_ln1118_8_fu_4198_p1;
reg   [45:0] grp_fu_296_p0;
reg  signed [49:0] grp_fu_296_p1;
wire  signed [93:0] sext_ln1192_2_fu_2578_p1;
wire  signed [92:0] sext_ln1118_6_fu_3392_p1;
wire  signed [93:0] sext_ln1192_3_fu_4213_p1;
reg  signed [48:0] grp_fu_297_p0;
wire  signed [140:0] sext_ln1118_1_fu_1000_p1;
wire  signed [140:0] sext_ln1118_3_fu_1777_p1;
wire  signed [140:0] sext_ln1118_5_fu_2635_p1;
wire  signed [140:0] sext_ln1118_7_fu_3412_p1;
wire  signed [140:0] sext_ln1118_9_fu_4270_p1;
reg  signed [92:0] grp_fu_297_p1;
wire  signed [140:0] sext_ln1116_fu_995_p1;
wire  signed [140:0] sext_ln1116_1_fu_1772_p1;
wire  signed [140:0] sext_ln1116_4_fu_2630_p1;
wire  signed [140:0] sext_ln1116_5_fu_3407_p1;
wire  signed [140:0] sext_ln1116_8_fu_4265_p1;
reg   [63:0] grp_fu_456_p0;
reg   [63:0] grp_fu_456_p1;
wire   [63:0] grp_fu_462_p0;
wire   [63:0] grp_fu_467_p0;
wire   [140:0] grp_fu_297_p2;
wire   [94:0] grp_fu_294_p2;
wire   [42:0] grp_fu_532_p4;
wire   [4:0] grp_fu_522_p4;
wire   [63:0] ireg_V_fu_564_p1;
wire   [10:0] exp_tmp_V_fu_580_p4;
wire   [51:0] trunc_ln565_fu_594_p1;
wire   [52:0] tmp_11_fu_598_p3;
wire   [53:0] p_Result_65_fu_606_p1;
wire   [0:0] p_Result_64_fu_572_p3;
wire   [53:0] man_V_1_fu_610_p2;
wire   [62:0] trunc_ln556_fu_568_p1;
wire   [11:0] zext_ln461_fu_590_p1;
wire   [11:0] F2_fu_630_p2;
wire   [0:0] icmp_ln581_fu_636_p2;
wire   [11:0] add_ln581_fu_642_p2;
wire   [11:0] sub_ln581_fu_648_p2;
wire  signed [11:0] sh_amt_fu_654_p3;
wire   [53:0] man_V_2_fu_616_p3;
wire  signed [31:0] sext_ln581_fu_662_p1;
wire   [53:0] zext_ln586_fu_688_p1;
wire   [53:0] ashr_ln586_fu_692_p2;
wire   [0:0] tmp_38_fu_702_p3;
wire   [47:0] x_log_V_fu_672_p1;
wire   [47:0] zext_ln604_fu_718_p1;
wire   [0:0] icmp_ln571_fu_624_p2;
wire   [0:0] icmp_ln582_fu_666_p2;
wire   [0:0] xor_ln571_fu_728_p2;
wire   [0:0] or_ln582_fu_740_p2;
wire   [0:0] xor_ln582_fu_746_p2;
wire   [0:0] and_ln581_fu_752_p2;
wire   [0:0] icmp_ln585_fu_676_p2;
wire   [0:0] xor_ln585_fu_764_p2;
wire   [0:0] or_ln581_fu_776_p2;
wire   [0:0] icmp_ln603_fu_682_p2;
wire   [0:0] xor_ln581_fu_782_p2;
wire   [0:0] and_ln603_fu_788_p2;
wire   [47:0] shl_ln604_fu_722_p2;
wire   [47:0] x_log_V_2_fu_710_p3;
wire   [0:0] and_ln585_1_fu_770_p2;
wire   [0:0] and_ln585_fu_758_p2;
wire   [47:0] x_log_V_1_fu_698_p1;
wire   [0:0] and_ln582_fu_734_p2;
wire   [0:0] or_ln603_fu_802_p2;
wire   [47:0] select_ln603_fu_794_p3;
wire   [47:0] select_ln603_1_fu_808_p3;
wire   [0:0] or_ln603_1_fu_816_p2;
wire   [31:0] add_ln39_fu_854_p2;
wire   [28:0] trunc_ln_fu_859_p4;
wire   [0:0] icmp_ln39_fu_849_p2;
wire   [28:0] add_ln39_1_fu_869_p2;
wire   [28:0] total_bytes_to_send_fu_875_p3;
wire   [31:0] p_op_fu_898_p2;
wire   [31:0] smax1266_neg_fu_903_p3;
wire   [31:0] sub_ln53_fu_893_p2;
wire   [31:0] shl_ln83_fu_916_p2;
wire  signed [48:0] rhs_V_fu_937_p1;
wire   [0:0] empty_fu_953_p2;
wire   [31:0] add_ln86_fu_947_p2;
wire   [31:0] smax_fu_958_p3;
wire   [31:0] sub_ln86_fu_965_p2;
wire   [0:0] empty_20_fu_971_p2;
wire   [31:0] umax_fu_976_p3;
wire   [47:0] grp_fu_558_p2;
wire   [42:0] trunc_ln851_fu_1029_p1;
wire   [4:0] ret_V_1_fu_1019_p4;
wire   [0:0] icmp_ln851_fu_1033_p2;
wire   [4:0] ret_V_2_fu_1039_p2;
wire   [4:0] select_ln851_fu_1045_p3;
wire   [47:0] tmp_V_fu_1066_p2;
reg   [47:0] p_Result_s_fu_1077_p4;
wire   [63:0] p_Result_66_fu_1087_p3;
reg   [63:0] tmp_fu_1095_p3;
wire   [31:0] l_fu_1103_p1;
wire   [31:0] lsb_index_fu_1113_p2;
wire   [30:0] tmp_42_fu_1119_p4;
wire   [5:0] trunc_ln897_fu_1135_p1;
wire   [5:0] sub_ln897_fu_1139_p2;
wire   [47:0] zext_ln897_fu_1145_p1;
wire   [47:0] lshr_ln897_fu_1149_p2;
wire   [47:0] p_Result_7_fu_1155_p2;
wire   [0:0] icmp_ln897_fu_1129_p2;
wire   [0:0] icmp_ln897_1_fu_1161_p2;
wire   [0:0] tmp_43_fu_1173_p3;
wire   [0:0] p_Result_5_fu_1187_p3;
wire   [0:0] xor_ln899_fu_1181_p2;
wire   [0:0] and_ln899_fu_1195_p2;
wire   [0:0] a_fu_1167_p2;
wire   [0:0] or_ln899_11_fu_1201_p2;
wire   [31:0] add_ln908_fu_1228_p2;
wire   [47:0] zext_ln908_fu_1233_p1;
wire   [47:0] lshr_ln908_fu_1237_p2;
wire   [31:0] sub_ln908_fu_1246_p2;
wire   [63:0] m_fu_1225_p1;
wire   [63:0] zext_ln908_1_fu_1251_p1;
wire   [63:0] zext_ln908_2_fu_1242_p1;
wire   [63:0] shl_ln908_fu_1255_p2;
wire   [63:0] zext_ln911_fu_1268_p1;
wire   [63:0] m_1_fu_1261_p3;
wire   [63:0] m_2_fu_1271_p2;
wire   [62:0] m_s_fu_1277_p4;
wire   [0:0] tmp_44_fu_1291_p3;
wire   [10:0] sub_ln915_fu_1307_p2;
wire   [10:0] select_ln915_fu_1299_p3;
wire   [10:0] add_ln915_fu_1312_p2;
wire   [63:0] m_112_fu_1287_p1;
wire   [11:0] tmp_13_fu_1318_p3;
wire   [63:0] p_Result_67_fu_1325_p5;
wire   [51:0] trunc_ln5_fu_1342_p4;
wire   [0:0] or_ln924_fu_1364_p2;
wire   [0:0] grp_fu_456_p2;
wire   [47:0] add_ln703_fu_1381_p2;
wire   [47:0] shl_ln_fu_1374_p3;
wire   [0:0] and_ln924_fu_1368_p2;
wire   [0:0] xor_ln885_fu_1392_p2;
wire   [0:0] and_ln924_1_fu_1397_p2;
wire   [47:0] x_new_V_3_fu_1386_p2;
wire   [47:0] select_ln924_fu_1403_p3;
wire   [47:0] tmp_V_4_fu_1425_p2;
reg   [47:0] p_Result_2_fu_1436_p4;
wire   [63:0] p_Result_69_fu_1446_p3;
reg   [63:0] tmp_2_fu_1454_p3;
wire   [31:0] l_1_fu_1462_p1;
wire   [31:0] lsb_index_1_fu_1472_p2;
wire   [30:0] tmp_46_fu_1478_p4;
wire   [5:0] trunc_ln897_1_fu_1494_p1;
wire   [5:0] sub_ln897_1_fu_1498_p2;
wire   [47:0] zext_ln897_1_fu_1504_p1;
wire   [47:0] lshr_ln897_1_fu_1508_p2;
wire   [47:0] p_Result_15_fu_1514_p2;
wire   [0:0] icmp_ln897_2_fu_1488_p2;
wire   [0:0] icmp_ln897_3_fu_1520_p2;
wire   [0:0] tmp_47_fu_1532_p3;
wire   [0:0] p_Result_9_fu_1546_p3;
wire   [0:0] xor_ln899_1_fu_1540_p2;
wire   [0:0] and_ln899_1_fu_1554_p2;
wire   [0:0] a_1_fu_1526_p2;
wire   [0:0] or_ln899_fu_1560_p2;
wire   [31:0] add_ln908_1_fu_1587_p2;
wire   [47:0] zext_ln908_4_fu_1592_p1;
wire   [47:0] lshr_ln908_1_fu_1596_p2;
wire   [31:0] sub_ln908_1_fu_1605_p2;
wire   [63:0] m_14_fu_1584_p1;
wire   [63:0] zext_ln908_3_fu_1610_p1;
wire   [63:0] zext_ln908_6_fu_1601_p1;
wire   [63:0] shl_ln908_1_fu_1614_p2;
wire   [63:0] zext_ln911_1_fu_1627_p1;
wire   [63:0] m_19_fu_1620_p3;
wire   [63:0] m_24_fu_1630_p2;
wire   [62:0] m_3_fu_1636_p4;
wire   [0:0] tmp_48_fu_1650_p3;
wire   [10:0] sub_ln915_1_fu_1666_p2;
wire   [10:0] select_ln915_1_fu_1658_p3;
wire   [10:0] add_ln915_1_fu_1671_p2;
wire   [63:0] m_113_fu_1646_p1;
wire   [11:0] tmp_15_fu_1677_p3;
wire   [63:0] p_Result_70_fu_1684_p5;
wire   [51:0] trunc_ln924_1_fu_1701_p4;
wire   [0:0] or_ln924_1_fu_1723_p2;
wire   [0:0] and_ln924_2_fu_1727_p2;
wire   [0:0] icmp_ln885_1_fu_1739_p2;
wire   [0:0] xor_ln924_fu_1733_p2;
wire   [0:0] and_ln924_3_fu_1744_p2;
wire  signed [47:0] x_log_iter0_V_fu_1750_p3;
wire   [42:0] trunc_ln851_1_fu_1806_p1;
wire   [4:0] ret_V_4_fu_1796_p4;
wire   [0:0] icmp_ln851_1_fu_1810_p2;
wire   [4:0] ret_V_5_fu_1816_p2;
wire   [4:0] select_ln851_1_fu_1822_p3;
wire   [47:0] tmp_V_7_fu_1843_p2;
reg   [47:0] p_Result_19_fu_1854_p4;
wire   [63:0] p_Result_71_fu_1864_p3;
reg   [63:0] tmp_3_fu_1872_p3;
wire   [31:0] l_2_fu_1880_p1;
wire   [31:0] lsb_index_2_fu_1890_p2;
wire   [30:0] tmp_51_fu_1896_p4;
wire   [5:0] trunc_ln897_2_fu_1912_p1;
wire   [5:0] sub_ln897_2_fu_1916_p2;
wire   [47:0] zext_ln897_2_fu_1922_p1;
wire   [47:0] lshr_ln897_2_fu_1926_p2;
wire   [47:0] p_Result_21_fu_1932_p2;
wire   [0:0] icmp_ln897_4_fu_1906_p2;
wire   [0:0] icmp_ln897_5_fu_1938_p2;
wire   [0:0] tmp_52_fu_1950_p3;
wire   [0:0] p_Result_23_fu_1964_p3;
wire   [0:0] xor_ln899_2_fu_1958_p2;
wire   [0:0] and_ln899_2_fu_1972_p2;
wire   [0:0] a_2_fu_1944_p2;
wire   [0:0] or_ln899_12_fu_1978_p2;
wire   [31:0] add_ln908_2_fu_2005_p2;
wire   [47:0] zext_ln908_8_fu_2010_p1;
wire   [47:0] lshr_ln908_2_fu_2014_p2;
wire   [31:0] sub_ln908_2_fu_2023_p2;
wire   [63:0] m_39_fu_2002_p1;
wire   [63:0] zext_ln908_5_fu_2028_p1;
wire   [63:0] zext_ln908_10_fu_2019_p1;
wire   [63:0] shl_ln908_2_fu_2032_p2;
wire   [63:0] zext_ln911_2_fu_2045_p1;
wire   [63:0] m_44_fu_2038_p3;
wire   [63:0] m_49_fu_2048_p2;
wire   [62:0] m_8_fu_2054_p4;
wire   [0:0] tmp_53_fu_2068_p3;
wire   [10:0] sub_ln915_2_fu_2084_p2;
wire   [10:0] select_ln915_2_fu_2076_p3;
wire   [10:0] add_ln915_2_fu_2089_p2;
wire   [63:0] m_114_fu_2064_p1;
wire   [11:0] tmp_17_fu_2095_p3;
wire   [63:0] p_Result_72_fu_2102_p5;
wire   [51:0] trunc_ln924_2_fu_2119_p4;
wire   [0:0] or_ln924_2_fu_2141_p2;
wire   [47:0] add_ln703_1_fu_2158_p2;
wire   [47:0] shl_ln703_1_fu_2151_p3;
wire   [0:0] and_ln924_4_fu_2145_p2;
wire   [0:0] xor_ln885_1_fu_2169_p2;
wire   [0:0] and_ln924_5_fu_2174_p2;
wire   [47:0] x_new_V_7_fu_2163_p2;
wire   [47:0] select_ln924_2_fu_2180_p3;
wire   [47:0] tmp_V_10_fu_2202_p2;
reg   [47:0] p_Result_30_fu_2213_p4;
wire   [63:0] p_Result_74_fu_2223_p3;
reg   [63:0] tmp_4_fu_2231_p3;
wire   [31:0] l_3_fu_2239_p1;
wire   [31:0] lsb_index_3_fu_2249_p2;
wire   [30:0] tmp_55_fu_2255_p4;
wire   [5:0] trunc_ln897_3_fu_2271_p1;
wire   [5:0] sub_ln897_3_fu_2275_p2;
wire   [47:0] zext_ln897_3_fu_2281_p1;
wire   [47:0] lshr_ln897_3_fu_2285_p2;
wire   [47:0] p_Result_33_fu_2291_p2;
wire   [0:0] icmp_ln897_6_fu_2265_p2;
wire   [0:0] icmp_ln897_7_fu_2297_p2;
wire   [0:0] tmp_56_fu_2309_p3;
wire   [0:0] p_Result_35_fu_2323_p3;
wire   [0:0] xor_ln899_3_fu_2317_p2;
wire   [0:0] and_ln899_3_fu_2331_p2;
wire   [0:0] a_3_fu_2303_p2;
wire   [0:0] or_ln899_13_fu_2337_p2;
wire   [31:0] add_ln908_3_fu_2364_p2;
wire   [47:0] zext_ln908_12_fu_2369_p1;
wire   [47:0] lshr_ln908_3_fu_2373_p2;
wire   [31:0] sub_ln908_3_fu_2382_p2;
wire   [63:0] m_59_fu_2361_p1;
wire   [63:0] zext_ln908_7_fu_2387_p1;
wire   [63:0] zext_ln908_14_fu_2378_p1;
wire   [63:0] shl_ln908_3_fu_2391_p2;
wire   [63:0] zext_ln911_3_fu_2404_p1;
wire   [63:0] m_60_fu_2397_p3;
wire   [63:0] m_61_fu_2407_p2;
wire   [62:0] m_4_fu_2413_p4;
wire   [0:0] tmp_57_fu_2427_p3;
wire   [10:0] sub_ln915_3_fu_2443_p2;
wire   [10:0] select_ln915_3_fu_2435_p3;
wire   [10:0] add_ln915_3_fu_2448_p2;
wire   [63:0] m_115_fu_2423_p1;
wire   [11:0] tmp_19_fu_2454_p3;
wire   [63:0] p_Result_75_fu_2461_p5;
wire   [51:0] trunc_ln924_3_fu_2478_p4;
wire   [0:0] or_ln924_3_fu_2500_p2;
wire   [0:0] and_ln924_6_fu_2504_p2;
wire   [0:0] icmp_ln885_3_fu_2516_p2;
wire   [0:0] xor_ln924_1_fu_2510_p2;
wire   [0:0] and_ln924_7_fu_2521_p2;
wire  signed [47:0] x_log_iter1_V_fu_2527_p3;
wire  signed [48:0] lhs_V_fu_2534_p1;
wire   [48:0] ret_V_6_fu_2538_p2;
wire   [48:0] ret_V_7_fu_2548_p2;
wire  signed [49:0] sext_ln1116_2_fu_2544_p1;
wire  signed [49:0] sext_ln1116_3_fu_2553_p1;
wire   [0:0] grp_fu_542_p2;
wire   [4:0] grp_fu_548_p2;
wire   [0:0] p_Result_37_fu_2592_p3;
wire   [4:0] select_ln851_2_fu_2600_p3;
wire   [4:0] select_ln850_fu_2608_p3;
wire   [47:0] tmp1_V_fu_2582_p4;
wire   [47:0] shl_ln703_2_fu_2616_p3;
wire   [42:0] trunc_ln851_2_fu_2664_p1;
wire   [4:0] ret_V_11_fu_2654_p4;
wire   [0:0] icmp_ln851_3_fu_2668_p2;
wire   [4:0] ret_V_12_fu_2674_p2;
wire   [4:0] select_ln851_3_fu_2680_p3;
wire   [47:0] tmp_V_16_fu_2701_p2;
reg   [47:0] p_Result_8_fu_2712_p4;
wire   [63:0] p_Result_79_fu_2722_p3;
reg   [63:0] tmp_6_fu_2730_p3;
wire   [31:0] l_5_fu_2738_p1;
wire   [31:0] lsb_index_5_fu_2748_p2;
wire   [30:0] tmp_65_fu_2754_p4;
wire   [5:0] trunc_ln897_5_fu_2770_p1;
wire   [5:0] sub_ln897_5_fu_2774_p2;
wire   [47:0] zext_ln897_5_fu_2780_p1;
wire   [47:0] lshr_ln897_5_fu_2784_p2;
wire   [47:0] p_Result_43_fu_2790_p2;
wire   [0:0] icmp_ln897_10_fu_2764_p2;
wire   [0:0] icmp_ln897_11_fu_2796_p2;
wire   [0:0] tmp_66_fu_2808_p3;
wire   [0:0] p_Result_12_fu_2822_p3;
wire   [0:0] xor_ln899_5_fu_2816_p2;
wire   [0:0] and_ln899_5_fu_2830_p2;
wire   [0:0] a_5_fu_2802_p2;
wire   [0:0] or_ln899_15_fu_2836_p2;
wire   [31:0] add_ln908_5_fu_2863_p2;
wire   [47:0] zext_ln908_20_fu_2868_p1;
wire   [47:0] lshr_ln908_5_fu_2872_p2;
wire   [31:0] sub_ln908_5_fu_2881_p2;
wire   [63:0] m_77_fu_2860_p1;
wire   [63:0] zext_ln908_11_fu_2886_p1;
wire   [63:0] zext_ln908_22_fu_2877_p1;
wire   [63:0] shl_ln908_5_fu_2890_p2;
wire   [63:0] zext_ln911_5_fu_2903_p1;
wire   [63:0] m_78_fu_2896_p3;
wire   [63:0] m_79_fu_2906_p2;
wire   [62:0] m_6_fu_2912_p4;
wire   [0:0] tmp_67_fu_2926_p3;
wire   [10:0] sub_ln915_5_fu_2942_p2;
wire   [10:0] select_ln915_5_fu_2934_p3;
wire   [10:0] add_ln915_5_fu_2947_p2;
wire   [63:0] m_117_fu_2922_p1;
wire   [11:0] tmp_23_fu_2953_p3;
wire   [63:0] p_Result_80_fu_2960_p5;
wire   [51:0] trunc_ln924_5_fu_2977_p4;
wire   [0:0] or_ln924_5_fu_2999_p2;
wire   [47:0] add_ln703_3_fu_3016_p2;
wire   [47:0] shl_ln703_3_fu_3009_p3;
wire   [0:0] and_ln924_10_fu_3003_p2;
wire   [0:0] xor_ln885_2_fu_3027_p2;
wire   [0:0] and_ln924_11_fu_3032_p2;
wire   [47:0] x_new_V_11_fu_3021_p2;
wire   [47:0] select_ln924_4_fu_3038_p3;
wire   [47:0] tmp_V_19_fu_3060_p2;
reg   [47:0] p_Result_14_fu_3071_p4;
wire   [63:0] p_Result_82_fu_3081_p3;
reg   [63:0] tmp_7_fu_3089_p3;
wire   [31:0] l_6_fu_3097_p1;
wire   [31:0] lsb_index_6_fu_3107_p2;
wire   [30:0] tmp_69_fu_3113_p4;
wire   [5:0] trunc_ln897_6_fu_3129_p1;
wire   [5:0] sub_ln897_6_fu_3133_p2;
wire   [47:0] zext_ln897_6_fu_3139_p1;
wire   [47:0] lshr_ln897_6_fu_3143_p2;
wire   [47:0] p_Result_47_fu_3149_p2;
wire   [0:0] icmp_ln897_12_fu_3123_p2;
wire   [0:0] icmp_ln897_13_fu_3155_p2;
wire   [0:0] tmp_70_fu_3167_p3;
wire   [0:0] p_Result_17_fu_3181_p3;
wire   [0:0] xor_ln899_6_fu_3175_p2;
wire   [0:0] and_ln899_6_fu_3189_p2;
wire   [0:0] a_6_fu_3161_p2;
wire   [0:0] or_ln899_16_fu_3195_p2;
wire   [31:0] add_ln908_6_fu_3222_p2;
wire   [47:0] zext_ln908_24_fu_3227_p1;
wire   [47:0] lshr_ln908_6_fu_3231_p2;
wire   [31:0] sub_ln908_6_fu_3240_p2;
wire   [63:0] m_82_fu_3219_p1;
wire   [63:0] zext_ln908_13_fu_3245_p1;
wire   [63:0] zext_ln908_25_fu_3236_p1;
wire   [63:0] shl_ln908_6_fu_3249_p2;
wire   [63:0] zext_ln911_6_fu_3262_p1;
wire   [63:0] m_83_fu_3255_p3;
wire   [63:0] m_84_fu_3265_p2;
wire   [62:0] m_7_fu_3271_p4;
wire   [0:0] tmp_71_fu_3285_p3;
wire   [10:0] sub_ln915_6_fu_3301_p2;
wire   [10:0] select_ln915_6_fu_3293_p3;
wire   [10:0] add_ln915_6_fu_3306_p2;
wire   [63:0] m_118_fu_3281_p1;
wire   [11:0] tmp_25_fu_3312_p3;
wire   [63:0] p_Result_83_fu_3319_p5;
wire   [51:0] trunc_ln924_6_fu_3336_p4;
wire   [0:0] or_ln924_6_fu_3358_p2;
wire   [0:0] and_ln924_12_fu_3362_p2;
wire   [0:0] icmp_ln885_6_fu_3374_p2;
wire   [0:0] xor_ln924_3_fu_3368_p2;
wire   [0:0] and_ln924_13_fu_3379_p2;
wire  signed [47:0] x_log_iter2_V_fu_3385_p3;
wire   [42:0] trunc_ln851_3_fu_3441_p1;
wire   [4:0] ret_V_14_fu_3431_p4;
wire   [0:0] icmp_ln851_4_fu_3445_p2;
wire   [4:0] ret_V_15_fu_3451_p2;
wire   [4:0] select_ln851_4_fu_3457_p3;
wire   [47:0] tmp_V_22_fu_3478_p2;
reg   [47:0] p_Result_20_fu_3489_p4;
wire   [63:0] p_Result_84_fu_3499_p3;
reg   [63:0] tmp_8_fu_3507_p3;
wire   [31:0] l_7_fu_3515_p1;
wire   [31:0] lsb_index_7_fu_3525_p2;
wire   [30:0] tmp_74_fu_3531_p4;
wire   [5:0] trunc_ln897_7_fu_3547_p1;
wire   [5:0] sub_ln897_7_fu_3551_p2;
wire   [47:0] zext_ln897_7_fu_3557_p1;
wire   [47:0] lshr_ln897_7_fu_3561_p2;
wire   [47:0] p_Result_50_fu_3567_p2;
wire   [0:0] icmp_ln897_14_fu_3541_p2;
wire   [0:0] icmp_ln897_15_fu_3573_p2;
wire   [0:0] tmp_75_fu_3585_p3;
wire   [0:0] p_Result_24_fu_3599_p3;
wire   [0:0] xor_ln899_7_fu_3593_p2;
wire   [0:0] and_ln899_7_fu_3607_p2;
wire   [0:0] a_7_fu_3579_p2;
wire   [0:0] or_ln899_17_fu_3613_p2;
wire   [31:0] add_ln908_7_fu_3640_p2;
wire   [47:0] zext_ln908_26_fu_3645_p1;
wire   [47:0] lshr_ln908_7_fu_3649_p2;
wire   [31:0] sub_ln908_7_fu_3658_p2;
wire   [63:0] m_87_fu_3637_p1;
wire   [63:0] zext_ln908_15_fu_3663_p1;
wire   [63:0] zext_ln908_27_fu_3654_p1;
wire   [63:0] shl_ln908_7_fu_3667_p2;
wire   [63:0] zext_ln911_7_fu_3680_p1;
wire   [63:0] m_88_fu_3673_p3;
wire   [63:0] m_89_fu_3683_p2;
wire   [62:0] m_10_fu_3689_p4;
wire   [0:0] tmp_76_fu_3703_p3;
wire   [10:0] sub_ln915_7_fu_3719_p2;
wire   [10:0] select_ln915_7_fu_3711_p3;
wire   [10:0] add_ln915_7_fu_3724_p2;
wire   [63:0] m_119_fu_3699_p1;
wire   [11:0] tmp_27_fu_3730_p3;
wire   [63:0] p_Result_85_fu_3737_p5;
wire   [51:0] trunc_ln924_7_fu_3754_p4;
wire   [0:0] or_ln924_7_fu_3776_p2;
wire   [47:0] add_ln703_4_fu_3793_p2;
wire   [47:0] shl_ln703_4_fu_3786_p3;
wire   [0:0] and_ln924_14_fu_3780_p2;
wire   [0:0] xor_ln885_3_fu_3804_p2;
wire   [0:0] and_ln924_15_fu_3809_p2;
wire   [47:0] x_new_V_15_fu_3798_p2;
wire   [47:0] select_ln924_6_fu_3815_p3;
wire   [47:0] tmp_V_25_fu_3837_p2;
reg   [47:0] p_Result_26_fu_3848_p4;
wire   [63:0] p_Result_87_fu_3858_p3;
reg   [63:0] tmp_9_fu_3866_p3;
wire   [31:0] l_8_fu_3874_p1;
wire   [31:0] lsb_index_8_fu_3884_p2;
wire   [30:0] tmp_78_fu_3890_p4;
wire   [5:0] trunc_ln897_8_fu_3906_p1;
wire   [5:0] sub_ln897_8_fu_3910_p2;
wire   [47:0] zext_ln897_8_fu_3916_p1;
wire   [47:0] lshr_ln897_8_fu_3920_p2;
wire   [47:0] p_Result_54_fu_3926_p2;
wire   [0:0] icmp_ln897_16_fu_3900_p2;
wire   [0:0] icmp_ln897_17_fu_3932_p2;
wire   [0:0] tmp_79_fu_3944_p3;
wire   [0:0] p_Result_29_fu_3958_p3;
wire   [0:0] xor_ln899_8_fu_3952_p2;
wire   [0:0] and_ln899_8_fu_3966_p2;
wire   [0:0] a_8_fu_3938_p2;
wire   [0:0] or_ln899_18_fu_3972_p2;
wire   [31:0] add_ln908_8_fu_3999_p2;
wire   [47:0] zext_ln908_28_fu_4004_p1;
wire   [47:0] lshr_ln908_8_fu_4008_p2;
wire   [31:0] sub_ln908_8_fu_4017_p2;
wire   [63:0] m_92_fu_3996_p1;
wire   [63:0] zext_ln908_17_fu_4022_p1;
wire   [63:0] zext_ln908_29_fu_4013_p1;
wire   [63:0] shl_ln908_8_fu_4026_p2;
wire   [63:0] zext_ln911_8_fu_4039_p1;
wire   [63:0] m_93_fu_4032_p3;
wire   [63:0] m_94_fu_4042_p2;
wire   [62:0] m_11_fu_4048_p4;
wire   [0:0] tmp_80_fu_4062_p3;
wire   [10:0] sub_ln915_8_fu_4078_p2;
wire   [10:0] select_ln915_8_fu_4070_p3;
wire   [10:0] add_ln915_8_fu_4083_p2;
wire   [63:0] m_120_fu_4058_p1;
wire   [11:0] tmp_29_fu_4089_p3;
wire   [63:0] p_Result_88_fu_4096_p5;
wire   [51:0] trunc_ln924_8_fu_4113_p4;
wire   [0:0] or_ln924_8_fu_4135_p2;
wire   [0:0] and_ln924_16_fu_4139_p2;
wire   [0:0] icmp_ln885_8_fu_4151_p2;
wire   [0:0] xor_ln924_4_fu_4145_p2;
wire   [0:0] and_ln924_17_fu_4156_p2;
wire  signed [47:0] x_log_iter3_V_fu_4162_p3;
wire  signed [48:0] lhs_V_3_fu_4169_p1;
wire   [48:0] ret_V_16_fu_4173_p2;
wire   [48:0] ret_V_17_fu_4183_p2;
wire  signed [49:0] sext_ln1116_6_fu_4179_p1;
wire  signed [49:0] sext_ln1116_7_fu_4188_p1;
wire   [0:0] p_Result_55_fu_4227_p3;
wire   [4:0] select_ln851_5_fu_4235_p3;
wire   [4:0] select_ln850_1_fu_4243_p3;
wire   [47:0] tmp2_V_fu_4217_p4;
wire   [47:0] shl_ln703_5_fu_4251_p3;
wire   [42:0] trunc_ln851_4_fu_4299_p1;
wire   [4:0] ret_V_21_fu_4289_p4;
wire   [0:0] icmp_ln851_6_fu_4303_p2;
wire   [4:0] ret_V_22_fu_4309_p2;
wire   [4:0] select_ln851_6_fu_4315_p3;
wire   [47:0] tmp_V_31_fu_4336_p2;
reg   [47:0] p_Result_41_fu_4347_p4;
wire   [63:0] p_Result_92_fu_4357_p3;
reg   [63:0] tmp_1_fu_4365_p3;
wire   [31:0] l_10_fu_4373_p1;
wire   [31:0] lsb_index_10_fu_4383_p2;
wire   [30:0] tmp_88_fu_4389_p4;
wire   [5:0] trunc_ln897_10_fu_4405_p1;
wire   [5:0] sub_ln897_10_fu_4409_p2;
wire   [47:0] zext_ln897_10_fu_4415_p1;
wire   [47:0] lshr_ln897_10_fu_4419_p2;
wire   [47:0] p_Result_59_fu_4425_p2;
wire   [0:0] icmp_ln897_20_fu_4399_p2;
wire   [0:0] icmp_ln897_21_fu_4431_p2;
wire   [0:0] tmp_89_fu_4443_p3;
wire   [0:0] p_Result_44_fu_4457_p3;
wire   [0:0] xor_ln899_10_fu_4451_p2;
wire   [0:0] and_ln899_10_fu_4465_p2;
wire   [0:0] a_10_fu_4437_p2;
wire   [0:0] or_ln899_20_fu_4471_p2;
wire   [31:0] add_ln908_10_fu_4498_p2;
wire   [47:0] zext_ln908_32_fu_4503_p1;
wire   [47:0] lshr_ln908_10_fu_4507_p2;
wire   [31:0] sub_ln908_10_fu_4516_p2;
wire   [63:0] m_102_fu_4495_p1;
wire   [63:0] zext_ln908_21_fu_4521_p1;
wire   [63:0] zext_ln908_33_fu_4512_p1;
wire   [63:0] shl_ln908_10_fu_4525_p2;
wire   [63:0] zext_ln911_10_fu_4538_p1;
wire   [63:0] m_103_fu_4531_p3;
wire   [63:0] m_104_fu_4541_p2;
wire   [62:0] m_13_fu_4547_p4;
wire   [0:0] tmp_90_fu_4561_p3;
wire   [10:0] sub_ln915_10_fu_4577_p2;
wire   [10:0] select_ln915_10_fu_4569_p3;
wire   [10:0] add_ln915_10_fu_4582_p2;
wire   [63:0] m_122_fu_4557_p1;
wire   [11:0] tmp_33_fu_4588_p3;
wire   [63:0] p_Result_93_fu_4595_p5;
wire   [51:0] trunc_ln924_s_fu_4612_p4;
wire   [0:0] or_ln924_10_fu_4634_p2;
wire   [47:0] add_ln703_6_fu_4651_p2;
wire   [47:0] shl_ln703_6_fu_4644_p3;
wire   [0:0] and_ln924_20_fu_4638_p2;
wire   [0:0] xor_ln885_4_fu_4662_p2;
wire   [0:0] and_ln924_21_fu_4667_p2;
wire   [47:0] x_new_V_19_fu_4656_p2;
wire   [47:0] select_ln924_8_fu_4673_p3;
wire   [47:0] tmp_V_13_fu_4708_p2;
reg   [47:0] p_Result_1_fu_4721_p4;
wire   [63:0] p_Result_77_fu_4731_p3;
reg   [63:0] tmp_5_fu_4739_p3;
wire   [31:0] l_4_fu_4747_p1;
wire   [31:0] lsb_index_4_fu_4757_p2;
wire   [30:0] tmp_60_fu_4763_p4;
wire   [5:0] trunc_ln897_4_fu_4779_p1;
wire   [5:0] sub_ln897_4_fu_4783_p2;
wire   [47:0] zext_ln897_4_fu_4789_p1;
wire   [47:0] lshr_ln897_4_fu_4793_p2;
wire   [47:0] p_Result_40_fu_4799_p2;
wire   [0:0] icmp_ln897_8_fu_4773_p2;
wire   [0:0] icmp_ln897_9_fu_4805_p2;
wire   [0:0] tmp_61_fu_4817_p3;
wire   [0:0] p_Result_4_fu_4831_p3;
wire   [0:0] xor_ln899_4_fu_4825_p2;
wire   [0:0] and_ln899_4_fu_4839_p2;
wire   [0:0] a_4_fu_4811_p2;
wire   [0:0] or_ln899_14_fu_4845_p2;
wire   [47:0] tmp_V_28_fu_4882_p2;
reg   [47:0] p_Result_34_fu_4895_p4;
wire   [63:0] p_Result_90_fu_4905_p3;
reg   [63:0] tmp_s_fu_4913_p3;
wire   [31:0] l_9_fu_4921_p1;
wire   [31:0] lsb_index_9_fu_4931_p2;
wire   [30:0] tmp_83_fu_4937_p4;
wire   [5:0] trunc_ln897_9_fu_4953_p1;
wire   [5:0] sub_ln897_9_fu_4957_p2;
wire   [47:0] zext_ln897_9_fu_4963_p1;
wire   [47:0] lshr_ln897_9_fu_4967_p2;
wire   [47:0] p_Result_57_fu_4973_p2;
wire   [0:0] icmp_ln897_18_fu_4947_p2;
wire   [0:0] icmp_ln897_19_fu_4979_p2;
wire   [0:0] tmp_84_fu_4991_p3;
wire   [0:0] p_Result_38_fu_5005_p3;
wire   [0:0] xor_ln899_9_fu_4999_p2;
wire   [0:0] and_ln899_9_fu_5013_p2;
wire   [0:0] a_9_fu_4985_p2;
wire   [0:0] or_ln899_19_fu_5019_p2;
wire   [47:0] tmp_V_34_fu_5043_p2;
reg   [47:0] p_Result_48_fu_5054_p4;
wire   [63:0] p_Result_95_fu_5064_p3;
reg   [63:0] tmp_10_fu_5072_p3;
wire   [31:0] l_11_fu_5080_p1;
wire   [31:0] lsb_index_11_fu_5090_p2;
wire   [30:0] tmp_92_fu_5096_p4;
wire   [5:0] trunc_ln897_11_fu_5112_p1;
wire   [5:0] sub_ln897_11_fu_5116_p2;
wire   [47:0] zext_ln897_11_fu_5122_p1;
wire   [47:0] lshr_ln897_11_fu_5126_p2;
wire   [47:0] p_Result_62_fu_5132_p2;
wire   [0:0] icmp_ln897_22_fu_5106_p2;
wire   [0:0] icmp_ln897_23_fu_5138_p2;
wire   [0:0] tmp_93_fu_5150_p3;
wire   [0:0] p_Result_52_fu_5164_p3;
wire   [0:0] xor_ln899_11_fu_5158_p2;
wire   [0:0] and_ln899_11_fu_5172_p2;
wire   [0:0] a_11_fu_5144_p2;
wire   [0:0] or_ln899_21_fu_5178_p2;
wire   [31:0] add_ln908_4_fu_5205_p2;
wire   [47:0] zext_ln908_16_fu_5210_p1;
wire   [47:0] lshr_ln908_4_fu_5214_p2;
wire   [31:0] sub_ln908_4_fu_5223_p2;
wire   [63:0] m_72_fu_5202_p1;
wire   [63:0] zext_ln908_9_fu_5228_p1;
wire   [63:0] zext_ln908_18_fu_5219_p1;
wire   [63:0] shl_ln908_4_fu_5232_p2;
wire   [63:0] zext_ln911_4_fu_5245_p1;
wire   [63:0] m_73_fu_5238_p3;
wire   [63:0] m_74_fu_5248_p2;
wire   [62:0] m_5_fu_5254_p4;
wire   [0:0] tmp_62_fu_5268_p3;
wire   [10:0] sub_ln915_4_fu_5284_p2;
wire   [10:0] select_ln915_4_fu_5276_p3;
wire   [10:0] add_ln915_4_fu_5289_p2;
wire   [63:0] m_116_fu_5264_p1;
wire   [11:0] tmp_21_fu_5295_p3;
wire   [63:0] p_Result_78_fu_5302_p5;
wire   [51:0] trunc_ln924_4_fu_5319_p4;
wire   [31:0] add_ln908_9_fu_5344_p2;
wire   [47:0] zext_ln908_30_fu_5349_p1;
wire   [47:0] lshr_ln908_9_fu_5353_p2;
wire   [31:0] sub_ln908_9_fu_5362_p2;
wire   [63:0] m_97_fu_5341_p1;
wire   [63:0] zext_ln908_19_fu_5367_p1;
wire   [63:0] zext_ln908_31_fu_5358_p1;
wire   [63:0] shl_ln908_9_fu_5371_p2;
wire   [63:0] zext_ln911_9_fu_5384_p1;
wire   [63:0] m_98_fu_5377_p3;
wire   [63:0] m_99_fu_5387_p2;
wire   [62:0] m_12_fu_5393_p4;
wire   [0:0] tmp_85_fu_5407_p3;
wire   [10:0] sub_ln915_9_fu_5423_p2;
wire   [10:0] select_ln915_9_fu_5415_p3;
wire   [10:0] add_ln915_9_fu_5428_p2;
wire   [63:0] m_121_fu_5403_p1;
wire   [11:0] tmp_31_fu_5434_p3;
wire   [63:0] p_Result_91_fu_5441_p5;
wire   [51:0] trunc_ln924_9_fu_5458_p4;
wire   [31:0] add_ln908_11_fu_5483_p2;
wire   [47:0] zext_ln908_34_fu_5488_p1;
wire   [47:0] lshr_ln908_11_fu_5492_p2;
wire   [31:0] sub_ln908_11_fu_5501_p2;
wire   [63:0] m_107_fu_5480_p1;
wire   [63:0] zext_ln908_23_fu_5506_p1;
wire   [63:0] zext_ln908_35_fu_5497_p1;
wire   [63:0] shl_ln908_11_fu_5510_p2;
wire   [63:0] zext_ln911_11_fu_5523_p1;
wire   [63:0] m_108_fu_5516_p3;
wire   [63:0] m_109_fu_5526_p2;
wire   [62:0] m_15_fu_5532_p4;
wire   [0:0] tmp_94_fu_5546_p3;
wire   [10:0] sub_ln915_11_fu_5562_p2;
wire   [10:0] select_ln915_11_fu_5554_p3;
wire   [10:0] add_ln915_11_fu_5567_p2;
wire   [63:0] m_123_fu_5542_p1;
wire   [11:0] tmp_35_fu_5573_p3;
wire   [63:0] p_Result_96_fu_5580_p5;
wire   [51:0] trunc_ln924_10_fu_5597_p4;
wire   [0:0] or_ln924_4_fu_5619_p2;
wire   [0:0] and_ln924_8_fu_5623_p2;
wire   [0:0] icmp_ln885_4_fu_5635_p2;
wire   [0:0] xor_ln924_2_fu_5629_p2;
wire   [0:0] or_ln924_9_fu_5646_p2;
wire   [0:0] grp_fu_462_p2;
wire   [0:0] and_ln924_18_fu_5650_p2;
wire   [0:0] icmp_ln885_9_fu_5662_p2;
wire   [0:0] xor_ln924_5_fu_5656_p2;
wire   [0:0] or_ln924_11_fu_5673_p2;
wire   [0:0] grp_fu_467_p2;
wire   [0:0] and_ln924_22_fu_5677_p2;
wire   [0:0] icmp_ln885_11_fu_5689_p2;
wire   [0:0] xor_ln924_6_fu_5683_p2;
wire   [0:0] and_ln924_23_fu_5694_p2;
wire   [0:0] and_ln924_19_fu_5667_p2;
wire   [31:0] trunc_ln565_2_fu_5711_p1;
wire   [0:0] and_ln924_9_fu_5640_p2;
wire   [31:0] trunc_ln565_3_fu_5722_p1;
wire   [31:0] I1_fu_5707_p1;
wire   [31:0] I3_fu_5725_p3;
wire   [31:0] xor_ln82_fu_5733_p2;
wire   [31:0] I2_fu_5714_p3;
wire   [31:0] combined_fu_5739_p2;
wire   [31:0] icmp_ln86_fu_5756_p0;
wire   [31:0] lshr_ln89_fu_5761_p2;
wire   [0:0] bit_V_fu_5766_p1;
wire   [63:0] p_Repl2_11_fu_5770_p1;
wire   [31:0] add_ln92_fu_5791_p1;
reg   [4:0] grp_fu_456_opcode;
reg    ap_block_state46;
reg    ap_block_state46_io;
reg   [45:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 46'd1;
#0 out_stream_V_data_V_1_sel_rd = 1'b0;
#0 out_stream_V_data_V_1_sel_wr = 1'b0;
#0 out_stream_V_data_V_1_state = 2'd0;
#0 out_stream_V_keep_V_1_sel_rd = 1'b0;
#0 out_stream_V_keep_V_1_state = 2'd0;
#0 out_stream_V_strb_V_1_sel_rd = 1'b0;
#0 out_stream_V_strb_V_1_state = 2'd0;
#0 out_stream_V_last_V_1_sel_rd = 1'b0;
#0 out_stream_V_last_V_1_sel_wr = 1'b0;
#0 out_stream_V_last_V_1_state = 2'd0;
end

prng_generator_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
prng_generator_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .seed(seed),
    .n_bits(n_bits),
    .num_bits(num_bits)
);

prng_generator_dcbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
prng_generator_dcbkb_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_456_p0),
    .din1(grp_fu_456_p1),
    .ce(1'b1),
    .opcode(grp_fu_456_opcode),
    .dout(grp_fu_456_p2)
);

prng_generator_dcbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
prng_generator_dcbkb_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_462_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_462_p2)
);

prng_generator_dcbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
prng_generator_dcbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_467_p0),
    .din1(64'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_467_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((out_stream_V_data_V_1_ack_out == 1'b1) & (out_stream_V_data_V_1_vld_out == 1'b1))) begin
            out_stream_V_data_V_1_sel_rd <= ~out_stream_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((out_stream_V_data_V_1_ack_in == 1'b1) & (out_stream_V_data_V_1_vld_in == 1'b1))) begin
            out_stream_V_data_V_1_sel_wr <= ~out_stream_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_data_V_1_state <= 2'd0;
    end else begin
        if ((((out_stream_V_data_V_1_state == 2'd2) & (out_stream_V_data_V_1_vld_in == 1'b0)) | ((out_stream_V_data_V_1_state == 2'd3) & (out_stream_V_data_V_1_vld_in == 1'b0) & (out_stream_V_data_V_1_ack_out == 1'b1)))) begin
            out_stream_V_data_V_1_state <= 2'd2;
        end else if ((((out_stream_V_data_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0) & (out_stream_V_data_V_1_vld_in == 1'b1)) | ((out_stream_V_data_V_1_state == 2'd1) & (out_stream_TREADY == 1'b0)))) begin
            out_stream_V_data_V_1_state <= 2'd1;
        end else if ((((out_stream_V_data_V_1_state == 2'd2) & (out_stream_V_data_V_1_vld_in == 1'b1)) | (~((out_stream_V_data_V_1_vld_in == 1'b0) & (out_stream_V_data_V_1_ack_out == 1'b1)) & ~((out_stream_TREADY == 1'b0) & (out_stream_V_data_V_1_vld_in == 1'b1)) & (out_stream_V_data_V_1_state == 2'd3)) | ((out_stream_V_data_V_1_state == 2'd1) & (out_stream_V_data_V_1_ack_out == 1'b1)))) begin
            out_stream_V_data_V_1_state <= 2'd3;
        end else begin
            out_stream_V_data_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((out_stream_V_keep_V_1_ack_out == 1'b1) & (out_stream_V_keep_V_1_vld_out == 1'b1))) begin
            out_stream_V_keep_V_1_sel_rd <= ~out_stream_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_keep_V_1_state <= 2'd0;
    end else begin
        if ((((out_stream_V_keep_V_1_state == 2'd2) & (out_stream_V_keep_V_1_vld_in == 1'b0)) | ((out_stream_V_keep_V_1_state == 2'd3) & (out_stream_V_keep_V_1_vld_in == 1'b0) & (out_stream_V_keep_V_1_ack_out == 1'b1)))) begin
            out_stream_V_keep_V_1_state <= 2'd2;
        end else if ((((out_stream_V_keep_V_1_state == 2'd1) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_keep_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0) & (out_stream_V_keep_V_1_vld_in == 1'b1)))) begin
            out_stream_V_keep_V_1_state <= 2'd1;
        end else if (((~((out_stream_V_keep_V_1_vld_in == 1'b0) & (out_stream_V_keep_V_1_ack_out == 1'b1)) & ~((out_stream_TREADY == 1'b0) & (out_stream_V_keep_V_1_vld_in == 1'b1)) & (out_stream_V_keep_V_1_state == 2'd3)) | ((out_stream_V_keep_V_1_state == 2'd1) & (out_stream_V_keep_V_1_ack_out == 1'b1)) | ((out_stream_V_keep_V_1_state == 2'd2) & (out_stream_V_keep_V_1_vld_in == 1'b1)))) begin
            out_stream_V_keep_V_1_state <= 2'd3;
        end else begin
            out_stream_V_keep_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((out_stream_V_last_V_1_ack_out == 1'b1) & (out_stream_V_last_V_1_vld_out == 1'b1))) begin
            out_stream_V_last_V_1_sel_rd <= ~out_stream_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((out_stream_V_last_V_1_ack_in == 1'b1) & (out_stream_V_last_V_1_vld_in == 1'b1))) begin
            out_stream_V_last_V_1_sel_wr <= ~out_stream_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_last_V_1_state <= 2'd0;
    end else begin
        if ((((out_stream_V_last_V_1_state == 2'd2) & (out_stream_V_last_V_1_vld_in == 1'b0)) | ((out_stream_V_last_V_1_state == 2'd3) & (out_stream_V_last_V_1_vld_in == 1'b0) & (out_stream_V_last_V_1_ack_out == 1'b1)))) begin
            out_stream_V_last_V_1_state <= 2'd2;
        end else if ((((out_stream_V_last_V_1_state == 2'd1) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_last_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0) & (out_stream_V_last_V_1_vld_in == 1'b1)))) begin
            out_stream_V_last_V_1_state <= 2'd1;
        end else if (((~((out_stream_V_last_V_1_vld_in == 1'b0) & (out_stream_V_last_V_1_ack_out == 1'b1)) & ~((out_stream_TREADY == 1'b0) & (out_stream_V_last_V_1_vld_in == 1'b1)) & (out_stream_V_last_V_1_state == 2'd3)) | ((out_stream_V_last_V_1_state == 2'd1) & (out_stream_V_last_V_1_ack_out == 1'b1)) | ((out_stream_V_last_V_1_state == 2'd2) & (out_stream_V_last_V_1_vld_in == 1'b1)))) begin
            out_stream_V_last_V_1_state <= 2'd3;
        end else begin
            out_stream_V_last_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_strb_V_1_sel_rd <= 1'b0;
    end else begin
        if (((out_stream_V_strb_V_1_ack_out == 1'b1) & (out_stream_V_strb_V_1_vld_out == 1'b1))) begin
            out_stream_V_strb_V_1_sel_rd <= ~out_stream_V_strb_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        out_stream_V_strb_V_1_state <= 2'd0;
    end else begin
        if ((((out_stream_V_strb_V_1_state == 2'd2) & (out_stream_V_strb_V_1_vld_in == 1'b0)) | ((out_stream_V_strb_V_1_state == 2'd3) & (out_stream_V_strb_V_1_vld_in == 1'b0) & (out_stream_V_strb_V_1_ack_out == 1'b1)))) begin
            out_stream_V_strb_V_1_state <= 2'd2;
        end else if ((((out_stream_V_strb_V_1_state == 2'd1) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_strb_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0) & (out_stream_V_strb_V_1_vld_in == 1'b1)))) begin
            out_stream_V_strb_V_1_state <= 2'd1;
        end else if (((~((out_stream_V_strb_V_1_vld_in == 1'b0) & (out_stream_V_strb_V_1_ack_out == 1'b1)) & ~((out_stream_TREADY == 1'b0) & (out_stream_V_strb_V_1_vld_in == 1'b1)) & (out_stream_V_strb_V_1_state == 2'd3)) | ((out_stream_V_strb_V_1_state == 2'd1) & (out_stream_V_strb_V_1_ack_out == 1'b1)) | ((out_stream_V_strb_V_1_state == 2'd2) & (out_stream_V_strb_V_1_vld_in == 1'b1)))) begin
            out_stream_V_strb_V_1_state <= 2'd3;
        end else begin
            out_stream_V_strb_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45))) begin
        b_0_in_reg_285 <= b_reg_6737;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        b_0_in_reg_285 <= n_bits_read_reg_5850;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (tmp_96_fu_5797_p3 == 1'd0) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        bvh_d_index_fu_206 <= bit_pos_fu_5785_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state44_io) & (tmp_96_fu_5797_p3 == 1'd1) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        bvh_d_index_fu_206 <= 32'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (tmp_96_fu_5797_p3 == 1'd1) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        bytes_sent_1_fu_210 <= grp_fu_492_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        bytes_sent_1_fu_210 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (icmp_ln86_fu_5756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        p_Val2_1_reg_254 <= x_log_iter4_V_reg_6727;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_1_reg_254 <= select_ln603_3_fu_887_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45))) begin
        reg_275 <= add_ln92_reg_6750;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        reg_275 <= total_bits_0_reg_263;
    end else if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln53_fu_927_p2 == 1'd1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_275 <= grp_fu_295_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (tmp_96_fu_5797_p3 == 1'd0) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        tmp_data_V_fu_214 <= p_Result_97_fu_5774_p4;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_state44_io) & (tmp_96_fu_5797_p3 == 1'd1) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        tmp_data_V_fu_214 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (icmp_ln86_fu_5756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        total_bits_0_reg_263 <= total_bits_reg_5902;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        total_bits_0_reg_263 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_ln1192_4_reg_6475 <= add_ln1192_4_fu_4192_p2;
        r_V_8_reg_408 <= grp_fu_295_p2;
        ret_V_20_reg_6481 <= ret_V_20_fu_4203_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln1192_reg_6190 <= add_ln1192_fu_2557_p2;
        r_V_4_reg_333 <= grp_fu_295_p2;
        ret_V_10_reg_6196 <= ret_V_10_fu_2568_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln53_reg_5883 <= add_ln53_fu_910_p2;
        mask_reg_5889 <= mask_fu_921_p2;
        zext_ln39_reg_5873[28 : 0] <= zext_ln39_fu_883_p1[28 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        add_ln92_reg_6750 <= add_ln92_fu_5791_p2;
        tmp_96_reg_6755 <= bit_pos_fu_5785_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state44_io) & (1'b1 == ap_CS_fsm_state44))) begin
        b_reg_6737 <= b_fu_5750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_927_p2 == 1'd0) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln109_reg_5908 <= icmp_ln109_fu_989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        icmp_ln885_10_reg_6517 <= icmp_ln885_10_fu_4331_p2;
        icmp_ln908_10_reg_6540 <= icmp_ln908_10_fu_4485_p2;
        or_ln899_s_reg_6535[0] <= or_ln899_s_fu_4477_p3[0];
        sub_ln894_10_reg_6529 <= sub_ln894_10_fu_4377_p2;
        tmp_V_52_reg_6523 <= tmp_V_52_fu_4341_p3;
        trunc_ln893_10_reg_6545 <= trunc_ln893_10_fu_4491_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        icmp_ln885_2_reg_6086 <= icmp_ln885_2_fu_1838_p2;
        icmp_ln908_2_reg_6109 <= icmp_ln908_2_fu_1992_p2;
        or_ln899_2_reg_6104[0] <= or_ln899_2_fu_1984_p3[0];
        sub_ln894_2_reg_6098 <= sub_ln894_2_fu_1884_p2;
        tmp_V_39_reg_6092 <= tmp_V_39_fu_1848_p3;
        trunc_ln893_2_reg_6114 <= trunc_ln893_2_fu_1998_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        icmp_ln885_5_reg_6232 <= icmp_ln885_5_fu_2696_p2;
        icmp_ln908_5_reg_6255 <= icmp_ln908_5_fu_2850_p2;
        or_ln899_5_reg_6250[0] <= or_ln899_5_fu_2842_p3[0];
        sub_ln894_5_reg_6244 <= sub_ln894_5_fu_2742_p2;
        tmp_V_44_reg_6238 <= tmp_V_44_fu_2706_p3;
        trunc_ln893_5_reg_6260 <= trunc_ln893_5_fu_2856_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        icmp_ln885_7_reg_6371 <= icmp_ln885_7_fu_3473_p2;
        icmp_ln908_7_reg_6394 <= icmp_ln908_7_fu_3627_p2;
        or_ln899_7_reg_6389[0] <= or_ln899_7_fu_3619_p3[0];
        sub_ln894_7_reg_6383 <= sub_ln894_7_fu_3519_p2;
        tmp_V_47_reg_6377 <= tmp_V_47_fu_3483_p3;
        trunc_ln893_7_reg_6399 <= trunc_ln893_7_fu_3633_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln885_reg_5947 <= icmp_ln885_fu_1061_p2;
        icmp_ln908_reg_5970 <= icmp_ln908_fu_1215_p2;
        or_ln_reg_5965[0] <= or_ln_fu_1207_p3[0];
        sub_ln894_reg_5959 <= sub_ln894_fu_1107_p2;
        tmp_V_36_reg_5953 <= tmp_V_36_fu_1071_p3;
        trunc_ln893_reg_5975 <= trunc_ln893_fu_1221_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        icmp_ln908_11_reg_6672 <= icmp_ln908_11_fu_5192_p2;
        icmp_ln908_4_reg_6607 <= icmp_ln908_4_fu_4859_p2;
        icmp_ln908_9_reg_6645 <= icmp_ln908_9_fu_5033_p2;
        or_ln899_10_reg_6667[0] <= or_ln899_10_fu_5184_p3[0];
        or_ln899_4_reg_6602[0] <= or_ln899_4_fu_4851_p3[0];
        or_ln899_9_reg_6640[0] <= or_ln899_9_fu_5025_p3[0];
        p_Result_76_reg_6585 <= tmp_V_42_fu_4695_p2[32'd47];
        p_Result_89_reg_6623 <= tmp_V_50_fu_4869_p2[32'd47];
        sub_ln894_11_reg_6661 <= sub_ln894_11_fu_5084_p2;
        sub_ln894_4_reg_6596 <= sub_ln894_4_fu_4751_p2;
        sub_ln894_9_reg_6634 <= sub_ln894_9_fu_4925_p2;
        tmp_V_42_reg_6579 <= tmp_V_42_fu_4695_p2;
        tmp_V_43_reg_6590 <= tmp_V_43_fu_4713_p3;
        tmp_V_50_reg_6617 <= tmp_V_50_fu_4869_p2;
        tmp_V_51_reg_6628 <= tmp_V_51_fu_4887_p3;
        tmp_V_54_reg_6655 <= tmp_V_54_fu_5048_p3;
        trunc_ln893_11_reg_6677 <= trunc_ln893_11_fu_5198_p1;
        trunc_ln893_4_reg_6612 <= trunc_ln893_4_fu_4865_p1;
        trunc_ln893_9_reg_6650 <= trunc_ln893_9_fu_5039_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        icmp_ln908_1_reg_6026 <= icmp_ln908_1_fu_1574_p2;
        or_ln899_1_reg_6021[0] <= or_ln899_1_fu_1566_p3[0];
        sub_ln894_1_reg_6015 <= sub_ln894_1_fu_1466_p2;
        tmp_V_38_reg_6009 <= tmp_V_38_fu_1430_p3;
        trunc_ln893_1_reg_6031 <= trunc_ln893_1_fu_1580_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln908_3_reg_6165 <= icmp_ln908_3_fu_2351_p2;
        or_ln899_3_reg_6160[0] <= or_ln899_3_fu_2343_p3[0];
        sub_ln894_3_reg_6154 <= sub_ln894_3_fu_2243_p2;
        tmp_V_41_reg_6148 <= tmp_V_41_fu_2207_p3;
        trunc_ln893_3_reg_6170 <= trunc_ln893_3_fu_2357_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        icmp_ln908_6_reg_6311 <= icmp_ln908_6_fu_3209_p2;
        or_ln899_6_reg_6306[0] <= or_ln899_6_fu_3201_p3[0];
        sub_ln894_6_reg_6300 <= sub_ln894_6_fu_3101_p2;
        tmp_V_46_reg_6294 <= tmp_V_46_fu_3065_p3;
        trunc_ln893_6_reg_6316 <= trunc_ln893_6_fu_3215_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        icmp_ln908_8_reg_6450 <= icmp_ln908_8_fu_3986_p2;
        or_ln899_8_reg_6445[0] <= or_ln899_8_fu_3978_p3[0];
        sub_ln894_8_reg_6439 <= sub_ln894_8_fu_3878_p2;
        tmp_V_49_reg_6433 <= tmp_V_49_fu_3842_p3;
        trunc_ln893_8_reg_6455 <= trunc_ln893_8_fu_3992_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_5_reg_6232 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        icmp_ln924_10_reg_6270 <= icmp_ln924_10_fu_2987_p2;
        icmp_ln924_11_reg_6275 <= icmp_ln924_11_fu_2993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        icmp_ln924_12_reg_6326 <= icmp_ln924_12_fu_3346_p2;
        icmp_ln924_13_reg_6331 <= icmp_ln924_13_fu_3352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_7_reg_6371 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        icmp_ln924_14_reg_6409 <= icmp_ln924_14_fu_3764_p2;
        icmp_ln924_15_reg_6414 <= icmp_ln924_15_fu_3770_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        icmp_ln924_16_reg_6465 <= icmp_ln924_16_fu_4123_p2;
        icmp_ln924_17_reg_6470 <= icmp_ln924_17_fu_4129_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        icmp_ln924_18_reg_6702 <= icmp_ln924_18_fu_5468_p2;
        icmp_ln924_19_reg_6707 <= icmp_ln924_19_fu_5474_p2;
        icmp_ln924_22_reg_6717 <= icmp_ln924_22_fu_5607_p2;
        icmp_ln924_23_reg_6722 <= icmp_ln924_23_fu_5613_p2;
        icmp_ln924_8_reg_6687 <= icmp_ln924_8_fu_5329_p2;
        icmp_ln924_9_reg_6692 <= icmp_ln924_9_fu_5335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_reg_5947 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        icmp_ln924_1_reg_5990 <= icmp_ln924_1_fu_1358_p2;
        icmp_ln924_reg_5985 <= icmp_ln924_fu_1352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_10_reg_6517 == 1'd0) & (1'b1 == ap_CS_fsm_state39))) begin
        icmp_ln924_20_reg_6555 <= icmp_ln924_20_fu_4622_p2;
        icmp_ln924_21_reg_6560 <= icmp_ln924_21_fu_4628_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        icmp_ln924_2_reg_6041 <= icmp_ln924_2_fu_1711_p2;
        icmp_ln924_3_reg_6046 <= icmp_ln924_3_fu_1717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_2_reg_6086 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        icmp_ln924_4_reg_6124 <= icmp_ln924_4_fu_2129_p2;
        icmp_ln924_5_reg_6129 <= icmp_ln924_5_fu_2135_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln924_6_reg_6180 <= icmp_ln924_6_fu_2488_p2;
        icmp_ln924_7_reg_6185 <= icmp_ln924_7_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n_bits_read_reg_5850 <= n_bits;
        num_bits_read_reg_5841 <= num_bits;
        or_ln603_2_reg_5863 <= or_ln603_2_fu_830_p2;
        select_ln603_2_reg_5858 <= select_ln603_2_fu_822_p3;
        tmp_39_reg_5868 <= n_bits[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((out_stream_V_data_V_1_load_A == 1'b1)) begin
        out_stream_V_data_V_1_payload_A <= out_stream_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((out_stream_V_data_V_1_load_B == 1'b1)) begin
        out_stream_V_data_V_1_payload_B <= out_stream_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((out_stream_V_last_V_1_load_A == 1'b1)) begin
        out_stream_V_last_V_1_payload_A <= grp_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((out_stream_V_last_V_1_load_B == 1'b1)) begin
        out_stream_V_last_V_1_payload_B <= grp_fu_498_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Result_10_reg_5936 <= x_new_V_21_fu_1004_p3[32'd47];
        select_ln886_reg_5942 <= select_ln886_fu_1053_p3;
        x_new_V_21_reg_5927 <= x_new_V_21_fu_1004_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Result_27_reg_6075 <= x_new_V_23_fu_1781_p3[32'd47];
        select_ln886_1_reg_6081 <= select_ln886_1_fu_1830_p3;
        x_new_V_23_reg_6066 <= x_new_V_23_fu_1781_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_Result_45_reg_6221 <= x_new_V_25_fu_2639_p3[32'd47];
        select_ln886_2_reg_6227 <= select_ln886_2_fu_2688_p3;
        x_new_V_25_reg_6212 <= x_new_V_25_fu_2639_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        p_Result_51_reg_6360 <= x_new_V_27_fu_3416_p3[32'd47];
        select_ln886_3_reg_6366 <= select_ln886_3_fu_3465_p3;
        x_new_V_27_reg_6351 <= x_new_V_27_fu_3416_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        p_Result_60_reg_6506 <= x_new_V_29_fu_4274_p3[32'd47];
        select_ln886_4_reg_6512 <= select_ln886_4_fu_4323_p3;
        x_new_V_29_reg_6497 <= x_new_V_29_fu_4274_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Result_68_reg_6003 <= tmp_V_37_fu_1410_p3[32'd47];
        tmp_V_37_reg_5995 <= tmp_V_37_fu_1410_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_Result_73_reg_6142 <= tmp_V_40_fu_2187_p3[32'd47];
        tmp_V_40_reg_6134 <= tmp_V_40_fu_2187_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_Result_81_reg_6288 <= tmp_V_45_fu_3045_p3[32'd47];
        tmp_V_45_reg_6280 <= tmp_V_45_fu_3045_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        p_Result_86_reg_6427 <= tmp_V_48_fu_3822_p3[32'd47];
        tmp_V_48_reg_6419 <= tmp_V_48_fu_3822_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_Result_94_reg_6573 <= tmp_V_53_fu_4680_p3[32'd47];
        tmp_V_53_reg_6565 <= tmp_V_53_fu_4680_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        r_V_6_reg_411 <= grp_fu_296_p2;
        ret_V_13_reg_6341 <= ret_V_13_fu_3401_p2;
        rhs_V_6_reg_6336 <= rhs_V_6_fu_3397_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_554 <= {{grp_fu_297_p2[133:86]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ret_V_3_reg_6056 <= ret_V_3_fu_1766_p2;
        rhs_V_5_reg_6051 <= rhs_V_5_fu_1762_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln53_fu_927_p2 == 1'd1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        ret_V_reg_5897 <= ret_V_fu_941_p2;
        total_bits_reg_5902 <= total_bits_fu_983_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        sub_ln703_3_reg_6486 <= sub_ln703_3_fu_4259_p2;
        tmp_86_reg_6492 <= grp_fu_297_p2[32'd133];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        sub_ln703_reg_6201 <= sub_ln703_fu_2624_p2;
        tmp_63_reg_6207 <= grp_fu_297_p2[32'd133];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_40_reg_5922 <= grp_fu_297_p2[32'd133];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_49_reg_6061 <= grp_fu_297_p2[32'd133];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_72_reg_6346 <= grp_fu_297_p2[32'd133];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        val_reg_6732 <= val_fu_5745_p2;
        x_log_iter4_V_reg_6727 <= x_log_iter4_V_fu_5700_p3;
    end
end

always @ (*) begin
    if ((~((out_stream_V_last_V_1_state == 2'd1) | (out_stream_V_strb_V_1_state == 2'd1) | (out_stream_V_keep_V_1_state == 2'd1) | (out_stream_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state46_io) | ((out_stream_V_last_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_strb_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_keep_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_data_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state46))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((out_stream_V_last_V_1_state == 2'd1) | (out_stream_V_strb_V_1_state == 2'd1) | (out_stream_V_keep_V_1_state == 2'd1) | (out_stream_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state46_io) | ((out_stream_V_last_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_strb_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_keep_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_data_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state46))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_294_p1 = sext_ln1192_1_fu_4209_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_294_p1 = sext_ln1192_fu_2574_p1;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_295_p1 = sext_ln1118_8_fu_4198_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_295_p1 = sext_ln1118_4_fu_2563_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_295_p1 = sext_ln1118_2_fu_1757_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_295_p1 = sext_ln1118_fu_932_p1;
    end else begin
        grp_fu_295_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_296_p0 = 93'd34920489298165;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_fu_296_p0 = 94'd34920489298165;
    end else begin
        grp_fu_296_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_296_p1 = sext_ln1192_3_fu_4213_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_296_p1 = sext_ln1118_6_fu_3392_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_296_p1 = sext_ln1192_2_fu_2578_p1;
    end else begin
        grp_fu_296_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_297_p0 = sext_ln1118_9_fu_4270_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_297_p0 = sext_ln1118_7_fu_3412_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_297_p0 = sext_ln1118_5_fu_2635_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_297_p0 = sext_ln1118_3_fu_1777_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_297_p0 = sext_ln1118_1_fu_1000_p1;
    end else begin
        grp_fu_297_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_297_p1 = sext_ln1116_8_fu_4265_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_297_p1 = sext_ln1116_5_fu_3407_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_297_p1 = sext_ln1116_4_fu_2630_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_297_p1 = sext_ln1116_1_fu_1772_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_297_p1 = sext_ln1116_fu_995_p1;
    end else begin
        grp_fu_297_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_456_opcode = 5'd1;
    end else if ((((icmp_ln885_10_reg_6517 == 1'd0) & (1'b1 == ap_CS_fsm_state39)) | ((icmp_ln885_7_reg_6371 == 1'd0) & (1'b1 == ap_CS_fsm_state31)) | ((icmp_ln885_5_reg_6232 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln885_2_reg_6086 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln885_reg_5947 == 1'd0) & (1'b1 == ap_CS_fsm_state7)))) begin
        grp_fu_456_opcode = 5'd2;
    end else begin
        grp_fu_456_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_456_p0 = bitcast_ln729_4_fu_5314_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_456_p0 = bitcast_ln729_10_fu_4607_p1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_456_p0 = bitcast_ln729_8_fu_4108_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_456_p0 = bitcast_ln729_7_fu_3749_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_456_p0 = bitcast_ln729_6_fu_3331_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_456_p0 = bitcast_ln729_5_fu_2972_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_456_p0 = bitcast_ln729_3_fu_2473_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_456_p0 = bitcast_ln729_2_fu_2114_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_456_p0 = bitcast_ln729_1_fu_1696_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_456_p0 = bitcast_ln729_fu_1337_p1;
    end else begin
        grp_fu_456_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_456_p1 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_456_p1 = 64'd4621819117588971520;
    end else begin
        grp_fu_456_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln109_reg_5908 == 1'd0) & (1'b1 == ap_CS_fsm_state46)) | ((icmp_ln109_fu_989_p2 == 1'd0) & (icmp_ln53_fu_927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((tmp_96_reg_6755 == 1'd1) & (1'b1 == ap_CS_fsm_state45)) | ((tmp_96_fu_5797_p3 == 1'd1) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44)))) begin
        out_stream_TDATA_blk_n = out_stream_V_data_V_1_state[1'd1];
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op1008_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        out_stream_V_data_V_1_data_in = p_Result_97_fu_5774_p4;
    end else if (((ap_predicate_op152_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        out_stream_V_data_V_1_data_in = tmp_data_V_fu_214;
    end else begin
        out_stream_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((out_stream_V_data_V_1_sel == 1'b1)) begin
        out_stream_V_data_V_1_data_out = out_stream_V_data_V_1_payload_B;
    end else begin
        out_stream_V_data_V_1_data_out = out_stream_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op152_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state44_io) & (ap_predicate_op1008_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_state44)))) begin
        out_stream_V_data_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op152_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state44_io) & (ap_predicate_op1008_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_state44)))) begin
        out_stream_V_keep_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_V_last_V_1_sel == 1'b1)) begin
        out_stream_V_last_V_1_data_out = out_stream_V_last_V_1_payload_B;
    end else begin
        out_stream_V_last_V_1_data_out = out_stream_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((ap_predicate_op152_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state44_io) & (ap_predicate_op1008_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_state44)))) begin
        out_stream_V_last_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op152_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b0 == ap_block_state44_io) & (ap_predicate_op1008_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_state44)))) begin
        out_stream_V_strb_V_1_vld_in = 1'b1;
    end else begin
        out_stream_V_strb_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln53_fu_927_p2 == 1'd0) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else if (((icmp_ln53_fu_927_p2 == 1'd1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b0 == ap_block_state44_io) & (icmp_ln86_fu_5756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b0 == ap_block_state44_io) & (icmp_ln86_fu_5756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if ((~((out_stream_V_last_V_1_state == 2'd1) | (out_stream_V_strb_V_1_state == 2'd1) | (out_stream_V_keep_V_1_state == 2'd1) | (out_stream_V_data_V_1_state == 2'd1) | (1'b1 == ap_block_state46_io) | ((out_stream_V_last_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_strb_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_keep_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_data_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0))) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_630_p2 = (12'd1075 - zext_ln461_fu_590_p1);

assign I1_fu_5707_p1 = x_log_iter4_V_fu_5700_p3[31:0];

assign I2_fu_5714_p3 = ((and_ln924_19_fu_5667_p2[0:0] === 1'b1) ? trunc_ln565_2_fu_5711_p1 : 32'd0);

assign I3_fu_5725_p3 = ((and_ln924_9_fu_5640_p2[0:0] === 1'b1) ? trunc_ln565_3_fu_5722_p1 : 32'd0);

assign a_10_fu_4437_p2 = (icmp_ln897_21_fu_4431_p2 & icmp_ln897_20_fu_4399_p2);

assign a_11_fu_5144_p2 = (icmp_ln897_23_fu_5138_p2 & icmp_ln897_22_fu_5106_p2);

assign a_1_fu_1526_p2 = (icmp_ln897_3_fu_1520_p2 & icmp_ln897_2_fu_1488_p2);

assign a_2_fu_1944_p2 = (icmp_ln897_5_fu_1938_p2 & icmp_ln897_4_fu_1906_p2);

assign a_3_fu_2303_p2 = (icmp_ln897_7_fu_2297_p2 & icmp_ln897_6_fu_2265_p2);

assign a_4_fu_4811_p2 = (icmp_ln897_9_fu_4805_p2 & icmp_ln897_8_fu_4773_p2);

assign a_5_fu_2802_p2 = (icmp_ln897_11_fu_2796_p2 & icmp_ln897_10_fu_2764_p2);

assign a_6_fu_3161_p2 = (icmp_ln897_13_fu_3155_p2 & icmp_ln897_12_fu_3123_p2);

assign a_7_fu_3579_p2 = (icmp_ln897_15_fu_3573_p2 & icmp_ln897_14_fu_3541_p2);

assign a_8_fu_3938_p2 = (icmp_ln897_17_fu_3932_p2 & icmp_ln897_16_fu_3900_p2);

assign a_9_fu_4985_p2 = (icmp_ln897_19_fu_4979_p2 & icmp_ln897_18_fu_4947_p2);

assign a_fu_1167_p2 = (icmp_ln897_fu_1129_p2 & icmp_ln897_1_fu_1161_p2);

assign add_ln1192_4_fu_4192_p2 = ($signed(sext_ln1116_6_fu_4179_p1) + $signed(sext_ln1116_7_fu_4188_p1));

assign add_ln1192_fu_2557_p2 = ($signed(sext_ln1116_2_fu_2544_p1) + $signed(sext_ln1116_3_fu_2553_p1));

assign add_ln39_1_fu_869_p2 = (29'd1 + trunc_ln_fu_859_p4);

assign add_ln39_fu_854_p2 = ($signed(32'd4294967295) + $signed(num_bits_read_reg_5841));

assign add_ln53_fu_910_p2 = (smax1266_neg_fu_903_p3 + sub_ln53_fu_893_p2);

assign add_ln581_fu_642_p2 = ($signed(12'd4053) + $signed(F2_fu_630_p2));

assign add_ln703_1_fu_2158_p2 = (48'd8796093022208 + x_new_V_23_reg_6066);

assign add_ln703_3_fu_3016_p2 = (48'd8796093022208 + x_new_V_25_reg_6212);

assign add_ln703_4_fu_3793_p2 = (48'd8796093022208 + x_new_V_27_reg_6351);

assign add_ln703_6_fu_4651_p2 = (48'd8796093022208 + x_new_V_29_reg_6497);

assign add_ln703_fu_1381_p2 = (48'd8796093022208 + x_new_V_21_reg_5927);

assign add_ln86_fu_947_p2 = ($signed(32'd4294967295) + $signed(total_bits_0_reg_263));

assign add_ln908_10_fu_4498_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_10_reg_6529));

assign add_ln908_11_fu_5483_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_11_reg_6661));

assign add_ln908_1_fu_1587_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_1_reg_6015));

assign add_ln908_2_fu_2005_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_2_reg_6098));

assign add_ln908_3_fu_2364_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_3_reg_6154));

assign add_ln908_4_fu_5205_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_4_reg_6596));

assign add_ln908_5_fu_2863_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_5_reg_6244));

assign add_ln908_6_fu_3222_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_6_reg_6300));

assign add_ln908_7_fu_3640_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_7_reg_6383));

assign add_ln908_8_fu_3999_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_8_reg_6439));

assign add_ln908_9_fu_5344_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_9_reg_6634));

assign add_ln908_fu_1228_p2 = ($signed(32'd4294967242) + $signed(sub_ln894_reg_5959));

assign add_ln915_10_fu_4582_p2 = (sub_ln915_10_fu_4577_p2 + select_ln915_10_fu_4569_p3);

assign add_ln915_11_fu_5567_p2 = (sub_ln915_11_fu_5562_p2 + select_ln915_11_fu_5554_p3);

assign add_ln915_1_fu_1671_p2 = (sub_ln915_1_fu_1666_p2 + select_ln915_1_fu_1658_p3);

assign add_ln915_2_fu_2089_p2 = (sub_ln915_2_fu_2084_p2 + select_ln915_2_fu_2076_p3);

assign add_ln915_3_fu_2448_p2 = (sub_ln915_3_fu_2443_p2 + select_ln915_3_fu_2435_p3);

assign add_ln915_4_fu_5289_p2 = (sub_ln915_4_fu_5284_p2 + select_ln915_4_fu_5276_p3);

assign add_ln915_5_fu_2947_p2 = (sub_ln915_5_fu_2942_p2 + select_ln915_5_fu_2934_p3);

assign add_ln915_6_fu_3306_p2 = (sub_ln915_6_fu_3301_p2 + select_ln915_6_fu_3293_p3);

assign add_ln915_7_fu_3724_p2 = (sub_ln915_7_fu_3719_p2 + select_ln915_7_fu_3711_p3);

assign add_ln915_8_fu_4083_p2 = (sub_ln915_8_fu_4078_p2 + select_ln915_8_fu_4070_p3);

assign add_ln915_9_fu_5428_p2 = (sub_ln915_9_fu_5423_p2 + select_ln915_9_fu_5415_p3);

assign add_ln915_fu_1312_p2 = (sub_ln915_fu_1307_p2 + select_ln915_fu_1299_p3);

assign add_ln92_fu_5791_p1 = reg_275;

assign add_ln92_fu_5791_p2 = (32'd1 + add_ln92_fu_5791_p1);

assign and_ln581_fu_752_p2 = (xor_ln582_fu_746_p2 & icmp_ln581_fu_636_p2);

assign and_ln582_fu_734_p2 = (xor_ln571_fu_728_p2 & icmp_ln582_fu_666_p2);

assign and_ln585_1_fu_770_p2 = (xor_ln585_fu_764_p2 & and_ln581_fu_752_p2);

assign and_ln585_fu_758_p2 = (icmp_ln585_fu_676_p2 & and_ln581_fu_752_p2);

assign and_ln603_fu_788_p2 = (xor_ln581_fu_782_p2 & icmp_ln603_fu_682_p2);

assign and_ln899_10_fu_4465_p2 = (xor_ln899_10_fu_4451_p2 & p_Result_44_fu_4457_p3);

assign and_ln899_11_fu_5172_p2 = (xor_ln899_11_fu_5158_p2 & p_Result_52_fu_5164_p3);

assign and_ln899_1_fu_1554_p2 = (xor_ln899_1_fu_1540_p2 & p_Result_9_fu_1546_p3);

assign and_ln899_2_fu_1972_p2 = (xor_ln899_2_fu_1958_p2 & p_Result_23_fu_1964_p3);

assign and_ln899_3_fu_2331_p2 = (xor_ln899_3_fu_2317_p2 & p_Result_35_fu_2323_p3);

assign and_ln899_4_fu_4839_p2 = (xor_ln899_4_fu_4825_p2 & p_Result_4_fu_4831_p3);

assign and_ln899_5_fu_2830_p2 = (xor_ln899_5_fu_2816_p2 & p_Result_12_fu_2822_p3);

assign and_ln899_6_fu_3189_p2 = (xor_ln899_6_fu_3175_p2 & p_Result_17_fu_3181_p3);

assign and_ln899_7_fu_3607_p2 = (xor_ln899_7_fu_3593_p2 & p_Result_24_fu_3599_p3);

assign and_ln899_8_fu_3966_p2 = (xor_ln899_8_fu_3952_p2 & p_Result_29_fu_3958_p3);

assign and_ln899_9_fu_5013_p2 = (xor_ln899_9_fu_4999_p2 & p_Result_38_fu_5005_p3);

assign and_ln899_fu_1195_p2 = (xor_ln899_fu_1181_p2 & p_Result_5_fu_1187_p3);

assign and_ln924_10_fu_3003_p2 = (or_ln924_5_fu_2999_p2 & grp_fu_456_p2);

assign and_ln924_11_fu_3032_p2 = (xor_ln885_2_fu_3027_p2 & and_ln924_10_fu_3003_p2);

assign and_ln924_12_fu_3362_p2 = (or_ln924_6_fu_3358_p2 & grp_fu_456_p2);

assign and_ln924_13_fu_3379_p2 = (xor_ln924_3_fu_3368_p2 & icmp_ln885_6_fu_3374_p2);

assign and_ln924_14_fu_3780_p2 = (or_ln924_7_fu_3776_p2 & grp_fu_456_p2);

assign and_ln924_15_fu_3809_p2 = (xor_ln885_3_fu_3804_p2 & and_ln924_14_fu_3780_p2);

assign and_ln924_16_fu_4139_p2 = (or_ln924_8_fu_4135_p2 & grp_fu_456_p2);

assign and_ln924_17_fu_4156_p2 = (xor_ln924_4_fu_4145_p2 & icmp_ln885_8_fu_4151_p2);

assign and_ln924_18_fu_5650_p2 = (or_ln924_9_fu_5646_p2 & grp_fu_462_p2);

assign and_ln924_19_fu_5667_p2 = (xor_ln924_5_fu_5656_p2 & icmp_ln885_9_fu_5662_p2);

assign and_ln924_1_fu_1397_p2 = (xor_ln885_fu_1392_p2 & and_ln924_fu_1368_p2);

assign and_ln924_20_fu_4638_p2 = (or_ln924_10_fu_4634_p2 & grp_fu_456_p2);

assign and_ln924_21_fu_4667_p2 = (xor_ln885_4_fu_4662_p2 & and_ln924_20_fu_4638_p2);

assign and_ln924_22_fu_5677_p2 = (or_ln924_11_fu_5673_p2 & grp_fu_467_p2);

assign and_ln924_23_fu_5694_p2 = (xor_ln924_6_fu_5683_p2 & icmp_ln885_11_fu_5689_p2);

assign and_ln924_2_fu_1727_p2 = (or_ln924_1_fu_1723_p2 & grp_fu_456_p2);

assign and_ln924_3_fu_1744_p2 = (xor_ln924_fu_1733_p2 & icmp_ln885_1_fu_1739_p2);

assign and_ln924_4_fu_2145_p2 = (or_ln924_2_fu_2141_p2 & grp_fu_456_p2);

assign and_ln924_5_fu_2174_p2 = (xor_ln885_1_fu_2169_p2 & and_ln924_4_fu_2145_p2);

assign and_ln924_6_fu_2504_p2 = (or_ln924_3_fu_2500_p2 & grp_fu_456_p2);

assign and_ln924_7_fu_2521_p2 = (xor_ln924_1_fu_2510_p2 & icmp_ln885_3_fu_2516_p2);

assign and_ln924_8_fu_5623_p2 = (or_ln924_4_fu_5619_p2 & grp_fu_456_p2);

assign and_ln924_9_fu_5640_p2 = (xor_ln924_2_fu_5629_p2 & icmp_ln885_4_fu_5635_p2);

assign and_ln924_fu_1368_p2 = (or_ln924_fu_1364_p2 & grp_fu_456_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_io = ((ap_predicate_op152_write_state3 == 1'b1) & (out_stream_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state44_io = ((ap_predicate_op1008_write_state44 == 1'b1) & (out_stream_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state45_io = ((tmp_96_reg_6755 == 1'd1) & (out_stream_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state46 = ((out_stream_V_last_V_1_state == 2'd1) | (out_stream_V_strb_V_1_state == 2'd1) | (out_stream_V_keep_V_1_state == 2'd1) | (out_stream_V_data_V_1_state == 2'd1) | ((out_stream_V_last_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_strb_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_keep_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)) | ((out_stream_V_data_V_1_state == 2'd3) & (out_stream_TREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state46_io = ((icmp_ln109_reg_5908 == 1'd0) & (out_stream_V_data_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_predicate_op1008_write_state44 = ((tmp_96_fu_5797_p3 == 1'd1) & (icmp_ln86_fu_5756_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op152_write_state3 = ((icmp_ln109_fu_989_p2 == 1'd0) & (icmp_ln53_fu_927_p2 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln586_fu_692_p2 = $signed(man_V_2_fu_616_p3) >>> zext_ln586_fu_688_p1;

assign b_fu_5750_p2 = ($signed(b_0_in_reg_285) + $signed(32'd4294967295));

assign bit_V_fu_5766_p1 = lshr_ln89_fu_5761_p2[0:0];

assign bit_pos_fu_5785_p2 = ($signed(32'd4294967295) + $signed(bvh_d_index_fu_206));

assign bitcast_ln729_10_fu_4607_p1 = p_Result_93_fu_4595_p5;

assign bitcast_ln729_1_fu_1696_p1 = p_Result_70_fu_1684_p5;

assign bitcast_ln729_2_fu_2114_p1 = p_Result_72_fu_2102_p5;

assign bitcast_ln729_3_fu_2473_p1 = p_Result_75_fu_2461_p5;

assign bitcast_ln729_4_fu_5314_p1 = p_Result_78_fu_5302_p5;

assign bitcast_ln729_5_fu_2972_p1 = p_Result_80_fu_2960_p5;

assign bitcast_ln729_6_fu_3331_p1 = p_Result_83_fu_3319_p5;

assign bitcast_ln729_7_fu_3749_p1 = p_Result_85_fu_3737_p5;

assign bitcast_ln729_8_fu_4108_p1 = p_Result_88_fu_4096_p5;

assign bitcast_ln729_fu_1337_p1 = p_Result_67_fu_1325_p5;

assign combined_fu_5739_p2 = (xor_ln82_fu_5733_p2 ^ I2_fu_5714_p3);

assign empty_20_fu_971_p2 = ((sub_ln86_fu_965_p2 > add_ln53_reg_5883) ? 1'b1 : 1'b0);

assign empty_fu_953_p2 = (($signed(total_bits_0_reg_263) > $signed(num_bits_read_reg_5841)) ? 1'b1 : 1'b0);

assign exp_tmp_V_fu_580_p4 = {{ireg_V_fu_564_p1[62:52]}};

assign grp_fu_294_p2 = ($signed({{1'b0}, {95'd34920489298165}}) * $signed(grp_fu_294_p1));

assign grp_fu_295_p2 = ($signed({{1'b0}, {93'd34920489298165}}) * $signed(grp_fu_295_p1));

assign grp_fu_296_p2 = ($signed({{1'b0}, {grp_fu_296_p0}}) * $signed(grp_fu_296_p1));

assign grp_fu_297_p2 = ($signed(grp_fu_297_p0) * $signed(grp_fu_297_p1));

assign grp_fu_462_p0 = p_Result_91_fu_5441_p5;

assign grp_fu_467_p0 = p_Result_96_fu_5580_p5;

assign grp_fu_492_p2 = (bytes_sent_1_fu_210 + 32'd1);

assign grp_fu_498_p2 = ((grp_fu_492_p2 == zext_ln39_reg_5873) ? 1'b1 : 1'b0);

assign grp_fu_522_p4 = {{grp_fu_294_p2[90:86]}};

assign grp_fu_532_p4 = {{grp_fu_294_p2[85:43]}};

assign grp_fu_542_p2 = ((grp_fu_532_p4 == 43'd0) ? 1'b1 : 1'b0);

assign grp_fu_548_p2 = (5'd1 + grp_fu_522_p4);

assign grp_fu_558_p2 = (48'd0 - reg_554);

assign icmp_ln109_fu_989_p2 = ((bvh_d_index_fu_206 == 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_849_p2 = (($signed(num_bits_read_reg_5841) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_927_p2 = (($signed(total_bits_0_reg_263) < $signed(num_bits_read_reg_5841)) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_624_p2 = ((trunc_ln556_fu_568_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_636_p2 = (($signed(F2_fu_630_p2) > $signed(12'd43)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_666_p2 = ((F2_fu_630_p2 == 12'd43) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_676_p2 = ((sh_amt_fu_654_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_682_p2 = ((sh_amt_fu_654_p3 < 12'd48) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1810_p2 = ((trunc_ln851_1_fu_1806_p1 == 43'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_2668_p2 = ((trunc_ln851_2_fu_2664_p1 == 43'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_3445_p2 = ((trunc_ln851_3_fu_3441_p1 == 43'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_4303_p2 = ((trunc_ln851_4_fu_4299_p1 == 43'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1033_p2 = ((trunc_ln851_fu_1029_p1 == 43'd0) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_5756_p0 = reg_275;

assign icmp_ln86_fu_5756_p2 = ((icmp_ln86_fu_5756_p0 == total_bits_reg_5902) ? 1'b1 : 1'b0);

assign icmp_ln885_10_fu_4331_p2 = ((x_new_V_29_reg_6497 == 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_11_fu_5689_p2 = ((tmp_V_53_reg_6565 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_1_fu_1739_p2 = ((tmp_V_37_reg_5995 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_2_fu_1838_p2 = ((x_new_V_23_reg_6066 == 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_3_fu_2516_p2 = ((tmp_V_40_reg_6134 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_4_fu_5635_p2 = ((tmp_V_42_reg_6579 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_5_fu_2696_p2 = ((x_new_V_25_reg_6212 == 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_6_fu_3374_p2 = ((tmp_V_45_reg_6280 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_7_fu_3473_p2 = ((x_new_V_27_reg_6351 == 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_8_fu_4151_p2 = ((tmp_V_48_reg_6419 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_9_fu_5662_p2 = ((tmp_V_50_reg_6617 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_1061_p2 = ((x_new_V_21_reg_5927 == 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_10_fu_2764_p2 = (($signed(tmp_65_fu_2754_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_11_fu_2796_p2 = ((p_Result_43_fu_2790_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_12_fu_3123_p2 = (($signed(tmp_69_fu_3113_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_13_fu_3155_p2 = ((p_Result_47_fu_3149_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_14_fu_3541_p2 = (($signed(tmp_74_fu_3531_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_15_fu_3573_p2 = ((p_Result_50_fu_3567_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_16_fu_3900_p2 = (($signed(tmp_78_fu_3890_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_17_fu_3932_p2 = ((p_Result_54_fu_3926_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_18_fu_4947_p2 = (($signed(tmp_83_fu_4937_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_19_fu_4979_p2 = ((p_Result_57_fu_4973_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_1_fu_1161_p2 = ((p_Result_7_fu_1155_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_20_fu_4399_p2 = (($signed(tmp_88_fu_4389_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_21_fu_4431_p2 = ((p_Result_59_fu_4425_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_22_fu_5106_p2 = (($signed(tmp_92_fu_5096_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_23_fu_5138_p2 = ((p_Result_62_fu_5132_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_2_fu_1488_p2 = (($signed(tmp_46_fu_1478_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_3_fu_1520_p2 = ((p_Result_15_fu_1514_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_4_fu_1906_p2 = (($signed(tmp_51_fu_1896_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_5_fu_1938_p2 = ((p_Result_21_fu_1932_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_6_fu_2265_p2 = (($signed(tmp_55_fu_2255_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_7_fu_2297_p2 = ((p_Result_33_fu_2291_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_8_fu_4773_p2 = (($signed(tmp_60_fu_4763_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln897_9_fu_4805_p2 = ((p_Result_40_fu_4799_p2 != 48'd0) ? 1'b1 : 1'b0);

assign icmp_ln897_fu_1129_p2 = (($signed(tmp_42_fu_1119_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_10_fu_4485_p2 = (($signed(lsb_index_10_fu_4383_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_11_fu_5192_p2 = (($signed(lsb_index_11_fu_5090_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_1_fu_1574_p2 = (($signed(lsb_index_1_fu_1472_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_2_fu_1992_p2 = (($signed(lsb_index_2_fu_1890_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_3_fu_2351_p2 = (($signed(lsb_index_3_fu_2249_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_4_fu_4859_p2 = (($signed(lsb_index_4_fu_4757_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_5_fu_2850_p2 = (($signed(lsb_index_5_fu_2748_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_6_fu_3209_p2 = (($signed(lsb_index_6_fu_3107_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_7_fu_3627_p2 = (($signed(lsb_index_7_fu_3525_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_8_fu_3986_p2 = (($signed(lsb_index_8_fu_3884_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_9_fu_5033_p2 = (($signed(lsb_index_9_fu_4931_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_1215_p2 = (($signed(lsb_index_fu_1113_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln924_10_fu_2987_p2 = ((add_ln915_5_fu_2947_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_11_fu_2993_p2 = ((trunc_ln924_5_fu_2977_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_12_fu_3346_p2 = ((add_ln915_6_fu_3306_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_13_fu_3352_p2 = ((trunc_ln924_6_fu_3336_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_14_fu_3764_p2 = ((add_ln915_7_fu_3724_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_15_fu_3770_p2 = ((trunc_ln924_7_fu_3754_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_16_fu_4123_p2 = ((add_ln915_8_fu_4083_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_17_fu_4129_p2 = ((trunc_ln924_8_fu_4113_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_18_fu_5468_p2 = ((add_ln915_9_fu_5428_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_19_fu_5474_p2 = ((trunc_ln924_9_fu_5458_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_1_fu_1358_p2 = ((trunc_ln5_fu_1342_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_20_fu_4622_p2 = ((add_ln915_10_fu_4582_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_21_fu_4628_p2 = ((trunc_ln924_s_fu_4612_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_22_fu_5607_p2 = ((add_ln915_11_fu_5567_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_23_fu_5613_p2 = ((trunc_ln924_10_fu_5597_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_2_fu_1711_p2 = ((add_ln915_1_fu_1671_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_3_fu_1717_p2 = ((trunc_ln924_1_fu_1701_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_4_fu_2129_p2 = ((add_ln915_2_fu_2089_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_5_fu_2135_p2 = ((trunc_ln924_2_fu_2119_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_6_fu_2488_p2 = ((add_ln915_3_fu_2448_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_7_fu_2494_p2 = ((trunc_ln924_3_fu_2478_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_8_fu_5329_p2 = ((add_ln915_4_fu_5289_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln924_9_fu_5335_p2 = ((trunc_ln924_4_fu_5319_p4 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln924_fu_1352_p2 = ((add_ln915_fu_1312_p2 != 11'd2047) ? 1'b1 : 1'b0);

assign ireg_V_fu_564_p1 = seed;

assign l_10_fu_4373_p1 = tmp_1_fu_4365_p3[31:0];

assign l_11_fu_5080_p1 = tmp_10_fu_5072_p3[31:0];

assign l_1_fu_1462_p1 = tmp_2_fu_1454_p3[31:0];

assign l_2_fu_1880_p1 = tmp_3_fu_1872_p3[31:0];

assign l_3_fu_2239_p1 = tmp_4_fu_2231_p3[31:0];

assign l_4_fu_4747_p1 = tmp_5_fu_4739_p3[31:0];

assign l_5_fu_2738_p1 = tmp_6_fu_2730_p3[31:0];

assign l_6_fu_3097_p1 = tmp_7_fu_3089_p3[31:0];

assign l_7_fu_3515_p1 = tmp_8_fu_3507_p3[31:0];

assign l_8_fu_3874_p1 = tmp_9_fu_3866_p3[31:0];

assign l_9_fu_4921_p1 = tmp_s_fu_4913_p3[31:0];

assign l_fu_1103_p1 = tmp_fu_1095_p3[31:0];

assign lhs_V_3_fu_4169_p1 = x_log_iter3_V_fu_4162_p3;

assign lhs_V_fu_2534_p1 = x_log_iter1_V_fu_2527_p3;

assign lsb_index_10_fu_4383_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_10_fu_4377_p2));

assign lsb_index_11_fu_5090_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_11_fu_5084_p2));

assign lsb_index_1_fu_1472_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_1_fu_1466_p2));

assign lsb_index_2_fu_1890_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_2_fu_1884_p2));

assign lsb_index_3_fu_2249_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_3_fu_2243_p2));

assign lsb_index_4_fu_4757_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_4_fu_4751_p2));

assign lsb_index_5_fu_2748_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_5_fu_2742_p2));

assign lsb_index_6_fu_3107_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_6_fu_3101_p2));

assign lsb_index_7_fu_3525_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_7_fu_3519_p2));

assign lsb_index_8_fu_3884_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_8_fu_3878_p2));

assign lsb_index_9_fu_4931_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_9_fu_4925_p2));

assign lsb_index_fu_1113_p2 = ($signed(32'd4294967243) + $signed(sub_ln894_fu_1107_p2));

assign lshr_ln897_10_fu_4419_p2 = 48'd281474976710655 >> zext_ln897_10_fu_4415_p1;

assign lshr_ln897_11_fu_5126_p2 = 48'd281474976710655 >> zext_ln897_11_fu_5122_p1;

assign lshr_ln897_1_fu_1508_p2 = 48'd281474976710655 >> zext_ln897_1_fu_1504_p1;

assign lshr_ln897_2_fu_1926_p2 = 48'd281474976710655 >> zext_ln897_2_fu_1922_p1;

assign lshr_ln897_3_fu_2285_p2 = 48'd281474976710655 >> zext_ln897_3_fu_2281_p1;

assign lshr_ln897_4_fu_4793_p2 = 48'd281474976710655 >> zext_ln897_4_fu_4789_p1;

assign lshr_ln897_5_fu_2784_p2 = 48'd281474976710655 >> zext_ln897_5_fu_2780_p1;

assign lshr_ln897_6_fu_3143_p2 = 48'd281474976710655 >> zext_ln897_6_fu_3139_p1;

assign lshr_ln897_7_fu_3561_p2 = 48'd281474976710655 >> zext_ln897_7_fu_3557_p1;

assign lshr_ln897_8_fu_3920_p2 = 48'd281474976710655 >> zext_ln897_8_fu_3916_p1;

assign lshr_ln897_9_fu_4967_p2 = 48'd281474976710655 >> zext_ln897_9_fu_4963_p1;

assign lshr_ln897_fu_1149_p2 = 48'd281474976710655 >> zext_ln897_fu_1145_p1;

assign lshr_ln89_fu_5761_p2 = val_reg_6732 >> b_fu_5750_p2;

assign lshr_ln908_10_fu_4507_p2 = tmp_V_52_reg_6523 >> zext_ln908_32_fu_4503_p1;

assign lshr_ln908_11_fu_5492_p2 = tmp_V_54_reg_6655 >> zext_ln908_34_fu_5488_p1;

assign lshr_ln908_1_fu_1596_p2 = tmp_V_38_reg_6009 >> zext_ln908_4_fu_1592_p1;

assign lshr_ln908_2_fu_2014_p2 = tmp_V_39_reg_6092 >> zext_ln908_8_fu_2010_p1;

assign lshr_ln908_3_fu_2373_p2 = tmp_V_41_reg_6148 >> zext_ln908_12_fu_2369_p1;

assign lshr_ln908_4_fu_5214_p2 = tmp_V_43_reg_6590 >> zext_ln908_16_fu_5210_p1;

assign lshr_ln908_5_fu_2872_p2 = tmp_V_44_reg_6238 >> zext_ln908_20_fu_2868_p1;

assign lshr_ln908_6_fu_3231_p2 = tmp_V_46_reg_6294 >> zext_ln908_24_fu_3227_p1;

assign lshr_ln908_7_fu_3649_p2 = tmp_V_47_reg_6377 >> zext_ln908_26_fu_3645_p1;

assign lshr_ln908_8_fu_4008_p2 = tmp_V_49_reg_6433 >> zext_ln908_28_fu_4004_p1;

assign lshr_ln908_9_fu_5353_p2 = tmp_V_51_reg_6628 >> zext_ln908_30_fu_5349_p1;

assign lshr_ln908_fu_1237_p2 = tmp_V_36_reg_5953 >> zext_ln908_fu_1233_p1;

assign m_102_fu_4495_p1 = tmp_V_52_reg_6523;

assign m_103_fu_4531_p3 = ((icmp_ln908_10_reg_6540[0:0] === 1'b1) ? zext_ln908_33_fu_4512_p1 : shl_ln908_10_fu_4525_p2);

assign m_104_fu_4541_p2 = (zext_ln911_10_fu_4538_p1 + m_103_fu_4531_p3);

assign m_107_fu_5480_p1 = tmp_V_54_reg_6655;

assign m_108_fu_5516_p3 = ((icmp_ln908_11_reg_6672[0:0] === 1'b1) ? zext_ln908_35_fu_5497_p1 : shl_ln908_11_fu_5510_p2);

assign m_109_fu_5526_p2 = (zext_ln911_11_fu_5523_p1 + m_108_fu_5516_p3);

assign m_10_fu_3689_p4 = {{m_89_fu_3683_p2[63:1]}};

assign m_112_fu_1287_p1 = m_s_fu_1277_p4;

assign m_113_fu_1646_p1 = m_3_fu_1636_p4;

assign m_114_fu_2064_p1 = m_8_fu_2054_p4;

assign m_115_fu_2423_p1 = m_4_fu_2413_p4;

assign m_116_fu_5264_p1 = m_5_fu_5254_p4;

assign m_117_fu_2922_p1 = m_6_fu_2912_p4;

assign m_118_fu_3281_p1 = m_7_fu_3271_p4;

assign m_119_fu_3699_p1 = m_10_fu_3689_p4;

assign m_11_fu_4048_p4 = {{m_94_fu_4042_p2[63:1]}};

assign m_120_fu_4058_p1 = m_11_fu_4048_p4;

assign m_121_fu_5403_p1 = m_12_fu_5393_p4;

assign m_122_fu_4557_p1 = m_13_fu_4547_p4;

assign m_123_fu_5542_p1 = m_15_fu_5532_p4;

assign m_12_fu_5393_p4 = {{m_99_fu_5387_p2[63:1]}};

assign m_13_fu_4547_p4 = {{m_104_fu_4541_p2[63:1]}};

assign m_14_fu_1584_p1 = tmp_V_38_reg_6009;

assign m_15_fu_5532_p4 = {{m_109_fu_5526_p2[63:1]}};

assign m_19_fu_1620_p3 = ((icmp_ln908_1_reg_6026[0:0] === 1'b1) ? zext_ln908_6_fu_1601_p1 : shl_ln908_1_fu_1614_p2);

assign m_1_fu_1261_p3 = ((icmp_ln908_reg_5970[0:0] === 1'b1) ? zext_ln908_2_fu_1242_p1 : shl_ln908_fu_1255_p2);

assign m_24_fu_1630_p2 = (zext_ln911_1_fu_1627_p1 + m_19_fu_1620_p3);

assign m_2_fu_1271_p2 = (zext_ln911_fu_1268_p1 + m_1_fu_1261_p3);

assign m_39_fu_2002_p1 = tmp_V_39_reg_6092;

assign m_3_fu_1636_p4 = {{m_24_fu_1630_p2[63:1]}};

assign m_44_fu_2038_p3 = ((icmp_ln908_2_reg_6109[0:0] === 1'b1) ? zext_ln908_10_fu_2019_p1 : shl_ln908_2_fu_2032_p2);

assign m_49_fu_2048_p2 = (zext_ln911_2_fu_2045_p1 + m_44_fu_2038_p3);

assign m_4_fu_2413_p4 = {{m_61_fu_2407_p2[63:1]}};

assign m_59_fu_2361_p1 = tmp_V_41_reg_6148;

assign m_5_fu_5254_p4 = {{m_74_fu_5248_p2[63:1]}};

assign m_60_fu_2397_p3 = ((icmp_ln908_3_reg_6165[0:0] === 1'b1) ? zext_ln908_14_fu_2378_p1 : shl_ln908_3_fu_2391_p2);

assign m_61_fu_2407_p2 = (zext_ln911_3_fu_2404_p1 + m_60_fu_2397_p3);

assign m_6_fu_2912_p4 = {{m_79_fu_2906_p2[63:1]}};

assign m_72_fu_5202_p1 = tmp_V_43_reg_6590;

assign m_73_fu_5238_p3 = ((icmp_ln908_4_reg_6607[0:0] === 1'b1) ? zext_ln908_18_fu_5219_p1 : shl_ln908_4_fu_5232_p2);

assign m_74_fu_5248_p2 = (zext_ln911_4_fu_5245_p1 + m_73_fu_5238_p3);

assign m_77_fu_2860_p1 = tmp_V_44_reg_6238;

assign m_78_fu_2896_p3 = ((icmp_ln908_5_reg_6255[0:0] === 1'b1) ? zext_ln908_22_fu_2877_p1 : shl_ln908_5_fu_2890_p2);

assign m_79_fu_2906_p2 = (zext_ln911_5_fu_2903_p1 + m_78_fu_2896_p3);

assign m_7_fu_3271_p4 = {{m_84_fu_3265_p2[63:1]}};

assign m_82_fu_3219_p1 = tmp_V_46_reg_6294;

assign m_83_fu_3255_p3 = ((icmp_ln908_6_reg_6311[0:0] === 1'b1) ? zext_ln908_25_fu_3236_p1 : shl_ln908_6_fu_3249_p2);

assign m_84_fu_3265_p2 = (zext_ln911_6_fu_3262_p1 + m_83_fu_3255_p3);

assign m_87_fu_3637_p1 = tmp_V_47_reg_6377;

assign m_88_fu_3673_p3 = ((icmp_ln908_7_reg_6394[0:0] === 1'b1) ? zext_ln908_27_fu_3654_p1 : shl_ln908_7_fu_3667_p2);

assign m_89_fu_3683_p2 = (zext_ln911_7_fu_3680_p1 + m_88_fu_3673_p3);

assign m_8_fu_2054_p4 = {{m_49_fu_2048_p2[63:1]}};

assign m_92_fu_3996_p1 = tmp_V_49_reg_6433;

assign m_93_fu_4032_p3 = ((icmp_ln908_8_reg_6450[0:0] === 1'b1) ? zext_ln908_29_fu_4013_p1 : shl_ln908_8_fu_4026_p2);

assign m_94_fu_4042_p2 = (zext_ln911_8_fu_4039_p1 + m_93_fu_4032_p3);

assign m_97_fu_5341_p1 = tmp_V_51_reg_6628;

assign m_98_fu_5377_p3 = ((icmp_ln908_9_reg_6645[0:0] === 1'b1) ? zext_ln908_31_fu_5358_p1 : shl_ln908_9_fu_5371_p2);

assign m_99_fu_5387_p2 = (zext_ln911_9_fu_5384_p1 + m_98_fu_5377_p3);

assign m_fu_1225_p1 = tmp_V_36_reg_5953;

assign m_s_fu_1277_p4 = {{m_2_fu_1271_p2[63:1]}};

assign man_V_1_fu_610_p2 = (54'd0 - p_Result_65_fu_606_p1);

assign man_V_2_fu_616_p3 = ((p_Result_64_fu_572_p3[0:0] === 1'b1) ? man_V_1_fu_610_p2 : p_Result_65_fu_606_p1);

assign mask_fu_921_p2 = ($signed(32'd4294967295) + $signed(shl_ln83_fu_916_p2));

assign or_ln581_fu_776_p2 = (or_ln582_fu_740_p2 | icmp_ln581_fu_636_p2);

assign or_ln582_fu_740_p2 = (icmp_ln582_fu_666_p2 | icmp_ln571_fu_624_p2);

assign or_ln603_1_fu_816_p2 = (and_ln585_fu_758_p2 | and_ln582_fu_734_p2);

assign or_ln603_2_fu_830_p2 = (or_ln603_fu_802_p2 | or_ln603_1_fu_816_p2);

assign or_ln603_fu_802_p2 = (and_ln603_fu_788_p2 | and_ln585_1_fu_770_p2);

assign or_ln899_10_fu_5184_p3 = {{31'd0}, {or_ln899_21_fu_5178_p2}};

assign or_ln899_11_fu_1201_p2 = (and_ln899_fu_1195_p2 | a_fu_1167_p2);

assign or_ln899_12_fu_1978_p2 = (and_ln899_2_fu_1972_p2 | a_2_fu_1944_p2);

assign or_ln899_13_fu_2337_p2 = (and_ln899_3_fu_2331_p2 | a_3_fu_2303_p2);

assign or_ln899_14_fu_4845_p2 = (and_ln899_4_fu_4839_p2 | a_4_fu_4811_p2);

assign or_ln899_15_fu_2836_p2 = (and_ln899_5_fu_2830_p2 | a_5_fu_2802_p2);

assign or_ln899_16_fu_3195_p2 = (and_ln899_6_fu_3189_p2 | a_6_fu_3161_p2);

assign or_ln899_17_fu_3613_p2 = (and_ln899_7_fu_3607_p2 | a_7_fu_3579_p2);

assign or_ln899_18_fu_3972_p2 = (and_ln899_8_fu_3966_p2 | a_8_fu_3938_p2);

assign or_ln899_19_fu_5019_p2 = (and_ln899_9_fu_5013_p2 | a_9_fu_4985_p2);

assign or_ln899_1_fu_1566_p3 = {{31'd0}, {or_ln899_fu_1560_p2}};

assign or_ln899_20_fu_4471_p2 = (and_ln899_10_fu_4465_p2 | a_10_fu_4437_p2);

assign or_ln899_21_fu_5178_p2 = (and_ln899_11_fu_5172_p2 | a_11_fu_5144_p2);

assign or_ln899_2_fu_1984_p3 = {{31'd0}, {or_ln899_12_fu_1978_p2}};

assign or_ln899_3_fu_2343_p3 = {{31'd0}, {or_ln899_13_fu_2337_p2}};

assign or_ln899_4_fu_4851_p3 = {{31'd0}, {or_ln899_14_fu_4845_p2}};

assign or_ln899_5_fu_2842_p3 = {{31'd0}, {or_ln899_15_fu_2836_p2}};

assign or_ln899_6_fu_3201_p3 = {{31'd0}, {or_ln899_16_fu_3195_p2}};

assign or_ln899_7_fu_3619_p3 = {{31'd0}, {or_ln899_17_fu_3613_p2}};

assign or_ln899_8_fu_3978_p3 = {{31'd0}, {or_ln899_18_fu_3972_p2}};

assign or_ln899_9_fu_5025_p3 = {{31'd0}, {or_ln899_19_fu_5019_p2}};

assign or_ln899_fu_1560_p2 = (and_ln899_1_fu_1554_p2 | a_1_fu_1526_p2);

assign or_ln899_s_fu_4477_p3 = {{31'd0}, {or_ln899_20_fu_4471_p2}};

assign or_ln924_10_fu_4634_p2 = (icmp_ln924_21_reg_6560 | icmp_ln924_20_reg_6555);

assign or_ln924_11_fu_5673_p2 = (icmp_ln924_23_reg_6722 | icmp_ln924_22_reg_6717);

assign or_ln924_1_fu_1723_p2 = (icmp_ln924_3_reg_6046 | icmp_ln924_2_reg_6041);

assign or_ln924_2_fu_2141_p2 = (icmp_ln924_5_reg_6129 | icmp_ln924_4_reg_6124);

assign or_ln924_3_fu_2500_p2 = (icmp_ln924_7_reg_6185 | icmp_ln924_6_reg_6180);

assign or_ln924_4_fu_5619_p2 = (icmp_ln924_9_reg_6692 | icmp_ln924_8_reg_6687);

assign or_ln924_5_fu_2999_p2 = (icmp_ln924_11_reg_6275 | icmp_ln924_10_reg_6270);

assign or_ln924_6_fu_3358_p2 = (icmp_ln924_13_reg_6331 | icmp_ln924_12_reg_6326);

assign or_ln924_7_fu_3776_p2 = (icmp_ln924_15_reg_6414 | icmp_ln924_14_reg_6409);

assign or_ln924_8_fu_4135_p2 = (icmp_ln924_17_reg_6470 | icmp_ln924_16_reg_6465);

assign or_ln924_9_fu_5646_p2 = (icmp_ln924_19_reg_6707 | icmp_ln924_18_reg_6702);

assign or_ln924_fu_1364_p2 = (icmp_ln924_reg_5985 | icmp_ln924_1_reg_5990);

assign or_ln_fu_1207_p3 = {{31'd0}, {or_ln899_11_fu_1201_p2}};

assign out_stream_TDATA = out_stream_V_data_V_1_data_out;

assign out_stream_TKEEP = out_stream_V_keep_V_1_data_out;

assign out_stream_TLAST = out_stream_V_last_V_1_data_out;

assign out_stream_TSTRB = out_stream_V_strb_V_1_data_out;

assign out_stream_TVALID = out_stream_V_last_V_1_state[1'd0];

assign out_stream_V_data_V_1_ack_in = out_stream_V_data_V_1_state[1'd1];

assign out_stream_V_data_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_data_V_1_load_A = (out_stream_V_data_V_1_state_cmp_full & ~out_stream_V_data_V_1_sel_wr);

assign out_stream_V_data_V_1_load_B = (out_stream_V_data_V_1_state_cmp_full & out_stream_V_data_V_1_sel_wr);

assign out_stream_V_data_V_1_sel = out_stream_V_data_V_1_sel_rd;

assign out_stream_V_data_V_1_state_cmp_full = ((out_stream_V_data_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign out_stream_V_data_V_1_vld_out = out_stream_V_data_V_1_state[1'd0];

assign out_stream_V_keep_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_keep_V_1_data_out = 1'd1;

assign out_stream_V_keep_V_1_sel = out_stream_V_keep_V_1_sel_rd;

assign out_stream_V_keep_V_1_vld_out = out_stream_V_keep_V_1_state[1'd0];

assign out_stream_V_last_V_1_ack_in = out_stream_V_last_V_1_state[1'd1];

assign out_stream_V_last_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_last_V_1_load_A = (out_stream_V_last_V_1_state_cmp_full & ~out_stream_V_last_V_1_sel_wr);

assign out_stream_V_last_V_1_load_B = (out_stream_V_last_V_1_state_cmp_full & out_stream_V_last_V_1_sel_wr);

assign out_stream_V_last_V_1_sel = out_stream_V_last_V_1_sel_rd;

assign out_stream_V_last_V_1_state_cmp_full = ((out_stream_V_last_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign out_stream_V_last_V_1_vld_out = out_stream_V_last_V_1_state[1'd0];

assign out_stream_V_strb_V_1_ack_out = out_stream_TREADY;

assign out_stream_V_strb_V_1_data_out = 1'd0;

assign out_stream_V_strb_V_1_sel = out_stream_V_strb_V_1_sel_rd;

assign out_stream_V_strb_V_1_vld_out = out_stream_V_strb_V_1_state[1'd0];

assign p_Repl2_11_fu_5770_p1 = bit_V_fu_5766_p1;

assign p_Result_10_fu_1011_p3 = x_new_V_21_fu_1004_p3[32'd47];

assign p_Result_12_fu_2822_p3 = tmp_V_44_fu_2706_p3[lsb_index_5_fu_2748_p2];

integer ap_tvar_int_0;

always @ (tmp_V_46_fu_3065_p3) begin
    for (ap_tvar_int_0 = 48 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 47 - 0) begin
            p_Result_14_fu_3071_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_14_fu_3071_p4[ap_tvar_int_0] = tmp_V_46_fu_3065_p3[47 - ap_tvar_int_0];
        end
    end
end

assign p_Result_15_fu_1514_p2 = (tmp_V_38_fu_1430_p3 & lshr_ln897_1_fu_1508_p2);

assign p_Result_17_fu_3181_p3 = tmp_V_46_fu_3065_p3[lsb_index_6_fu_3107_p2];

integer ap_tvar_int_1;

always @ (tmp_V_39_fu_1848_p3) begin
    for (ap_tvar_int_1 = 48 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 47 - 0) begin
            p_Result_19_fu_1854_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_19_fu_1854_p4[ap_tvar_int_1] = tmp_V_39_fu_1848_p3[47 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (tmp_V_43_fu_4713_p3) begin
    for (ap_tvar_int_2 = 48 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 47 - 0) begin
            p_Result_1_fu_4721_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_1_fu_4721_p4[ap_tvar_int_2] = tmp_V_43_fu_4713_p3[47 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (tmp_V_47_fu_3483_p3) begin
    for (ap_tvar_int_3 = 48 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 47 - 0) begin
            p_Result_20_fu_3489_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_20_fu_3489_p4[ap_tvar_int_3] = tmp_V_47_fu_3483_p3[47 - ap_tvar_int_3];
        end
    end
end

assign p_Result_21_fu_1932_p2 = (tmp_V_39_fu_1848_p3 & lshr_ln897_2_fu_1926_p2);

assign p_Result_23_fu_1964_p3 = tmp_V_39_fu_1848_p3[lsb_index_2_fu_1890_p2];

assign p_Result_24_fu_3599_p3 = tmp_V_47_fu_3483_p3[lsb_index_7_fu_3525_p2];

integer ap_tvar_int_4;

always @ (tmp_V_49_fu_3842_p3) begin
    for (ap_tvar_int_4 = 48 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 47 - 0) begin
            p_Result_26_fu_3848_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_26_fu_3848_p4[ap_tvar_int_4] = tmp_V_49_fu_3842_p3[47 - ap_tvar_int_4];
        end
    end
end

assign p_Result_27_fu_1788_p3 = x_new_V_23_fu_1781_p3[32'd47];

assign p_Result_29_fu_3958_p3 = tmp_V_49_fu_3842_p3[lsb_index_8_fu_3884_p2];

integer ap_tvar_int_5;

always @ (tmp_V_38_fu_1430_p3) begin
    for (ap_tvar_int_5 = 48 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 47 - 0) begin
            p_Result_2_fu_1436_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_2_fu_1436_p4[ap_tvar_int_5] = tmp_V_38_fu_1430_p3[47 - ap_tvar_int_5];
        end
    end
end

integer ap_tvar_int_6;

always @ (tmp_V_41_fu_2207_p3) begin
    for (ap_tvar_int_6 = 48 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 47 - 0) begin
            p_Result_30_fu_2213_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_30_fu_2213_p4[ap_tvar_int_6] = tmp_V_41_fu_2207_p3[47 - ap_tvar_int_6];
        end
    end
end

assign p_Result_33_fu_2291_p2 = (tmp_V_41_fu_2207_p3 & lshr_ln897_3_fu_2285_p2);

integer ap_tvar_int_7;

always @ (tmp_V_51_fu_4887_p3) begin
    for (ap_tvar_int_7 = 48 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 47 - 0) begin
            p_Result_34_fu_4895_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_34_fu_4895_p4[ap_tvar_int_7] = tmp_V_51_fu_4887_p3[47 - ap_tvar_int_7];
        end
    end
end

assign p_Result_35_fu_2323_p3 = tmp_V_41_fu_2207_p3[lsb_index_3_fu_2249_p2];

assign p_Result_37_fu_2592_p3 = grp_fu_296_p2[32'd90];

assign p_Result_38_fu_5005_p3 = tmp_V_51_fu_4887_p3[lsb_index_9_fu_4931_p2];

assign p_Result_40_fu_4799_p2 = (tmp_V_43_fu_4713_p3 & lshr_ln897_4_fu_4793_p2);

integer ap_tvar_int_8;

always @ (tmp_V_52_fu_4341_p3) begin
    for (ap_tvar_int_8 = 48 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 47 - 0) begin
            p_Result_41_fu_4347_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            p_Result_41_fu_4347_p4[ap_tvar_int_8] = tmp_V_52_fu_4341_p3[47 - ap_tvar_int_8];
        end
    end
end

assign p_Result_43_fu_2790_p2 = (tmp_V_44_fu_2706_p3 & lshr_ln897_5_fu_2784_p2);

assign p_Result_44_fu_4457_p3 = tmp_V_52_fu_4341_p3[lsb_index_10_fu_4383_p2];

assign p_Result_45_fu_2646_p3 = x_new_V_25_fu_2639_p3[32'd47];

assign p_Result_47_fu_3149_p2 = (tmp_V_46_fu_3065_p3 & lshr_ln897_6_fu_3143_p2);

integer ap_tvar_int_9;

always @ (tmp_V_54_fu_5048_p3) begin
    for (ap_tvar_int_9 = 48 - 1; ap_tvar_int_9 >= 0; ap_tvar_int_9 = ap_tvar_int_9 - 1) begin
        if (ap_tvar_int_9 > 47 - 0) begin
            p_Result_48_fu_5054_p4[ap_tvar_int_9] = 1'b0;
        end else begin
            p_Result_48_fu_5054_p4[ap_tvar_int_9] = tmp_V_54_fu_5048_p3[47 - ap_tvar_int_9];
        end
    end
end

assign p_Result_4_fu_4831_p3 = tmp_V_43_fu_4713_p3[lsb_index_4_fu_4757_p2];

assign p_Result_50_fu_3567_p2 = (tmp_V_47_fu_3483_p3 & lshr_ln897_7_fu_3561_p2);

assign p_Result_51_fu_3423_p3 = x_new_V_27_fu_3416_p3[32'd47];

assign p_Result_52_fu_5164_p3 = tmp_V_54_fu_5048_p3[lsb_index_11_fu_5090_p2];

assign p_Result_54_fu_3926_p2 = (tmp_V_49_fu_3842_p3 & lshr_ln897_8_fu_3920_p2);

assign p_Result_55_fu_4227_p3 = grp_fu_296_p2[32'd90];

assign p_Result_57_fu_4973_p2 = (tmp_V_51_fu_4887_p3 & lshr_ln897_9_fu_4967_p2);

assign p_Result_59_fu_4425_p2 = (tmp_V_52_fu_4341_p3 & lshr_ln897_10_fu_4419_p2);

assign p_Result_5_fu_1187_p3 = tmp_V_36_fu_1071_p3[lsb_index_fu_1113_p2];

assign p_Result_60_fu_4281_p3 = x_new_V_29_fu_4274_p3[32'd47];

assign p_Result_62_fu_5132_p2 = (tmp_V_54_fu_5048_p3 & lshr_ln897_11_fu_5126_p2);

assign p_Result_64_fu_572_p3 = ireg_V_fu_564_p1[32'd63];

assign p_Result_65_fu_606_p1 = tmp_11_fu_598_p3;

assign p_Result_66_fu_1087_p3 = {{16'd65535}, {p_Result_s_fu_1077_p4}};

assign p_Result_67_fu_1325_p5 = {{tmp_13_fu_1318_p3}, {m_112_fu_1287_p1[51:0]}};

assign p_Result_69_fu_1446_p3 = {{16'd65535}, {p_Result_2_fu_1436_p4}};

assign p_Result_70_fu_1684_p5 = {{tmp_15_fu_1677_p3}, {m_113_fu_1646_p1[51:0]}};

assign p_Result_71_fu_1864_p3 = {{16'd65535}, {p_Result_19_fu_1854_p4}};

assign p_Result_72_fu_2102_p5 = {{tmp_17_fu_2095_p3}, {m_114_fu_2064_p1[51:0]}};

assign p_Result_74_fu_2223_p3 = {{16'd65535}, {p_Result_30_fu_2213_p4}};

assign p_Result_75_fu_2461_p5 = {{tmp_19_fu_2454_p3}, {m_115_fu_2423_p1[51:0]}};

assign p_Result_76_fu_4700_p3 = tmp_V_42_fu_4695_p2[32'd47];

assign p_Result_77_fu_4731_p3 = {{16'd65535}, {p_Result_1_fu_4721_p4}};

assign p_Result_78_fu_5302_p5 = {{tmp_21_fu_5295_p3}, {m_116_fu_5264_p1[51:0]}};

assign p_Result_79_fu_2722_p3 = {{16'd65535}, {p_Result_8_fu_2712_p4}};

assign p_Result_7_fu_1155_p2 = (tmp_V_36_fu_1071_p3 & lshr_ln897_fu_1149_p2);

assign p_Result_80_fu_2960_p5 = {{tmp_23_fu_2953_p3}, {m_117_fu_2922_p1[51:0]}};

assign p_Result_82_fu_3081_p3 = {{16'd65535}, {p_Result_14_fu_3071_p4}};

assign p_Result_83_fu_3319_p5 = {{tmp_25_fu_3312_p3}, {m_118_fu_3281_p1[51:0]}};

assign p_Result_84_fu_3499_p3 = {{16'd65535}, {p_Result_20_fu_3489_p4}};

assign p_Result_85_fu_3737_p5 = {{tmp_27_fu_3730_p3}, {m_119_fu_3699_p1[51:0]}};

assign p_Result_87_fu_3858_p3 = {{16'd65535}, {p_Result_26_fu_3848_p4}};

assign p_Result_88_fu_4096_p5 = {{tmp_29_fu_4089_p3}, {m_120_fu_4058_p1[51:0]}};

assign p_Result_89_fu_4874_p3 = tmp_V_50_fu_4869_p2[32'd47];

integer ap_tvar_int_10;

always @ (tmp_V_44_fu_2706_p3) begin
    for (ap_tvar_int_10 = 48 - 1; ap_tvar_int_10 >= 0; ap_tvar_int_10 = ap_tvar_int_10 - 1) begin
        if (ap_tvar_int_10 > 47 - 0) begin
            p_Result_8_fu_2712_p4[ap_tvar_int_10] = 1'b0;
        end else begin
            p_Result_8_fu_2712_p4[ap_tvar_int_10] = tmp_V_44_fu_2706_p3[47 - ap_tvar_int_10];
        end
    end
end

assign p_Result_90_fu_4905_p3 = {{16'd65535}, {p_Result_34_fu_4895_p4}};

assign p_Result_91_fu_5441_p5 = {{tmp_31_fu_5434_p3}, {m_121_fu_5403_p1[51:0]}};

assign p_Result_92_fu_4357_p3 = {{16'd65535}, {p_Result_41_fu_4347_p4}};

assign p_Result_93_fu_4595_p5 = {{tmp_33_fu_4588_p3}, {m_122_fu_4557_p1[51:0]}};

assign p_Result_95_fu_5064_p3 = {{16'd65535}, {p_Result_48_fu_5054_p4}};

assign p_Result_96_fu_5580_p5 = {{tmp_35_fu_5573_p3}, {m_123_fu_5542_p1[51:0]}};

always @ (*) begin
    p_Result_97_fu_5774_p4 = tmp_data_V_fu_214;
    p_Result_97_fu_5774_p4[bvh_d_index_fu_206] = |(p_Repl2_11_fu_5770_p1);
end

assign p_Result_9_fu_1546_p3 = tmp_V_38_fu_1430_p3[lsb_index_1_fu_1472_p2];

integer ap_tvar_int_11;

always @ (tmp_V_36_fu_1071_p3) begin
    for (ap_tvar_int_11 = 48 - 1; ap_tvar_int_11 >= 0; ap_tvar_int_11 = ap_tvar_int_11 - 1) begin
        if (ap_tvar_int_11 > 47 - 0) begin
            p_Result_s_fu_1077_p4[ap_tvar_int_11] = 1'b0;
        end else begin
            p_Result_s_fu_1077_p4[ap_tvar_int_11] = tmp_V_36_fu_1071_p3[47 - ap_tvar_int_11];
        end
    end
end

assign p_op_fu_898_p2 = (32'd1 + n_bits_read_reg_5850);

assign ret_V_10_fu_2568_p2 = ($signed(49'd8796093022208) - $signed(lhs_V_fu_2534_p1));

assign ret_V_11_fu_2654_p4 = {{x_new_V_25_fu_2639_p3[47:43]}};

assign ret_V_12_fu_2674_p2 = (5'd1 + ret_V_11_fu_2654_p4);

assign ret_V_13_fu_3401_p2 = ($signed(49'd8796093022208) - $signed(rhs_V_6_fu_3397_p1));

assign ret_V_14_fu_3431_p4 = {{x_new_V_27_fu_3416_p3[47:43]}};

assign ret_V_15_fu_3451_p2 = (5'd1 + ret_V_14_fu_3431_p4);

assign ret_V_16_fu_4173_p2 = ($signed(49'd8796093022208) + $signed(lhs_V_3_fu_4169_p1));

assign ret_V_17_fu_4183_p2 = ($signed(49'd8796093022208) + $signed(rhs_V_6_reg_6336));

assign ret_V_1_fu_1019_p4 = {{x_new_V_21_fu_1004_p3[47:43]}};

assign ret_V_20_fu_4203_p2 = ($signed(49'd8796093022208) - $signed(lhs_V_3_fu_4169_p1));

assign ret_V_21_fu_4289_p4 = {{x_new_V_29_fu_4274_p3[47:43]}};

assign ret_V_22_fu_4309_p2 = (5'd1 + ret_V_21_fu_4289_p4);

assign ret_V_2_fu_1039_p2 = (5'd1 + ret_V_1_fu_1019_p4);

assign ret_V_3_fu_1766_p2 = ($signed(49'd8796093022208) - $signed(rhs_V_5_fu_1762_p1));

assign ret_V_4_fu_1796_p4 = {{x_new_V_23_fu_1781_p3[47:43]}};

assign ret_V_5_fu_1816_p2 = (5'd1 + ret_V_4_fu_1796_p4);

assign ret_V_6_fu_2538_p2 = ($signed(49'd8796093022208) + $signed(lhs_V_fu_2534_p1));

assign ret_V_7_fu_2548_p2 = ($signed(49'd8796093022208) + $signed(rhs_V_5_reg_6051));

assign ret_V_fu_941_p2 = ($signed(49'd8796093022208) - $signed(rhs_V_fu_937_p1));

assign rhs_V_5_fu_1762_p1 = x_log_iter0_V_fu_1750_p3;

assign rhs_V_6_fu_3397_p1 = x_log_iter2_V_fu_3385_p3;

assign rhs_V_fu_937_p1 = p_Val2_1_reg_254;

assign select_ln603_1_fu_808_p3 = ((and_ln585_fu_758_p2[0:0] === 1'b1) ? x_log_V_1_fu_698_p1 : x_log_V_fu_672_p1);

assign select_ln603_2_fu_822_p3 = ((or_ln603_fu_802_p2[0:0] === 1'b1) ? select_ln603_fu_794_p3 : select_ln603_1_fu_808_p3);

assign select_ln603_3_fu_887_p3 = ((or_ln603_2_reg_5863[0:0] === 1'b1) ? select_ln603_2_reg_5858 : 48'd0);

assign select_ln603_fu_794_p3 = ((and_ln603_fu_788_p2[0:0] === 1'b1) ? shl_ln604_fu_722_p2 : x_log_V_2_fu_710_p3);

assign select_ln850_1_fu_4243_p3 = ((p_Result_55_fu_4227_p3[0:0] === 1'b1) ? select_ln851_5_fu_4235_p3 : grp_fu_522_p4);

assign select_ln850_fu_2608_p3 = ((p_Result_37_fu_2592_p3[0:0] === 1'b1) ? select_ln851_2_fu_2600_p3 : grp_fu_522_p4);

assign select_ln851_1_fu_1822_p3 = ((icmp_ln851_1_fu_1810_p2[0:0] === 1'b1) ? ret_V_4_fu_1796_p4 : ret_V_5_fu_1816_p2);

assign select_ln851_2_fu_2600_p3 = ((grp_fu_542_p2[0:0] === 1'b1) ? grp_fu_522_p4 : grp_fu_548_p2);

assign select_ln851_3_fu_2680_p3 = ((icmp_ln851_3_fu_2668_p2[0:0] === 1'b1) ? ret_V_11_fu_2654_p4 : ret_V_12_fu_2674_p2);

assign select_ln851_4_fu_3457_p3 = ((icmp_ln851_4_fu_3445_p2[0:0] === 1'b1) ? ret_V_14_fu_3431_p4 : ret_V_15_fu_3451_p2);

assign select_ln851_5_fu_4235_p3 = ((grp_fu_542_p2[0:0] === 1'b1) ? grp_fu_522_p4 : grp_fu_548_p2);

assign select_ln851_6_fu_4315_p3 = ((icmp_ln851_6_fu_4303_p2[0:0] === 1'b1) ? ret_V_21_fu_4289_p4 : ret_V_22_fu_4309_p2);

assign select_ln851_fu_1045_p3 = ((icmp_ln851_fu_1033_p2[0:0] === 1'b1) ? ret_V_1_fu_1019_p4 : ret_V_2_fu_1039_p2);

assign select_ln886_1_fu_1830_p3 = ((p_Result_27_fu_1788_p3[0:0] === 1'b1) ? select_ln851_1_fu_1822_p3 : ret_V_4_fu_1796_p4);

assign select_ln886_2_fu_2688_p3 = ((p_Result_45_fu_2646_p3[0:0] === 1'b1) ? select_ln851_3_fu_2680_p3 : ret_V_11_fu_2654_p4);

assign select_ln886_3_fu_3465_p3 = ((p_Result_51_fu_3423_p3[0:0] === 1'b1) ? select_ln851_4_fu_3457_p3 : ret_V_14_fu_3431_p4);

assign select_ln886_4_fu_4323_p3 = ((p_Result_60_fu_4281_p3[0:0] === 1'b1) ? select_ln851_6_fu_4315_p3 : ret_V_21_fu_4289_p4);

assign select_ln886_fu_1053_p3 = ((p_Result_10_fu_1011_p3[0:0] === 1'b1) ? select_ln851_fu_1045_p3 : ret_V_1_fu_1019_p4);

assign select_ln915_10_fu_4569_p3 = ((tmp_90_fu_4561_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_11_fu_5554_p3 = ((tmp_94_fu_5546_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_1_fu_1658_p3 = ((tmp_48_fu_1650_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_2_fu_2076_p3 = ((tmp_53_fu_2068_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_3_fu_2435_p3 = ((tmp_57_fu_2427_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_4_fu_5276_p3 = ((tmp_62_fu_5268_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_5_fu_2934_p3 = ((tmp_67_fu_2926_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_6_fu_3293_p3 = ((tmp_71_fu_3285_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_7_fu_3711_p3 = ((tmp_76_fu_3703_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_8_fu_4070_p3 = ((tmp_80_fu_4062_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_9_fu_5415_p3 = ((tmp_85_fu_5407_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln915_fu_1299_p3 = ((tmp_44_fu_1291_p3[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign select_ln924_2_fu_2180_p3 = ((and_ln924_5_fu_2174_p2[0:0] === 1'b1) ? x_new_V_7_fu_2163_p2 : x_new_V_23_reg_6066);

assign select_ln924_4_fu_3038_p3 = ((and_ln924_11_fu_3032_p2[0:0] === 1'b1) ? x_new_V_11_fu_3021_p2 : x_new_V_25_reg_6212);

assign select_ln924_6_fu_3815_p3 = ((and_ln924_15_fu_3809_p2[0:0] === 1'b1) ? x_new_V_15_fu_3798_p2 : x_new_V_27_reg_6351);

assign select_ln924_8_fu_4673_p3 = ((and_ln924_21_fu_4667_p2[0:0] === 1'b1) ? x_new_V_19_fu_4656_p2 : x_new_V_29_reg_6497);

assign select_ln924_fu_1403_p3 = ((and_ln924_1_fu_1397_p2[0:0] === 1'b1) ? x_new_V_3_fu_1386_p2 : x_new_V_21_reg_5927);

assign sext_ln1116_1_fu_1772_p1 = $signed(reg_275);

assign sext_ln1116_2_fu_2544_p1 = $signed(ret_V_6_fu_2538_p2);

assign sext_ln1116_3_fu_2553_p1 = $signed(ret_V_7_fu_2548_p2);

assign sext_ln1116_4_fu_2630_p1 = $signed(r_V_4_reg_333);

assign sext_ln1116_5_fu_3407_p1 = $signed(r_V_6_reg_411);

assign sext_ln1116_6_fu_4179_p1 = $signed(ret_V_16_fu_4173_p2);

assign sext_ln1116_7_fu_4188_p1 = $signed(ret_V_17_fu_4183_p2);

assign sext_ln1116_8_fu_4265_p1 = $signed(r_V_8_reg_408);

assign sext_ln1116_fu_995_p1 = $signed(reg_275);

assign sext_ln1118_1_fu_1000_p1 = $signed(ret_V_reg_5897);

assign sext_ln1118_2_fu_1757_p1 = x_log_iter0_V_fu_1750_p3;

assign sext_ln1118_3_fu_1777_p1 = $signed(ret_V_3_reg_6056);

assign sext_ln1118_4_fu_2563_p1 = x_log_iter1_V_fu_2527_p3;

assign sext_ln1118_5_fu_2635_p1 = $signed(ret_V_10_reg_6196);

assign sext_ln1118_6_fu_3392_p1 = x_log_iter2_V_fu_3385_p3;

assign sext_ln1118_7_fu_3412_p1 = $signed(ret_V_13_reg_6341);

assign sext_ln1118_8_fu_4198_p1 = x_log_iter3_V_fu_4162_p3;

assign sext_ln1118_9_fu_4270_p1 = $signed(ret_V_20_reg_6481);

assign sext_ln1118_fu_932_p1 = p_Val2_1_reg_254;

assign sext_ln1192_1_fu_4209_p1 = add_ln1192_4_reg_6475;

assign sext_ln1192_2_fu_2578_p1 = add_ln1192_reg_6190;

assign sext_ln1192_3_fu_4213_p1 = add_ln1192_4_reg_6475;

assign sext_ln1192_fu_2574_p1 = add_ln1192_reg_6190;

assign sext_ln581_fu_662_p1 = sh_amt_fu_654_p3;

assign sh_amt_fu_654_p3 = ((icmp_ln581_fu_636_p2[0:0] === 1'b1) ? add_ln581_fu_642_p2 : sub_ln581_fu_648_p2);

assign shl_ln604_fu_722_p2 = x_log_V_fu_672_p1 << zext_ln604_fu_718_p1;

assign shl_ln703_1_fu_2151_p3 = {{select_ln886_1_reg_6081}, {43'd0}};

assign shl_ln703_2_fu_2616_p3 = {{select_ln850_fu_2608_p3}, {43'd0}};

assign shl_ln703_3_fu_3009_p3 = {{select_ln886_2_reg_6227}, {43'd0}};

assign shl_ln703_4_fu_3786_p3 = {{select_ln886_3_reg_6366}, {43'd0}};

assign shl_ln703_5_fu_4251_p3 = {{select_ln850_1_fu_4243_p3}, {43'd0}};

assign shl_ln703_6_fu_4644_p3 = {{select_ln886_4_reg_6512}, {43'd0}};

assign shl_ln83_fu_916_p2 = 32'd1 << n_bits_read_reg_5850;

assign shl_ln908_10_fu_4525_p2 = m_102_fu_4495_p1 << zext_ln908_21_fu_4521_p1;

assign shl_ln908_11_fu_5510_p2 = m_107_fu_5480_p1 << zext_ln908_23_fu_5506_p1;

assign shl_ln908_1_fu_1614_p2 = m_14_fu_1584_p1 << zext_ln908_3_fu_1610_p1;

assign shl_ln908_2_fu_2032_p2 = m_39_fu_2002_p1 << zext_ln908_5_fu_2028_p1;

assign shl_ln908_3_fu_2391_p2 = m_59_fu_2361_p1 << zext_ln908_7_fu_2387_p1;

assign shl_ln908_4_fu_5232_p2 = m_72_fu_5202_p1 << zext_ln908_9_fu_5228_p1;

assign shl_ln908_5_fu_2890_p2 = m_77_fu_2860_p1 << zext_ln908_11_fu_2886_p1;

assign shl_ln908_6_fu_3249_p2 = m_82_fu_3219_p1 << zext_ln908_13_fu_3245_p1;

assign shl_ln908_7_fu_3667_p2 = m_87_fu_3637_p1 << zext_ln908_15_fu_3663_p1;

assign shl_ln908_8_fu_4026_p2 = m_92_fu_3996_p1 << zext_ln908_17_fu_4022_p1;

assign shl_ln908_9_fu_5371_p2 = m_97_fu_5341_p1 << zext_ln908_19_fu_5367_p1;

assign shl_ln908_fu_1255_p2 = m_fu_1225_p1 << zext_ln908_1_fu_1251_p1;

assign shl_ln_fu_1374_p3 = {{select_ln886_reg_5942}, {43'd0}};

assign smax1266_neg_fu_903_p3 = ((tmp_39_reg_5868[0:0] === 1'b1) ? p_op_fu_898_p2 : 32'd1);

assign smax_fu_958_p3 = ((empty_fu_953_p2[0:0] === 1'b1) ? total_bits_0_reg_263 : num_bits_read_reg_5841);

assign sub_ln53_fu_893_p2 = ($signed(32'd4294967294) - $signed(n_bits_read_reg_5850));

assign sub_ln581_fu_648_p2 = (12'd43 - F2_fu_630_p2);

assign sub_ln703_3_fu_4259_p2 = (tmp2_V_fu_4217_p4 - shl_ln703_5_fu_4251_p3);

assign sub_ln703_fu_2624_p2 = (tmp1_V_fu_2582_p4 - shl_ln703_2_fu_2616_p3);

assign sub_ln86_fu_965_p2 = (add_ln86_fu_947_p2 - smax_fu_958_p3);

assign sub_ln894_10_fu_4377_p2 = (32'd48 - l_10_fu_4373_p1);

assign sub_ln894_11_fu_5084_p2 = (32'd48 - l_11_fu_5080_p1);

assign sub_ln894_1_fu_1466_p2 = (32'd48 - l_1_fu_1462_p1);

assign sub_ln894_2_fu_1884_p2 = (32'd48 - l_2_fu_1880_p1);

assign sub_ln894_3_fu_2243_p2 = (32'd48 - l_3_fu_2239_p1);

assign sub_ln894_4_fu_4751_p2 = (32'd48 - l_4_fu_4747_p1);

assign sub_ln894_5_fu_2742_p2 = (32'd48 - l_5_fu_2738_p1);

assign sub_ln894_6_fu_3101_p2 = (32'd48 - l_6_fu_3097_p1);

assign sub_ln894_7_fu_3519_p2 = (32'd48 - l_7_fu_3515_p1);

assign sub_ln894_8_fu_3878_p2 = (32'd48 - l_8_fu_3874_p1);

assign sub_ln894_9_fu_4925_p2 = (32'd48 - l_9_fu_4921_p1);

assign sub_ln894_fu_1107_p2 = (32'd48 - l_fu_1103_p1);

assign sub_ln897_10_fu_4409_p2 = ($signed(6'd38) - $signed(trunc_ln897_10_fu_4405_p1));

assign sub_ln897_11_fu_5116_p2 = ($signed(6'd38) - $signed(trunc_ln897_11_fu_5112_p1));

assign sub_ln897_1_fu_1498_p2 = ($signed(6'd38) - $signed(trunc_ln897_1_fu_1494_p1));

assign sub_ln897_2_fu_1916_p2 = ($signed(6'd38) - $signed(trunc_ln897_2_fu_1912_p1));

assign sub_ln897_3_fu_2275_p2 = ($signed(6'd38) - $signed(trunc_ln897_3_fu_2271_p1));

assign sub_ln897_4_fu_4783_p2 = ($signed(6'd38) - $signed(trunc_ln897_4_fu_4779_p1));

assign sub_ln897_5_fu_2774_p2 = ($signed(6'd38) - $signed(trunc_ln897_5_fu_2770_p1));

assign sub_ln897_6_fu_3133_p2 = ($signed(6'd38) - $signed(trunc_ln897_6_fu_3129_p1));

assign sub_ln897_7_fu_3551_p2 = ($signed(6'd38) - $signed(trunc_ln897_7_fu_3547_p1));

assign sub_ln897_8_fu_3910_p2 = ($signed(6'd38) - $signed(trunc_ln897_8_fu_3906_p1));

assign sub_ln897_9_fu_4957_p2 = ($signed(6'd38) - $signed(trunc_ln897_9_fu_4953_p1));

assign sub_ln897_fu_1139_p2 = ($signed(6'd38) - $signed(trunc_ln897_fu_1135_p1));

assign sub_ln908_10_fu_4516_p2 = (32'd54 - sub_ln894_10_reg_6529);

assign sub_ln908_11_fu_5501_p2 = (32'd54 - sub_ln894_11_reg_6661);

assign sub_ln908_1_fu_1605_p2 = (32'd54 - sub_ln894_1_reg_6015);

assign sub_ln908_2_fu_2023_p2 = (32'd54 - sub_ln894_2_reg_6098);

assign sub_ln908_3_fu_2382_p2 = (32'd54 - sub_ln894_3_reg_6154);

assign sub_ln908_4_fu_5223_p2 = (32'd54 - sub_ln894_4_reg_6596);

assign sub_ln908_5_fu_2881_p2 = (32'd54 - sub_ln894_5_reg_6244);

assign sub_ln908_6_fu_3240_p2 = (32'd54 - sub_ln894_6_reg_6300);

assign sub_ln908_7_fu_3658_p2 = (32'd54 - sub_ln894_7_reg_6383);

assign sub_ln908_8_fu_4017_p2 = (32'd54 - sub_ln894_8_reg_6439);

assign sub_ln908_9_fu_5362_p2 = (32'd54 - sub_ln894_9_reg_6634);

assign sub_ln908_fu_1246_p2 = (32'd54 - sub_ln894_reg_5959);

assign sub_ln915_10_fu_4577_p2 = (11'd5 - trunc_ln893_10_reg_6545);

assign sub_ln915_11_fu_5562_p2 = (11'd5 - trunc_ln893_11_reg_6677);

assign sub_ln915_1_fu_1666_p2 = (11'd5 - trunc_ln893_1_reg_6031);

assign sub_ln915_2_fu_2084_p2 = (11'd5 - trunc_ln893_2_reg_6114);

assign sub_ln915_3_fu_2443_p2 = (11'd5 - trunc_ln893_3_reg_6170);

assign sub_ln915_4_fu_5284_p2 = (11'd5 - trunc_ln893_4_reg_6612);

assign sub_ln915_5_fu_2942_p2 = (11'd5 - trunc_ln893_5_reg_6260);

assign sub_ln915_6_fu_3301_p2 = (11'd5 - trunc_ln893_6_reg_6316);

assign sub_ln915_7_fu_3719_p2 = (11'd5 - trunc_ln893_7_reg_6399);

assign sub_ln915_8_fu_4078_p2 = (11'd5 - trunc_ln893_8_reg_6455);

assign sub_ln915_9_fu_5423_p2 = (11'd5 - trunc_ln893_9_reg_6650);

assign sub_ln915_fu_1307_p2 = (11'd5 - trunc_ln893_reg_5975);

assign tmp1_V_fu_2582_p4 = {{grp_fu_296_p2[90:43]}};

assign tmp2_V_fu_4217_p4 = {{grp_fu_296_p2[90:43]}};


always @ (p_Result_95_fu_5064_p3) begin
    if (p_Result_95_fu_5064_p3[0] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd0;
    end else if (p_Result_95_fu_5064_p3[1] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd1;
    end else if (p_Result_95_fu_5064_p3[2] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd2;
    end else if (p_Result_95_fu_5064_p3[3] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd3;
    end else if (p_Result_95_fu_5064_p3[4] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd4;
    end else if (p_Result_95_fu_5064_p3[5] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd5;
    end else if (p_Result_95_fu_5064_p3[6] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd6;
    end else if (p_Result_95_fu_5064_p3[7] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd7;
    end else if (p_Result_95_fu_5064_p3[8] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd8;
    end else if (p_Result_95_fu_5064_p3[9] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd9;
    end else if (p_Result_95_fu_5064_p3[10] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd10;
    end else if (p_Result_95_fu_5064_p3[11] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd11;
    end else if (p_Result_95_fu_5064_p3[12] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd12;
    end else if (p_Result_95_fu_5064_p3[13] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd13;
    end else if (p_Result_95_fu_5064_p3[14] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd14;
    end else if (p_Result_95_fu_5064_p3[15] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd15;
    end else if (p_Result_95_fu_5064_p3[16] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd16;
    end else if (p_Result_95_fu_5064_p3[17] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd17;
    end else if (p_Result_95_fu_5064_p3[18] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd18;
    end else if (p_Result_95_fu_5064_p3[19] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd19;
    end else if (p_Result_95_fu_5064_p3[20] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd20;
    end else if (p_Result_95_fu_5064_p3[21] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd21;
    end else if (p_Result_95_fu_5064_p3[22] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd22;
    end else if (p_Result_95_fu_5064_p3[23] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd23;
    end else if (p_Result_95_fu_5064_p3[24] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd24;
    end else if (p_Result_95_fu_5064_p3[25] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd25;
    end else if (p_Result_95_fu_5064_p3[26] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd26;
    end else if (p_Result_95_fu_5064_p3[27] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd27;
    end else if (p_Result_95_fu_5064_p3[28] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd28;
    end else if (p_Result_95_fu_5064_p3[29] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd29;
    end else if (p_Result_95_fu_5064_p3[30] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd30;
    end else if (p_Result_95_fu_5064_p3[31] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd31;
    end else if (p_Result_95_fu_5064_p3[32] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd32;
    end else if (p_Result_95_fu_5064_p3[33] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd33;
    end else if (p_Result_95_fu_5064_p3[34] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd34;
    end else if (p_Result_95_fu_5064_p3[35] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd35;
    end else if (p_Result_95_fu_5064_p3[36] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd36;
    end else if (p_Result_95_fu_5064_p3[37] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd37;
    end else if (p_Result_95_fu_5064_p3[38] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd38;
    end else if (p_Result_95_fu_5064_p3[39] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd39;
    end else if (p_Result_95_fu_5064_p3[40] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd40;
    end else if (p_Result_95_fu_5064_p3[41] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd41;
    end else if (p_Result_95_fu_5064_p3[42] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd42;
    end else if (p_Result_95_fu_5064_p3[43] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd43;
    end else if (p_Result_95_fu_5064_p3[44] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd44;
    end else if (p_Result_95_fu_5064_p3[45] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd45;
    end else if (p_Result_95_fu_5064_p3[46] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd46;
    end else if (p_Result_95_fu_5064_p3[47] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd47;
    end else if (p_Result_95_fu_5064_p3[48] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd48;
    end else if (p_Result_95_fu_5064_p3[49] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd49;
    end else if (p_Result_95_fu_5064_p3[50] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd50;
    end else if (p_Result_95_fu_5064_p3[51] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd51;
    end else if (p_Result_95_fu_5064_p3[52] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd52;
    end else if (p_Result_95_fu_5064_p3[53] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd53;
    end else if (p_Result_95_fu_5064_p3[54] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd54;
    end else if (p_Result_95_fu_5064_p3[55] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd55;
    end else if (p_Result_95_fu_5064_p3[56] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd56;
    end else if (p_Result_95_fu_5064_p3[57] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd57;
    end else if (p_Result_95_fu_5064_p3[58] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd58;
    end else if (p_Result_95_fu_5064_p3[59] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd59;
    end else if (p_Result_95_fu_5064_p3[60] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd60;
    end else if (p_Result_95_fu_5064_p3[61] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd61;
    end else if (p_Result_95_fu_5064_p3[62] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd62;
    end else if (p_Result_95_fu_5064_p3[63] == 1'b1) begin
        tmp_10_fu_5072_p3 = 64'd63;
    end else begin
        tmp_10_fu_5072_p3 = 64'd64;
    end
end

assign tmp_11_fu_598_p3 = {{1'd1}, {trunc_ln565_fu_594_p1}};

assign tmp_13_fu_1318_p3 = {{p_Result_10_reg_5936}, {add_ln915_fu_1312_p2}};

assign tmp_15_fu_1677_p3 = {{p_Result_68_reg_6003}, {add_ln915_1_fu_1671_p2}};

assign tmp_17_fu_2095_p3 = {{p_Result_27_reg_6075}, {add_ln915_2_fu_2089_p2}};

assign tmp_19_fu_2454_p3 = {{p_Result_73_reg_6142}, {add_ln915_3_fu_2448_p2}};


always @ (p_Result_92_fu_4357_p3) begin
    if (p_Result_92_fu_4357_p3[0] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd0;
    end else if (p_Result_92_fu_4357_p3[1] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd1;
    end else if (p_Result_92_fu_4357_p3[2] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd2;
    end else if (p_Result_92_fu_4357_p3[3] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd3;
    end else if (p_Result_92_fu_4357_p3[4] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd4;
    end else if (p_Result_92_fu_4357_p3[5] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd5;
    end else if (p_Result_92_fu_4357_p3[6] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd6;
    end else if (p_Result_92_fu_4357_p3[7] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd7;
    end else if (p_Result_92_fu_4357_p3[8] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd8;
    end else if (p_Result_92_fu_4357_p3[9] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd9;
    end else if (p_Result_92_fu_4357_p3[10] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd10;
    end else if (p_Result_92_fu_4357_p3[11] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd11;
    end else if (p_Result_92_fu_4357_p3[12] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd12;
    end else if (p_Result_92_fu_4357_p3[13] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd13;
    end else if (p_Result_92_fu_4357_p3[14] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd14;
    end else if (p_Result_92_fu_4357_p3[15] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd15;
    end else if (p_Result_92_fu_4357_p3[16] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd16;
    end else if (p_Result_92_fu_4357_p3[17] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd17;
    end else if (p_Result_92_fu_4357_p3[18] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd18;
    end else if (p_Result_92_fu_4357_p3[19] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd19;
    end else if (p_Result_92_fu_4357_p3[20] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd20;
    end else if (p_Result_92_fu_4357_p3[21] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd21;
    end else if (p_Result_92_fu_4357_p3[22] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd22;
    end else if (p_Result_92_fu_4357_p3[23] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd23;
    end else if (p_Result_92_fu_4357_p3[24] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd24;
    end else if (p_Result_92_fu_4357_p3[25] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd25;
    end else if (p_Result_92_fu_4357_p3[26] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd26;
    end else if (p_Result_92_fu_4357_p3[27] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd27;
    end else if (p_Result_92_fu_4357_p3[28] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd28;
    end else if (p_Result_92_fu_4357_p3[29] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd29;
    end else if (p_Result_92_fu_4357_p3[30] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd30;
    end else if (p_Result_92_fu_4357_p3[31] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd31;
    end else if (p_Result_92_fu_4357_p3[32] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd32;
    end else if (p_Result_92_fu_4357_p3[33] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd33;
    end else if (p_Result_92_fu_4357_p3[34] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd34;
    end else if (p_Result_92_fu_4357_p3[35] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd35;
    end else if (p_Result_92_fu_4357_p3[36] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd36;
    end else if (p_Result_92_fu_4357_p3[37] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd37;
    end else if (p_Result_92_fu_4357_p3[38] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd38;
    end else if (p_Result_92_fu_4357_p3[39] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd39;
    end else if (p_Result_92_fu_4357_p3[40] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd40;
    end else if (p_Result_92_fu_4357_p3[41] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd41;
    end else if (p_Result_92_fu_4357_p3[42] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd42;
    end else if (p_Result_92_fu_4357_p3[43] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd43;
    end else if (p_Result_92_fu_4357_p3[44] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd44;
    end else if (p_Result_92_fu_4357_p3[45] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd45;
    end else if (p_Result_92_fu_4357_p3[46] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd46;
    end else if (p_Result_92_fu_4357_p3[47] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd47;
    end else if (p_Result_92_fu_4357_p3[48] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd48;
    end else if (p_Result_92_fu_4357_p3[49] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd49;
    end else if (p_Result_92_fu_4357_p3[50] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd50;
    end else if (p_Result_92_fu_4357_p3[51] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd51;
    end else if (p_Result_92_fu_4357_p3[52] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd52;
    end else if (p_Result_92_fu_4357_p3[53] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd53;
    end else if (p_Result_92_fu_4357_p3[54] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd54;
    end else if (p_Result_92_fu_4357_p3[55] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd55;
    end else if (p_Result_92_fu_4357_p3[56] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd56;
    end else if (p_Result_92_fu_4357_p3[57] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd57;
    end else if (p_Result_92_fu_4357_p3[58] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd58;
    end else if (p_Result_92_fu_4357_p3[59] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd59;
    end else if (p_Result_92_fu_4357_p3[60] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd60;
    end else if (p_Result_92_fu_4357_p3[61] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd61;
    end else if (p_Result_92_fu_4357_p3[62] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd62;
    end else if (p_Result_92_fu_4357_p3[63] == 1'b1) begin
        tmp_1_fu_4365_p3 = 64'd63;
    end else begin
        tmp_1_fu_4365_p3 = 64'd64;
    end
end

assign tmp_21_fu_5295_p3 = {{p_Result_76_reg_6585}, {add_ln915_4_fu_5289_p2}};

assign tmp_23_fu_2953_p3 = {{p_Result_45_reg_6221}, {add_ln915_5_fu_2947_p2}};

assign tmp_25_fu_3312_p3 = {{p_Result_81_reg_6288}, {add_ln915_6_fu_3306_p2}};

assign tmp_27_fu_3730_p3 = {{p_Result_51_reg_6360}, {add_ln915_7_fu_3724_p2}};

assign tmp_29_fu_4089_p3 = {{p_Result_86_reg_6427}, {add_ln915_8_fu_4083_p2}};


always @ (p_Result_69_fu_1446_p3) begin
    if (p_Result_69_fu_1446_p3[0] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd0;
    end else if (p_Result_69_fu_1446_p3[1] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd1;
    end else if (p_Result_69_fu_1446_p3[2] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd2;
    end else if (p_Result_69_fu_1446_p3[3] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd3;
    end else if (p_Result_69_fu_1446_p3[4] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd4;
    end else if (p_Result_69_fu_1446_p3[5] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd5;
    end else if (p_Result_69_fu_1446_p3[6] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd6;
    end else if (p_Result_69_fu_1446_p3[7] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd7;
    end else if (p_Result_69_fu_1446_p3[8] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd8;
    end else if (p_Result_69_fu_1446_p3[9] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd9;
    end else if (p_Result_69_fu_1446_p3[10] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd10;
    end else if (p_Result_69_fu_1446_p3[11] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd11;
    end else if (p_Result_69_fu_1446_p3[12] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd12;
    end else if (p_Result_69_fu_1446_p3[13] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd13;
    end else if (p_Result_69_fu_1446_p3[14] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd14;
    end else if (p_Result_69_fu_1446_p3[15] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd15;
    end else if (p_Result_69_fu_1446_p3[16] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd16;
    end else if (p_Result_69_fu_1446_p3[17] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd17;
    end else if (p_Result_69_fu_1446_p3[18] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd18;
    end else if (p_Result_69_fu_1446_p3[19] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd19;
    end else if (p_Result_69_fu_1446_p3[20] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd20;
    end else if (p_Result_69_fu_1446_p3[21] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd21;
    end else if (p_Result_69_fu_1446_p3[22] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd22;
    end else if (p_Result_69_fu_1446_p3[23] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd23;
    end else if (p_Result_69_fu_1446_p3[24] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd24;
    end else if (p_Result_69_fu_1446_p3[25] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd25;
    end else if (p_Result_69_fu_1446_p3[26] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd26;
    end else if (p_Result_69_fu_1446_p3[27] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd27;
    end else if (p_Result_69_fu_1446_p3[28] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd28;
    end else if (p_Result_69_fu_1446_p3[29] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd29;
    end else if (p_Result_69_fu_1446_p3[30] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd30;
    end else if (p_Result_69_fu_1446_p3[31] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd31;
    end else if (p_Result_69_fu_1446_p3[32] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd32;
    end else if (p_Result_69_fu_1446_p3[33] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd33;
    end else if (p_Result_69_fu_1446_p3[34] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd34;
    end else if (p_Result_69_fu_1446_p3[35] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd35;
    end else if (p_Result_69_fu_1446_p3[36] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd36;
    end else if (p_Result_69_fu_1446_p3[37] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd37;
    end else if (p_Result_69_fu_1446_p3[38] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd38;
    end else if (p_Result_69_fu_1446_p3[39] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd39;
    end else if (p_Result_69_fu_1446_p3[40] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd40;
    end else if (p_Result_69_fu_1446_p3[41] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd41;
    end else if (p_Result_69_fu_1446_p3[42] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd42;
    end else if (p_Result_69_fu_1446_p3[43] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd43;
    end else if (p_Result_69_fu_1446_p3[44] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd44;
    end else if (p_Result_69_fu_1446_p3[45] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd45;
    end else if (p_Result_69_fu_1446_p3[46] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd46;
    end else if (p_Result_69_fu_1446_p3[47] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd47;
    end else if (p_Result_69_fu_1446_p3[48] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd48;
    end else if (p_Result_69_fu_1446_p3[49] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd49;
    end else if (p_Result_69_fu_1446_p3[50] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd50;
    end else if (p_Result_69_fu_1446_p3[51] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd51;
    end else if (p_Result_69_fu_1446_p3[52] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd52;
    end else if (p_Result_69_fu_1446_p3[53] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd53;
    end else if (p_Result_69_fu_1446_p3[54] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd54;
    end else if (p_Result_69_fu_1446_p3[55] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd55;
    end else if (p_Result_69_fu_1446_p3[56] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd56;
    end else if (p_Result_69_fu_1446_p3[57] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd57;
    end else if (p_Result_69_fu_1446_p3[58] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd58;
    end else if (p_Result_69_fu_1446_p3[59] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd59;
    end else if (p_Result_69_fu_1446_p3[60] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd60;
    end else if (p_Result_69_fu_1446_p3[61] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd61;
    end else if (p_Result_69_fu_1446_p3[62] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd62;
    end else if (p_Result_69_fu_1446_p3[63] == 1'b1) begin
        tmp_2_fu_1454_p3 = 64'd63;
    end else begin
        tmp_2_fu_1454_p3 = 64'd64;
    end
end

assign tmp_31_fu_5434_p3 = {{p_Result_89_reg_6623}, {add_ln915_9_fu_5428_p2}};

assign tmp_33_fu_4588_p3 = {{p_Result_60_reg_6506}, {add_ln915_10_fu_4582_p2}};

assign tmp_35_fu_5573_p3 = {{p_Result_94_reg_6573}, {add_ln915_11_fu_5567_p2}};

assign tmp_38_fu_702_p3 = ireg_V_fu_564_p1[32'd63];


always @ (p_Result_71_fu_1864_p3) begin
    if (p_Result_71_fu_1864_p3[0] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd0;
    end else if (p_Result_71_fu_1864_p3[1] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd1;
    end else if (p_Result_71_fu_1864_p3[2] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd2;
    end else if (p_Result_71_fu_1864_p3[3] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd3;
    end else if (p_Result_71_fu_1864_p3[4] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd4;
    end else if (p_Result_71_fu_1864_p3[5] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd5;
    end else if (p_Result_71_fu_1864_p3[6] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd6;
    end else if (p_Result_71_fu_1864_p3[7] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd7;
    end else if (p_Result_71_fu_1864_p3[8] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd8;
    end else if (p_Result_71_fu_1864_p3[9] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd9;
    end else if (p_Result_71_fu_1864_p3[10] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd10;
    end else if (p_Result_71_fu_1864_p3[11] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd11;
    end else if (p_Result_71_fu_1864_p3[12] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd12;
    end else if (p_Result_71_fu_1864_p3[13] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd13;
    end else if (p_Result_71_fu_1864_p3[14] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd14;
    end else if (p_Result_71_fu_1864_p3[15] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd15;
    end else if (p_Result_71_fu_1864_p3[16] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd16;
    end else if (p_Result_71_fu_1864_p3[17] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd17;
    end else if (p_Result_71_fu_1864_p3[18] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd18;
    end else if (p_Result_71_fu_1864_p3[19] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd19;
    end else if (p_Result_71_fu_1864_p3[20] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd20;
    end else if (p_Result_71_fu_1864_p3[21] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd21;
    end else if (p_Result_71_fu_1864_p3[22] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd22;
    end else if (p_Result_71_fu_1864_p3[23] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd23;
    end else if (p_Result_71_fu_1864_p3[24] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd24;
    end else if (p_Result_71_fu_1864_p3[25] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd25;
    end else if (p_Result_71_fu_1864_p3[26] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd26;
    end else if (p_Result_71_fu_1864_p3[27] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd27;
    end else if (p_Result_71_fu_1864_p3[28] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd28;
    end else if (p_Result_71_fu_1864_p3[29] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd29;
    end else if (p_Result_71_fu_1864_p3[30] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd30;
    end else if (p_Result_71_fu_1864_p3[31] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd31;
    end else if (p_Result_71_fu_1864_p3[32] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd32;
    end else if (p_Result_71_fu_1864_p3[33] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd33;
    end else if (p_Result_71_fu_1864_p3[34] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd34;
    end else if (p_Result_71_fu_1864_p3[35] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd35;
    end else if (p_Result_71_fu_1864_p3[36] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd36;
    end else if (p_Result_71_fu_1864_p3[37] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd37;
    end else if (p_Result_71_fu_1864_p3[38] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd38;
    end else if (p_Result_71_fu_1864_p3[39] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd39;
    end else if (p_Result_71_fu_1864_p3[40] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd40;
    end else if (p_Result_71_fu_1864_p3[41] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd41;
    end else if (p_Result_71_fu_1864_p3[42] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd42;
    end else if (p_Result_71_fu_1864_p3[43] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd43;
    end else if (p_Result_71_fu_1864_p3[44] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd44;
    end else if (p_Result_71_fu_1864_p3[45] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd45;
    end else if (p_Result_71_fu_1864_p3[46] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd46;
    end else if (p_Result_71_fu_1864_p3[47] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd47;
    end else if (p_Result_71_fu_1864_p3[48] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd48;
    end else if (p_Result_71_fu_1864_p3[49] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd49;
    end else if (p_Result_71_fu_1864_p3[50] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd50;
    end else if (p_Result_71_fu_1864_p3[51] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd51;
    end else if (p_Result_71_fu_1864_p3[52] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd52;
    end else if (p_Result_71_fu_1864_p3[53] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd53;
    end else if (p_Result_71_fu_1864_p3[54] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd54;
    end else if (p_Result_71_fu_1864_p3[55] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd55;
    end else if (p_Result_71_fu_1864_p3[56] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd56;
    end else if (p_Result_71_fu_1864_p3[57] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd57;
    end else if (p_Result_71_fu_1864_p3[58] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd58;
    end else if (p_Result_71_fu_1864_p3[59] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd59;
    end else if (p_Result_71_fu_1864_p3[60] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd60;
    end else if (p_Result_71_fu_1864_p3[61] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd61;
    end else if (p_Result_71_fu_1864_p3[62] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd62;
    end else if (p_Result_71_fu_1864_p3[63] == 1'b1) begin
        tmp_3_fu_1872_p3 = 64'd63;
    end else begin
        tmp_3_fu_1872_p3 = 64'd64;
    end
end

assign tmp_42_fu_1119_p4 = {{lsb_index_fu_1113_p2[31:1]}};

assign tmp_43_fu_1173_p3 = lsb_index_fu_1113_p2[32'd31];

assign tmp_44_fu_1291_p3 = m_2_fu_1271_p2[32'd54];

assign tmp_46_fu_1478_p4 = {{lsb_index_1_fu_1472_p2[31:1]}};

assign tmp_47_fu_1532_p3 = lsb_index_1_fu_1472_p2[32'd31];

assign tmp_48_fu_1650_p3 = m_24_fu_1630_p2[32'd54];


always @ (p_Result_74_fu_2223_p3) begin
    if (p_Result_74_fu_2223_p3[0] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd0;
    end else if (p_Result_74_fu_2223_p3[1] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd1;
    end else if (p_Result_74_fu_2223_p3[2] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd2;
    end else if (p_Result_74_fu_2223_p3[3] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd3;
    end else if (p_Result_74_fu_2223_p3[4] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd4;
    end else if (p_Result_74_fu_2223_p3[5] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd5;
    end else if (p_Result_74_fu_2223_p3[6] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd6;
    end else if (p_Result_74_fu_2223_p3[7] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd7;
    end else if (p_Result_74_fu_2223_p3[8] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd8;
    end else if (p_Result_74_fu_2223_p3[9] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd9;
    end else if (p_Result_74_fu_2223_p3[10] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd10;
    end else if (p_Result_74_fu_2223_p3[11] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd11;
    end else if (p_Result_74_fu_2223_p3[12] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd12;
    end else if (p_Result_74_fu_2223_p3[13] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd13;
    end else if (p_Result_74_fu_2223_p3[14] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd14;
    end else if (p_Result_74_fu_2223_p3[15] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd15;
    end else if (p_Result_74_fu_2223_p3[16] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd16;
    end else if (p_Result_74_fu_2223_p3[17] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd17;
    end else if (p_Result_74_fu_2223_p3[18] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd18;
    end else if (p_Result_74_fu_2223_p3[19] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd19;
    end else if (p_Result_74_fu_2223_p3[20] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd20;
    end else if (p_Result_74_fu_2223_p3[21] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd21;
    end else if (p_Result_74_fu_2223_p3[22] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd22;
    end else if (p_Result_74_fu_2223_p3[23] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd23;
    end else if (p_Result_74_fu_2223_p3[24] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd24;
    end else if (p_Result_74_fu_2223_p3[25] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd25;
    end else if (p_Result_74_fu_2223_p3[26] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd26;
    end else if (p_Result_74_fu_2223_p3[27] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd27;
    end else if (p_Result_74_fu_2223_p3[28] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd28;
    end else if (p_Result_74_fu_2223_p3[29] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd29;
    end else if (p_Result_74_fu_2223_p3[30] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd30;
    end else if (p_Result_74_fu_2223_p3[31] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd31;
    end else if (p_Result_74_fu_2223_p3[32] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd32;
    end else if (p_Result_74_fu_2223_p3[33] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd33;
    end else if (p_Result_74_fu_2223_p3[34] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd34;
    end else if (p_Result_74_fu_2223_p3[35] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd35;
    end else if (p_Result_74_fu_2223_p3[36] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd36;
    end else if (p_Result_74_fu_2223_p3[37] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd37;
    end else if (p_Result_74_fu_2223_p3[38] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd38;
    end else if (p_Result_74_fu_2223_p3[39] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd39;
    end else if (p_Result_74_fu_2223_p3[40] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd40;
    end else if (p_Result_74_fu_2223_p3[41] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd41;
    end else if (p_Result_74_fu_2223_p3[42] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd42;
    end else if (p_Result_74_fu_2223_p3[43] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd43;
    end else if (p_Result_74_fu_2223_p3[44] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd44;
    end else if (p_Result_74_fu_2223_p3[45] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd45;
    end else if (p_Result_74_fu_2223_p3[46] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd46;
    end else if (p_Result_74_fu_2223_p3[47] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd47;
    end else if (p_Result_74_fu_2223_p3[48] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd48;
    end else if (p_Result_74_fu_2223_p3[49] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd49;
    end else if (p_Result_74_fu_2223_p3[50] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd50;
    end else if (p_Result_74_fu_2223_p3[51] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd51;
    end else if (p_Result_74_fu_2223_p3[52] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd52;
    end else if (p_Result_74_fu_2223_p3[53] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd53;
    end else if (p_Result_74_fu_2223_p3[54] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd54;
    end else if (p_Result_74_fu_2223_p3[55] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd55;
    end else if (p_Result_74_fu_2223_p3[56] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd56;
    end else if (p_Result_74_fu_2223_p3[57] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd57;
    end else if (p_Result_74_fu_2223_p3[58] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd58;
    end else if (p_Result_74_fu_2223_p3[59] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd59;
    end else if (p_Result_74_fu_2223_p3[60] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd60;
    end else if (p_Result_74_fu_2223_p3[61] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd61;
    end else if (p_Result_74_fu_2223_p3[62] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd62;
    end else if (p_Result_74_fu_2223_p3[63] == 1'b1) begin
        tmp_4_fu_2231_p3 = 64'd63;
    end else begin
        tmp_4_fu_2231_p3 = 64'd64;
    end
end

assign tmp_51_fu_1896_p4 = {{lsb_index_2_fu_1890_p2[31:1]}};

assign tmp_52_fu_1950_p3 = lsb_index_2_fu_1890_p2[32'd31];

assign tmp_53_fu_2068_p3 = m_49_fu_2048_p2[32'd54];

assign tmp_55_fu_2255_p4 = {{lsb_index_3_fu_2249_p2[31:1]}};

assign tmp_56_fu_2309_p3 = lsb_index_3_fu_2249_p2[32'd31];

assign tmp_57_fu_2427_p3 = m_61_fu_2407_p2[32'd54];


always @ (p_Result_77_fu_4731_p3) begin
    if (p_Result_77_fu_4731_p3[0] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd0;
    end else if (p_Result_77_fu_4731_p3[1] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd1;
    end else if (p_Result_77_fu_4731_p3[2] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd2;
    end else if (p_Result_77_fu_4731_p3[3] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd3;
    end else if (p_Result_77_fu_4731_p3[4] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd4;
    end else if (p_Result_77_fu_4731_p3[5] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd5;
    end else if (p_Result_77_fu_4731_p3[6] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd6;
    end else if (p_Result_77_fu_4731_p3[7] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd7;
    end else if (p_Result_77_fu_4731_p3[8] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd8;
    end else if (p_Result_77_fu_4731_p3[9] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd9;
    end else if (p_Result_77_fu_4731_p3[10] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd10;
    end else if (p_Result_77_fu_4731_p3[11] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd11;
    end else if (p_Result_77_fu_4731_p3[12] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd12;
    end else if (p_Result_77_fu_4731_p3[13] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd13;
    end else if (p_Result_77_fu_4731_p3[14] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd14;
    end else if (p_Result_77_fu_4731_p3[15] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd15;
    end else if (p_Result_77_fu_4731_p3[16] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd16;
    end else if (p_Result_77_fu_4731_p3[17] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd17;
    end else if (p_Result_77_fu_4731_p3[18] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd18;
    end else if (p_Result_77_fu_4731_p3[19] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd19;
    end else if (p_Result_77_fu_4731_p3[20] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd20;
    end else if (p_Result_77_fu_4731_p3[21] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd21;
    end else if (p_Result_77_fu_4731_p3[22] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd22;
    end else if (p_Result_77_fu_4731_p3[23] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd23;
    end else if (p_Result_77_fu_4731_p3[24] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd24;
    end else if (p_Result_77_fu_4731_p3[25] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd25;
    end else if (p_Result_77_fu_4731_p3[26] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd26;
    end else if (p_Result_77_fu_4731_p3[27] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd27;
    end else if (p_Result_77_fu_4731_p3[28] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd28;
    end else if (p_Result_77_fu_4731_p3[29] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd29;
    end else if (p_Result_77_fu_4731_p3[30] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd30;
    end else if (p_Result_77_fu_4731_p3[31] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd31;
    end else if (p_Result_77_fu_4731_p3[32] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd32;
    end else if (p_Result_77_fu_4731_p3[33] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd33;
    end else if (p_Result_77_fu_4731_p3[34] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd34;
    end else if (p_Result_77_fu_4731_p3[35] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd35;
    end else if (p_Result_77_fu_4731_p3[36] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd36;
    end else if (p_Result_77_fu_4731_p3[37] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd37;
    end else if (p_Result_77_fu_4731_p3[38] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd38;
    end else if (p_Result_77_fu_4731_p3[39] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd39;
    end else if (p_Result_77_fu_4731_p3[40] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd40;
    end else if (p_Result_77_fu_4731_p3[41] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd41;
    end else if (p_Result_77_fu_4731_p3[42] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd42;
    end else if (p_Result_77_fu_4731_p3[43] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd43;
    end else if (p_Result_77_fu_4731_p3[44] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd44;
    end else if (p_Result_77_fu_4731_p3[45] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd45;
    end else if (p_Result_77_fu_4731_p3[46] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd46;
    end else if (p_Result_77_fu_4731_p3[47] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd47;
    end else if (p_Result_77_fu_4731_p3[48] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd48;
    end else if (p_Result_77_fu_4731_p3[49] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd49;
    end else if (p_Result_77_fu_4731_p3[50] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd50;
    end else if (p_Result_77_fu_4731_p3[51] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd51;
    end else if (p_Result_77_fu_4731_p3[52] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd52;
    end else if (p_Result_77_fu_4731_p3[53] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd53;
    end else if (p_Result_77_fu_4731_p3[54] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd54;
    end else if (p_Result_77_fu_4731_p3[55] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd55;
    end else if (p_Result_77_fu_4731_p3[56] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd56;
    end else if (p_Result_77_fu_4731_p3[57] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd57;
    end else if (p_Result_77_fu_4731_p3[58] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd58;
    end else if (p_Result_77_fu_4731_p3[59] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd59;
    end else if (p_Result_77_fu_4731_p3[60] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd60;
    end else if (p_Result_77_fu_4731_p3[61] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd61;
    end else if (p_Result_77_fu_4731_p3[62] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd62;
    end else if (p_Result_77_fu_4731_p3[63] == 1'b1) begin
        tmp_5_fu_4739_p3 = 64'd63;
    end else begin
        tmp_5_fu_4739_p3 = 64'd64;
    end
end

assign tmp_60_fu_4763_p4 = {{lsb_index_4_fu_4757_p2[31:1]}};

assign tmp_61_fu_4817_p3 = lsb_index_4_fu_4757_p2[32'd31];

assign tmp_62_fu_5268_p3 = m_74_fu_5248_p2[32'd54];

assign tmp_65_fu_2754_p4 = {{lsb_index_5_fu_2748_p2[31:1]}};

assign tmp_66_fu_2808_p3 = lsb_index_5_fu_2748_p2[32'd31];

assign tmp_67_fu_2926_p3 = m_79_fu_2906_p2[32'd54];

assign tmp_69_fu_3113_p4 = {{lsb_index_6_fu_3107_p2[31:1]}};


always @ (p_Result_79_fu_2722_p3) begin
    if (p_Result_79_fu_2722_p3[0] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd0;
    end else if (p_Result_79_fu_2722_p3[1] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd1;
    end else if (p_Result_79_fu_2722_p3[2] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd2;
    end else if (p_Result_79_fu_2722_p3[3] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd3;
    end else if (p_Result_79_fu_2722_p3[4] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd4;
    end else if (p_Result_79_fu_2722_p3[5] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd5;
    end else if (p_Result_79_fu_2722_p3[6] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd6;
    end else if (p_Result_79_fu_2722_p3[7] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd7;
    end else if (p_Result_79_fu_2722_p3[8] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd8;
    end else if (p_Result_79_fu_2722_p3[9] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd9;
    end else if (p_Result_79_fu_2722_p3[10] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd10;
    end else if (p_Result_79_fu_2722_p3[11] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd11;
    end else if (p_Result_79_fu_2722_p3[12] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd12;
    end else if (p_Result_79_fu_2722_p3[13] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd13;
    end else if (p_Result_79_fu_2722_p3[14] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd14;
    end else if (p_Result_79_fu_2722_p3[15] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd15;
    end else if (p_Result_79_fu_2722_p3[16] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd16;
    end else if (p_Result_79_fu_2722_p3[17] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd17;
    end else if (p_Result_79_fu_2722_p3[18] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd18;
    end else if (p_Result_79_fu_2722_p3[19] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd19;
    end else if (p_Result_79_fu_2722_p3[20] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd20;
    end else if (p_Result_79_fu_2722_p3[21] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd21;
    end else if (p_Result_79_fu_2722_p3[22] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd22;
    end else if (p_Result_79_fu_2722_p3[23] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd23;
    end else if (p_Result_79_fu_2722_p3[24] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd24;
    end else if (p_Result_79_fu_2722_p3[25] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd25;
    end else if (p_Result_79_fu_2722_p3[26] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd26;
    end else if (p_Result_79_fu_2722_p3[27] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd27;
    end else if (p_Result_79_fu_2722_p3[28] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd28;
    end else if (p_Result_79_fu_2722_p3[29] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd29;
    end else if (p_Result_79_fu_2722_p3[30] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd30;
    end else if (p_Result_79_fu_2722_p3[31] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd31;
    end else if (p_Result_79_fu_2722_p3[32] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd32;
    end else if (p_Result_79_fu_2722_p3[33] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd33;
    end else if (p_Result_79_fu_2722_p3[34] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd34;
    end else if (p_Result_79_fu_2722_p3[35] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd35;
    end else if (p_Result_79_fu_2722_p3[36] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd36;
    end else if (p_Result_79_fu_2722_p3[37] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd37;
    end else if (p_Result_79_fu_2722_p3[38] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd38;
    end else if (p_Result_79_fu_2722_p3[39] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd39;
    end else if (p_Result_79_fu_2722_p3[40] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd40;
    end else if (p_Result_79_fu_2722_p3[41] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd41;
    end else if (p_Result_79_fu_2722_p3[42] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd42;
    end else if (p_Result_79_fu_2722_p3[43] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd43;
    end else if (p_Result_79_fu_2722_p3[44] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd44;
    end else if (p_Result_79_fu_2722_p3[45] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd45;
    end else if (p_Result_79_fu_2722_p3[46] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd46;
    end else if (p_Result_79_fu_2722_p3[47] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd47;
    end else if (p_Result_79_fu_2722_p3[48] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd48;
    end else if (p_Result_79_fu_2722_p3[49] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd49;
    end else if (p_Result_79_fu_2722_p3[50] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd50;
    end else if (p_Result_79_fu_2722_p3[51] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd51;
    end else if (p_Result_79_fu_2722_p3[52] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd52;
    end else if (p_Result_79_fu_2722_p3[53] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd53;
    end else if (p_Result_79_fu_2722_p3[54] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd54;
    end else if (p_Result_79_fu_2722_p3[55] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd55;
    end else if (p_Result_79_fu_2722_p3[56] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd56;
    end else if (p_Result_79_fu_2722_p3[57] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd57;
    end else if (p_Result_79_fu_2722_p3[58] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd58;
    end else if (p_Result_79_fu_2722_p3[59] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd59;
    end else if (p_Result_79_fu_2722_p3[60] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd60;
    end else if (p_Result_79_fu_2722_p3[61] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd61;
    end else if (p_Result_79_fu_2722_p3[62] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd62;
    end else if (p_Result_79_fu_2722_p3[63] == 1'b1) begin
        tmp_6_fu_2730_p3 = 64'd63;
    end else begin
        tmp_6_fu_2730_p3 = 64'd64;
    end
end

assign tmp_70_fu_3167_p3 = lsb_index_6_fu_3107_p2[32'd31];

assign tmp_71_fu_3285_p3 = m_84_fu_3265_p2[32'd54];

assign tmp_74_fu_3531_p4 = {{lsb_index_7_fu_3525_p2[31:1]}};

assign tmp_75_fu_3585_p3 = lsb_index_7_fu_3525_p2[32'd31];

assign tmp_76_fu_3703_p3 = m_89_fu_3683_p2[32'd54];

assign tmp_78_fu_3890_p4 = {{lsb_index_8_fu_3884_p2[31:1]}};

assign tmp_79_fu_3944_p3 = lsb_index_8_fu_3884_p2[32'd31];


always @ (p_Result_82_fu_3081_p3) begin
    if (p_Result_82_fu_3081_p3[0] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd0;
    end else if (p_Result_82_fu_3081_p3[1] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd1;
    end else if (p_Result_82_fu_3081_p3[2] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd2;
    end else if (p_Result_82_fu_3081_p3[3] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd3;
    end else if (p_Result_82_fu_3081_p3[4] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd4;
    end else if (p_Result_82_fu_3081_p3[5] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd5;
    end else if (p_Result_82_fu_3081_p3[6] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd6;
    end else if (p_Result_82_fu_3081_p3[7] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd7;
    end else if (p_Result_82_fu_3081_p3[8] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd8;
    end else if (p_Result_82_fu_3081_p3[9] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd9;
    end else if (p_Result_82_fu_3081_p3[10] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd10;
    end else if (p_Result_82_fu_3081_p3[11] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd11;
    end else if (p_Result_82_fu_3081_p3[12] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd12;
    end else if (p_Result_82_fu_3081_p3[13] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd13;
    end else if (p_Result_82_fu_3081_p3[14] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd14;
    end else if (p_Result_82_fu_3081_p3[15] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd15;
    end else if (p_Result_82_fu_3081_p3[16] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd16;
    end else if (p_Result_82_fu_3081_p3[17] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd17;
    end else if (p_Result_82_fu_3081_p3[18] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd18;
    end else if (p_Result_82_fu_3081_p3[19] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd19;
    end else if (p_Result_82_fu_3081_p3[20] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd20;
    end else if (p_Result_82_fu_3081_p3[21] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd21;
    end else if (p_Result_82_fu_3081_p3[22] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd22;
    end else if (p_Result_82_fu_3081_p3[23] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd23;
    end else if (p_Result_82_fu_3081_p3[24] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd24;
    end else if (p_Result_82_fu_3081_p3[25] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd25;
    end else if (p_Result_82_fu_3081_p3[26] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd26;
    end else if (p_Result_82_fu_3081_p3[27] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd27;
    end else if (p_Result_82_fu_3081_p3[28] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd28;
    end else if (p_Result_82_fu_3081_p3[29] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd29;
    end else if (p_Result_82_fu_3081_p3[30] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd30;
    end else if (p_Result_82_fu_3081_p3[31] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd31;
    end else if (p_Result_82_fu_3081_p3[32] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd32;
    end else if (p_Result_82_fu_3081_p3[33] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd33;
    end else if (p_Result_82_fu_3081_p3[34] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd34;
    end else if (p_Result_82_fu_3081_p3[35] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd35;
    end else if (p_Result_82_fu_3081_p3[36] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd36;
    end else if (p_Result_82_fu_3081_p3[37] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd37;
    end else if (p_Result_82_fu_3081_p3[38] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd38;
    end else if (p_Result_82_fu_3081_p3[39] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd39;
    end else if (p_Result_82_fu_3081_p3[40] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd40;
    end else if (p_Result_82_fu_3081_p3[41] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd41;
    end else if (p_Result_82_fu_3081_p3[42] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd42;
    end else if (p_Result_82_fu_3081_p3[43] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd43;
    end else if (p_Result_82_fu_3081_p3[44] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd44;
    end else if (p_Result_82_fu_3081_p3[45] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd45;
    end else if (p_Result_82_fu_3081_p3[46] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd46;
    end else if (p_Result_82_fu_3081_p3[47] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd47;
    end else if (p_Result_82_fu_3081_p3[48] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd48;
    end else if (p_Result_82_fu_3081_p3[49] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd49;
    end else if (p_Result_82_fu_3081_p3[50] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd50;
    end else if (p_Result_82_fu_3081_p3[51] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd51;
    end else if (p_Result_82_fu_3081_p3[52] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd52;
    end else if (p_Result_82_fu_3081_p3[53] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd53;
    end else if (p_Result_82_fu_3081_p3[54] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd54;
    end else if (p_Result_82_fu_3081_p3[55] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd55;
    end else if (p_Result_82_fu_3081_p3[56] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd56;
    end else if (p_Result_82_fu_3081_p3[57] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd57;
    end else if (p_Result_82_fu_3081_p3[58] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd58;
    end else if (p_Result_82_fu_3081_p3[59] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd59;
    end else if (p_Result_82_fu_3081_p3[60] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd60;
    end else if (p_Result_82_fu_3081_p3[61] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd61;
    end else if (p_Result_82_fu_3081_p3[62] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd62;
    end else if (p_Result_82_fu_3081_p3[63] == 1'b1) begin
        tmp_7_fu_3089_p3 = 64'd63;
    end else begin
        tmp_7_fu_3089_p3 = 64'd64;
    end
end

assign tmp_80_fu_4062_p3 = m_94_fu_4042_p2[32'd54];

assign tmp_83_fu_4937_p4 = {{lsb_index_9_fu_4931_p2[31:1]}};

assign tmp_84_fu_4991_p3 = lsb_index_9_fu_4931_p2[32'd31];

assign tmp_85_fu_5407_p3 = m_99_fu_5387_p2[32'd54];

assign tmp_88_fu_4389_p4 = {{lsb_index_10_fu_4383_p2[31:1]}};

assign tmp_89_fu_4443_p3 = lsb_index_10_fu_4383_p2[32'd31];


always @ (p_Result_84_fu_3499_p3) begin
    if (p_Result_84_fu_3499_p3[0] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd0;
    end else if (p_Result_84_fu_3499_p3[1] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd1;
    end else if (p_Result_84_fu_3499_p3[2] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd2;
    end else if (p_Result_84_fu_3499_p3[3] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd3;
    end else if (p_Result_84_fu_3499_p3[4] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd4;
    end else if (p_Result_84_fu_3499_p3[5] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd5;
    end else if (p_Result_84_fu_3499_p3[6] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd6;
    end else if (p_Result_84_fu_3499_p3[7] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd7;
    end else if (p_Result_84_fu_3499_p3[8] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd8;
    end else if (p_Result_84_fu_3499_p3[9] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd9;
    end else if (p_Result_84_fu_3499_p3[10] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd10;
    end else if (p_Result_84_fu_3499_p3[11] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd11;
    end else if (p_Result_84_fu_3499_p3[12] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd12;
    end else if (p_Result_84_fu_3499_p3[13] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd13;
    end else if (p_Result_84_fu_3499_p3[14] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd14;
    end else if (p_Result_84_fu_3499_p3[15] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd15;
    end else if (p_Result_84_fu_3499_p3[16] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd16;
    end else if (p_Result_84_fu_3499_p3[17] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd17;
    end else if (p_Result_84_fu_3499_p3[18] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd18;
    end else if (p_Result_84_fu_3499_p3[19] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd19;
    end else if (p_Result_84_fu_3499_p3[20] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd20;
    end else if (p_Result_84_fu_3499_p3[21] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd21;
    end else if (p_Result_84_fu_3499_p3[22] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd22;
    end else if (p_Result_84_fu_3499_p3[23] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd23;
    end else if (p_Result_84_fu_3499_p3[24] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd24;
    end else if (p_Result_84_fu_3499_p3[25] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd25;
    end else if (p_Result_84_fu_3499_p3[26] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd26;
    end else if (p_Result_84_fu_3499_p3[27] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd27;
    end else if (p_Result_84_fu_3499_p3[28] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd28;
    end else if (p_Result_84_fu_3499_p3[29] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd29;
    end else if (p_Result_84_fu_3499_p3[30] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd30;
    end else if (p_Result_84_fu_3499_p3[31] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd31;
    end else if (p_Result_84_fu_3499_p3[32] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd32;
    end else if (p_Result_84_fu_3499_p3[33] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd33;
    end else if (p_Result_84_fu_3499_p3[34] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd34;
    end else if (p_Result_84_fu_3499_p3[35] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd35;
    end else if (p_Result_84_fu_3499_p3[36] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd36;
    end else if (p_Result_84_fu_3499_p3[37] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd37;
    end else if (p_Result_84_fu_3499_p3[38] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd38;
    end else if (p_Result_84_fu_3499_p3[39] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd39;
    end else if (p_Result_84_fu_3499_p3[40] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd40;
    end else if (p_Result_84_fu_3499_p3[41] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd41;
    end else if (p_Result_84_fu_3499_p3[42] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd42;
    end else if (p_Result_84_fu_3499_p3[43] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd43;
    end else if (p_Result_84_fu_3499_p3[44] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd44;
    end else if (p_Result_84_fu_3499_p3[45] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd45;
    end else if (p_Result_84_fu_3499_p3[46] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd46;
    end else if (p_Result_84_fu_3499_p3[47] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd47;
    end else if (p_Result_84_fu_3499_p3[48] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd48;
    end else if (p_Result_84_fu_3499_p3[49] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd49;
    end else if (p_Result_84_fu_3499_p3[50] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd50;
    end else if (p_Result_84_fu_3499_p3[51] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd51;
    end else if (p_Result_84_fu_3499_p3[52] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd52;
    end else if (p_Result_84_fu_3499_p3[53] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd53;
    end else if (p_Result_84_fu_3499_p3[54] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd54;
    end else if (p_Result_84_fu_3499_p3[55] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd55;
    end else if (p_Result_84_fu_3499_p3[56] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd56;
    end else if (p_Result_84_fu_3499_p3[57] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd57;
    end else if (p_Result_84_fu_3499_p3[58] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd58;
    end else if (p_Result_84_fu_3499_p3[59] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd59;
    end else if (p_Result_84_fu_3499_p3[60] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd60;
    end else if (p_Result_84_fu_3499_p3[61] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd61;
    end else if (p_Result_84_fu_3499_p3[62] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd62;
    end else if (p_Result_84_fu_3499_p3[63] == 1'b1) begin
        tmp_8_fu_3507_p3 = 64'd63;
    end else begin
        tmp_8_fu_3507_p3 = 64'd64;
    end
end

assign tmp_90_fu_4561_p3 = m_104_fu_4541_p2[32'd54];

assign tmp_92_fu_5096_p4 = {{lsb_index_11_fu_5090_p2[31:1]}};

assign tmp_93_fu_5150_p3 = lsb_index_11_fu_5090_p2[32'd31];

assign tmp_94_fu_5546_p3 = m_109_fu_5526_p2[32'd54];

assign tmp_96_fu_5797_p3 = bit_pos_fu_5785_p2[32'd31];


always @ (p_Result_87_fu_3858_p3) begin
    if (p_Result_87_fu_3858_p3[0] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd0;
    end else if (p_Result_87_fu_3858_p3[1] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd1;
    end else if (p_Result_87_fu_3858_p3[2] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd2;
    end else if (p_Result_87_fu_3858_p3[3] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd3;
    end else if (p_Result_87_fu_3858_p3[4] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd4;
    end else if (p_Result_87_fu_3858_p3[5] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd5;
    end else if (p_Result_87_fu_3858_p3[6] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd6;
    end else if (p_Result_87_fu_3858_p3[7] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd7;
    end else if (p_Result_87_fu_3858_p3[8] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd8;
    end else if (p_Result_87_fu_3858_p3[9] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd9;
    end else if (p_Result_87_fu_3858_p3[10] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd10;
    end else if (p_Result_87_fu_3858_p3[11] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd11;
    end else if (p_Result_87_fu_3858_p3[12] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd12;
    end else if (p_Result_87_fu_3858_p3[13] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd13;
    end else if (p_Result_87_fu_3858_p3[14] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd14;
    end else if (p_Result_87_fu_3858_p3[15] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd15;
    end else if (p_Result_87_fu_3858_p3[16] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd16;
    end else if (p_Result_87_fu_3858_p3[17] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd17;
    end else if (p_Result_87_fu_3858_p3[18] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd18;
    end else if (p_Result_87_fu_3858_p3[19] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd19;
    end else if (p_Result_87_fu_3858_p3[20] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd20;
    end else if (p_Result_87_fu_3858_p3[21] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd21;
    end else if (p_Result_87_fu_3858_p3[22] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd22;
    end else if (p_Result_87_fu_3858_p3[23] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd23;
    end else if (p_Result_87_fu_3858_p3[24] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd24;
    end else if (p_Result_87_fu_3858_p3[25] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd25;
    end else if (p_Result_87_fu_3858_p3[26] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd26;
    end else if (p_Result_87_fu_3858_p3[27] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd27;
    end else if (p_Result_87_fu_3858_p3[28] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd28;
    end else if (p_Result_87_fu_3858_p3[29] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd29;
    end else if (p_Result_87_fu_3858_p3[30] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd30;
    end else if (p_Result_87_fu_3858_p3[31] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd31;
    end else if (p_Result_87_fu_3858_p3[32] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd32;
    end else if (p_Result_87_fu_3858_p3[33] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd33;
    end else if (p_Result_87_fu_3858_p3[34] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd34;
    end else if (p_Result_87_fu_3858_p3[35] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd35;
    end else if (p_Result_87_fu_3858_p3[36] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd36;
    end else if (p_Result_87_fu_3858_p3[37] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd37;
    end else if (p_Result_87_fu_3858_p3[38] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd38;
    end else if (p_Result_87_fu_3858_p3[39] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd39;
    end else if (p_Result_87_fu_3858_p3[40] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd40;
    end else if (p_Result_87_fu_3858_p3[41] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd41;
    end else if (p_Result_87_fu_3858_p3[42] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd42;
    end else if (p_Result_87_fu_3858_p3[43] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd43;
    end else if (p_Result_87_fu_3858_p3[44] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd44;
    end else if (p_Result_87_fu_3858_p3[45] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd45;
    end else if (p_Result_87_fu_3858_p3[46] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd46;
    end else if (p_Result_87_fu_3858_p3[47] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd47;
    end else if (p_Result_87_fu_3858_p3[48] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd48;
    end else if (p_Result_87_fu_3858_p3[49] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd49;
    end else if (p_Result_87_fu_3858_p3[50] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd50;
    end else if (p_Result_87_fu_3858_p3[51] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd51;
    end else if (p_Result_87_fu_3858_p3[52] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd52;
    end else if (p_Result_87_fu_3858_p3[53] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd53;
    end else if (p_Result_87_fu_3858_p3[54] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd54;
    end else if (p_Result_87_fu_3858_p3[55] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd55;
    end else if (p_Result_87_fu_3858_p3[56] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd56;
    end else if (p_Result_87_fu_3858_p3[57] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd57;
    end else if (p_Result_87_fu_3858_p3[58] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd58;
    end else if (p_Result_87_fu_3858_p3[59] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd59;
    end else if (p_Result_87_fu_3858_p3[60] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd60;
    end else if (p_Result_87_fu_3858_p3[61] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd61;
    end else if (p_Result_87_fu_3858_p3[62] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd62;
    end else if (p_Result_87_fu_3858_p3[63] == 1'b1) begin
        tmp_9_fu_3866_p3 = 64'd63;
    end else begin
        tmp_9_fu_3866_p3 = 64'd64;
    end
end

assign tmp_V_10_fu_2202_p2 = (48'd0 - tmp_V_40_reg_6134);

assign tmp_V_13_fu_4708_p2 = ($signed(48'd272678883688448) - $signed(sub_ln703_reg_6201));

assign tmp_V_16_fu_2701_p2 = (48'd0 - x_new_V_25_reg_6212);

assign tmp_V_19_fu_3060_p2 = (48'd0 - tmp_V_45_reg_6280);

assign tmp_V_22_fu_3478_p2 = (48'd0 - x_new_V_27_reg_6351);

assign tmp_V_25_fu_3837_p2 = (48'd0 - tmp_V_48_reg_6419);

assign tmp_V_28_fu_4882_p2 = ($signed(48'd272678883688448) - $signed(sub_ln703_3_reg_6486));

assign tmp_V_31_fu_4336_p2 = (48'd0 - x_new_V_29_reg_6497);

assign tmp_V_34_fu_5043_p2 = (48'd0 - tmp_V_53_reg_6565);

assign tmp_V_36_fu_1071_p3 = ((p_Result_10_reg_5936[0:0] === 1'b1) ? tmp_V_fu_1066_p2 : x_new_V_21_reg_5927);

assign tmp_V_37_fu_1410_p3 = ((icmp_ln885_reg_5947[0:0] === 1'b1) ? 48'd0 : select_ln924_fu_1403_p3);

assign tmp_V_38_fu_1430_p3 = ((p_Result_68_reg_6003[0:0] === 1'b1) ? tmp_V_4_fu_1425_p2 : tmp_V_37_reg_5995);

assign tmp_V_39_fu_1848_p3 = ((p_Result_27_reg_6075[0:0] === 1'b1) ? tmp_V_7_fu_1843_p2 : x_new_V_23_reg_6066);

assign tmp_V_40_fu_2187_p3 = ((icmp_ln885_2_reg_6086[0:0] === 1'b1) ? 48'd0 : select_ln924_2_fu_2180_p3);

assign tmp_V_41_fu_2207_p3 = ((p_Result_73_reg_6142[0:0] === 1'b1) ? tmp_V_10_fu_2202_p2 : tmp_V_40_reg_6134);

assign tmp_V_42_fu_4695_p2 = (48'd8796093022208 + sub_ln703_reg_6201);

assign tmp_V_43_fu_4713_p3 = ((p_Result_76_fu_4700_p3[0:0] === 1'b1) ? tmp_V_13_fu_4708_p2 : tmp_V_42_fu_4695_p2);

assign tmp_V_44_fu_2706_p3 = ((p_Result_45_reg_6221[0:0] === 1'b1) ? tmp_V_16_fu_2701_p2 : x_new_V_25_reg_6212);

assign tmp_V_45_fu_3045_p3 = ((icmp_ln885_5_reg_6232[0:0] === 1'b1) ? 48'd0 : select_ln924_4_fu_3038_p3);

assign tmp_V_46_fu_3065_p3 = ((p_Result_81_reg_6288[0:0] === 1'b1) ? tmp_V_19_fu_3060_p2 : tmp_V_45_reg_6280);

assign tmp_V_47_fu_3483_p3 = ((p_Result_51_reg_6360[0:0] === 1'b1) ? tmp_V_22_fu_3478_p2 : x_new_V_27_reg_6351);

assign tmp_V_48_fu_3822_p3 = ((icmp_ln885_7_reg_6371[0:0] === 1'b1) ? 48'd0 : select_ln924_6_fu_3815_p3);

assign tmp_V_49_fu_3842_p3 = ((p_Result_86_reg_6427[0:0] === 1'b1) ? tmp_V_25_fu_3837_p2 : tmp_V_48_reg_6419);

assign tmp_V_4_fu_1425_p2 = (48'd0 - tmp_V_37_reg_5995);

assign tmp_V_50_fu_4869_p2 = (48'd8796093022208 + sub_ln703_3_reg_6486);

assign tmp_V_51_fu_4887_p3 = ((p_Result_89_fu_4874_p3[0:0] === 1'b1) ? tmp_V_28_fu_4882_p2 : tmp_V_50_fu_4869_p2);

assign tmp_V_52_fu_4341_p3 = ((p_Result_60_reg_6506[0:0] === 1'b1) ? tmp_V_31_fu_4336_p2 : x_new_V_29_reg_6497);

assign tmp_V_53_fu_4680_p3 = ((icmp_ln885_10_reg_6517[0:0] === 1'b1) ? 48'd0 : select_ln924_8_fu_4673_p3);

assign tmp_V_54_fu_5048_p3 = ((p_Result_94_reg_6573[0:0] === 1'b1) ? tmp_V_34_fu_5043_p2 : tmp_V_53_reg_6565);

assign tmp_V_7_fu_1843_p2 = (48'd0 - x_new_V_23_reg_6066);

assign tmp_V_fu_1066_p2 = (48'd0 - x_new_V_21_reg_5927);


always @ (p_Result_66_fu_1087_p3) begin
    if (p_Result_66_fu_1087_p3[0] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd0;
    end else if (p_Result_66_fu_1087_p3[1] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd1;
    end else if (p_Result_66_fu_1087_p3[2] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd2;
    end else if (p_Result_66_fu_1087_p3[3] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd3;
    end else if (p_Result_66_fu_1087_p3[4] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd4;
    end else if (p_Result_66_fu_1087_p3[5] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd5;
    end else if (p_Result_66_fu_1087_p3[6] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd6;
    end else if (p_Result_66_fu_1087_p3[7] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd7;
    end else if (p_Result_66_fu_1087_p3[8] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd8;
    end else if (p_Result_66_fu_1087_p3[9] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd9;
    end else if (p_Result_66_fu_1087_p3[10] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd10;
    end else if (p_Result_66_fu_1087_p3[11] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd11;
    end else if (p_Result_66_fu_1087_p3[12] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd12;
    end else if (p_Result_66_fu_1087_p3[13] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd13;
    end else if (p_Result_66_fu_1087_p3[14] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd14;
    end else if (p_Result_66_fu_1087_p3[15] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd15;
    end else if (p_Result_66_fu_1087_p3[16] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd16;
    end else if (p_Result_66_fu_1087_p3[17] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd17;
    end else if (p_Result_66_fu_1087_p3[18] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd18;
    end else if (p_Result_66_fu_1087_p3[19] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd19;
    end else if (p_Result_66_fu_1087_p3[20] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd20;
    end else if (p_Result_66_fu_1087_p3[21] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd21;
    end else if (p_Result_66_fu_1087_p3[22] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd22;
    end else if (p_Result_66_fu_1087_p3[23] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd23;
    end else if (p_Result_66_fu_1087_p3[24] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd24;
    end else if (p_Result_66_fu_1087_p3[25] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd25;
    end else if (p_Result_66_fu_1087_p3[26] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd26;
    end else if (p_Result_66_fu_1087_p3[27] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd27;
    end else if (p_Result_66_fu_1087_p3[28] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd28;
    end else if (p_Result_66_fu_1087_p3[29] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd29;
    end else if (p_Result_66_fu_1087_p3[30] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd30;
    end else if (p_Result_66_fu_1087_p3[31] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd31;
    end else if (p_Result_66_fu_1087_p3[32] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd32;
    end else if (p_Result_66_fu_1087_p3[33] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd33;
    end else if (p_Result_66_fu_1087_p3[34] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd34;
    end else if (p_Result_66_fu_1087_p3[35] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd35;
    end else if (p_Result_66_fu_1087_p3[36] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd36;
    end else if (p_Result_66_fu_1087_p3[37] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd37;
    end else if (p_Result_66_fu_1087_p3[38] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd38;
    end else if (p_Result_66_fu_1087_p3[39] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd39;
    end else if (p_Result_66_fu_1087_p3[40] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd40;
    end else if (p_Result_66_fu_1087_p3[41] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd41;
    end else if (p_Result_66_fu_1087_p3[42] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd42;
    end else if (p_Result_66_fu_1087_p3[43] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd43;
    end else if (p_Result_66_fu_1087_p3[44] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd44;
    end else if (p_Result_66_fu_1087_p3[45] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd45;
    end else if (p_Result_66_fu_1087_p3[46] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd46;
    end else if (p_Result_66_fu_1087_p3[47] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd47;
    end else if (p_Result_66_fu_1087_p3[48] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd48;
    end else if (p_Result_66_fu_1087_p3[49] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd49;
    end else if (p_Result_66_fu_1087_p3[50] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd50;
    end else if (p_Result_66_fu_1087_p3[51] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd51;
    end else if (p_Result_66_fu_1087_p3[52] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd52;
    end else if (p_Result_66_fu_1087_p3[53] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd53;
    end else if (p_Result_66_fu_1087_p3[54] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd54;
    end else if (p_Result_66_fu_1087_p3[55] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd55;
    end else if (p_Result_66_fu_1087_p3[56] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd56;
    end else if (p_Result_66_fu_1087_p3[57] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd57;
    end else if (p_Result_66_fu_1087_p3[58] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd58;
    end else if (p_Result_66_fu_1087_p3[59] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd59;
    end else if (p_Result_66_fu_1087_p3[60] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd60;
    end else if (p_Result_66_fu_1087_p3[61] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd61;
    end else if (p_Result_66_fu_1087_p3[62] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd62;
    end else if (p_Result_66_fu_1087_p3[63] == 1'b1) begin
        tmp_fu_1095_p3 = 64'd63;
    end else begin
        tmp_fu_1095_p3 = 64'd64;
    end
end


always @ (p_Result_90_fu_4905_p3) begin
    if (p_Result_90_fu_4905_p3[0] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd0;
    end else if (p_Result_90_fu_4905_p3[1] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd1;
    end else if (p_Result_90_fu_4905_p3[2] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd2;
    end else if (p_Result_90_fu_4905_p3[3] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd3;
    end else if (p_Result_90_fu_4905_p3[4] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd4;
    end else if (p_Result_90_fu_4905_p3[5] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd5;
    end else if (p_Result_90_fu_4905_p3[6] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd6;
    end else if (p_Result_90_fu_4905_p3[7] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd7;
    end else if (p_Result_90_fu_4905_p3[8] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd8;
    end else if (p_Result_90_fu_4905_p3[9] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd9;
    end else if (p_Result_90_fu_4905_p3[10] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd10;
    end else if (p_Result_90_fu_4905_p3[11] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd11;
    end else if (p_Result_90_fu_4905_p3[12] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd12;
    end else if (p_Result_90_fu_4905_p3[13] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd13;
    end else if (p_Result_90_fu_4905_p3[14] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd14;
    end else if (p_Result_90_fu_4905_p3[15] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd15;
    end else if (p_Result_90_fu_4905_p3[16] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd16;
    end else if (p_Result_90_fu_4905_p3[17] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd17;
    end else if (p_Result_90_fu_4905_p3[18] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd18;
    end else if (p_Result_90_fu_4905_p3[19] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd19;
    end else if (p_Result_90_fu_4905_p3[20] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd20;
    end else if (p_Result_90_fu_4905_p3[21] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd21;
    end else if (p_Result_90_fu_4905_p3[22] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd22;
    end else if (p_Result_90_fu_4905_p3[23] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd23;
    end else if (p_Result_90_fu_4905_p3[24] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd24;
    end else if (p_Result_90_fu_4905_p3[25] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd25;
    end else if (p_Result_90_fu_4905_p3[26] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd26;
    end else if (p_Result_90_fu_4905_p3[27] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd27;
    end else if (p_Result_90_fu_4905_p3[28] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd28;
    end else if (p_Result_90_fu_4905_p3[29] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd29;
    end else if (p_Result_90_fu_4905_p3[30] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd30;
    end else if (p_Result_90_fu_4905_p3[31] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd31;
    end else if (p_Result_90_fu_4905_p3[32] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd32;
    end else if (p_Result_90_fu_4905_p3[33] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd33;
    end else if (p_Result_90_fu_4905_p3[34] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd34;
    end else if (p_Result_90_fu_4905_p3[35] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd35;
    end else if (p_Result_90_fu_4905_p3[36] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd36;
    end else if (p_Result_90_fu_4905_p3[37] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd37;
    end else if (p_Result_90_fu_4905_p3[38] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd38;
    end else if (p_Result_90_fu_4905_p3[39] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd39;
    end else if (p_Result_90_fu_4905_p3[40] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd40;
    end else if (p_Result_90_fu_4905_p3[41] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd41;
    end else if (p_Result_90_fu_4905_p3[42] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd42;
    end else if (p_Result_90_fu_4905_p3[43] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd43;
    end else if (p_Result_90_fu_4905_p3[44] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd44;
    end else if (p_Result_90_fu_4905_p3[45] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd45;
    end else if (p_Result_90_fu_4905_p3[46] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd46;
    end else if (p_Result_90_fu_4905_p3[47] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd47;
    end else if (p_Result_90_fu_4905_p3[48] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd48;
    end else if (p_Result_90_fu_4905_p3[49] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd49;
    end else if (p_Result_90_fu_4905_p3[50] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd50;
    end else if (p_Result_90_fu_4905_p3[51] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd51;
    end else if (p_Result_90_fu_4905_p3[52] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd52;
    end else if (p_Result_90_fu_4905_p3[53] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd53;
    end else if (p_Result_90_fu_4905_p3[54] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd54;
    end else if (p_Result_90_fu_4905_p3[55] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd55;
    end else if (p_Result_90_fu_4905_p3[56] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd56;
    end else if (p_Result_90_fu_4905_p3[57] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd57;
    end else if (p_Result_90_fu_4905_p3[58] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd58;
    end else if (p_Result_90_fu_4905_p3[59] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd59;
    end else if (p_Result_90_fu_4905_p3[60] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd60;
    end else if (p_Result_90_fu_4905_p3[61] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd61;
    end else if (p_Result_90_fu_4905_p3[62] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd62;
    end else if (p_Result_90_fu_4905_p3[63] == 1'b1) begin
        tmp_s_fu_4913_p3 = 64'd63;
    end else begin
        tmp_s_fu_4913_p3 = 64'd64;
    end
end

assign total_bits_fu_983_p2 = (add_ln86_fu_947_p2 - umax_fu_976_p3);

assign total_bytes_to_send_fu_875_p3 = ((icmp_ln39_fu_849_p2[0:0] === 1'b1) ? add_ln39_1_fu_869_p2 : 29'd0);

assign trunc_ln556_fu_568_p1 = ireg_V_fu_564_p1[62:0];

assign trunc_ln565_2_fu_5711_p1 = tmp_V_50_reg_6617[31:0];

assign trunc_ln565_3_fu_5722_p1 = tmp_V_42_reg_6579[31:0];

assign trunc_ln565_fu_594_p1 = ireg_V_fu_564_p1[51:0];

assign trunc_ln5_fu_1342_p4 = {{m_2_fu_1271_p2[52:1]}};

assign trunc_ln851_1_fu_1806_p1 = x_new_V_23_fu_1781_p3[42:0];

assign trunc_ln851_2_fu_2664_p1 = x_new_V_25_fu_2639_p3[42:0];

assign trunc_ln851_3_fu_3441_p1 = x_new_V_27_fu_3416_p3[42:0];

assign trunc_ln851_4_fu_4299_p1 = x_new_V_29_fu_4274_p3[42:0];

assign trunc_ln851_fu_1029_p1 = x_new_V_21_fu_1004_p3[42:0];

assign trunc_ln893_10_fu_4491_p1 = tmp_1_fu_4365_p3[10:0];

assign trunc_ln893_11_fu_5198_p1 = tmp_10_fu_5072_p3[10:0];

assign trunc_ln893_1_fu_1580_p1 = tmp_2_fu_1454_p3[10:0];

assign trunc_ln893_2_fu_1998_p1 = tmp_3_fu_1872_p3[10:0];

assign trunc_ln893_3_fu_2357_p1 = tmp_4_fu_2231_p3[10:0];

assign trunc_ln893_4_fu_4865_p1 = tmp_5_fu_4739_p3[10:0];

assign trunc_ln893_5_fu_2856_p1 = tmp_6_fu_2730_p3[10:0];

assign trunc_ln893_6_fu_3215_p1 = tmp_7_fu_3089_p3[10:0];

assign trunc_ln893_7_fu_3633_p1 = tmp_8_fu_3507_p3[10:0];

assign trunc_ln893_8_fu_3992_p1 = tmp_9_fu_3866_p3[10:0];

assign trunc_ln893_9_fu_5039_p1 = tmp_s_fu_4913_p3[10:0];

assign trunc_ln893_fu_1221_p1 = tmp_fu_1095_p3[10:0];

assign trunc_ln897_10_fu_4405_p1 = sub_ln894_10_fu_4377_p2[5:0];

assign trunc_ln897_11_fu_5112_p1 = sub_ln894_11_fu_5084_p2[5:0];

assign trunc_ln897_1_fu_1494_p1 = sub_ln894_1_fu_1466_p2[5:0];

assign trunc_ln897_2_fu_1912_p1 = sub_ln894_2_fu_1884_p2[5:0];

assign trunc_ln897_3_fu_2271_p1 = sub_ln894_3_fu_2243_p2[5:0];

assign trunc_ln897_4_fu_4779_p1 = sub_ln894_4_fu_4751_p2[5:0];

assign trunc_ln897_5_fu_2770_p1 = sub_ln894_5_fu_2742_p2[5:0];

assign trunc_ln897_6_fu_3129_p1 = sub_ln894_6_fu_3101_p2[5:0];

assign trunc_ln897_7_fu_3547_p1 = sub_ln894_7_fu_3519_p2[5:0];

assign trunc_ln897_8_fu_3906_p1 = sub_ln894_8_fu_3878_p2[5:0];

assign trunc_ln897_9_fu_4953_p1 = sub_ln894_9_fu_4925_p2[5:0];

assign trunc_ln897_fu_1135_p1 = sub_ln894_fu_1107_p2[5:0];

assign trunc_ln924_10_fu_5597_p4 = {{m_109_fu_5526_p2[52:1]}};

assign trunc_ln924_1_fu_1701_p4 = {{m_24_fu_1630_p2[52:1]}};

assign trunc_ln924_2_fu_2119_p4 = {{m_49_fu_2048_p2[52:1]}};

assign trunc_ln924_3_fu_2478_p4 = {{m_61_fu_2407_p2[52:1]}};

assign trunc_ln924_4_fu_5319_p4 = {{m_74_fu_5248_p2[52:1]}};

assign trunc_ln924_5_fu_2977_p4 = {{m_79_fu_2906_p2[52:1]}};

assign trunc_ln924_6_fu_3336_p4 = {{m_84_fu_3265_p2[52:1]}};

assign trunc_ln924_7_fu_3754_p4 = {{m_89_fu_3683_p2[52:1]}};

assign trunc_ln924_8_fu_4113_p4 = {{m_94_fu_4042_p2[52:1]}};

assign trunc_ln924_9_fu_5458_p4 = {{m_99_fu_5387_p2[52:1]}};

assign trunc_ln924_s_fu_4612_p4 = {{m_104_fu_4541_p2[52:1]}};

assign trunc_ln_fu_859_p4 = {{add_ln39_fu_854_p2[31:3]}};

assign umax_fu_976_p3 = ((empty_20_fu_971_p2[0:0] === 1'b1) ? sub_ln86_fu_965_p2 : add_ln53_reg_5883);

assign val_fu_5745_p2 = (mask_reg_5889 & combined_fu_5739_p2);

assign x_log_V_1_fu_698_p1 = ashr_ln586_fu_692_p2[47:0];

assign x_log_V_2_fu_710_p3 = ((tmp_38_fu_702_p3[0:0] === 1'b1) ? 48'd281474976710655 : 48'd0);

assign x_log_V_fu_672_p1 = man_V_2_fu_616_p3[47:0];

assign x_log_iter0_V_fu_1750_p3 = ((and_ln924_3_fu_1744_p2[0:0] === 1'b1) ? tmp_V_37_reg_5995 : 48'd4398046511104);

assign x_log_iter1_V_fu_2527_p3 = ((and_ln924_7_fu_2521_p2[0:0] === 1'b1) ? tmp_V_40_reg_6134 : 48'd4398046511104);

assign x_log_iter2_V_fu_3385_p3 = ((and_ln924_13_fu_3379_p2[0:0] === 1'b1) ? tmp_V_45_reg_6280 : 48'd4398046511104);

assign x_log_iter3_V_fu_4162_p3 = ((and_ln924_17_fu_4156_p2[0:0] === 1'b1) ? tmp_V_48_reg_6419 : 48'd4398046511104);

assign x_log_iter4_V_fu_5700_p3 = ((and_ln924_23_fu_5694_p2[0:0] === 1'b1) ? tmp_V_53_reg_6565 : 48'd4398046511104);

assign x_new_V_11_fu_3021_p2 = (add_ln703_3_fu_3016_p2 - shl_ln703_3_fu_3009_p3);

assign x_new_V_15_fu_3798_p2 = (add_ln703_4_fu_3793_p2 - shl_ln703_4_fu_3786_p3);

assign x_new_V_19_fu_4656_p2 = (add_ln703_6_fu_4651_p2 - shl_ln703_6_fu_4644_p3);

assign x_new_V_21_fu_1004_p3 = ((tmp_40_reg_5922[0:0] === 1'b1) ? grp_fu_558_p2 : reg_554);

assign x_new_V_23_fu_1781_p3 = ((tmp_49_reg_6061[0:0] === 1'b1) ? grp_fu_558_p2 : reg_554);

assign x_new_V_25_fu_2639_p3 = ((tmp_63_reg_6207[0:0] === 1'b1) ? grp_fu_558_p2 : reg_554);

assign x_new_V_27_fu_3416_p3 = ((tmp_72_reg_6346[0:0] === 1'b1) ? grp_fu_558_p2 : reg_554);

assign x_new_V_29_fu_4274_p3 = ((tmp_86_reg_6492[0:0] === 1'b1) ? grp_fu_558_p2 : reg_554);

assign x_new_V_3_fu_1386_p2 = (add_ln703_fu_1381_p2 - shl_ln_fu_1374_p3);

assign x_new_V_7_fu_2163_p2 = (add_ln703_1_fu_2158_p2 - shl_ln703_1_fu_2151_p3);

assign xor_ln571_fu_728_p2 = (icmp_ln571_fu_624_p2 ^ 1'd1);

assign xor_ln581_fu_782_p2 = (or_ln581_fu_776_p2 ^ 1'd1);

assign xor_ln582_fu_746_p2 = (or_ln582_fu_740_p2 ^ 1'd1);

assign xor_ln585_fu_764_p2 = (icmp_ln585_fu_676_p2 ^ 1'd1);

assign xor_ln82_fu_5733_p2 = (I3_fu_5725_p3 ^ I1_fu_5707_p1);

assign xor_ln885_1_fu_2169_p2 = (icmp_ln885_2_reg_6086 ^ 1'd1);

assign xor_ln885_2_fu_3027_p2 = (icmp_ln885_5_reg_6232 ^ 1'd1);

assign xor_ln885_3_fu_3804_p2 = (icmp_ln885_7_reg_6371 ^ 1'd1);

assign xor_ln885_4_fu_4662_p2 = (icmp_ln885_10_reg_6517 ^ 1'd1);

assign xor_ln885_fu_1392_p2 = (icmp_ln885_reg_5947 ^ 1'd1);

assign xor_ln899_10_fu_4451_p2 = (tmp_89_fu_4443_p3 ^ 1'd1);

assign xor_ln899_11_fu_5158_p2 = (tmp_93_fu_5150_p3 ^ 1'd1);

assign xor_ln899_1_fu_1540_p2 = (tmp_47_fu_1532_p3 ^ 1'd1);

assign xor_ln899_2_fu_1958_p2 = (tmp_52_fu_1950_p3 ^ 1'd1);

assign xor_ln899_3_fu_2317_p2 = (tmp_56_fu_2309_p3 ^ 1'd1);

assign xor_ln899_4_fu_4825_p2 = (tmp_61_fu_4817_p3 ^ 1'd1);

assign xor_ln899_5_fu_2816_p2 = (tmp_66_fu_2808_p3 ^ 1'd1);

assign xor_ln899_6_fu_3175_p2 = (tmp_70_fu_3167_p3 ^ 1'd1);

assign xor_ln899_7_fu_3593_p2 = (tmp_75_fu_3585_p3 ^ 1'd1);

assign xor_ln899_8_fu_3952_p2 = (tmp_79_fu_3944_p3 ^ 1'd1);

assign xor_ln899_9_fu_4999_p2 = (tmp_84_fu_4991_p3 ^ 1'd1);

assign xor_ln899_fu_1181_p2 = (tmp_43_fu_1173_p3 ^ 1'd1);

assign xor_ln924_1_fu_2510_p2 = (1'd1 ^ and_ln924_6_fu_2504_p2);

assign xor_ln924_2_fu_5629_p2 = (1'd1 ^ and_ln924_8_fu_5623_p2);

assign xor_ln924_3_fu_3368_p2 = (1'd1 ^ and_ln924_12_fu_3362_p2);

assign xor_ln924_4_fu_4145_p2 = (1'd1 ^ and_ln924_16_fu_4139_p2);

assign xor_ln924_5_fu_5656_p2 = (1'd1 ^ and_ln924_18_fu_5650_p2);

assign xor_ln924_6_fu_5683_p2 = (1'd1 ^ and_ln924_22_fu_5677_p2);

assign xor_ln924_fu_1733_p2 = (1'd1 ^ and_ln924_2_fu_1727_p2);

assign zext_ln39_fu_883_p1 = total_bytes_to_send_fu_875_p3;

assign zext_ln461_fu_590_p1 = exp_tmp_V_fu_580_p4;

assign zext_ln586_fu_688_p1 = $unsigned(sext_ln581_fu_662_p1);

assign zext_ln604_fu_718_p1 = $unsigned(sext_ln581_fu_662_p1);

assign zext_ln897_10_fu_4415_p1 = sub_ln897_10_fu_4409_p2;

assign zext_ln897_11_fu_5122_p1 = sub_ln897_11_fu_5116_p2;

assign zext_ln897_1_fu_1504_p1 = sub_ln897_1_fu_1498_p2;

assign zext_ln897_2_fu_1922_p1 = sub_ln897_2_fu_1916_p2;

assign zext_ln897_3_fu_2281_p1 = sub_ln897_3_fu_2275_p2;

assign zext_ln897_4_fu_4789_p1 = sub_ln897_4_fu_4783_p2;

assign zext_ln897_5_fu_2780_p1 = sub_ln897_5_fu_2774_p2;

assign zext_ln897_6_fu_3139_p1 = sub_ln897_6_fu_3133_p2;

assign zext_ln897_7_fu_3557_p1 = sub_ln897_7_fu_3551_p2;

assign zext_ln897_8_fu_3916_p1 = sub_ln897_8_fu_3910_p2;

assign zext_ln897_9_fu_4963_p1 = sub_ln897_9_fu_4957_p2;

assign zext_ln897_fu_1145_p1 = sub_ln897_fu_1139_p2;

assign zext_ln908_10_fu_2019_p1 = lshr_ln908_2_fu_2014_p2;

assign zext_ln908_11_fu_2886_p1 = sub_ln908_5_fu_2881_p2;

assign zext_ln908_12_fu_2369_p1 = add_ln908_3_fu_2364_p2;

assign zext_ln908_13_fu_3245_p1 = sub_ln908_6_fu_3240_p2;

assign zext_ln908_14_fu_2378_p1 = lshr_ln908_3_fu_2373_p2;

assign zext_ln908_15_fu_3663_p1 = sub_ln908_7_fu_3658_p2;

assign zext_ln908_16_fu_5210_p1 = add_ln908_4_fu_5205_p2;

assign zext_ln908_17_fu_4022_p1 = sub_ln908_8_fu_4017_p2;

assign zext_ln908_18_fu_5219_p1 = lshr_ln908_4_fu_5214_p2;

assign zext_ln908_19_fu_5367_p1 = sub_ln908_9_fu_5362_p2;

assign zext_ln908_1_fu_1251_p1 = sub_ln908_fu_1246_p2;

assign zext_ln908_20_fu_2868_p1 = add_ln908_5_fu_2863_p2;

assign zext_ln908_21_fu_4521_p1 = sub_ln908_10_fu_4516_p2;

assign zext_ln908_22_fu_2877_p1 = lshr_ln908_5_fu_2872_p2;

assign zext_ln908_23_fu_5506_p1 = sub_ln908_11_fu_5501_p2;

assign zext_ln908_24_fu_3227_p1 = add_ln908_6_fu_3222_p2;

assign zext_ln908_25_fu_3236_p1 = lshr_ln908_6_fu_3231_p2;

assign zext_ln908_26_fu_3645_p1 = add_ln908_7_fu_3640_p2;

assign zext_ln908_27_fu_3654_p1 = lshr_ln908_7_fu_3649_p2;

assign zext_ln908_28_fu_4004_p1 = add_ln908_8_fu_3999_p2;

assign zext_ln908_29_fu_4013_p1 = lshr_ln908_8_fu_4008_p2;

assign zext_ln908_2_fu_1242_p1 = lshr_ln908_fu_1237_p2;

assign zext_ln908_30_fu_5349_p1 = add_ln908_9_fu_5344_p2;

assign zext_ln908_31_fu_5358_p1 = lshr_ln908_9_fu_5353_p2;

assign zext_ln908_32_fu_4503_p1 = add_ln908_10_fu_4498_p2;

assign zext_ln908_33_fu_4512_p1 = lshr_ln908_10_fu_4507_p2;

assign zext_ln908_34_fu_5488_p1 = add_ln908_11_fu_5483_p2;

assign zext_ln908_35_fu_5497_p1 = lshr_ln908_11_fu_5492_p2;

assign zext_ln908_3_fu_1610_p1 = sub_ln908_1_fu_1605_p2;

assign zext_ln908_4_fu_1592_p1 = add_ln908_1_fu_1587_p2;

assign zext_ln908_5_fu_2028_p1 = sub_ln908_2_fu_2023_p2;

assign zext_ln908_6_fu_1601_p1 = lshr_ln908_1_fu_1596_p2;

assign zext_ln908_7_fu_2387_p1 = sub_ln908_3_fu_2382_p2;

assign zext_ln908_8_fu_2010_p1 = add_ln908_2_fu_2005_p2;

assign zext_ln908_9_fu_5228_p1 = sub_ln908_4_fu_5223_p2;

assign zext_ln908_fu_1233_p1 = add_ln908_fu_1228_p2;

assign zext_ln911_10_fu_4538_p1 = or_ln899_s_reg_6535;

assign zext_ln911_11_fu_5523_p1 = or_ln899_10_reg_6667;

assign zext_ln911_1_fu_1627_p1 = or_ln899_1_reg_6021;

assign zext_ln911_2_fu_2045_p1 = or_ln899_2_reg_6104;

assign zext_ln911_3_fu_2404_p1 = or_ln899_3_reg_6160;

assign zext_ln911_4_fu_5245_p1 = or_ln899_4_reg_6602;

assign zext_ln911_5_fu_2903_p1 = or_ln899_5_reg_6250;

assign zext_ln911_6_fu_3262_p1 = or_ln899_6_reg_6306;

assign zext_ln911_7_fu_3680_p1 = or_ln899_7_reg_6389;

assign zext_ln911_8_fu_4039_p1 = or_ln899_8_reg_6445;

assign zext_ln911_9_fu_5384_p1 = or_ln899_9_reg_6640;

assign zext_ln911_fu_1268_p1 = or_ln_reg_5965;

always @ (posedge ap_clk) begin
    zext_ln39_reg_5873[31:29] <= 3'b000;
    or_ln_reg_5965[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_1_reg_6021[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_2_reg_6104[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_3_reg_6160[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_5_reg_6250[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_6_reg_6306[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_7_reg_6389[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_8_reg_6445[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_s_reg_6535[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_4_reg_6602[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_9_reg_6640[31:1] <= 31'b0000000000000000000000000000000;
    or_ln899_10_reg_6667[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //prng_generator
