Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue May 01 11:20:32 2018
| Host         : volly-SF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controler_top_control_sets_placed.rpt
| Design       : vga_controler_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |              68 |           18 |
| No           | Yes                   | No                     |              19 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           22 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------+-----------------------------+------------------+----------------+
|           Clock Signal           |        Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------+-----------------------------+------------------+----------------+
|  i_content_ctrl/v_zero_reg[0]/G0 |                            |                             |                1 |              1 |
|  i_io_ctrl/blue_o_reg[1][0]      |                            | reset_i_IBUF                |                7 |              9 |
|  i_io_ctrl/E[0]                  |                            | reset_i_IBUF                |                8 |             10 |
|  clk_i_IBUF                      | i_io_ctrl/red_o0           | i_vga_ctrl/red_o[3]_i_1_n_0 |                5 |             12 |
|  clk_i_IBUF                      | i_io_ctrl/s_int_clk_enable | reset_i_IBUF                |                5 |             14 |
|  clk_i_IBUF                      |                            |                             |               10 |             18 |
|  clk_i_IBUF                      | i_io_ctrl/s_px_en          | reset_i_IBUF                |               17 |             41 |
|  clk_i_IBUF                      |                            | reset_i_IBUF                |               18 |             68 |
+----------------------------------+----------------------------+-----------------------------+------------------+----------------+


