<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/hardware/pounder/dds_output.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>dds_output.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><script defer src="../../../../main.js"></script><script defer src="../../../../source-script.js"></script><script defer src="../../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../../stabilizer/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../../stabilizer/index.html"><div class="logo-container"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../../stabilizer/index.html"><img class="rust-logo" src="../../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
</pre><pre class="rust"><code><span class="doccomment">///! The DdsOutput is used as an output stream to the pounder DDS.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! # Design</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! The DDS stream interface is a means of quickly updating pounder DDS (direct digital synthesis)</span>
<span class="doccomment">///! outputs of the AD9959 DDS chip. The DDS communicates via a quad-SPI interface and a single</span>
<span class="doccomment">///! IO-update output pin.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In order to update the DDS interface, the frequency tuning word, amplitude control word, and</span>
<span class="doccomment">///! the phase offset word for a channel can be modified to change the frequency, amplitude, or</span>
<span class="doccomment">///! phase on any of the 4 available output channels. Changes do not propagate to DDS outputs until</span>
<span class="doccomment">///! the IO-update pin is toggled high to activate the new configurations. This allows multiple</span>
<span class="doccomment">///! channels or parameters to be updated and then effects can take place simultaneously.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In this implementation, the phase, frequency, or amplitude can be updated for any single</span>
<span class="doccomment">///! collection of outputs simultaneously. This is done by serializing the register writes to the</span>
<span class="doccomment">///! DDS into a single buffer of data and then writing the data over QSPI to the DDS.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In order to minimize software overhead, data is written directly into the QSPI output FIFO. In</span>
<span class="doccomment">///! order to accomplish this most efficiently, serialized data is written as 32-bit words to</span>
<span class="doccomment">///! minimize the number of bus cycles necessary to write to the peripheral FIFO. A consequence of</span>
<span class="doccomment">///! this is that additional unneeded register writes may be appended to align a transfer to 32-bit</span>
<span class="doccomment">///! word sizes.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In order to pulse the IO-update signal, the high-resolution timer output is used. The timer is</span>
<span class="doccomment">///! configured to assert the IO-update signal after a predefined delay and then de-assert the</span>
<span class="doccomment">///! signal after a predefined assertion duration. This allows for the actual QSPI transfer and</span>
<span class="doccomment">///! IO-update toggle to be completed asynchronously to the rest of software processing - that is,</span>
<span class="doccomment">///! software can schedule the DDS updates and then continue data processing. DDS updates then take</span>
<span class="doccomment">///! place in the future when the IO-update is toggled by hardware.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! # Limitations</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! The QSPI output FIFO is used as an intermediate buffer for holding pending QSPI writes. Because</span>
<span class="doccomment">///! of this, the implementation only supports up to 16 serialized bytes (the QSPI FIFO is 8 32-bit</span>
<span class="doccomment">///! words, or 32 bytes, wide) in a single update.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! There is currently no synchronization between completion of the QSPI data write and the</span>
<span class="doccomment">///! IO-update signal. It is currently assumed that the QSPI transfer will always complete within a</span>
<span class="doccomment">///! predefined delay (the pre-programmed IO-update timer delay).</span>
<span class="doccomment">///!</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! # Future Improvement</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! In the future, it would be possible to utilize a DMA transfer to complete the QSPI transfer.</span>
<span class="doccomment">///! Once the QSPI transfer completed, this could trigger the IO-update timer to start to</span>
<span class="doccomment">///! asynchronously complete IO-update automatically. This would allow for arbitrary profile sizes</span>
<span class="doccomment">///! and ensure that IO-update was in-sync with the QSPI transfer.</span>
<span class="doccomment">///!</span>
<span class="doccomment">///! Currently, serialization is performed on each processing cycle. If there is a</span>
<span class="doccomment">///! compile-time-known register update sequence needed for the application, the serialization</span>
<span class="doccomment">///! process can be done once and then register values can be written into a pre-computed serialized</span>
<span class="doccomment">///! buffer to avoid the software overhead of much of the serialization process.</span>
<span class="kw">use</span> <span class="ident">log::warn</span>;
<span class="kw">use</span> <span class="ident">stm32h7xx_hal</span> <span class="kw">as</span> <span class="ident">hal</span>;

<span class="kw">use</span> <span class="kw">super</span>::{<span class="ident">hrtimer::HighResTimerE</span>, <span class="ident">QspiInterface</span>};
<span class="kw">use</span> <span class="ident">ad9959</span>::{<span class="ident">Channel</span>, <span class="ident">DdsConfig</span>, <span class="ident">ProfileSerializer</span>};

<span class="doccomment">/// The DDS profile update stream.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">DdsOutput</span> {
    <span class="ident">_qspi</span>: <span class="ident">QspiInterface</span>,
    <span class="ident">io_update_trigger</span>: <span class="ident">HighResTimerE</span>,
    <span class="ident">config</span>: <span class="ident">DdsConfig</span>,
}

<span class="kw">impl</span> <span class="ident">DdsOutput</span> {
    <span class="doccomment">/// Construct a new DDS output stream.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Note</span>
    <span class="doccomment">/// It is assumed that the QSPI stream and the IO_Update trigger timer have been configured in a</span>
    <span class="doccomment">/// way such that the profile has sufficient time to be written before the IO_Update signal is</span>
    <span class="doccomment">/// generated.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Args</span>
    <span class="doccomment">/// * `qspi` - The QSPI interface to the run the stream on.</span>
    <span class="doccomment">/// * `io_update_trigger` - The HighResTimerE used to generate IO_Update pulses.</span>
    <span class="doccomment">/// * `config` - The frozen DDS configuration.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(
        <span class="kw-2">mut</span> <span class="ident">qspi</span>: <span class="ident">QspiInterface</span>,
        <span class="ident">io_update_trigger</span>: <span class="ident">HighResTimerE</span>,
        <span class="ident">config</span>: <span class="ident">DdsConfig</span>,
    ) -&gt; <span class="self">Self</span> {
        <span class="ident">qspi</span>.<span class="ident">start_stream</span>().<span class="ident">unwrap</span>();
        <span class="self">Self</span> {
            <span class="ident">config</span>,
            <span class="ident">_qspi</span>: <span class="ident">qspi</span>,
            <span class="ident">io_update_trigger</span>,
        }
    }

    <span class="doccomment">/// Get a builder for serializing a Pounder DDS profile.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">builder</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="ident">ProfileBuilder</span> {
        <span class="kw">let</span> <span class="ident">serializer</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">config</span>.<span class="ident">serializer</span>();
        <span class="ident">ProfileBuilder</span> {
            <span class="ident">dds_output</span>: <span class="self">self</span>,
            <span class="ident">serializer</span>,
        }
    }

    <span class="doccomment">/// Write a profile to the stream.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Note:</span>
    <span class="doccomment">/// If a profile of more than 8 words is provided, the QSPI interface will likely</span>
    <span class="doccomment">/// stall execution. If there are still bytes pending in the FIFO, the write will certainly</span>
    <span class="doccomment">/// stall.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Args</span>
    <span class="doccomment">/// * `profile` - The serialized DDS profile to write.</span>
    <span class="kw">fn</span> <span class="ident">write_profile</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">profile</span>: <span class="kw-2">&amp;</span>[<span class="ident">u32</span>]) {
        <span class="comment">// Note(unsafe): We own the QSPI interface, so it is safe to access the registers in a raw</span>
        <span class="comment">// fashion.</span>
        <span class="kw">let</span> <span class="ident">regs</span> <span class="op">=</span> <span class="kw">unsafe</span> { <span class="kw-2">&amp;</span><span class="kw-2">*</span><span class="ident">hal::stm32::QUADSPI::ptr</span>() };

        <span class="comment">// Warn if the fifo is still at least half full.</span>
        <span class="kw">if</span> <span class="ident">regs</span>.<span class="ident">sr</span>.<span class="ident">read</span>().<span class="ident">flevel</span>().<span class="ident">bits</span>() <span class="op">&gt;</span><span class="op">=</span> <span class="number">16</span> {
            <span class="macro">warn!</span>(<span class="string">&quot;QSPI stalling&quot;</span>)
        }

        <span class="kw">for</span> <span class="ident">word</span> <span class="kw">in</span> <span class="ident">profile</span>.<span class="ident">iter</span>() {
            <span class="comment">// Note(unsafe): We are writing to the SPI TX FIFO in a raw manner for performance. This</span>
            <span class="comment">// is safe because we know the data register is a valid address to write to.</span>
            <span class="kw">unsafe</span> {
                <span class="ident">core::ptr::write_volatile</span>(
                    <span class="kw-2">&amp;</span><span class="ident">regs</span>.<span class="ident">dr</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="kw">_</span> <span class="kw">as</span> <span class="kw-2">*mut</span> <span class="ident">u32</span>,
                    <span class="kw-2">*</span><span class="ident">word</span>,
                );
            }
        }

        <span class="comment">// Trigger the IO_update signal generating timer to asynchronous create the IO_Update pulse.</span>
        <span class="self">self</span>.<span class="ident">io_update_trigger</span>.<span class="ident">trigger</span>();
    }
}

<span class="doccomment">/// A temporary builder for serializing and writing profiles.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ProfileBuilder</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="ident">dds_output</span>: <span class="kw-2">&amp;</span><span class="lifetime">&#39;a</span> <span class="kw-2">mut</span> <span class="ident">DdsOutput</span>,
    <span class="ident">serializer</span>: <span class="ident">ProfileSerializer</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> <span class="ident">ProfileBuilder</span><span class="op">&lt;</span><span class="lifetime">&#39;a</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Update a number of channels with the provided configuration</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Args</span>
    <span class="doccomment">/// * `channels` - A list of channels to apply the configuration to.</span>
    <span class="doccomment">/// * `ftw` - If provided, indicates a frequency tuning word for the channels.</span>
    <span class="doccomment">/// * `pow` - If provided, indicates a phase offset word for the channels.</span>
    <span class="doccomment">/// * `acr` - If provided, indicates the amplitude control register for the channels. The</span>
    <span class="doccomment">///   24-bits of the ACR should be stored in the last 3 LSB.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">update_channels</span>(
        <span class="kw-2">mut</span> <span class="self">self</span>,
        <span class="ident">channels</span>: <span class="kw-2">&amp;</span>[<span class="ident">Channel</span>],
        <span class="ident">ftw</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
        <span class="ident">pow</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u16</span><span class="op">&gt;</span>,
        <span class="ident">acr</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>,
    ) -&gt; <span class="self">Self</span> {
        <span class="self">self</span>.<span class="ident">serializer</span>.<span class="ident">update_channels</span>(<span class="ident">channels</span>, <span class="ident">ftw</span>, <span class="ident">pow</span>, <span class="ident">acr</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Write the profile to the DDS asynchronously.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
    <span class="attribute">#[<span class="ident">inline</span>]</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">write_profile</span>(<span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="kw">let</span> <span class="ident">profile</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">serializer</span>.<span class="ident">finalize</span>();
        <span class="self">self</span>.<span class="ident">dds_output</span>.<span class="ident">write_profile</span>(<span class="ident">profile</span>);
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="stabilizer" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.60.0 (7737e0b5c 2022-04-04)" ></div>
</body></html>