//
// File created by:  xmverilog
// Do not modify this file
//
-YDIR
behavioural
-YDIR
./system2
-YDIR
system
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_CORELIB_3B.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_CORELIBD_3B.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_CORELIBD.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_CORELIB.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_CORELIB_V5_3B.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_CORELIB_V5.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_IOLIB_3B.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_IOLIBC_3B.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_IOLIBCV5_3B.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_IOLIB.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/c35_IOLIBV5.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/c35b4/FILLANT.v
-VFILE
/opt/cad/designkits/ams/v410/verilog/udp.v
-sv
-LIBEXT
.sv
-LIBEXT
.v
-INCDIR
behavioural
-DEFINE
sim_time=20s
-DEFINE
external_pullup
-DEFINE
functional
-DEFINE
basic_mode_change
