[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: dirRead_cnt,                14491
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.directory: choose_busy_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: dirRead_cnt,                15474
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.directory: choose_busy_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: utilization,            112503614
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sum,            112503580
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_mean,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_overflow,                 5634
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_0_1,               447012
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_1_2,                24006
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_2_3,               130705
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_3_4,               164616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_4_5,               185540
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_5_6,               119977
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_6_7,               135362
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_7_8,               274436
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_8_9,               189604
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_9_10,               313494
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_10_11,               176626
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_11_12,               151385
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_12_13,               209618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_13_14,               163832
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_14_15,               179235
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_15_16,               225338
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_16_17,               134100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_17_18,               152352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_18_19,               173792
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_19_20,               147286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_20_21,               147466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_21_22,               149051
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_22_23,               156646
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_23_24,               152428
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_24_25,               186491
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_25_26,               132287
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_26_27,                98053
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_27_28,                99793
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_28_29,                98015
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_29_30,                78722
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_30_31,                96573
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_31_32,                96657
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_32_33,                71466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_33_34,                71986
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_34_35,                65000
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_35_36,                57260
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_36_37,                45689
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_37_38,                45797
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_38_39,                32947
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_39_40,                36213
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_40_41,                30591
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_41_42,                21059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_42_43,                23472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_43_44,                19163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_44_45,                14771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_45_46,                21914
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_46_47,                14712
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_47_48,                14377
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_48_49,                15283
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_49_50,                12320
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_50_51,                11670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_51_52,                13559
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_52_53,                10145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_53_54,                 7629
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_54_55,                 9388
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_55_56,                10156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_56_57,                 8767
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_57_58,                13833
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_58_59,                 8187
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_59_60,                 7277
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_60_61,                 7613
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_61_62,                 7717
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_62_63,                 8223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_63_64,                 6633
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_64_65,                 7899
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_65_66,                 6890
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_66_67,                 8318
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_67_68,                 7478
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_68_69,                 4158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_69_70,                 3075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_70_71,                 4837
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_71_72,                 3374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_72_73,                 4537
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_73_74,                 3898
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_74_75,                 8151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_75_76,                 9032
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_76_77,                20138
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_77_78,                18280
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_78_79,                21535
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: util_79_80,                21488
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: full,                43023
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: exHalf,               440956
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.virtualLoadQueue: empty,               447012
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                   55
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                 3577
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                29009
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras.RASStack: ras_top_mismatch,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: probe_unused_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: replace_unused_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_has_invalid_way_but_select_valid_way,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: store_using_replacement,                  257
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: total_prefetch,                 1331
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: utilization,            974131271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_hit_prefetch,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: late_miss_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: good_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: bad_prefetch,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: recovery_stall,               170795
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: control_recovery_stall,               129907
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: mem_violation_recovery_stall,                40884
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: other_recovery_stall,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: in,             22229063
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW.freeList: empty,                 1905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: utilization,             26205218
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: waitInstr,              4007739
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth32,              6088404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_dispatch,               697509
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth128,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_int,                16730
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth256,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: stall_cycle_walk,                 7680
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: depth512,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sum,             22197479
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: trigger_disable,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_mean,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.prefetcherMonitor: prefetch_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_0_1,              1666100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_1_2,               266013
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_2_3,               298950
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                 1602
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_3_4,               308814
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_4_5,               270331
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_5_6,               343370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_fire_6_7,              2934825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                12978
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sum,             22197479
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                  373
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_sampled,              4422303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                 3041
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_1_2,               266013
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_2_3,               298950
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_3_4,               308814
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_4_5,               270331
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_5_6,               343370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_pure_6_7,              2934825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                  354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sum,             26205212
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_mean,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_0_1,               938507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_1_2,               298228
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_2_3,               317495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_3_4,               327574
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_4_5,               282594
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_5_6,               385134
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: slots_valid_rough_6_7,              3538871
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: move_instr_count,              1219732
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rename: fused_lui_load_instr_count,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: from_fp_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: utilization,             82135007
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: from_fp_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sum,             82134991
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: same_cycle_update_pf_flag,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                 4597
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_mean,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              7542209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: enq,              6155949
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                 3161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useless_prefetch,                 1303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: from_fp_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                92816
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: useful_prefetch,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq,               455593
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sum,              6088402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: deq_block,                62555
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                 5621
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_0_1,               589794
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_sampled,              5428433
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_rar_nack,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_raw_nack,                 1169
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_1_2,               193758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_nuke,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_2_3,               206812
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_3_4,               194192
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_mem_amb,               239082
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_4_5,               256076
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_overflow,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_tlb_miss,                14664
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_5_6,               227097
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_1_2,              5063561
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_bank_conflict,                  609
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_6_7,               316275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_2_3,               296615
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_replay,                  449
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_7_8,               314259
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_forward_fail,               189406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_8_9,               187339
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_valid,              3132942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_000,              6086499
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_prefetch_hit,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_block,               287377
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: late_load_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_in_fire_first_issue,              2845565
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_fire,                13139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_010,                 1905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_lsq_fire_first_issue,               151923
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_ldu_fire_first_issue,              2845565
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_muti_fire,                 3451
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_enq_req,                21425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_fast_replay_issue,               274615
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_dcache_miss,                11682
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_3_4,                11999
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_9_10,               259491
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay: replay_hint_wakeup,                 3446
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_4_5,                34971
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_10_11,               262935
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_11_12,               211264
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_5_6,                11654
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_12_13,               200692
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_6_7,                 1905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_13_14,               194712
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: issue_count_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                82983
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_req,                 6604
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full_mask_111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_14_15,               176646
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_7_8,                  571
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_15_16,               185239
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_8_9,                  599
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_16_17,               181202
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nuke_rollback,                 8708
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: miss_queue_has_muti_enq_but_not_fire,                 2279
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_stall_dcache,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: nack_rollabck,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_17_18,               160566
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_9_10,                  216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: utilization,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              7542209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success,              2621796
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                 9198
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed,               651113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_success_once,              2532033
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_10_11,                 1907
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_18_19,               150613
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_addr_spec_failed_once,               313532
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_forward_tl_d_channel,                 5495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_11_12,                  118
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_19_20,               144890
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_20_21,               141395
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_fire,                  806
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_12_13,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_21_22,               157909
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_13_14,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_22_23,               115039
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_14_15,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_23_24,               117497
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: can_not_send_acquire_because_of_merging_store,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_24_25,                88935
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_15_16,                   75
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,              6083806
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_software_prefetch_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_16_17,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_blocked,                  599
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s0_hardware_prefetch_total,                 1425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_valid,              3272909
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_17_18,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock: writeback_count_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_25_26,                86048
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_18_19,                 1686
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire,              3234838
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_19_20,                  170
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_26_27,                79173
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_27_28,                67267
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,              5987026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_20_21,                  179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_in_fire_first_issue,              2811162
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                 1242
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_28_29,                60980
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_21_22,                   96
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_29_30,                50158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_22_23,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_30_31,                40920
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_31_32,                35799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_23_24,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss,                 8097
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,              5982429
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_tlb_miss_first_issue,                 7953
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_32_33,                33946
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_24_25,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_33_34,                29975
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s1_dly_err,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_25_26,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_34_35,                25581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_26_27,                   38
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_35_36,                20716
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_36_37,                18570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_27_28,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_valid,              3234837
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_28_29,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_37_38,                17352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire,              3216460
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_in_fire_first_issue,              2793913
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_29_30,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_38_39,                16093
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss,                19802
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_39_40,                15137
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_30_31,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_first_issue,                14143
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_real_miss_first_issue,                14143
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_40_41,                13945
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                 3130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_full_forward,              1018540
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_dcache_miss_full_forward,                15376
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: utilization,             15211629
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_41_42,                13412
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_31_32,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sum,             15211626
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_store,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: util_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_32_33,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_42_43,                12543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_33_34,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_43_44,                11060
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_44_45,                11187
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_34_35,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_45_46,                10334
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_35_36,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_can,                 2646
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_46_47,                 9582
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_47_48,                 9554
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_overflow,                 1360
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_36_37,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_48_49,                 9423
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_0_1,              2120459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: exHalf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_fwd_frm_d_chan_or_mshr,                 3387
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: empty,              6088404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                   53
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCycle,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_1_2,               632335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_49_50,                 8950
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch,                  799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmioCnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_2_3,               826240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_50_51,                 8726
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_3_4,               621292
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_37_38,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_load,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_51_52,                 9002
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_38_39,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_52_53,                18129
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_4_5,               519617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_53_54,                 9004
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_39_40,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_54_55,                 8240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_5_6,               486586
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_40_41,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_6_7,               364647
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_55_56,                 8324
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_41_42,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_success,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_ignored,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: mmio_writeback_blocked,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_miss,                  799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer: uncache_full_rollback,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_7_8,               198527
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_42_43,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_8_9,               173587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_56_57,                 7956
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_43_44,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_57_58,                 7444
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_9_10,                53694
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,              6088402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_58_59,                 6617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_10_11,                 5712
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_59_60,                 6406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,              6088353
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_60_61,                 5236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_11_12,                36698
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_61_62,                 5043
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_62_63,                 4387
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_12_13,                22676
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                  102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.uncache: mmio_outstanding,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_63_64,                 4185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid,              1686357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                 7038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                 3153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                 1752
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_prefetch_accept,                  799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_forward_req,                 4653
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_64_65,                 4801
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_13_14,                 9975
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_44_45,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_14_15,                 7291
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                 5919
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,              6080664
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: s0_valid_not_ready,              1686357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_45_46,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: util_15_16,                 9067
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_65_66,                 4330
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,              6088352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_66_67,                 6563
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: full,               333399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_67_68,                 3500
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: exHalf,               145113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_46_47,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                 1776
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                   52
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_channel_D,                 2645
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                 6034
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_47_48,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: empty,              2120459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_68_69,                 2825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: in,             10057049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_69_70,                 4485
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_48_49,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out,             10026508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_49_50,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: out_try,             11700991
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_50_51,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.lsDq: fake_block,               247495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_51_52,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_52_53,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_70_71,                 2653
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_53_54,                   54
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_71_72,                 2425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: s2_successfully_forward_mshr,                  742
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                  425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: hint_fire,                 6482
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache: grant_data_fire,                 6643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                  300
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: sta_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access0,              5892061
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: rollback,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_54_55,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sum,              6083806
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                  371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_0: store_miss_prefetch_not_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                  470
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss0,                 1110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_req,                 9634
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_72_73,                 1830
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                  483
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                 3283
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                 1771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_55_56,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                   95
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_73_74,                 1672
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                  379
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                  466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access1,              2834434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_req,                 1618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                 3084
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_sampled,              5987026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_74_75,                  910
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_56_57,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                 1729
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_underflow,              5985784
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,              6080667
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_6: part_data_read_counter,              5724700
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireblock_req,                 1618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_7: part_data_read_counter,              3964432
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_75_76,                  672
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_57_58,                   55
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_76_77,                  354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                  540
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                 1802
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                  671
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss1,                  948
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                  439
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_0,              6088397
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_access2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                 5916
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_58_59,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_77_78,                  159
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_59_60,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_78_79,                  179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_60_61,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: util_79_80,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_61_62,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_req,                 2715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_62_63,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: full,                  193
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                 3221
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_63_64,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                  419
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                 3173
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,                97507
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                 1709
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access2,               619918
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_req,                 3703
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_1,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: first_miss2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                  416
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l2,                 1406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss2,                  769
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                  444
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: access3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_from_l1,                 2297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,              2470419
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_64_65,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: exHalf,               242116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_65_66,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: empty,               589794
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_66_67,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: enq,              6943309
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR: ld_ld_violation,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_67_68,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_68_69,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sum,              6088402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_69_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_70_71,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_1,               474870
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_valid,              2392085
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_71_72,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_sampled,              6088353
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_block,               226238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_72_73,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_underflow,              6088352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_in_fire_first_issue,              2165847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: utilization,             26712431
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_73_74,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: miss3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_0_2,               237855
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,              6080686
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                 4472
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                 1778
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                 1174
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                 5925
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_lsq_fire_first_issue,               151744
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: waitInstr,              3981370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_ldu_fire_first_issue,              2165847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                  445
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict_1_2,               154106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_count,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                  468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_74_75,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_75_76,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromSMS,                 9268
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                  422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb: ptw_resp_pf_count,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                  442
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_0,               267605
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_76_77,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromBOP,                 5992
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                  419
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_req,                 9520
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,               180637
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                  439
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,              3226619
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: stall_cycle,               697099
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_fast_replay_issue,               326901
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sum,             22731061
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                  507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_1,               211925
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_req,                 1685
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                 8820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,               149539
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                 3296
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_fromTP,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_mean,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                 3130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                 1800
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,              6080576
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireblock_req,                 1685
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,              2845500
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_stall_dcache,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,              2610145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,              3272013
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict_2,               132322
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                 1891
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_77_78,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher: prefetch_req_SMS_other_overlapped,                  222
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                 5922
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_req,                 2465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_78_79,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success,              2048598
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed,               597083
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_0_1,              1602453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_success_once,              1910551
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_1_2,               270258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_addr_spec_failed_once,               255296
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                 3275
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_2_3,               259240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_forward_tl_d_channel,                 5435
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                  104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                 3080
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_79_80,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_req,                 3696
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_2,                92606
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l2,                 1392
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                 8076
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_from_l1,                 2304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_2,              1608738
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_fire,                 1189
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_3_4,               328759
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_software_prefetch_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_4_5,               286952
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_blocked,                  210
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_5_6,               236208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s0_hardware_prefetch_total,                 1425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              7445502
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                 8793
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_fire_6_7,              3104533
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_valid,              2645681
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,               442507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,              2165826
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,               733711
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_80_81,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_0,                 6242
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_81_82,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_82_83,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_1,                 4662
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_83_84,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sum,             22731061
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire,              2615311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_read_counter,             38539380
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,              2644440
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_1,               290442
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_in_fire_first_issue,              2140499
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                  116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                 5011
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_0_2,               137584
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_req,                10116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                 5473
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_req,                 1682
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_fake_rr_bank_conflict_1_2,                73808
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_84_85,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_85_86,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss,                 5125
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,              1255550
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireblock_req,                 1682
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,              1622368
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_tlb_miss_first_issue,                 4970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_sampled,              4485950
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                 1941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_req,                 2853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s1_dly_err,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                 2183
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_req,                 3808
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_86_87,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l2,                 1480
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_valid,              2615310
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_87_88,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_88_89,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_miss_2,                 2234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_89_90,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: pf_train_prefetched_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_90_91,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_91_92,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire,              2602406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_1_2,               270258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_in_fire_first_issue,              2129235
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_2_3,               259240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss,                15798
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_3_4,               328759
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_first_issue,                 9560
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_4_5,               286952
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_real_miss_first_issue,                 9560
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_5_6,               236208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_full_forward,               809926
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_pure_6_7,              3104533
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_dcache_miss_full_forward,                11205
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sum,             26712425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_can,                 2546
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_mean,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_fwd_frm_d_chan_or_mshr,                 3271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access3,                  534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2f: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_from_l1,                 2328
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_92_93,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_93_94,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_94_95,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss3,                  374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                 5703
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_95_96,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_96_97,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_req,                11096
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_req,                 1658
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireblock_req,                 1658
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2f: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: io_refill,                 6643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,              1707555
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquireperm_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_req,                 3810
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                 8820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_req,                 3831
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,              1710399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: total_prefetch_en,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                  421
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l2,                 1492
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch,                 1179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_0_1,               905355
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sum,                97507
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_mean,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_1_2,               280120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_ignored,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_sampled,                 4472
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_97_98,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: useful_prefetch_en,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                 2883
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_from_l1,                 2339
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_l1_req_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_98_99,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_99_100,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_using_replacement,                10580
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_100_101,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_bank_conflict,               339919
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_101_102,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_read_from_prefetched_line,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: late_prefetch_en,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,              1015122
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: demand_miss_en,                13138
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,              1017119
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_miss,                 1121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_2_3,               269328
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_hit,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_3_4,               346773
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_102_103,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: dcache_first_read_from_prefetched_line,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_prefetch_accept,                 1121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_4_5,               310740
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_forward_req,                 4565
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_5_6,               246152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_channel_D,                 2544
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.decode: slots_valid_rough_6_7,              3729935
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: s2_successfully_forward_mshr,                  725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: rollback,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                  297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_acquire_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                 2023
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_underflow,                 3298
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: s3_pf_hit_filter,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_103_104,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_req,              1623619
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_104_105,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_s1_kill,                14880
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_105_106,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_106_107,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.fdpMonitor: cache_pollution_en,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit_way,              1613038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_get_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access2,               732723
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_put_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkA: sinkA_prefetch_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,              9433799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_107_108,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access2,               734102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_data_nack,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_108_109,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_109_110,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_110_111,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_hit,                50277
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                  618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                  505
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_0: wrbypass_miss,                 1490
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_111_112,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sum,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_112_113,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_hit,              1600367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_mean,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_113_114,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss,                 8371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_sampled,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_114_115,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_succeed,              1600367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss2,                  220
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  588
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss2,                 1415
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: load_miss_or_conflict,                 8371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                  220
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: actual_ld_fast_wakeup,              1121755
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_115_116,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_2: ideal_ld_fast_wakeup,              1508054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_116_117,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_using_replacement,                20333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_117_118,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,               404308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_hit,                49647
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_0: wrbypass_miss,                 2120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  774
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l2,                 9268
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_118_119,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_from_prefetched_line,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_119_120,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_first_read_from_prefetched_line,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_120_121,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_121_122,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: s3_pf_hit_filter,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_122_123,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,              3272909
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_123_124,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,                46290
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_124_125,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                  639
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                  168
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_hit,                11862
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_1: wrbypass_miss,                  751
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sum,             36363496
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_125_126,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: prefetch_fire_l3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,              3252576
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,                92177
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: l1pf_fire_l2,                  472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_hit,                45470
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_fire_l2,                 8796
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: sms_block_by_l1pf,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_0: wrbypass_miss,                 6297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_overflow,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,              6897659
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                  153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_data_nack,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_hit,                11384
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                12589
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_3.wrbypasses_1: wrbypass_miss,                 1229
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,                 3140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_126_127,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_127_128,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sum,              6897659
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                 4597
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_128_129,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_129_130,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,              3214858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_130_131,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                11760
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,             91031918
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                 1240
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,                 6515
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,                14343
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,              3214858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                11760
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_131_132,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,              2849439
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sum,             91031889
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_4_5,               819329
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_5_6,              1584407
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_overflow,              1087379
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_mean,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_0_1,              2562083
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_6_7,              2151088
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_132_133,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_7_8,               630771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              1242360
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_2_3,              2283960
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,              3034592
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_133_134,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,              6882019
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sum,              6882018
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_has_invalid_way_but_select_valid_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_overflow,                  764
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_8_9,               359387
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_9_10,               263374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_overflow,              1083873
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,               745455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_0_1,              3623345
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_using_replacement,                16135
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_134_135,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,               487286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_135_136,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_136_137,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,               950514
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               222689
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_2_3,              1514544
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                 3134
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_10_11,               164017
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_11_12,                61551
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_12_13,                13737
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,             13270494
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.div.div: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_13_14,                 2922
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                  100
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_14_15,                 1021
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               344218
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_137_138,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_from_prefetched_line,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_15_16,                  212
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               299288
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,              3273443
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,               409172
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,              3246320
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_138_139,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_first_read_from_prefetched_line,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,              2321485
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_139_140,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,               924835
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: s3_pf_hit_filter,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_140_141,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,              2645681
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_141_142,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,               843739
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_142_143,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,                35536
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_143_144,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,              2629546
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_144_145,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_handle,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_145_146,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_146_147,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_data_nack,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,               727326
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,              5426280
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,               237402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_no_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_147_148,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_148_149,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,               662124
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_149_150,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_dcache_wpu_pred_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,              6076859
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_150_151,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,              2599390
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,              6076657
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_0,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,               147208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_mainpipe_hit_1,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_151_152,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sum,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                10754
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_mean,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,              2599390
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_152_153,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                10754
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_sampled,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,               727068
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,              1896760
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,              2450204
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_153_154,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_154_155,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_155_156,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: cancel_req_by_piq_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,               121939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchQueue: prefetch_req_send_L2,                 6842
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sum,                92177
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_valid,             24266102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                  243
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                83957
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: allocate_fire,             24214425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_156_157,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_mean,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_valid,             24023735
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                94216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler: issue_fire,             23393057
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_157_158,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_1.fmac.add_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_158_159,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_159_160,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_receive,              1145209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_sampled,                 4597
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_160_161,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_2.fmac.add_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_161_162,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_162_163,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_163_164,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_164_165,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_3.fmac.add_pipe: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_165_166,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_166_167,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_underflow,                 3357
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_167_168,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_168_169,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_169_170,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_170_171,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_171_172,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                 1100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: prefetch_req_send_piq,                 6905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,               125341
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_fencei,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                  113
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   61
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_172_173,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_173_174,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_174_175,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_behind,               525771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,               141123
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_miss,                  758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_175_176,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_tlb_except,                  823
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,               145713
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_mainPipe,               223707
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_missUnit,                  354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,               236458
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                  186
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_cache,               610893
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_176_177,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_177_178,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_pmp,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                 1631
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                  908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_pf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_178_179,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_179_180,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_180_181,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.fdipPrefetch.prefetchPipe: fdip_prefetch_discard_by_hit_piq,                  272
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,               247794
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_181_182,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_182_183,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_183_184,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,               203671
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                35499
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,               164432
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_184_185,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,               132423
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_185_186,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_186_187,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,               117433
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_187_188,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,                84563
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_188_189,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_189_190,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                33539
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_190_191,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: empty,              6088404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_191_192,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: in,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_192_193,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_193_194,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                 3264
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,                75877
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_194_195,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: utilization,             17391795
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_195_196,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sum,             17391785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_196_197,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_197_198,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,                84461
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_198_199,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_199_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,                65802
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_200_201,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_0_1,              1295149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_1_2,               718715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,                52927
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_201_202,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_2_3,               972504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,              6086772
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_3_4,               827046
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_202_203,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_4_5,               972501
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,               100177
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_203_204,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_5_6,               507970
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                57547
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_204_205,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_6_7,               325168
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_205_206,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_7_8,               159649
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_206_207,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_8_9,               126433
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_207_208,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_9_10,               117206
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,                59784
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_208_209,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_10_11,                51022
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_209_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_11_12,                 9209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_210_211,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_12_13,                 5130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_211_212,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_13_14,                  692
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                76559
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_212_213,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,              6048338
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_213_214,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,                59474
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_214_215,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_14_15,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,                97933
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: util_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                  546
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_215_216,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: full,               391882
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_216_217,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,               105664
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_217_218,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: exHalf,               183269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: empty,              1295149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,              6046707
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                45862
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                49635
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_218_219,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: in,             10753875
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_219_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out,             10712072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_220_221,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: out_try,             12714374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                64063
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_221_222,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                45864
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.intDq: fake_block,               282345
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_222_223,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                38376
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_223_224,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                93676
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_224_225,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_225_226,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                48610
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_226_227,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                52336
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_227_228,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_228_229,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                35628
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                  910
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                31247
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_229_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_230_231,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                26174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_231_232,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                36324
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_232_233,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_233_234,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                30231
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_234_235,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                29297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_235_236,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                34368
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_236_237,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_237_238,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                24353
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_238_239,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sum,              6086772
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                23075
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_239_240,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_sampled,              6048338
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                37180
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_240_241,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_underflow,              6047792
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_241_242,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                44181
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_242_243,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_243_244,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                31057
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_244_245,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                23321
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                17179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_245_246,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_246_247,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                 9360
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                   55
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                10855
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_247_248,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                 6577
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                  222
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_248_249,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                10763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_249_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                  304
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_250_251,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                 5045
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_251_252,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                 8086
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_252_253,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,                37185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                 4432
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_253_254,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_254_255,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                 7217
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                 1556
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                 6237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_255_256,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                13826
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_256_257,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                  492
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_257_258,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                 3268
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_258_259,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_259_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                17094
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_260_261,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,               852206
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_261_262,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_262_263,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,               745455
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_263_264,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_264_265,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_265_266,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_266_267,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_267_268,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_268_269,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_269_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                  893
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_270_271,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                   78
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,             91031918
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_271_272,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_272_273,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,             15469407
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_273_274,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,             75563023
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_274_275,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_275_276,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_276_277,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_cancel,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_277_278,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sum,                37185
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_redirect_recover,                49000
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_mean,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_278_279,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ras: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_sampled,                 1556
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_279_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                61073
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_280_281,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_underflow,                 1064
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,               617136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_281_282,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_282_283,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,               955336
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_283_284,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_284_285,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_285_286,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                79615
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                  195
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   74
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_286_287,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                  275
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_287_288,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,              1046380
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_288_289,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_289_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,               111282
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_290_291,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,                36801
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_291_292,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                18575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                 1631
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_292_293,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,               134249
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_293_294,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                  543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_294_295,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_295_296,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_296_297,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_297_298,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_298_299,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,              1157679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: ftq2icache_fire_0_299_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,               149090
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,               190457
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,              1729632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_hit,                35339
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,              1675310
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,              1362915
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2.wrbypass: wrbypass_miss,                 2464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,               613993
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                  523
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                  911
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                  399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_bank_conflict,                22116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                  355
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                  502
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_updates,                43521
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,               555936
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3: ittage_table_hits,               112416
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,               711196
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,               979727
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,               313921
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_hit,                36163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                  473
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_3.wrbypass: wrbypass_miss,                 7358
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                  767
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_hit,                44935
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                  348
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sum,                36801
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                  366
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4.wrbypass: wrbypass_miss,                15100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: mainPipe_stage1_block_by_piq_cycles,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_mean,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_sampled,                 1631
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_hits,              3351142
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_underflow,                 1088
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_0_only_hit_in_ipf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_read_misses,              2480363
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: port_1_only_hit_in_ipf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hits,              2400856
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                48243
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_misses,               782147
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                  466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_read_hit_pred_miss,               166519
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_0,               106324
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_0,                75712
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_0,                60483
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                  358
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_1,               108202
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   75
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                 6959
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_1,                76858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_1,                58579
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                 7826
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_2,               108354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_2,                76434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_2,                59572
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_3,               100727
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                  716
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_3,                72163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_primary,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_3,                59020
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_4,               106865
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_4,                75837
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,              6088045
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,             18265139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_4,                60135
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_5,               103506
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,              6079145
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_1,             18265151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_5,                74164
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                  127
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_5,                58908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_6,               105648
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,              6078787
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_6,                75141
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_2,             18265139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_6,                60296
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_7,               105304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_3,             18265152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_7,                74627
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_7,                58258
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_8,               103592
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_8,                74131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_8,                61605
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                  191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_9,               102741
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_9,                73592
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_9,                58728
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_10,                99473
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sum,              6088045
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_10,                71068
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_sampled,              6079145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_underflow,              6079018
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_10,                58751
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_11,               108980
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_11,                78983
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_11,                60342
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_12,               109098
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                   74
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_12,                78671
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_12,                58611
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   66
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_13,               101531
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,                 7261
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_13,                73188
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                  302
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_13,                61143
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_14,               103575
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                   93
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_14,                74085
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_14,                59036
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_15,               102861
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_15,                73684
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_15,                58482
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_16,               103812
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_16,                74902
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_16,                65769
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_17,               107766
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_17,                77862
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                  172
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_17,                57677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_18,               103156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_18,                73386
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_18,                58533
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_19,               100402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_19,                73127
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_19,                58948
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sum,                 7261
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_20,               102054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_mean,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_20,                72912
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_sampled,                  302
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_underflow,                  209
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_20,                60670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_21,               108344
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_21,                77442
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_21,                60511
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_22,               104646
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                   53
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_22,                75248
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_22,                59545
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_23,               100896
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_23,                72235
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,                 8542
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_23,                60702
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                  358
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_24,               101756
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                  127
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_13_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_24,                72872
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   67
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_24,                59767
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_25,               106984
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_25,                76582
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_25,                56410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_14_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_26,               105232
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                  191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_26,                75640
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_26,                58904
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_15_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_27,               106479
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_27,                76167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_27,                58409
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_28,               104189
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_16_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_28,                75179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sum,                 8542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_mean,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_28,                59197
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_sampled,                  358
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_29,               106405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_underflow,                  231
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_29,                76205
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_29,                58924
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_30,               109466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_17_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_30,                79686
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_30,                57296
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_pred_hit_way_31,               102774
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_18_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_commit_hit_way_31,                73073
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ubtb: uftb_replace_way_31,                59589
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_19_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                 1247
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_20_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                 1509
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_21_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_primary,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_22_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,              6088354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,              6086698
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_23_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,              6086649
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_24_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_25_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_26_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.div.div: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_27_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_28_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sum,              6088354
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_29_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_sampled,              6086698
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_underflow,              6086670
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_30_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: select_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_31_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                 1288
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: in_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.mul: out_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue: ProbeL1DCache,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                 3283
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                  156
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                 3434
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                 3296
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: in_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.mul: out_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sum,                 1288
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_mean,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                 3459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_sampled,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                 3221
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_underflow,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_0,              6088397
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_1,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_0,              6088396
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_1,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                 3367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                 3275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                 1607
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                  157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                 3429
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_valid,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: in_fire,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_valid,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2.alu: out_fire,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_valid,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: in_fire,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_valid,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3.alu: out_fire,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                62897
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                 1587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                11350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sum,                 1607
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_mean,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                38285
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_sampled,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                 1060
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_underflow,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                12564
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                79079
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                 1126
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                11553
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                  121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                54132
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                 1464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                  276
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                12481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                  306
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                90513
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                 4311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                32367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_primary,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                 1389
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                66657
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,              6088396
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                 4140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                15302
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,              6088069
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                  543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                42389
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                 3714
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,              6088062
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                17542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                   85
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                43537
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                 3464
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                13906
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                  699
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,                 8914
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,                 8914
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                  789
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                  789
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sum,              6088396
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                  789
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                  663
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_sampled,              6088069
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_underflow,              6088063
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,                 8914
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                 4513
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                  609
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                  180
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                  334
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,                  282
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                   62
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                   35
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sum,                  282
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_mean,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_sampled,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_underflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                  320
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                 7038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_valid,             11700991
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: in_fire,             10026508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_valid,             13509271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: out_fire,             13502353
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sum,                  320
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: st_rs_not_ready_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_mean,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: sta_rs_not_ready_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_sampled,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_1: std_rs_not_ready_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_fire,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_underflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: from_int_valid,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_fire,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_1: out_valid,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_fire,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: from_int_valid,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_fire,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_3: out_valid,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_0,               958851
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_1,               718965
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_dispatch_bypass_2,               516947
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_0,               534227
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_1,               308619
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_select_2,               223583
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest,               230351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_0,               230344
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_0,                53387
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_0,                87345
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_0,                35945
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_0,                50870
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_1,                31505
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_1,                85973
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_1,                31701
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_1,                53284
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_0_2,                24949
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_1_2,                58207
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_2_2,                24688
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: source_bypass_3_2,                35337
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_0,              1790942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_0,              1790942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_0,              4862590
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_1,              1043422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_1,              1043422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_1,              5200163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_fire_2,               711847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_valid_2,               711847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: srcState_ready_2,              5328099
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_0,              1710400
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_0,              1710400
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_0,                 2844
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_1,              1017120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_1,              1017120
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_1,                 1997
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_fire_2,               734102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_valid_2,               734102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: deq_not_first_issue_2,                 1379
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_0,               546896
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_0,               544032
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_0_0,               211204
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_1,               271770
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_1,               269643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_1_0,               125966
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_2,               405682
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_2,               402977
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_2_0,               101998
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_3,               243832
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_3,               241176
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_3_0,                80042
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_4,               296395
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_4,               293271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_4_0,                93252
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_5,               228163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_5,               225622
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_5_0,                54487
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_6,               187671
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_6,               186235
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_6_0,                85039
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_7,               165597
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_7,               163608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_7_0,                14728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_8,               198132
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_8,               196958
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_8_0,                23161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_9,                94053
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_9,                93199
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_9_0,                19351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_10,                90458
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_10,                88735
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_10_0,                 4510
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_11,                18679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_11,                18406
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_11_0,                 1152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_12,                23976
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_12,                23751
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_12_0,                 3065
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_13,                 4268
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_13,                 4235
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_13_0,                  798
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_14,                 7662
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_14,                 7641
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_14_0,                 5065
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,               127434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_15,                 1072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_15,                 1072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_15_0,                  100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                   35
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_16,                 1933
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_16,                 1927
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_16_0,                  996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_17,                  894
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_17,                  894
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                   78
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                 1800
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_17_0,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_18,                  528
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_18,                  523
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_18_0,                  218
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_19,                  308
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_19,                  308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_19_0,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_20,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_20,                  399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_20_0,                  204
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_21,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_21,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_21_0,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_22,                  248
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_22,                  246
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_22_0,                  136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_23,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_23,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_23_0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_24,                  169
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_24,                  168
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_24_0,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_25_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_26,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_26,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_26_0,                   84
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   62
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_27_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_28,                   82
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_28,                   82
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                  569
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_28_0,                   70
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                  216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_29_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_30,                   79
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_30,                   79
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_30_0,                   67
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_31_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_32,                   63
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_32,                   63
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_32_0,                   63
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_33_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_34,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_34,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_34_0,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_35_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_36,                 1350
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_36,                 1321
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_36_0,                   61
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   53
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_37_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_38,                52974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_38,                52651
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                  174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_38_0,                  103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                  177
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_39_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_40,                65816
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_40,                65216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_40_0,                 1479
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_41_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_42,               123631
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_42,               121861
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_42_0,                 4715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_43_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_44,               207820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_44,               205944
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_44_0,                65900
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_45_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_46,               250748
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_46,               249190
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_46_0,               138291
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: select_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: num_wakeup_47_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                   68
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: allocate_num,              3514939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sum,              3461622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_overflow,               724365
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_0_1,              4297480
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_1_2,               844589
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: issue_num_2_3,               946334
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_0,               366709
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_1,               309169
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_2,               668343
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_dispatch_bypass_3,               512492
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_0,              1656632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_1,              2349885
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_primary,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_2,               999182
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: prefetch_req_merged,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_select_3,               979450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: can_not_send_acquire_because_of_merging_store,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest,               989451
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_0,               977805
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_oldest_override_select_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: fast_blocked_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   68
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_0,               118136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_0,               250482
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_0,                50819
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_0,               173741
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_0,               605913
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_0,               255670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_1,               384781
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_1,               166639
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sum,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_1,               172848
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_1,                74432
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_underflow,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_1,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_1,               327350
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_1,               208651
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_2,                47435
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_2,                93150
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_2,                22744
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_2,                36800
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_2,               197023
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_2,               109898
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_0_3,               115954
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_1_3,                57720
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_2_3,               121594
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_3_3,                45787
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_4_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_5_3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_6_3,               109140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_7_3,                81545
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: source_bypass_8_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_0,              2273932
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_0,              2285072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_0,              7758447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_1,              2064681
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_1,              2073409
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_1,              8051451
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_2,              2554621
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_2,              2568996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_2,              7651789
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_fire_3,              2306014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_valid_3,              2316525
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: srcState_ready_3,              7666450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_0,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_0,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_1,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_1,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_2,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_2,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_fire_3,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: deq_valid_3,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_0,               640387
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_0,               635178
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_0,               387060
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_0_1,               199457
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_1,               632721
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_1,               628192
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_0,               351793
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   66
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_1_1,               230631
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_valid,               734102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_2,               516899
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire,               734102
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_2,               512580
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_0,               355043
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_in_fire_first_issue,               732723
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success,               717133
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_2_1,               192962
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed,                16969
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_success_once,               715754
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_3,               483906
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s0_addr_spec_failed_once,                16969
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_3,               480106
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_valid,               721111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire,               714680
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_0,               315291
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_in_fire_first_issue,               714496
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_3_1,               152208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_2: s2_tlb_miss_first_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_4,               374930
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_4,               371679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_sampled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_0,               271785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_4_1,               148366
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_5,               319440
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_5,               316635
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_0,               211819
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_5_1,               130636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_6,               284487
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_6,               282292
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_0,               205329
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_6_1,               124008
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_7,               206026
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_7,               204717
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: dirRead_cnt,                13983
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_0,               156887
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.directory: choose_busy_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_7_1,                65191
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: dirRead_cnt,                13834
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_8,               171206
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.directory: choose_busy_way,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_8,               169244
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: reset_timeout,                   93
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_0,               120980
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsx,                  516
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_8_1,                76131
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysx,                  182
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_9,               140319
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lxsy,                  453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_9,               139049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_lysy,                 2870
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_0,                93692
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2_2: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_should_strict,                 2006
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_9_1,                52891
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_10,                83490
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.ssit: ssit_update_strict_failed,                 1508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_10,                82758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_0,                65790
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_10_1,                32724
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_11,                92245
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_11,                91345
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_0,                65026
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_11_1,                37418
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   68
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_12,                39900
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_12,                39528
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_0,                31637
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_12_1,                17950
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_13,                48798
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_13,                48285
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_0,                27932
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_13_1,                14385
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_14,                23188
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                27352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_14,                23050
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                 1638
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_0,                18192
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sum,                23921
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_14_1,                 8617
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_mean,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_15,                21645
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_sampled,                 1638
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_15,                21424
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_0,                13821
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_15_1,                 6890
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_16,                13640
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_10_20,                 1522
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_16,                13574
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_20_30,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_0,                10321
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_30_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_16_1,                 5520
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_40_50,                   54
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_17,                10660
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_50_60,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_17,                10539
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_0,                 7776
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_17_1,                 3504
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_18,                 7947
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_18,                 7909
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_0,                 6043
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_18_1,                 3021
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_19,                 6097
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_19,                 6054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_0,                 4742
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_19_1,                 2004
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_20,                 4718
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_20,                 4698
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_0,                 3941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_20_1,                 1752
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_21,                 3537
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_21,                 3518
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_0,                 2627
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_21_1,                  939
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_22,                 2987
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_22,                 2964
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_0,                 2487
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_22_1,                  928
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: icache_mshr_latency_1_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_23,                 2058
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                20633
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_23,                 2047
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                  720
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_0,                 1623
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   75
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sum,                19193
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_23_1,                  531
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_mean,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_24,                 1945
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_sampled,                  720
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_24,                 1932
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_0,                 1539
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_overflow,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_24_1,                  506
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_25,                 1125
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_10_20,                  598
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_25,                 1124
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_20_30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_0,                  892
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_30_40,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_25_1,                  304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_40_50,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_26,                 1287
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_50_60,                   72
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_26,                 1280
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_0,                 1018
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_26_1,                  319
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_27,                  689
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_27,                  682
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_0,                  579
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_27_1,                  174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_28,                  989
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_28,                  983
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_0,                  778
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_28_1,                  234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_29,                  455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_29,                  453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_0,                  408
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_29_1,                  137
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_30,                  857
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_30,                  852
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_0,                  678
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_30_1,                  162
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_31,                  350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_31,                  348
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_0,                  338
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_31_1,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_32,                  818
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: icache_mshr_latency_0_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_32,                  812
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               183821
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_0,                  658
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_32_1,                  158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                 2364
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_33,                  321
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                74148
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_33,                  318
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,              1118769
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_0,                  312
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,               441267
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_33_1,                   96
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,               380750
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_34,                  948
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                 1588
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_34,                  943
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  953
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_0,                  733
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_34_1,                  213
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_35,                  381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_35,                  379
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,              4134026
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_0,                  349
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                 1400
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_35_1,                  103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,              4134026
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_36,                 1330
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,              2032352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_36,                 1326
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,              2032357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_0,                  989
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,              2031399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_36_1,                  303
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                 2364
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_37,                  601
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,              2101385
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_37,                  599
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                  282
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_0,                  527
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,              2031233
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_37_1,                  219
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                  842
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_38,                 1987
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_38,                 1975
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                  107
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_0,                 1413
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_38_1,                  476
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_39,                 1254
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_39,                 1248
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sum,             22927386
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_0,                 1014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_39_1,                  406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_sampled,              4134025
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_40,                 3437
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_40,                 3425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_0,                 2401
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_40_1,                  877
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_1_2,               659024
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_2_3,               458162
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_41,                 2566
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_3_4,               323472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_41,                 2547
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_4_5,               617999
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_0,                 1944
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_5_6,               332195
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_41_1,                  784
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_6_7,               285230
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_42,                 6275
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_7_8,               196002
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_42,                 6255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_8_9,               293863
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_9_10,               370844
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_0,                 4421
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_10_11,               157786
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_42_1,                 1561
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_11_12,                79251
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_43,                 5077
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_12_13,                67632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_43,                 5046
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_13_14,               104160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_0,                 3667
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_14_15,                55601
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_43_1,                 1416
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_44,                11193
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_15_16,                41806
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_44,                11162
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu2ibuffer_validCnt_16_17,                90998
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_0,                 7350
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_44_1,                 3014
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_45,                 9278
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_45,                 9225
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_0,                 6715
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_45_1,                 2562
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_46,                19691
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_46,                19598
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_0,                13464
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_46_1,                 5933
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_47,                16508
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_47,                16422
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_0,                11541
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_47_1,                 4732
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_48,                34721
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_48,                34571
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_0,                24869
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_48_1,                10243
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_49,                30787
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_49,                30645
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_0,                20787
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_49_1,                 8487
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_50,                63296
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_50,                62956
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_0,                45406
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_50_1,                20767
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_51,                48450
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_51,                48220
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_0,                37178
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_51_1,                14544
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_52,               119824
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_52,               119355
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_0,                83303
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_52_1,                39206
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_53,                89486
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_53,                88885
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_0,                72787
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_53_1,                26255
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_54,               216085
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_54,               215157
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_0,               131500
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_54_1,                59179
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_55,               164188
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_55,               163332
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_0,               126966
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_55_1,                54794
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_56,               291433
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_56,               289683
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_0,               196119
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_56_1,                99914
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_57,               264848
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_57,               263370
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_0,               193226
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_57_1,                92799
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_58,               439563
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_58,               436522
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_0,               260080
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_58_1,               102795
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_59,               369843
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_59,               366873
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_0,               266398
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_59_1,               109965
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_60,               574668
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_60,               570153
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_0,               346890
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_60_1,               164843
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_61,               519805
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_61,               515633
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_0,               355938
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_61_1,               142609
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_62,               677405
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_62,               671737
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_0,               363515
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_62_1,               186724
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: select_63,               706318
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_63,               700687
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_0,               383968
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: num_wakeup_63_1,               231854
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: allocate_num,              9132534
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sum,              8764075
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_overflow,               468066
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_0_1,              1893018
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_1_2,              1496356
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_2_3,              1297434
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: issue_num_3_4,              1401595
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0: full,                 9504
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,             69404640
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sum,             69404619
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_mean,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_overflow,                   80
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               905355
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               280120
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,               269328
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               346773
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,               310740
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               246152
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,               270278
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,               215116
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,               148034
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,               296368
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,               132707
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,               109707
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,               149129
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,               128996
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,               133999
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,               182052
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,               144940
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,               153907
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,               173091
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,               133379
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,                95628
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,               116686
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,               147635
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,                95365
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,                93032
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                60629
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,                73388
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,                86777
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,                79772
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,                66620
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,               100369
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                34132
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                65253
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,                40327
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,                39268
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,                46628
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,                38156
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,                16142
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,                20094
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,                12390
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                 6407
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                 6727
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                 7813
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                 3901
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                 1752
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                 1740
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                  638
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                  963
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,               397542
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,               809886
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               905355
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,               618338
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: ibuffer_IDWidth_hvButNotFull,              1439616
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,               129276
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                 1773
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   62
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                  581
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                  213
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                  148
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                  175
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                   44
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                   70
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                   66
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   66
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   68
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   68
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,               128350
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                   36
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                   61
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                 1756
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                   78
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                  557
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                  199
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   66
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                  174
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                  188
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   61
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                   54
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                   83
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                   38
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   74
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_300_350,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_350_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_400_450,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_450_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_500_550,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_550_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_600_650,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_650_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_700_750,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_750_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_800_850,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_850_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_900_950,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_950_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,               125758
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: utilization,             19985201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sum,             19985200
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_mean,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_overflow,                 1905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_0_1,              2910149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_1_2,               397160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_2_3,               453237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_3_4,               360170
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_4_5,               325870
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_5_6,               270381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_6_7,               239638
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_7_8,               345020
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_8_9,               169192
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_9_10,               122721
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_10_11,                82750
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_11_12,                71787
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_12_13,                45830
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_13_14,                39174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_14_15,                36219
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_15_16,                48660
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_16_17,                29206
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_17_18,                17238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_18_19,                14664
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_19_20,                11156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_20_21,                 8640
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_21_22,                 7651
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_22_23,                 5789
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_23_24,                 5218
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_24_25,                 4508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_25_26,                 3293
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_26_27,                 2869
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_27_28,                 2757
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_28_29,                 2283
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_29_30,                 1773
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_30_31,                 2212
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_31_32,                 1958
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_32_33,                 1466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_33_34,                 1755
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_34_35,                 1547
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_35_36,                 1493
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_36_37,                 1523
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_37_38,                 1702
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_38_39,                 1939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_39_40,                 1975
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_40_41,                 2408
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_41_42,                 2839
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_42_43,                 1531
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_43_44,                 1618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_44_45,                 1779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_45_46,                 1676
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_46_47,                 1635
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_47_48,                 1511
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_48_49,                 1018
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_49_50,                  881
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_50_51,                  970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_51_52,                  800
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_52_53,                  689
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_53_54,                  691
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_54_55,                  715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_55_56,                  836
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_56_57,                  912
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_57_58,                  920
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_58_59,                 1255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_59_60,                 1840
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_60_61,                 2854
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_61_62,                 1412
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_62_63,                 2457
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: util_63_64,                 2583
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: full,                 5040
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: exHalf,                47764
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: empty,              2910149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: enqs,              3045735
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAW: stld_rollback,                 8708
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_valid,              1372632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_block,               117062
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_in_fire_first_issue,              1255570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_lsq_fire_first_issue,               151926
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_ldu_fire_first_issue,              1255570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_fast_replay_issue,               214922
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_stall_dcache,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success,              1266076
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed,               357543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_success_once,              1121038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_addr_spec_failed_once,               134532
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_forward_tl_d_channel,                 5481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_fire,                 1201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_software_prefetch_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_blocked,                  197
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s0_hardware_prefetch_total,                 1425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_valid,              1623618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire,              1610816
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_in_fire_first_issue,              1245590
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss,                 2035
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_tlb_miss_first_issue,                 1924
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s1_dly_err,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_valid,              1610816
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire,              1605584
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_in_fire_first_issue,              1241093
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss,                10356
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_first_issue,                 4118
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_real_miss_first_issue,                 4118
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_full_forward,               693212
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_dcache_miss_full_forward,                 5762
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_can,                 2608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_fwd_frm_d_chan_or_mshr,                 3357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_stall_out,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch,                 1190
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_ignored,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_miss,                 1149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_hit,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_prefetch_accept,                 1149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_forward_req,                 4623
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_channel_D,                 2608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: s2_successfully_forward_mshr,                  748
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: rollback,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_try,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_cancelled,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_wakeup_mismatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_op_not_ld,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_2: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_0: part_tag_read_counter,              3272909
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_1: part_tag_read_counter,              2645681
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_5: part_data_read_counter,              5889444
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.uncacheBuffer.freeList: empty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_success,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.metaArray: meta_refill_num,                 2358
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_valid,              1017120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_alloc_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                  232
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire,              1017120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_generator_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_in_fire_first_issue,              1015123
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sum,             14691110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: burst_valid_num,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waittable_load_wait,               454737
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                  175
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success,               942958
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_count,                 8433
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb.burst_engine: prefetch_req_fire_by_generator,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_wait,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.fpBusyTable: busy_count,               314743
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: llptw_in_block,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.oldestSelection: oldest_same_as_selected_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                  609
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed,                74162
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                  139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_nums,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_fire,                13075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_success_once,               940967
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                  104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state0,                   52
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_valid,                   73
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state1,                 8284
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: in_fire,                   73
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s0_addr_spec_failed_once,                74156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.counterFilter: req_set_way_match,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access,                  425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_0_1,              1431847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count,                 1254
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state3,                   94
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_valid,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: hit,                  117
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state4,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source0,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_valid,               997787
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_count_source1,                 1250
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire,               987911
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: in,             22050458
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_busy,                21291
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                  308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: fsm_idle,              6067113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_in_fire_first_issue,               987640
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                  174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: ptw_ppn_af,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                  316
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_count,                 1258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access1,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.i2f: out_fire,                   73
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util0,              6002572
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: empty,               981717
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_1_2,               919500
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_succ,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: utilization,             26034742
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_2_3,              1029967
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_access0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1: s2_tlb_miss_first_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: waitInstr,              4017318
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_3_4,               902683
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_rob,                19473
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_fail,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_4_5,               796982
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_cycle,                16275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util0,              6080177
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access4,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_5_6,               483459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_int_dq,               380015
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_real_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: access0,                  425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_valid,              1710400
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: first_miss0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire,              1710400
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util0,              6014335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util1,                42275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access5,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util1,                 8227
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util1,                39849
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access7,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Get_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_6_7,               326044
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: stall_cycle_ls_dq,               319821
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_replayCarry,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access8,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util2,                34820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access9,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_7_8,               141228
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: miss0,                  300
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_in_fire_first_issue,              1707556
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_fire,                13075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NoStall,             28311211
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.dwpu: wpu_pred_wayPrediction,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_count,                   59
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success,              1533619
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch: ptw_resp_pf_count,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed,               176781
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquireBlock_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.fence: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access10,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util2,                27715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_hits,              4499052
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_8_9,                56693
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OverrideBubble,               679105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_full,                75568
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_success_once,              1530781
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count,                  255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_half,              2430768
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_req_count_filtered,                   59
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s0_addr_spec_failed_once,               176775
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_empty,              2073863
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_count,                   59
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_enq,              2755136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util3,                 4692
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_req_cycle,             21106949
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_valid,              1686357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_deq,              3556105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire,              1673931
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_fire,                26779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                40809
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqUpdateBubble,                70395
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_read_misses,              1332453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_0,              2780134
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: TAGEMissBubble,               627850
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                  642
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_hits,              3182230
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access12,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util3,                 3701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: SCMissBubble,                63581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: tlb_resp_count,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_in_fire_first_issue,              1673552
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: ptw_resp_count,                 6038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITTAGEMissBubble,                12383
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                53524
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: RASMissBubble,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRedirectBubble,               149780
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                36807
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_commit_misses,                  773
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access13,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_req,              3183003
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_0,              3295322
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRedirectBubble,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: inflight_cycle,              5877846
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_0,              3333268
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FtqFullStall,                 2264
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                  365
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0: s2_tlb_miss_first_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter0,              6087705
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_1,                72566
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter1,                  699
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_1,               191071
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_update_ignored,              3046656
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ICacheMissBubble,               185371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util4,                 3161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access14,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb: ftb_updated,               136347
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: fastIn_count_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_1,               185971
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util4,                 2308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access16,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ITLBMissBubble,               863376
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sum,             16372707
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_10,               319936
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_0,              6088401
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_10,               457216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util5,                  632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access17,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_10,               460068
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: BTBMissBubble,               200271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                 6152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                  186
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util5,                  345
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access19,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueReplay.freeList: empty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: util6,                  252
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access21,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_fire,                26150
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FetchFragBubble,               756089
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access22,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: waiting_util6,                  151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access23,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_count,                 8227
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access24,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: DivStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_hit,                12578
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntNotReadyStall,               131059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_32_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_11,               112683
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_30_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_11,                68778
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_0.wrbypasses_1: wrbypass_miss,                   35
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_0_1,              1016073
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FPNotReadyStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access25,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: mem_cycle,                74069
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access26,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.llptw: blocked_in,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access27,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl.sourceB: probe_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemNotReadyStall,               456271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_1_2,               805043
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntFlStall,                28314
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_hit,                12383
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpFlStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_2_3,               989221
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_1.wrbypasses_1: wrbypass_miss,                  230
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: IntDqStall,              2225370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_3_4,              1146532
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_hit,                47691
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FpDqStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_4_5,              1040180
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.scTables_2.wrbypasses_0: wrbypass_miss,                 4076
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LsDqStall,              1368480
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_5_6,               677435
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadTLBStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_bank_conflict,                26677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_fire,                  629
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access28,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_27_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_11,                56234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.prefetch_filter_prefetch_entry: counter8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_25_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count,                 2020
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_req_count_filtered,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_count,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_100,               909026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s1_valid,                  462
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_100,              1279157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s2_valid,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_updates,                47057
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL1Stall,                  894
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_6_7,               308701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL2Stall,                81702
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0: ittage_table_hits,               268708
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_7_8,                92219
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadL3Stall,                18882
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_8_9,                12999
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_24_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s3_valid,                 1129
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_100,              1373334
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_20_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_req_cycle,                 1607
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access31,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: tlb_resp_count,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access32,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_18_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_hit,                46276
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_101,               191190
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_16_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_101,               197880
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: ptw_resp_count,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access33,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMemStall,               149082
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s4_valid,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access34,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access35,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: inflight_cycle,                 1624
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access36,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: req_blank_ignore_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_0.wrbypass: wrbypass_miss,                  781
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: StoreStall,                81428
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter0,              6086780
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access37,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.itlbRepeater3: resp_blank_ignore_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access38,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter1,                 1567
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_bank_conflict,                20297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: AtomicStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_101,               167969
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter2,                   57
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_15_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_110,               835685
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access39,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_updates,                35311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadVioReplayStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1: ittage_table_hits,               201344
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: LoadMSHRReplayStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_hit,                32481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: ControlRecoveryStall,                22122
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_1.wrbypass: wrbypass_miss,                 2830
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: MemVioRecoveryStall,                23982
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend: wakeup_count_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_bank_conflict,                18333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherRecoveryStall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_fire,                13064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: FlushedInsts,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_stall,                   79
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_updates,                37803
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_110,               508062
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_12_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_110,               446353
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                  128
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_10_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_raw_enq_pattern_111,               867184
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_filtered_enq_pattern_111,                90918
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_9_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grant_req,                  501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_8_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_train_filter: stream_train_filter_actual_enq_pattern_111,                65207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_grantdata_req,                  501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_6_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access40,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access41,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access42,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: OtherCoreStall,                21156
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: NumStallReasons,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access43,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlbRepeater1: counter8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sum,             22017424
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_2: ittage_table_hits,               164777
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_mean,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_bank_conflict,                31292
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count,                 6073
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_5_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_accessackdata_req,                  164
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_4_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_hintack_req,                 2618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_updates,                60035
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_req_count_filtered,                  222
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage.tables_4: ittage_table_hits,                79176
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access44,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_count,                  222
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeack_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_req_cycle,             20497258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access45,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access,              3075732
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_3_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: hit,              3067928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: tlb_resp_count,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_0_1,              1705128
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: ptw_resp_count,                 6038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_2_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: mshr_release_req,                  156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_neg_1_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_fire,                 1258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_1_2,               262294
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intBusyTable: busy_count,            131682537
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Get_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_stall,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_1_learning_phases,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_2_3,               293216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access2,                  136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_2_learning_phases,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit,                 6058
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_3_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access4,                30802
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: inflight_cycle,              6078189
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access46,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_4_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_hit,                 1097
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_5_learning_phases,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_3_4,               306063
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.fpBusyTable: busy_count,               314743
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_fire,                13064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_4_5,               269140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: access47,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter0,              6082514
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill0,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquireBlock_stall,                   79
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_5_6,               341423
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4.bku: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access8,              1513950
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_6_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_hit,                 2551
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_8_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: retry,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_9_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access10,                12613
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_fire_6_7,              2911139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_10_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss,                 3283
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_12_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill1,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter1,                 5622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_15_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access12,                 5723
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_16_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_miss,                  501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_18_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access14,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_fire,                26542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sum,             22017302
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_sampled,              4383199
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.f2i: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter2,                  242
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_20_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_24_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter3,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill4,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill5,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access16,                21290
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_miss,                  164
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access17,                 1688
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_25_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access18,                 4663
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_27_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access19,                12410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: b_req_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop.scoreTable: best_offset_pos_30_learning_phases,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access20,               210734
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access21,                   85
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq,                15038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access22,                  572
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_0_1,                 3137
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access23,                 1515
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromBOP,                 5770
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_half,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.loadQueueRAR.freeList: empty,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_1_2,               262246
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_empty,              6079355
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill6,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5.bku: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_2_3,               293203
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_enq,                 8641
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill7,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_deq,                 9049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_3_4,               306050
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_0,              6078366
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_4_5,               269139
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_0,              6079763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_5_6,               341422
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromSMS,                 8796
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_1_2,                 1381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_enq_fromTP,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_fire,                 1258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: from_fp_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_C_channel_ReleaseData_stall,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_fire,                13075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_L2_bank_0_E_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_2_3,                 1216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access24,                53876
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq,                15038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.store_filter_store_entry: counter8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_all,                13075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_all,               539474
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count0,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill9,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_0,              6079763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_pure_6_7,              2911139
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_1,                  737
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sum,             22131477
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_1,                  673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_mean,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_count1,                 6038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill11,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type1,                  201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.fdivSqrt: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_count_1,                  304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill12,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: req_blocked_by_mq,                  323
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_fire,                26128
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_1,                  673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_10,                 2891
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type1,                12238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util0,              6002529
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill13,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util1,                50454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_10,                 2758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type2,                 1719
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util2,                27843
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type2,                53798
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_3_4,                 1216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromBOP,                 5770
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_4.fdivSqrt: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromSMS,                 8796
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type3,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_deq_fromTP,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_4_5,                  928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_0_1,              6087946
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type3,                 4676
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util3,                 4930
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_5_6,                  673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access28,                  104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_1_2,                  416
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_6_7,                  481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_2_3,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_access_way_7_8,                  309
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access30,                  342
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util4,                 2151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util5,                  346
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_0_1,              1685670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_10,                 2758
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type5,                 1967
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_1_2,               262406
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_fire,                  414
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type5,               160242
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_0_1,                 2589
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access32,                 8100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access33,                13548
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_1_2,                  861
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access34,                 1534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_11,                  168
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_2_3,               293403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_11,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_3_4,               306334
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_11,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_4_5,               269360
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_100,                 3962
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_5_6,               341557
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type6,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util6,                  138
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access35,              1131076
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type6,                  308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch: slots_valid_rough_6_7,              2929673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_100,                 4803
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_100,                 4803
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_101,                  677
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_101,                  106
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_101,                  106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_110,                  951
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_110,                  273
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_0,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_110,                  273
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_raw_enq_pattern_111,                  652
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill16,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_req_util7,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type7,                  454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_filtered_enq_pattern_111,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_train_filter: stride_train_filter_actual_enq_pattern_111,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_valid,             11700991
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_0,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: in_fire,             10026508
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_valid,             13509271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access36,                 5037
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type7,                14054
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_fire,                  828
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: out_fire,             13502353
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_stall,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type8,                 2064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access38,                28061
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type8,                65248
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_cycle,                85875
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill17,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: mem_count,                 9485
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill19,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: llptw_ppn_af1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill21,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw: access_fault1,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill22,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_2_3,                  682
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_0,                52918
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type9,                 6106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_3_4,                  736
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type9,               215370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count,                15492
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill23,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type10,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access39,                 1031
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_4_5,                  465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access40,                  321
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_5_6,                  333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill24,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_req_count_filtered,                 5759
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill25,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill26,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_count,                 5757
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type10,                13540
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill27,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_req_cycle,             48439959
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill28,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: tlb_resp_count,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill29,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_0,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access41,                43099
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_6_7,                  241
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access42,               376720
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_fire,                  828
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access44,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_hit_way_7_8,                  151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access45,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: ptw_resp_count,                 6038
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_C_channel_ReleaseData_stall,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: inflight_cycle,              6078321
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_fire,                13064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_0_1,                  548
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill31,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter0,              5977382
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill32,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_1_2,                  520
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access46,                 2369
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: access47,                 3629
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter1,                90139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill33,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter2,                14407
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill34,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter3,                 3209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill35,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter4,                 1461
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill36,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter5,                  731
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill37,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter6,                  603
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill38,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter7,                  314
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill39,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter8,                  113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_nrRecord_type14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_2_3,                  534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_L3_bank_0_E_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_3_4,                  480
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter9,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU_1: L2_L3_latencySum_type14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_all,                13064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter10,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill40,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill4,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_4_5,                  463
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_5_6,                  340
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill41,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill42,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_6_7,                  240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.pftQueue: prefetch_queue_entry_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_miss_way_choice_7_8,                  158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_3_4,                  156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill12,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill43,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_all,               257911
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_1,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type1,                  199
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill44,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill45,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill16,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_3_4,                 4616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill17,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_5_6,                 3465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlbRepeater.load_filter_load_entry: counter16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill46,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_4_5,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill18,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_prefetch_tlb_prefetch.entries.page_pftlb_storage_fa: refill47,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_6_7,                   63
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill19,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_dispatch_bypass_0,              1023564
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type1,                 3569
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_select_0,               130077
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_7_8,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: sourceD_pipeline_stages_5_6,                 3648
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_8_9,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest,               337026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type2,                 1718
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_oldest_override_select_0,               337026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_fire_0,              1512815
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill21,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch,                 1530
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill22,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_9_10,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_valid_0,              1512820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_10_11,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill23,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_11_12,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: srcState_ready_0,              7758447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_fire_0,              1479973
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type2,                30185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_1,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_select_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type3,                  148
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill24,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_12_13,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_miss,                  501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: deq_valid_0,              1479974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type3,                 2617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_neg_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1009
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_14_15,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_0,               677488
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill28,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_all,                16150
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill29,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_17_18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill30,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_1,              2093948
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_2,              3319397
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_0,               670827
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type5,                 1965
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_0,               195253
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type5,                37597
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill32,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_20_30,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill33,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_5,               675059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_1,               536779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: release_prefetch_not_accessed,                15006
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_30_40,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill34,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_40_50,                  654
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_1,               534315
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type6,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_0,               120219
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type6,                  171
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type7,                  450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_1,                81714
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type7,                 7976
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill35,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_50_60,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill36,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type8,                 2063
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe: early_prefetch,                  240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill38,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_2,               216913
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill39,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_2,               215667
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_0,                52409
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type8,                37211
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type9,                 6106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_3,                52213
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grant_req,                  447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_3,                51941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill41,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_grantdata_req,                  447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill42,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_0,                 6148
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type9,               130611
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_accessackdata_req,                  158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill44,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_4,                 5765
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_4,                 5717
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: best_offset_pos_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_req,                 5992
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train,                 6178
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_train_stall_for_st_not_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_0,                 1034
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type10,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_1,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type10,                 7974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_5,                  800
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.prefetcher.bop: bop_cross_page,                  186
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_hintack_req,                 2616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill45,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_5,                  799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeack_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill46,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_0,                  363
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req,                 3439
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.itlb.entries.page_itlb_storage_fa: refill47,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_0,                   73
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_0,                   73
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: mshr_release_req,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_6,                  278
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_6,                  278
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit,                 5968
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_0,                  226
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_hit,                 1223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_hit,                 2307
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: retry,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_7,                  194
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: mshr_req_stall,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss,                 3221
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_7,                  194
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_req,                 9341
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_0,                  144
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_req,                 1359
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_miss,                  447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_8,                  124
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_2,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_8,                  124
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_miss,                  158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_0,                   96
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_1_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall,                  508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_7,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_nrRecord_type14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.misc.busPMU: L3_Mem_latencySum_type14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_0,               445317
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_1,               313965
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_dispatch_bypass_2,               325066
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_9,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: b_req_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_7,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_9,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_0,               596426
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_2,                  810
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: source_bypass_3_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_0,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_1,               651969
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_select_2,               384771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_8,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_400_420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_0_1,                 3107
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_8,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_420_440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest,               730303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_0,               727600
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_10,                   36
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_valid_9,                   71
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_1_2,                 1443
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_fire_9,                   71
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_10,                   36
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_2_3,                 1306
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_440_460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sum,                  263
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_3_4,                 1026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_460_480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_0,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_0,              1790942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_0,              1790942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_11,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_11,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_4_5,                  889
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_480_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_5_6,                  697
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_0,              2942673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_6_7,                  437
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_500_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_0_1,              6088158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_1,              1043422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_600_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_1_2,                  234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_access_way_7_8,                  284
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_2_3,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_700_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mainpipe,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_3_4,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_800_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_0_1,                 2569
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0: a_to_d_delay_900_1000,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_1_2,                  915
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_2_3,                  780
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: in_count_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_3_4,                  540
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sum,                  257
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_4_5,                  437
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_1,              1043422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_2,                 9012
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_13_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_1,              5095372
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_fire_2,               711847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_valid_2,               711856
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: srcState_ready_2,              4909463
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,             18265139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_dir,                  325
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_5_6,                  371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_0,              1759360
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_2,                  153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_0_1,              6088164
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_5_6,                 3350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_14_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_0,              1759360
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: select_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_dir,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_1,             18265151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_6_7,                  217
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_6_7,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_1_2,                  228
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_hit_way_7_8,                  139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_2_3,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_7_8,                   67
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_1,               957757
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_0_1,                  538
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_8_9,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_sinkC,                   38
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: num_wakeup_15_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_1,               957757
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_fire_2,               703280
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: deq_valid_2,               703280
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: allocate_num,              1502515
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkA_stall_by_mshrTask,                  117
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_3_4,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_1_2,                  528
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_9_10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_2,             18265139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.reqArb: sinkC_stall_by_mshrTask,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_0,               649346
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sum,              1479974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: drop_prefetch,                  277
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_0,               645436
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_3,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_2_3,                  526
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_10_11,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_11_12,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_3_4,                  486
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_12_13,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_flow,                 8953
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_3,             18265152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_0_0,               315328
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_4_5,                  452
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_1,               349202
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_overflow,              1479974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_5_6,                  326
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_15_16,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_6_7,                  220
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.fpArbiter: out_count_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_miss_way_choice_7_8,                  145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_17_18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: issue_num_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_alloc,                  388
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0: full,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_3_4,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_1,               346488
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_3,                  213
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_18_19,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_20_30,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_1_0,               166745
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_30_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access,              1568954
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_3_4,                 4625
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_40_50,                  594
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: hit,              1566805
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_dispatch_bypass_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_prefetch,                 5301
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: recv_normal,                 4333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access0,               981597
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_50_60,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_4_5,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_mergeA,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_select_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: sourceD_pipeline_stages_5_6,                 3531
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_0,              6087161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access2,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch,                 1539
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access4,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_2,               458839
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_fire_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_miss,                  447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_1,                 1225
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: deq_valid_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_2,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: req_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_2,               456001
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1077
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_2_0,               229120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_3,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_3,               300876
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                  191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_all,                18151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access5,                  323
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: fast_blocked_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                  132
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_3,                54582
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_3,               297925
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_3_0,               120570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_4,               289949
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_4,               287241
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_3,                   90
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_4_0,               156504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_5,               231336
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_5,               229093
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli32_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access6,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli48_srli48_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_5_0,                58786
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: release_prefetch_not_accessed,                13636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access7,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access8,                  258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: source_bypass_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_srliw16_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_6,               173667
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_6,               172243
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access9,                   70
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli1_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_0,              7758447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_6_0,                83273
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli2_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli3_add_4,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_7,                81724
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_1,              8051451
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access10,                  159
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe: early_prefetch,                  192
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_2,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access12,                  326
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_2,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_7,                81287
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli31_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_7_0,                41736
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli30_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_2,              7651789
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli32_srli29_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_fire_3,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_valid_3,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_8,                88190
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli8_andi255_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: srcState_ready_3,              7666450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_slli4_add_4,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_8,                87456
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access13,                  171
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli29_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_8_0,                42655
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_fire_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access14,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: deq_valid_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_9,                38616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli30_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_9,                38501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli31_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access15,                13476
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access16,                 5377
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_srli32_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_9_0,                 6351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access17,                  220
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access18,                 1218
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_10,                36861
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_add_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access19,                31045
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_10,                36749
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi1_addw_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_10_0,                22350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access20,                 4100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access21,                 1079
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi_f00_or_4,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_11,                 6820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_andi127_mulw_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access22,                 8939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access23,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi255_4,                23386
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access24,                  102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access25,                  430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                   44
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access26,                16171
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access27,                  183
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access28,                 1973
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_400_420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access29,                  534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_420_440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access30,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_440_460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access31,                   59
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_460_480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_andi1_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_11,                 6809
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_zexth_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_11_0,                 2279
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_addw_sexth_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_12,                20056
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_andi1_4,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_12,                19982
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access32,               250847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_480_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_8_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_500_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: case_logic_zexth_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_12_0,                12109
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: conflict_fusion_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access34,                  147
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_600_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access35,                  825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_13,                 2607
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.fusionDecoder: fused_instr,               260027
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_13,                 2600
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_700_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access36,                93578
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_800_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access37,                22571
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_13_0,                  855
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1: a_to_d_delay_900_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access38,                  316
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_14,                 9921
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_14,                 9907
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_14_0,                 5672
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access39,                12877
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access40,               197834
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_9_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access41,                21735
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access42,                 3208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_15,                  889
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray: tag_read_counter,              8269560
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_15,                  886
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access43,                 4130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_10_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access44,                66114
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_4_5,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access45,                 1913
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_15_0,                  362
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_5_6,                 3671
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access46,                  241
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_16,                 4781
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: access47,                22937
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_6_7,                   67
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_16,                 4761
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                 6439
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_16_0,                 2769
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_7_8,                   77
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_8_9,                   54
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_9_10,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_10_11,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_11_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_17,                  295
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_17,                  292
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_valid_count,                 5215
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                 5069
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_17_0,                  144
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_0,               230351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_18,                 2628
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_0,                26292
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill4,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_18,                 2624
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_12_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_1,               230188
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_18_0,                 1522
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill5,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_11_12,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill6,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_19,                  106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_12_13,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill7,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.oldestSelection: oldest_same_as_selected_2,               245614
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_19,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_13_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_14_15,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill8,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill9,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_0,               202518
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_0,               148464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_17_18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_14_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_19_0,                   59
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_20,                 1570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_1,               201408
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill12,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_19_20,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill13,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_20_30,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill14,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_30_40,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill15,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_20,                 1566
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_40_50,                  609
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.oldestSelection: oldest_same_as_selected_2,               274108
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill16,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_50_60,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_15_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill17,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                20822
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_20_0,                  972
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill19,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                 9410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_16_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                 3849
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_21,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_13_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                 1630
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_21,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill21,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                27516
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill22,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill23,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill24,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_21_0,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                 8921
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_22,                  856
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                 3286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill25,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                 1897
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_22,                  855
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                21704
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill26,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                 8371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_22_0,                  573
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_23,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_23,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                 7456
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill27,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_14_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_23_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                 1501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill28,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                25817
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_24,                  504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill29,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill30,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_17_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_15_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill31,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                 9438
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_24,                  504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                11323
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_24_0,                  330
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                 1650
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_16_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_valid,             12714374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: in_fire,             10712072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill32,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_18_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_valid,             10756831
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_25_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill34,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill35,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.dispatch2: out_fire,             10712072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_26,                  323
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill36,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_valid,             12714374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_26,                  322
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_26_0,                  217
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: in_fire,             10712072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_19_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_17_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill37,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_valid,             10756831
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.intDispatch: out_fire,             10712072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_0,               730303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_20_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill38,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill39,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill41,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_27_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_0,               173090
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_21_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill42,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill43,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill44,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill45,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill46,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_28,                  227
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_28,                  226
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_18_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_28_0,                  153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_1,               692123
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.entries.page_sttlb_storage_fa: refill47,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.oldestSelection: oldest_same_as_selected_2,               764499
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_29_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_22_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_400_420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_valid,              1479854
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_30,                  145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: in_fire,              1479853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_30,                  143
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_valid,              1479854
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_19_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.jmp: out_fire,              1479853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_420_440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_0,              1345195
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_23_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_1,              1206941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_440_460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_dispatch_bypass_2,               578111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_0,              1324885
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_460_480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: from_int_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_30_0,                  116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_1,               973201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_480_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_select_2,               683779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_500_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest,               195084
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_600_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_0,               193886
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_700_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_800_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_24_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_oldest_override_select_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2: a_to_d_delay_900_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_31_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_5: out_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_32,                  139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_32,                  139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_0,               151158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_0,               154332
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_32_0,                   91
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: from_int_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_fire,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_0,                46853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_25_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_20_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_0,               107171
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_0,                42368
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_0,                26755
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_4_5,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_26_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_21_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_4: out_valid,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_33_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_5_6,                 4539
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_34,                  210
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_fire,              1479973
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_34,                  210
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_34_0,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: from_int_valid,              1479974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_fire,              1479973
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6: out_valid,              1479974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_22_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_27_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_0,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_35_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_0,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_36,                  591
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_1,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_36,                  585
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_23_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_1,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_36_0,                  158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_6_7,                   84
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_1,               173495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_2,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_28_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_7_8,                   83
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_1,                88689
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_8_9,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_2,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_3,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_37_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_3,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_38,                 2627
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_9_10,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_1,                50930
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_24_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_38,                 2618
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_4,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_4,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_1,                41598
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_10_11,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_1,                44153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_11_12,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_1,                17113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_12_13,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_25_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_0_2,                73931
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_1_2,                57814
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_15_16,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_2_2,                19544
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_3_2,                12715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_4_2,                25047
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_18_19,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_5,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_5_2,                24406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_20_30,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: source_bypass_6_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_38_0,                  434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_30_40,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_26_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_5,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_6,              1479901
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_0,              3067422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_40_50,                  628
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_6,              1479900
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_50_60,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_0,              3069309
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_0,              4352256
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_1,              2224335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_29_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_1,              2224335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_1,              4415485
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_fire_2,              1118174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_27_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_valid_2,              1123196
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: srcState_ready_2,              4560225
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_0,              2845565
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_39_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_0,              3132942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_40,                12746
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_28_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_1,              2165847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_40,                12607
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_9,              2696543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_40_0,                 1511
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_9,              2696543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_30_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_31_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_1,              2392085
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_10,              2143488
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_29_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_10,              2143488
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_30,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_valid_11,              1297542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_41_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_fire_11,              1297542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_42,                73924
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sum,             16381553
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_42,                73427
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_42_0,                21512
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_30,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_32_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_fire_2,              1255570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_valid_2,              1372632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_30_1,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: drop_prefetch,                  319
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: select_31,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_flow,                 8793
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_31,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_0_1,               996341
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_43_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_0,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_1_2,               791885
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_44,               263179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_2_3,              1037543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: deq_not_first_issue_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_0,               640602
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_0,               608163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_alloc,                  396
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_3_4,              1134403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_44,               260481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_4_5,              1040111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_44_0,                93498
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_0_0,               157551
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_1,               559380
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_5_6,               685939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_1,               536260
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_45_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_6_7,               303860
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_46,               344029
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_7_8,                88494
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_1_0,               142925
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: num_wakeup_31_1,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_8_9,                 9827
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_2,               589219
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_2,               554439
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_33_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_prefetch,                 5370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_2_0,               131710
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_3,               471113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_3,               446223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_3_0,               151507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: recv_normal,                 4150
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_4,               468404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: allocate_num,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_46,               340290
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_mergeA,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_4,               437904
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sum,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_0,              6086999
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_4_0,               193853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_1,                 1383
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_5,               415091
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_5,               394404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_5_0,               111319
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_400_420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_6,               426791
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_34_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_2,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_420_440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_6,               398948
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_440_460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_6_0,               148003
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_460_480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_7,               308721
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_480_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_7,               286176
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_500_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_46_0,               109840
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: in_count_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: req_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: select_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                  197
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_35_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                  133
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sum,             16372450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_0_1,              6088397
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_7_0,                87812
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: num_wakeup_47_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: issue_num_1_2,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_600_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_8,               369581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_8,               341921
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_700_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: allocate_num,              3514939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_8_0,                83918
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_800_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_9,               222397
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_36_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sum,              3420396
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_0_1,              1016115
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_9,               197249
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_9_0,                47010
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3: a_to_d_delay_900_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_1_2,               805071
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_2_3,               989194
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_10,               266067
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_fire,                 6643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_overflow,               486966
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_10,               236354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_37_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_stall,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_10_0,                62521
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_0_1,              4135877
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_11,               162862
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_11,               142303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_3_4,              1146533
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_1_2,               971622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_4_5,              1040179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: issue_num_2_3,               980904
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_5_6,               677406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_6_7,               308688
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_11_0,                39801
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_38_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_reset_u,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_7_8,                92218
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_12,               192817
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_write_blocks_read,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_8_9,                12999
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_pred,                50902
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_12,               171726
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_final_provided_at_commit,                46915
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_12_0,                45679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_13,                99629
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_13,                86980
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_13_0,                17538
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.wbArbiter.intArbiter: out_count_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_pred,                  112
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_fire,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_14,               129911
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: from_int_valid,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_provided_not_used_at_commit,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_fire,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_14,               116894
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_2: out_valid,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_pred,                  226
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_39_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_14_0,                27139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Get_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_as_final_pred_at_commit,                   77
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_15,                44151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_15,                37674
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_fire,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_pred,               112597
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_0: out_valid,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_0_alt_provider_not_used_at_commit,                86477
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_15_0,                10502
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_fire,                 6643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_pred,                40194
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_0,              2989785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_16,                62825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquireBlock_stall,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_1,              2637928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_final_provided_at_commit,                35150
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_16,                55787
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_16_0,                14919
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_40_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_fire,                18882
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_17,                22052
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_pred,                  209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_2,              1654728
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_provided_not_used_at_commit,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_3,              1481636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_pred,                  108
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_4,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_17,                18589
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_17_0,                 6260
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_5,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_as_final_pred_at_commit,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_41_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_pred,                51496
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: issue_count_6,              1479973
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_18,                35741
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_18,                31154
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sum,             10244054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_18_0,                10249
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_1_alt_provider_not_used_at_commit,                43197
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_19,                12352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_pred,                54092
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_19,                10347
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_final_provided_at_commit,                37574
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_19_0,                 3420
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_pred,                  904
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_20,                20208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_Grant_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_0_1,              1515993
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_provided_not_used_at_commit,                   38
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_1_2,              1474525
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_20,                17262
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_fire,                13286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_42_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_GrantData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_20_0,                 7579
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_2_3,              1344583
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_pred,                  158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_fire,                 5596
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_21,                 7981
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_3_4,              1052778
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_as_final_pred_at_commit,                  102
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_pred,                45094
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_4_5,               580591
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_5_6,               119933
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_2_alt_provider_not_used_at_commit,                40341
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock: writeback_count_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_fire,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_21,                 6589
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_43_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_21_0,                 1713
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_pred,                48299
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_22,                11668
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_22,                 9626
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port0_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_final_provided_at_commit,                43213
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_22_0,                 3952
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port1_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_pred,                  174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_23,                 5476
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_23,                 4556
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port2_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_provided_not_used_at_commit,                  112
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_23_0,                 1168
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_pred,                  140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_as_final_pred_at_commit,                  113
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_44_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: port3_multi_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_pred,                59071
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access,              2535744
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_3_alt_provider_not_used_at_commit,                52440
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_24,                 8238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_24,                 6748
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_pred,                74771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: hit,              2529869
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_24_0,                 2486
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_final_provided_at_commit,                59603
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access0,              1122472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_25,                 3846
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_25,                 3139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Get_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_pred,                  161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_25_0,                  910
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_45_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_26,                 6374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access2,                10201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_provided_not_used_at_commit,                  130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access3,                14707
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_26,                 5190
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access4,                 5934
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_fire,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_26_0,                 1503
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_B_channel_Probe_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access5,                21068
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_27,                 2050
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_fire,                 6309
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access6,                26888
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_27,                 1661
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access7,                24743
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_pred,               269818
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_provided_at_commit,               222846
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access8,               292054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_27_0,                  419
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_28,                 5319
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_46_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access9,                  448
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_pred,               268258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_28,                 4238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_provider_at_commit,               222455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access10,                  939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_28_0,                 1088
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_pred,                 1560
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_29,                 1033
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access11,                 7554
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_altpred_at_commit,                  391
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_29,                  847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_pred,                  632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access12,                21495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access13,                10575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_ht_as_altpred_at_commit,                  348
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_29_0,                  195
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_pred,              4205842
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access14,                15598
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_30,                 5632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_47_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access15,                84003
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_30,                 4495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access16,               115106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_30_0,                  969
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_fire,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_when_no_provider_at_commit,                 2206
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access17,                79272
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_31,                  571
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_fire,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_31,                  458
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ProbeAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_31_0,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access18,                46236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_pred,                  928
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_32,                12722
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_fire,                 4915
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_48_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access19,               131953
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: ittage_use_bim_as_alt_provider_at_commit,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_32,                10610
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access20,                96607
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ittage: updated,               225052
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_32_0,                 2608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_Release_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access21,                99183
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_conflict,                  989
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_33,                  279
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_fire,                 1362
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access22,                19903
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_0,                  642
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_33,                  248
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_C_channel_ReleaseData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_0,                40809
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access23,                13913
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access24,                50434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_0,                  365
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_49_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access25,                97134
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_0,                36807
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_fire,                 6643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access26,                17725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_33_0,                  104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_dcache_bank_0_E_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access27,                38716
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_0,                 1308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access28,                47758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_0,                74236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_50_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access29,                62086
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_0,                 2153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access30,                65410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access31,               110922
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_34,                48535
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_0,                70972
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access32,               126725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_fire,                 9200
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_34,                44174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access33,               165054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_enq_1,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_stall,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_34_0,                 6202
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_35,                  170
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access34,                27770
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_51_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access35,                61944
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_wrbypass_hit_1,                53524
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_35,                  155
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access36,               627998
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_35_0,                   96
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_36,                90464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_36,                82163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_enq_1,                  186
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access37,                45630
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_36_0,                12037
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_wrbypass_hit_1,                 6152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access38,                50103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_52_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_enq_1,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access39,                53696
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_37,                  118
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access40,                82501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_wrbypass_hit_1,                 7410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_37,                  108
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access41,                79561
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_enq_1,                  155
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_fire,                 2358
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_37_0,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access42,                37721
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_wrbypass_hit_1,                 5404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Get_stall,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_38,               104875
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access43,                98764
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_real_updates,                24877
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access44,                81303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_silent_updates_eliminated,                64106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access45,                76315
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_real_updates,                16179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access46,                44633
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_38,                95606
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_fire,                 6842
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_53_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_silent_updates_eliminated,                26763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: access47,                60534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_Hint_stall,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_38_0,                17449
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_real_updates,                 3393
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_silent_updates_eliminated,                79059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_real_updates,                15880
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquireBlock_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_39,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill2,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_silent_updates_eliminated,                60737
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill3,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_hits,              1339230
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_39,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_54_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill4,                   52
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_39_0,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_fire,                 4716
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_40,               115411
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill5,                   65
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_update_req,                88983
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill6,                  106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_40,               106752
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill7,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_0_updated,                  603
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_40_0,                12767
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_55_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_0_updated,                  354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_41,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill9,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_li_1_updated,                  253
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill10,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_fire,                 4716
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_0_br_pi_1_updated,                  502
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill11,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_update_req,                42942
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_41,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill12,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_41_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_0_updated,                  454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill13,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_42,               169486
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill14,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_0_updated,                  374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_56_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_42,               152866
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_42_0,                56017
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill15,                  119
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_li_1_updated,                  187
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_43,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill16,                  108
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_1_br_pi_1_updated,                  267
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_43,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_update_req,                82452
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill17,                   83
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_43_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_0_updated,                  706
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill18,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_44,               264336
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_0_updated,                  234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill19,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_44,               253020
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_Grant_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_44_0,                88675
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_57_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill20,                  101
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_li_1_updated,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill21,                  110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_2_br_pi_1_updated,                  559
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_update_req,                76617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill22,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_GrantData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill23,                  101
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_0_updated,                  772
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_45_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_0_updated,                  492
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill24,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_46,               361887
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_icache_bank_1_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill25,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_li_1_updated,                  286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_46,               350571
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_46_0,                92670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_fire,                 9485
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill26,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0: tage_table_bank_3_br_pi_1_updated,                  566
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: select_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_stall,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_58_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill27,                   82
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_conflict,                 1996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutFullData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill28,                  114
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_0,                 1587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill29,                  109
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill30,                  110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_0,                62897
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_PutPartialData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: num_wakeup_47_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill31,                  116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_0,                 1060
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill32,                  223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_0,                38285
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill33,                  218
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: allocate_num,              6372103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_0,                 1126
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_ArithmeticData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sum,              6897659
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill34,                  223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_0,                79079
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_59_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_LogicalData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_0,                 1464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill35,                  247
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_fire,                 9485
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Get_stall,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill36,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_0,                54132
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_overflow,              1087379
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill37,                   70
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_enq_1,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_0_1,              2562083
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_Hint_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_wrbypass_hit_1,                11350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill38,                  134
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_enq_1,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_1_2,              1242360
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquireBlock_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill39,                  153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_wrbypass_hit_1,                12564
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: issue_num_2_3,              2283960
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill40,                  255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_60_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_enq_1,                  121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill41,                  257
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_A_channel_AcquirePerm_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_wrbypass_hit_1,                11553
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill42,                  235
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_enq_1,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill43,                  225
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_valid,                 9049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_wrbypass_hit_1,                12481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill44,                  256
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_real_updates,                 4646
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_fire,                18970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_hit,                 3611
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill45,                  251
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_silent_updates_eliminated,                67390
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_61_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: s0_miss,                 5438
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_real_updates,                10290
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: pf_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_silent_updates_eliminated,                40808
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill46,                  242
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_fire,                18970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_real_updates,                14894
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.entries.page_ldtlb_storage_fa: refill47,                  231
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_silent_updates_eliminated,                73720
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l1_pf_block,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_AccessAckData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_real_updates,                 9584
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_62_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: l2_pf_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_silent_updates_eliminated,                57191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: detect_stream,                  315
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: select_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_HintAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_hits,              1060278
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_update_req,                72036
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Invalid_Opcode_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_0_updated,                 1174
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_63_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_0_updated,                  608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_li_1_updated,                  441
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_0_br_pi_1_updated,                 1007
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_Grant_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_update_req,                51098
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_0_updated,                 1821
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_GrantData_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_0_updated,                 1147
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_li_1_updated,                  640
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_1_br_pi_1_updated,                 1314
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.busPMU: Misc_L2_ptw_bank_2_D_channel_ReleaseAck_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_update_req,                88614
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_0_updated,                 1369
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req,                 3463
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: mshr_req_stall,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_0_updated,                  825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_req,                 9777
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_li_1_updated,                  546
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_2_br_pi_1_updated,                 1090
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: issue_num_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_req,                 1418
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_update_req,                66775
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall,                  494
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: high_conf_num_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_0_updated,                 1271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_0_updated,                  529
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_update,                  254
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_li_1_updated,                  317
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_1: tage_table_bank_3_br_pi_1_updated,                 1059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_conflict,                 8853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_0_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_0,                 4311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_update,                  465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mainpipe,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_0,                90513
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_0,                 4140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_0,                66657
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_0,                 3714
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_0,                42389
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: drop_prefetch,                  323
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_1_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_0,                 3464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_flow,                 9377
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_update,                  606
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_dir,                  342
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_0,                43537
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_alloc,                  400
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_enq_1,                 1389
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_dir,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_wrbypass_hit_1,                32367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_enq_1,                  543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_prefetch,                 5581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_sinkC,                   39
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_2_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_wrbypass_hit_1,                15302
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_update,                  136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_enq_1,                   85
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: recv_normal,                 4535
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkA_stall_by_mshrTask,                  101
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_wrbypass_hit_1,                17542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.reqArb: sinkC_stall_by_mshrTask,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_enq_1,                  699
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_mergeA,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req,                 3432
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_3_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_wrbypass_hit_1,                13906
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_0,              6086968
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: mshr_req_stall,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_update,                  472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_req,                10804
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_real_updates,                11660
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_1,                 1425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_req,                 1395
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_silent_updates_eliminated,                96148
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall,                  587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_4_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_real_updates,                 9110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_2,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_update,                  256
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_silent_updates_eliminated,                75725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: req_buffer_util_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_real_updates,                 9895
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_silent_updates_eliminated,                51064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_real_updates,                 9331
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_5_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                  220
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_silent_updates_eliminated,                45483
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_update,                  142
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mainpipe,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_hits,               673316
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_update_req,               107808
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                  118
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_0_updated,                 8158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_6_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_0_updated,                 5764
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_update,                  772
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_li_1_updated,                 1821
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_0_br_pi_1_updated,                 4215
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_update_req,                84835
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_dir,                  374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_0_updated,                 5947
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_7_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_0_updated,                 3534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_dir,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_update,                  333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_li_1_updated,                 1581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_sinkC,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_1_br_pi_1_updated,                 3994
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_update_req,                60959
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkA_stall_by_mshrTask,                  147
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_8_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_0_updated,                 7596
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_update,                  175
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.reqArb: sinkC_stall_by_mshrTask,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_0_updated,                 6061
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grant_req,                  455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_grantdata_req,                  455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_li_1_updated,                  582
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_2_br_pi_1_updated,                 2117
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_update_req,                54814
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_accessackdata_req,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stride_meta_array: entry_9_disturb_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_hintack_req,                 2675
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_0_updated,                 4584
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeack_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_0_updated,                 2766
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_li_1_updated,                 2373
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: mshr_release_req,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_2: tage_table_bank_3_br_pi_1_updated,                 4191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit,                 6481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_conflict,                11862
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_hit,                 1207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_0,                 9410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_hit,                 2687
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_0,                20822
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: retry,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_0,                 8921
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss,                 3296
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_0,                27516
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_miss,                  455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_0,                 8371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_miss,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_0,                21704
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_0,                 9438
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: b_req_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_0,                25817
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_0_1,                 2771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_enq_1,                 1630
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_1_2,                 2040
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_wrbypass_hit_1,                 3849
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_2_3,                 1474
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_enq_1,                 1897
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_3_4,                 1016
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_wrbypass_hit_1,                 3286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_4_5,                  962
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_enq_1,                 1501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_5_6,                  683
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_wrbypass_hit_1,                 7456
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_6_7,                  518
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_enq_1,                 1650
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_access_way_7_8,                  313
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_wrbypass_hit_1,                11323
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_0_1,                 2224
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_real_updates,                12895
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_1_2,                 1513
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_silent_updates_eliminated,                22731
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_2_3,                  932
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_real_updates,                12505
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_3_4,                  529
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_silent_updates_eliminated,                28976
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_4_5,                  506
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_real_updates,                11014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_5_6,                  347
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_silent_updates_eliminated,                22818
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_6_7,                  274
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_real_updates,                12978
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_hit_way_7_8,                  156
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_silent_updates_eliminated,                27207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_0_1,                  547
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_hits,               244771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_1_2,                  527
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_update_req,                35626
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_2_3,                  542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_0_updated,                 9486
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_3_4,                  487
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_0_updated,                 6638
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_4_5,                  456
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_li_1_updated,                 2238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_5_6,                  336
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_0_br_pi_1_updated,                 5086
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_6_7,                  244
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_update_req,                41481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_miss_way_choice_7_8,                  157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_0_updated,                 9108
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_3_4,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_0_updated,                 6271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_li_1_updated,                 2693
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_3_4,                 4685
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_1_br_pi_1_updated,                 5530
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_4_5,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_update_req,                33832
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: sourceD_pipeline_stages_5_6,                 3894
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_0_updated,                 8448
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch,                 1567
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_0_updated,                 6298
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_li_1_updated,                 2054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_miss,                  455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_2_br_pi_1_updated,                 4204
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1092
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_update_req,                40185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_all,                17154
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_0_updated,                 9756
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_0_updated,                 7188
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: release_prefetch_not_accessed,                10758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_li_1_updated,                 2343
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_3: tage_table_bank_3_br_pi_1_updated,                 4911
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe: early_prefetch,                  245
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grant_req,                  475
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sum,              1287581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_grantdata_req,                  475
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_mean,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_accessackdata_req,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_sampled,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_hintack_req,                 2633
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_overflow,                  986
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeack_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_probeackdata_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: mshr_release_req,                  157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit,                 7529
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_hit,                 1157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_hit,                 3643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: retry,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss,                 3275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_miss,                  475
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_miss,                  167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: b_req_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_0_1,                 3445
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_1_2,                 2274
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_13_14,                   84
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_2_3,                 1434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_14_15,                  731
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_3_4,                 1098
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_15_16,                 1181
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_4_5,                 1039
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_16_17,                 1050
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_5_6,                  701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_17_18,                 1490
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_6_7,                  487
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_18_19,                 1047
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_access_way_7_8,                  326
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_19_20,                 5882
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_0_1,                 2903
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_20_21,                 3046
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_1_2,                 1746
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_21_22,                 2661
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_2_3,                  901
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_22_23,                 3409
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_3_4,                  622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_23_24,                 2875
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_4_5,                  570
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_24_25,                 1941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_5_6,                  368
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_25_26,                 2342
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_6_7,                  253
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_26_27,                 1792
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_hit_way_7_8,                  166
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_27_28,                 2297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_0_1,                  542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_28_29,                 1755
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_1_2,                  528
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_29_30,                 1576
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_2_3,                  533
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_30_31,                 1679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_3_4,                  476
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_31_32,                 1853
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_4_5,                  469
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_32_33,                 1399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_5_6,                  333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_33_34,                  875
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_6_7,                  234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_34_35,                  871
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_miss_way_choice_7_8,                  160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_35_36,                  766
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_3_4,                  157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_36_37,                  418
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_37_38,                  297
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceC_pipeline_stages_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_38_39,                  237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_3_4,                 4644
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_39_40,                  208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_4_5,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_40_41,                  185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: sourceD_pipeline_stages_5_6,                 4800
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_41_42,                  164
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch,                 1542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_42_43,                  141
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: a_req_trigger_prefetch_not_ready,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_43_44,                  121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_miss,                  475
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_44_45,                  153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: acquire_trigger_prefetch_on_hit_pft,                 1041
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_45_46,                  171
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_all,                 5424
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_46_47,                  144
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_accessed,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_47_48,                  123
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: release_prefetch_not_accessed,                 4142
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_48_49,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_49_50,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: get_trigger_prefetch_on_hit_pft,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_50_51,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mainPipe: early_prefetch,                  216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_51_52,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: L2MissMatch_0,                43647
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_52_53,                   86
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_0_1,              6004691
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_53_54,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_1_2,                62912
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_54_55,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_2_3,                16381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_55_56,                   53
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_3_4,                 3250
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_56_57,                   58
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_4_5,                  815
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_57_58,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_5_6,                  237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_58_59,                   35
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_6_7,                   72
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: backend_redirect_latency_59_60,                 1020
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_7_8,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sum,                36512
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_mean,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_8_9,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_sampled,                 2229
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_overflow,                   97
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_7_8,                 1712
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_8_9,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_9_10,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_10_11,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_11_12,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_12_13,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_13_14,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_14_15,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_15_16,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_16_17,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_17_18,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_18_19,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_19_20,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_20_21,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_21_22,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_22_23,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: drop_prefetch,                  269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_23_24,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_flow,                10362
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_24_25,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_alloc,                  442
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_25_26,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_26_27,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_prefetch,                 5628
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_27_28,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: recv_normal,                 5468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_28_29,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: chosenQ_cancel,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_29_30,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_mergeA,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_30_31,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_0,              6086530
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_31_32,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_1,                 1849
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_32_33,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_2,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_33_34,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: req_buffer_util_3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_34_35,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_35_36,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_36_37,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                  207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_37_38,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                  148
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_38_39,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_39_40,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_40_41,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_41_42,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_42_43,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_43_44,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_44_45,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_47_48,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_48_49,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_49_50,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_51_52,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_52_53,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_0_1,              5945368
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_53_54,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_1_2,                56210
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_54_55,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_2_3,                24465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_55_56,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_3_4,                13144
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_56_57,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_4_5,                 9053
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_5_6,                 7382
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_58_59,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_6_7,                 5695
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ifu_redirect_latency_59_60,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_7_8,                 4254
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sum,            127573779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_8_9,                 3679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_mean,                   40
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_9_10,                 2748
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_sampled,              3183003
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_10_11,                 2454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_11_12,                 2167
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_overflow,               214820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_12_13,                 1677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_0_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_13_14,                 1549
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_2_4,                16680
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_14_15,                 1090
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_4_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_15_16,                  510
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_6_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_16_17,                 6231
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_8_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_17_18,                  250
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_10_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_18_19,                  192
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_12_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_19_20,                  136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_14_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_20_21,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_16_18,                 2269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_21_22,                   38
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_18_20,                33454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_22_23,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_20_22,                21779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_22_24,                62017
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_24_26,                75884
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_26_28,               159238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_28_30,               247143
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_30_32,               233457
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_32_34,               228729
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_34_36,               318601
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_36_38,               327303
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_38_40,               277837
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_40_42,               253659
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_42_44,               190260
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_44_46,               135893
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_46_48,                95050
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_48_50,                71370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_50_52,                54197
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_52_54,                41422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_54_56,                33947
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_56_58,                27125
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_58_60,                23154
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_60_62,                19131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_update_latency_62_64,               233404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,            154226938
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,               117414
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                38557
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                 8214
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                 2259
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               183821
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,               471384
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,               154771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               188586
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble_when_ftq_full,                  194
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: redirectAhead_ValidNum,                37131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fromBackendRedirect_ValidNum,                46771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: toBpuRedirect_ValidNum,                49000
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sum,             19999984
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_sampled,              3596505
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_0_1,                 3554
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_0_1,              5927796
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1_2,               559372
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_1_2,                44032
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2_3,               374112
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_2_3,                38939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3_4,               285421
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_3_4,                17972
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4_5,               563333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_4_5,                13504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5_6,               295479
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_5_6,                 8306
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6_7,               260436
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_6_7,                 6732
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7_8,               179594
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_7_8,                 5154
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8_9,               252000
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_8_9,                 3991
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9_10,               297706
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_9_10,                 3447
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10_11,               136025
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_10_11,                 2688
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11_12,                73238
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_11_12,                 2310
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12_13,                56755
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_12_13,                 2041
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13_14,                87808
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_13_14,                 1725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14_15,                52198
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_14_15,                 1475
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15_16,                40518
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_15_16,                  810
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16_17,                78956
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_16_17,                  528
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sum,                 8185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_17_18,                 6300
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_mean,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_18_19,                  244
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_sampled,                  773
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_19_20,                  151
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_20_21,                  108
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_21_22,                   84
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_22_23,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1_2,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_23_24,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2_3,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3_4,                   44
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4_5,                   44
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5_6,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6_7,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7_8,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: parallel_misses_All_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_NoWhere_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Total,                 2358
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUInst_Miss,                  201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Total,                 6298
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPULoadData_Miss,                 1719
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8_9,                   41
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Total,                  236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9_10,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUStoreData_Miss,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10_11,                   30
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11_12,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12_13,                   30
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Total,                 6208
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13_14,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1InstPrefetch_Miss,                 1967
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14_15,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Total,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15_16,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_L1DataPrefetch_Miss,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16_17,                  285
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Total,                 9485
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sum,               802991
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_PTW_Miss,                  454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_mean,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Total,                 5608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_sampled,               135574
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2BOP_Miss,                 2064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Total,                 8418
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2SMS_Miss,                 6106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Total,                  472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1_2,                  770
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stream_Miss,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2_3,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Stride_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4_5,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5_6,               119764
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2TP_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6_7,                  209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7_8,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8_9,                  100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9_10,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.topDown: E2_L2AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10_11,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11_12,                  412
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12_13,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13_14,                10444
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_20_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14_15,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15_16,                  286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16_17,                 3483
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sum,   141508795797781731
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_mean,          32854018539
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_sampled,              4307199
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_overflow,               514806
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_0_1,                 2183
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1_2,                33019
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2_3,                31906
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3_4,               457398
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4_5,               144225
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5_6,               247559
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6_7,               252907
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7_8,               317456
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8_9,                68873
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9_10,               309839
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10_11,                39335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11_12,                67237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12_13,               293382
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13_14,                40414
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14_15,               121902
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15_16,               224937
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16_17,              1654627
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sum,            154226886
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_mean,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0_1,                 2054
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: reqBuf_timer_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1_2,                17078
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2_3,                34072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.a_reqBuf: max_reqBuf_timer_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3_4,                40917
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4_5,                36445
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5_6,                39191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6_7,                51719
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7_8,                64554
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8_9,                68072
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9_10,                74189
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10_11,                93776
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11_12,               109931
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12_13,               122567
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13_14,               150034
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14_15,               175263
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15_16,               174610
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                 1537
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16_17,               186131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17_18,               212862
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18_19,               241908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19_20,               265341
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20_21,               263333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21_22,               249669
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22_23,               254359
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23_24,               251356
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24_25,               245455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25_26,               193364
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26_27,               171393
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27_28,               170717
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28_29,               164422
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29_30,               179077
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30_31,               171923
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31_32,               172520
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32_33,               158115
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33_34,               140979
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34_35,               124333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35_36,               110091
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36_37,                78550
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37_38,                71309
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38_39,                52004
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39_40,                39694
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40_41,                35824
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41_42,                28789
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42_43,                26536
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43_44,                22032
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44_45,                19019
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45_46,                16021
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46_47,                13915
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47_48,                12655
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48_49,                12263
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49_50,                11917
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50_51,                12416
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51_52,                12575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52_53,                13766
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53_54,                17599
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54_55,                20291
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55_56,                31059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56_57,                28160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57_58,                27835
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58_59,                26587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59_60,                27155
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60_61,                27976
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61_62,                27270
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62_63,                25127
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63_64,                24158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64_65,               144081
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                92788
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,              4751124
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                   77
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,               132709
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,              3046656
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,               148211
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                   84
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  773
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,              3376598
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                16399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  380
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,               148414
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,               135575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                14805
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,               160335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                 2885
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,               370888
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,              1325374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                 2585
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                14905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                 3517
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                 1869
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,              3344462
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                32136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                  184
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,              3182231
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,               905280
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                14530
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,              4716403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,              2424277
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,               135329
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,               117765
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                  144
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                34721
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,              1001053
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                14721
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                  207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                  632
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  249
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,              3258320
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_2: part_data_read_counter,              4613832
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_hit,               529649
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.bt.wrbypass: wrbypass_miss,               189465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_pred,               666311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_correct,               662277
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s1_valid,                  490
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_wrong,                 4034
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s2_valid,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_alt_differs,               628284
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_updated,                 7391
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s3_valid,                 1073
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_inc,                 3885
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s4_valid,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na_ctr_dec,                 3506
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_na,                15494
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_correct,                 5554
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_na_wrong,                 3383
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exception_num,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s1_valid,                  434
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_use_alt_on_na,                13588
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: flush_pipe_num,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s2_valid,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_failure,                13902
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s3_valid,                 1199
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_update_allocate_success,                10994
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s4_valid,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_idle,              5917609
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_mispred,                25622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: hint_s5_valid,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_idle_to_walk,                45605
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_reset_u,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_idle,                45605
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: s_walk_to_walk,                79585
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_grantBufferHint_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: clock_cycle,              6088404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s1_valid,                  445
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_1,                 3649
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: utilization,            494628475
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s2_valid,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_1,                 7851
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sum,            494628327
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s3_valid,                 1176
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_2,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_mean,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s4_valid,                   37
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_2,                 1571
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: hint_s5_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_3,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_3,                  535
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mainPipe.customL1Hint: incorrect_hint,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_overflow,                 3908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_inc_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_0_1,                80022
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_0_tick_dec_4,                  545
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_1_2,                 6499
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_toReqArb_stall,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_2_3,                 6923
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_pred,               149964
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_3_4,                 5701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_correct,               148950
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: sinkC_buf_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_4_5,                 7801
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_wrong,                 1014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_5_6,                16186
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_alt_differs,               141949
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_6_7,                14128
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.sinkC: NewDataNestC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_updated,                 2160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_inc,                 1216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na_ctr_dec,                  944
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_7_8,                 8278
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_toReqArb_stall,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_na,                 4331
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: sinkC_buf_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_8_9,                14700
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.sinkC: NewDataNestC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_correct,                 1692
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_9_10,                25026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_na_wrong,                  850
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_toReqArb_stall,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_10_11,                15688
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_use_alt_on_na,                 2010
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_11_12,                12932
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: sinkC_buf_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_failure,                 2769
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_12_13,                16271
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.sinkC: NewDataNestC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_13_14,                16279
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_update_allocate_success,                 3095
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_mispred,                 6044
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_14_15,                16561
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_c_stall_for_noSpace,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_reset_u,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_15_16,                33344
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_16_17,                17518
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_toReqArb_stall,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_17_18,                17889
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_1,                  507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: sinkC_buf_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_1,                 2179
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.sinkC: NewDataNestC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_18_19,                17783
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_2,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req,                 3370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_19_20,                22366
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_2,                  470
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_20_21,                19249
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: mshr_req_stall,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_21_22,                23393
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_req,                 9189
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_3,                  118
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_22_23,                18482
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_req,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_inc_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_req,                 1424
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_23_24,                24784
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall,                  504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_bank_1_tick_dec_4,                  180
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_24_25,                19257
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: tage_write_blocks_read,                 2048
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_25_26,                78760
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall,                   34
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_pred,               290487
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_26_27,                25616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_0_provided_at_commit,               226954
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_27_28,                20794
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshr,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_28_29,                14815
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_pred,               329691
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_1_provided_at_commit,               239136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_29_30,                32587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mainpipe,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_pred,               354157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_2_provided_at_commit,               257519
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_30_31,                30740
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mainpipe,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_pred,               176571
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_31_32,                39050
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mainpipe,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_32_33,                34411
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_table_3_provided_at_commit,               123044
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_33_34,                21055
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_pred,              4937498
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_bim_at_commit,               659754
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_pred,                41196
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_grantbuf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_34_35,                27662
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_use_altpred_at_commit,                15494
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_dir,                  329
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_35_36,                39247
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_dir,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_pred,              1150906
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_36_37,                38281
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_dir,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_0_tage_provided_at_commit,               846653
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_37_38,                35402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_38_39,                31521
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_sinkC,                   33
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_pred,               135551
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_39_40,                32356
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_sinkC,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_40_41,                28701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_0_provided_at_commit,                72793
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_pred,               116599
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkA_stall_by_mshrTask,                  121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_41_42,                52752
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_1_provided_at_commit,                48172
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkB_stall_by_mshrTask,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_42_43,                44517
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_pred,               130525
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.reqArb: sinkC_stall_by_mshrTask,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_43_44,                52538
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_2_provided_at_commit,                81517
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_44_45,                53255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_45_46,                41812
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: acquire_fire_from_pipereg,                 6642
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_46_47,                37826
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_pred,                67264
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: pipereg_valid,                11837
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_table_3_provided_at_commit,                30043
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_47_48,                57707
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_pred,              5638465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_bim_at_commit,               148175
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                11837
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_48_49,                54702
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_pred,                22058
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                 6643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_49_50,                54944
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_use_altpred_at_commit,                 4331
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_load_allocate,                 6373
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_50_51,                50210
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_pred,               449939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_store_allocate,                  242
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_51_52,                47438
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: bank_1_tage_provided_at_commit,               232525
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_amo_allocate,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_52_53,                47674
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_pred,              1585859
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                 5193
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_53_54,                64381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_conf_at_commit,              1033440
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                 8255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_pred,                14986
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_54_55,                57212
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_unconf_at_commit,                45738
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_55_56,                71205
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_primary_fire,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_pred,              1556945
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: prefetch_secondary_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_56_57,                81834
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_agree_at_commit,              1071191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_57_58,                65377
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: memSetPattenDetected,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_pred,                28914
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,             30413035
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_58_59,                58936
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_disagree_at_commit,                 7987
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_59_60,                49938
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,               190468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_pred,              1600845
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_used_at_commit,              1079178
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sum,               190468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_mispred,                31617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_60_61,                78532
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_update_on_unconf,                32763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_61_62,                51916
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_mispred_but_tage_correct,                  316
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_62_63,                94724
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage: sc_correct_and_tage_wrong,                  640
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_63_64,                65913
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_64_65,                55249
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              5947984
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_65_66,                60509
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                96677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_66_67,                74098
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                38269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_67_68,                67556
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_68_69,               101719
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                 4750
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_69_70,                76794
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                  612
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_70_71,                46730
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                  111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_71_72,                49109
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_72_73,                68535
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_73_74,                71709
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_74_75,                97137
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_75_76,                75510
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_76_77,                48498
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_77_78,                49401
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_78_79,                64910
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_79_80,                73260
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_80_81,                88516
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_81_82,                73879
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_82_83,                43181
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_83_84,                52011
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              5947985
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_84_85,                70878
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sum,               190468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_85_86,                92946
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_86_87,                77785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_87_88,                59690
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_88_89,                37970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              5947984
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_89_90,                44742
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                96677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_90_91,                41780
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                38269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_91_92,                46200
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                 4750
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_92_93,                48220
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                  612
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_93_94,                43569
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                  111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_94_95,                31304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_95_96,                34939
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_96_97,                37056
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_97_98,                40731
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_98_99,                42838
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_99_100,                38075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_100_101,                27015
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_101_102,                35122
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_102_103,                31725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_103_104,                38846
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_104_105,                33011
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sum,               158653
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_105_106,                31880
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_106_107,                23762
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_107_108,                34201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_108_109,                24575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_109_110,                35419
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_0_1,              5963855
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_110_111,                24440
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_1_2,                95854
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_111_112,                27099
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_2_3,                23967
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_112_113,                27248
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_3_4,                 4131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_113_114,                35256
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_4_5,                  508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_114_115,                24905
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_5_6,                   88
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_115_116,                42645
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_116_117,                25805
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_117_118,                20367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_118_119,                20465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_119_120,                30419
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_120_121,                18663
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_121_122,                26931
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_122_123,                22228
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_123_124,                17827
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_124_125,                18886
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_CPUData_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_125_126,                25275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sum,                  779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_126_127,                14409
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_127_128,                18541
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_128_129,                18412
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_129_130,                14043
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_130_131,                16256
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_0_1,              6087814
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_131_132,                22587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_1_2,                  444
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_132_133,                12859
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_2_3,                  100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_133_134,                17604
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_3_4,                   45
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_134_135,                15351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_135_136,                11679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                 1617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_136_137,                12508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_137_138,                18110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_138_139,                12121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_139_140,                14432
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_140_141,                13518
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_141_142,                10033
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_142_143,                10842
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_143_144,                16178
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_144_145,                11459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_145_146,                12074
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_146_147,                11481
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_147_148,                 9381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_148_149,                10002
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Prefetch_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_149_150,                14147
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sum,               190468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_150_151,                10973
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_151_152,                12224
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_152_153,                11882
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_153_154,                 8154
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_154_155,                 9616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_0_1,              5947984
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_155_156,                12891
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_1_2,                96677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_156_157,                 9970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_2_3,                38269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_157_158,                10649
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_3_4,                 4750
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_158_159,                 9260
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_4_5,                  612
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_159_160,                 7545
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_5_6,                  111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_160_161,                 9495
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_161_162,                10551
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_162_163,                 8540
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_163_164,                 9496
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_164_165,                 8641
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_165_166,                 7262
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_166_167,                 9416
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_167_168,                 9068
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_168_169,                 7833
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_169_170,                 6606
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: L1DMLP_Total_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_170_171,                 8841
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_load_refill_latency,               124080
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_171_172,                 6465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_store_refill_latency,                 8103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_172_173,                 7919
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_amo_refill_latency,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_173_174,                 9228
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_pf_refill_latency,                  667
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_174_175,                 6848
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_175_176,                 6253
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_176_177,                 7039
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_177_178,                 5109
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_178_179,                 7203
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_179_180,                 7317
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_180_181,                 6332
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_181_182,                 6049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_182_183,                 6059
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_183_184,                 4289
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_184_185,                 5171
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_3: part_data_read_counter,              4793216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_valid,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_185_186,                 4976
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_4: part_data_read_counter,              4444104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_fire,                  858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_0: part_data_read_counter,              4495084
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_186_187,                 5046
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: in_fire,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_187_188,                 5021
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_valid,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray.data_banks_0_1: part_data_read_counter,              4614568
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_188_189,                 5210
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.fuBlock.exeUnits_6.csr: out_fire,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sum,             12445587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_enq_valid,                  858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_189_190,                 4779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_190_191,                 4508
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s0_cannot_enq,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_valid,                  858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_191_192,                 4878
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_alloc,                  160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_192_193,                 4653
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_enq_update,                  698
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_193_194,                 5819
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_194_195,                 5371
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: hash_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_2: part_tag_read_counter,              1623619
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_1_way_hit,              4504872
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.prefetchMetaArray: meta_refill_num,                 2358
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: in_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sum,             53682195
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_1_way_hit,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_mean,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.fuBlock.exeUnits_5.f2i: out_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_sent,                  534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_tlb_req_evict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_195_196,                 7648
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sum,             56779357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_196_197,                 5063
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_0_1,              1955825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_valid,                  534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_evict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_0_20,              5324061
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_miss,                  374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_valid_train_req,              3556105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_updated,                  160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_0,                20399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_20_40,               764342
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_1,              1301333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_40_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_page_fault,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_10,                 3506
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s2_tlb_resp_access_fault,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_1_2,              1503834
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_mean,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_197_198,                 5471
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_2_3,               797448
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_198_199,                 5131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_3_4,               632438
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_11,              1159857
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_valid,                 2670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_60_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_4_5,               316507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_199_200,                 5184
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_200_201,                 5403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_100,                 2442
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0,                  412
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_80_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_5_6,               320046
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_overflow,                 9504
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_6_7,               190634
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_0_1,               623472
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_201_202,                 5749
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_7_8,               111827
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_1_2,               132096
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_202_203,                 5603
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_8_9,                84237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_2_3,               196554
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_100_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way0_has_empty,                  383
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_101,               608411
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way0,              4149450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_110,                 1294
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_120_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_pipe_unready,                 1138
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_140_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1,                  233
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_hit_pattern_111,               458863
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way1_has_empty,                  217
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_160_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_alloc_harzard,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_block_by_enq_update_harzard,                   82
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_180_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_3_4,               342052
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_203_204,                 6046
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_9_10,                57720
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_4_5,               382776
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_204_205,                 5948
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_5_6,               378350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_10_11,                31468
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_205_206,                 6466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_6_7,               391677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_11_12,                26117
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_7_8,               432909
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_200_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: s1_pf_fire,                 1467
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_220_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_replace_the_neighbor,                  284
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way1,               318864
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_valid,              4014541
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2,                   92
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s0_req_cannot_accept,               458436
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way2_has_empty,                   89
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_240_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way2,                34497
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_alloc,                27641
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_prefetche_queue_busby,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sum,                 2979
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_260_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_update,              3528464
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_replace_way3_has_empty,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_280_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_300_320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_plus_one_hit,                 2437
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.ftb.ftbBank: ftb_hit_way3,                 1882
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_320_340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_12_13,                19057
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_206_207,                 4158
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_8_9,               436725
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_13_14,                12110
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_340_360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s1_active_minus_one_hit,                34366
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_360_380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_380_400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_207_208,                 4572
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_14_15,                 8445
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_400_420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_420_440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_valid,              3556105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,                 9049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_440_460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_0_1,              6085938
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_15_16,                 6290
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_9_10,               419117
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_460_480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_not_send_pf,              3555672
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_1_2,                 1957
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_480_500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                 1246
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_decr_pf,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_2_3,                  502
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_500_520,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_208_209,                 4702
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_16_17,                 3890
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_10_11,               332018
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_209_210,                 6211
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,                 7750
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s2_will_send_incr_pf,                  433
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_17_18,                 2716
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_3_4,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_210_211,                 4765
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_18_19,                 2477
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_520_540,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s3_pf_sent,                  433
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_540_560,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_560_580,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_19_20,                 1847
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_11_12,               292911
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_580_600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                  459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_sent,                  425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                  534
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_12_13,               278016
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                  650
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: s4_pf_blocked,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                  509
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_600_620,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_13_14,               231374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_211_212,                 5958
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: pf_sent,                  858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_620_640,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                  581
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_212_213,                 4093
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_213_214,                 5157
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_14_15,               158469
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_20_21,                 1496
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_15_16,               135425
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_640_660,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_214_215,                 4960
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_660_680,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                  559
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sum,              1433484
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_680_700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_16_17,               115338
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_21_22,                  764
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_17_18,                94430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_215_216,                 3457
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                  668
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_700_720,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_216_217,                 3983
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_22_23,                  469
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_720_740,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                  623
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                  587
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                  654
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_18_19,                80419
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_217_218,                 3318
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_23_24,                  236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_218_219,                 2771
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_19_20,                86962
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_24_25,                  196
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_219_220,                 2657
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_25_26,                  130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_20_21,                62373
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_220_221,                 2836
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_26_27,                   80
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_21_22,                61546
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_221_222,                 3388
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_27_28,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_22_23,                51236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_222_223,                 3359
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_28_29,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_740_760,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                  453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_223_224,                 2383
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_29_30,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                  530
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_0_1,              5533423
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                  528
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_760_780,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                  613
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_224_225,                 2598
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_23_24,                44232
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_780_800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_1_2,               108295
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                  506
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_24_25,                40038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_30_31,                    9
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_800_820,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_225_226,                 2322
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_25_26,                32678
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_226_227,                 1925
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_31_32,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_26_27,                26055
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_227_228,                 2103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_32_33,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_27_28,                26354
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_228_229,                 1694
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_28_29,                21541
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_29_30,                19140
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_229_230,                 2185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_30_31,                16886
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_230_231,                 1683
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_31_32,                14805
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_231_232,                 1685
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_32_33,                14510
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_232_233,                 1461
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_33_34,                13561
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                  542
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_233_234,                 1878
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_34_35,                 9801
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict,                 1291
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_2_3,               131278
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_plru,                 1230
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_820_840,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_by_dcache,                   61
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_35_36,                 8153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_234_235,                 1318
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_36_37,                 7155
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_3_4,               199917
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_37_38,                 7277
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_38_39,                10749
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_235_236,                 1636
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_840_860,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_860_880,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_4_5,               114579
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_evict_one_hot_pattern,                  502
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_880_900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_236_237,                 1188
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_39_40,                 5507
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_237_238,                 1594
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_40_41,                 4753
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_238_239,                 1914
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_41_42,                 4168
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_0_0,               208744
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_239_240,                 2274
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_42_43,                 3452
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_240_241,                 2420
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_900_920,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_1_0,               203813
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_241_242,                 2879
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_43_44,                 2335
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_242_243,                 2307
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_2_0,                85299
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_44_45,                 2311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_243_244,                 1884
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_45_46,                 2017
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_244_245,                 1834
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_46_47,                 1724
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_3_0,                97862
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_5_6,                  900
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_920_940,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_47_48,                 1494
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_940_960,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_960_980,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_245_246,                 1615
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_48_49,                 1519
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_6_7,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_4_0,               244527
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_49_50,                 1188
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_246_247,                 1073
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_50_51,                 1026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_247_248,                 1152
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_5_0,               264561
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_51_52,                 1064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_248_249,                 1090
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_249_250,                 1180
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_6_0,               119983
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_52_53,                  912
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_250_251,                 1836
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_251_252,                 5770
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_53_54,                  864
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_7_0,                83399
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_252_253,                 4814
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_54_55,                  901
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_253_254,                 6524
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_55_56,                  664
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_254_255,                 4926
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: util_255_256,                 8269
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_56_57,                  787
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: filter_active_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sum,                 2497
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_980_1000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_57_58,                  836
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_58_59,                  872
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: full,                32109
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: exHalf,               842592
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_59_60,                  561
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: empty,                80022
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_60_61,                  394
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1000_1020,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1020_1040,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_61_62,                 2378
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_62_63,                 2697
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1040_1060,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: valid_entries_63_64,                14799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_0,             31861178
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1060_1080,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_0_1,              6086045
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitUop,             19841826
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_0,               427577
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstr,             20000007
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_0,               281359
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMove,              1051780
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrMoveElim,              1051780
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_1_2,                 2219
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_2_3,                  139
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_0,               450663
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrFused,               158187
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_0,               349380
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoad,              5910955
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_0,               199840
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_13_0,                   55
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrBranch,              4751765
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_0,               133765
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_14_0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrLoadWait,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_0,               206998
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: commitInstrStore,              3246333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_15_0,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1080_1100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: writeback,            260363820
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_0,               178298
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkInstr,               608252
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_16_0,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: walkCycle,               125190
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_16_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: wakeup_17_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitNormalCycle,                79264
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitBranchCycle,               347954
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_0,              1126382
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sum,              2876170
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitLoadCycle,               919686
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_0,              1042367
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: waitStoreCycle,               135917
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_0,               662047
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1100_1120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_0,               587637
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: robHeadPC,     3279107985146698
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_instr_cnt,              1375165
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_0_1,              4536150
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_active_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1120_1140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_1_2,               927275
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_dispatch,              1668294
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_2_3,               287603
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs,              3703610
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_0,               554230
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_3_4,               146080
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_select,              6132758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1140_1160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1160_1180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1180_1200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_issue,              1375165
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_execute,              2750330
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_4_5,                74965
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1200_1220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_0,               522756
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_5_6,                74626
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1220_1240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_enq_rs_execute,             10258253
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: jmp_latency_commit,             18697165
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_6_7,                33817
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1240_1260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_0,               440941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_7_8,                 4997
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1260_1280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_8_9,                 1912
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_9_10,                  644
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1280_1300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_10_11,                  223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_11_12,                   90
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_0,               298799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_12_13,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_0,              1750805
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_13_14,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1300_1320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1320_1340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1340_1360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1360_1380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l1_filter_active_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1380_1400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_0,               550994
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_14_15,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1400_1420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sum,                  482
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: div_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1420_1440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_0_1,              6087931
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_1_2,                  462
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_2_3,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_16_17,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_0,              1227429
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_0,               443255
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_0,               600643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_0,               520264
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_0,                  552
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1440_1460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_0,                  549
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wait_for_src_1,              9461379
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fdiv_fsqrt_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1460_1480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_instr_cnt,                   71
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_0_1,               351524
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_dispatch,                  128
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1480_1500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1500_1520,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1520_1540,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_0_1,               295589
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs,                  229
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1540_1560,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_1_1,               258832
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1560_1580,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1580_1600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1600_1620,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1620_1640,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_1_1,               170382
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_select,                   72
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_2_1,               111661
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l2_filter_active_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1640_1660,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1660_1680,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1680_1700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_2_1,                80974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_issue,                   71
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_3_1,                80078
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_execute,                  287
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_3_1,                56452
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                  430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_4_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: int_to_float_latency_commit,                 2779
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_instr_cnt,              9309249
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_4_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_dispatch,             11074615
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_5_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs,             12030633
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_5_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_select,             61524861
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_6_1,               457741
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_issue,              8257469
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_execute,              8257469
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_6_1,               241978
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1700_1720,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: bit_vector_decr_mode_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_enq_rs_execute,             78039799
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.stream_bit_vec_array: hash_conflict,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: alu_latency_commit,            123211613
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_7_1,               258226
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_instr_cnt,              3246333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1720_1740,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_half,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1740_1760,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_empty,              6079355
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1760_1780,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_7_1,               110211
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1780_1800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_enq,                 8641
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1800_1820,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_deq,                 9049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_dispatch,              3863533
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_0,              6078366
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1820_1840,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs,              8628096
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1840_1860,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_0,              6079763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_select,              7646217
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_9_1,               408557
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1860_1880,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_0,              6079763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1880_1900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1900_1920,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: scheduled_entries,                  237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_issue,              3246333
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: not_selected_entries,               512701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_execute,             16243070
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_10_1,               331041
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1920_1940,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_5.stdRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_enq_rs_execute,             27135620
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: store_latency_commit,             39027317
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_11_1,               173794
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1940_1960,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1960_1980,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_instr_cnt,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_1980_2000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_12_1,               155800
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_dispatch,                 1304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2000_2020,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2020_2040,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2040_2060,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2060_2080,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.l1PrefetcherOpt.pf_queue_filter: l3_filter_active_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2080_2100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2100_2120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs,                   63
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access,                 8947
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_13_1,               736398
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2120_2140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit,                 2854
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2140_2160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_13_1,               112801
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_select,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2160_2180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_14_1,               636265
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_issue,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2180_2200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit,                 5022
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit,                 1044
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_14_1,               196317
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2200_2220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_15_1,               293604
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_execute,                   94
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_enq_rs_execute,                  188
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2220_2240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_15_1,               168015
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: csr_latency_commit,                   51
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2240_2260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_16_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_instr_cnt,              5910955
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2260_2280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit,                 1049
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2280_2300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2300_2320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_16_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2320_2340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_dispatch,              6847449
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: wakeup_17_1,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2340_2360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs,             14383192
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2360_2380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre,                  163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2380_2400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre,                  163
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2400_2420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access,                 5069
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2420_2440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: critical_wakeup_17_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_select,             21519276
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2440_2460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit,                 1214
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit,                 3417
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2460_2480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit,                  430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2480_2500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_issue,              6509608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sum,              7969822
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_execute,             31460824
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2500_2520,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2520_2540,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_mean,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_enq_rs_execute,             59489708
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1000,                  737
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2540_2560,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: load_latency_commit,             69934185
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1000,                  673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2560_2580,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1000,                  673
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2580_2600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_0_1,              2688667
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2600_2620,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit,                  430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_1_2,              1281746
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2620_2640,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_2_3,               880028
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2640_2660,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2660_2680,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_3_4,               572630
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: bku_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_4_5,               348722
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2680_2700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre,                  198
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_5_6,               165742
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_6_7,                99290
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2700_2720,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2720_2740,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2740_2760,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre,                  198
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_7_8,                37070
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2760_2780,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_8_9,                 8691
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_9_10,                 3112
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2780_2800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: access_first,                 7321
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_10_11,                 1030
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2800_2820,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_11_12,                  531
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_first,                 1395
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_12_13,                  322
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2820_2840,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_first,                 4874
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2840_2860,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_first,                 1038
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_first,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2860_2880,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2880_2900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_first,                 1041
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2900_2920,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_13_14,                  207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2920_2940,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fence_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_14_15,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2940_2960,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_15_16,                  104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3_hit_pre_first,                  159
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_16_17,                  103
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pte_hit_pre_first,                  159
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_17_18,                   75
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2960_2980,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_access_first,                 5069
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_2980_3000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_first,                 1214
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3000_3020,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_first,                 3417
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_18_19,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_19_20,                   36
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_20_21,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_21_22,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3020_3040,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmisc_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_22_23,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3040_3060,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_23_24,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_first,                  430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_first,                  430
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_24_25,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_25_26,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_26_27,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3060_3080,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_l3_hit_pre_first,                  198
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3080_3100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_1111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_27_28,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3100_3120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_1111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3120_3140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: pre_pte_hit_pre_first,                  198
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_1111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3140_3160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: rwHarzad,                 1563
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10000,                 2891
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_28_29,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3160_3180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: out_blocked,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10000,                 2758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex0,                13829
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3180_3200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10000,                 2758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3200_3220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex1,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3220_3240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                 1596
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex2,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex3,                  121
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_29_30,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_30_31,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3240_3260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_31_32,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_32_33,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_33_34,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3260_3280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3280_3300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3300_3320,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3320_3340,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: fmac_latency_execute_fma,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3340_3360,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3360_3380,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_35_36,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3380_3400,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_36_37,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3400_3420,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_instr_cnt,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_37_38,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3420_3440,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1AccessIndex15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3440_3460,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_38_39,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_dispatch,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex0,                 9558
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3460_3480,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex1,                 8785
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex2,                 8741
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2AccessIndex3,                 8686
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex0,                 1474
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex1,                 1450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex2,                 1444
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex3,                 1424
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex4,                 1416
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex5,                 1407
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex6,                 1396
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_39_40,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_select,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_40_41,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3AccessIndex7,                 1350
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3480_3500,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3500_3520,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_issue,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3520_3540,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3540_3560,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_42_43,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_execute,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex4,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_43_44,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_enq_rs_execute,                   71
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_44_45,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3560_3580,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3580_3600,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mul_latency_commit,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_dispatch,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3600_3620,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_47_48,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_select,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_issue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_enq_rs_execute,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex12,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.rob: mou_latency_commit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3620_3640,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3640_3660,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_10111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_50_51,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3660_3680,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_51_52,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_10111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPAccessIndex15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex1,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_10111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3680_3700,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_53_54,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11000,                  168
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex3,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11000,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11000,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3700_3720,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3720_3740,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3740_3760,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3760_3780,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3780_3800,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3800_3820,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3820_3840,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3840_3860,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3860_3880,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3880_3900,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3900_3920,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3920_3940,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: not_selected_entries,               995223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3940_3960,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L1RefillIndex15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex0,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3960_3980,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex1,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex2,                  617
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sum,             14899828
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_3980_4000,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_mean,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4000_4020,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L2RefillIndex3,                  616
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex0,                  643
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex1,                 1045
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex2,                 1104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex3,                 1089
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4020_4040,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex4,                 1100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4040_4060,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_0_1,              2697555
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bloomFilter: valid_nums_4060_4080,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex5,                 1081
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_1_2,              1128683
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex6,                 1090
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_2_3,               431705
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_11111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_3_4,               248864
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: L3RefillIndex7,                 1075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_11111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_4_5,               168891
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_11111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex0,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_5_6,               119987
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100000,                 3962
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100000,                 4803
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_6_7,               226604
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex2,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100000,                 4803
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex4,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_7_8,               191511
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_8_9,               299237
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_9_10,               281170
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_10_11,               159798
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_11_12,                60128
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_12_13,                27381
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_13_14,                19679
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex10,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_14_15,                14701
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_15_16,                 3374
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex12,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_16_17,                 4525
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_17_18,                 1567
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_18_19,                  857
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: SPRefillIndex15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_19_20,                  573
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_20_21,                  480
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill,                 1246
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill,                 8227
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_21_22,                  329
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_22_23,                  216
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_23_24,                  214
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_24_25,                  183
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: l3Refill_pre,                 3349
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_25_26,                  116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_26_27,                   54
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_27_28,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_100111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_28_29,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_100111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_100111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101000,                  677
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101000,                  106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101000,                  106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_0_0,               115476
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_1_0,               150703
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_101111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_101111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_2_0,                48050
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_101111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110000,                  951
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_3_0,                33012
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                 1575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110000,                  273
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110000,                  273
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_110111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_110111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_110111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111000,                  652
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111000,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111000,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111001,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_4_0,               144042
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_5_0,               219496
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_6_0,                50532
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111010,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_7_0,                60459
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_8_0,                46455
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111011,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_9_0,                51877
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_10_0,                59872
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sum,              1540918
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111101,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_0_1,              5292293
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_1_2,               494718
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_2_3,                93835
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_raw_enq_pattern_111111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_3_4,               107756
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_4_5,                33955
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_filtered_enq_pattern_111111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_5_6,                14811
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_6_7,                37696
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.train_filter: sms_train_filter_actual_enq_pattern_111111,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_7_8,                10707
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_8_9,                 1231
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_9_10,                  715
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_10_11,                  209
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_11_12,                  286
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_12_13,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_13_14,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_14_15,                  104
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_15_16,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_16_17,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_17_18,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_18_19,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_19_20,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_20_21,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: scheduled_entries,             10298364
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: not_selected_entries,               244138
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_4.staRS_0.statusArray: replayed_entries,                 6273
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: grant_grantack_period_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: max_grant_grantack_period_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.grantBuf: WARNING_pftRespQueue_about_to_full,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.tagArray.array_3: part_tag_read_counter,               727351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_burst,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.spb: trigger_check,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue.exceptionBuffer: exception,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                74236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                 1308
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                 7410
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                70972
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                 2153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                 5404
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.tage.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                  155
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_zero,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.refillUnit: sinkD_from_L3_all,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sum,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sum,              4894482
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_51_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_0_1,              6088357
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_overflow,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_1_2,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_0_1,              2556261
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_1_2,              2480974
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_53_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_2_3,               857342
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_3_4,               141647
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_4_5,                26153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_5_6,                 9834
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_6_7,                 4822
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_7_8,                 4990
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid,               997787
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_8_9,                 3130
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: s0_valid_not_ready,               997787
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_9_10,                 2093
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: sta_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sum,             44167033
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_10_11,                  543
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_mean,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.ctrlBlock.waittable: wait_table_bit_set,             21698012
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_0_1,                 1823
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_11_12,                  536
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_1: store_miss_prefetch_not_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_1_2,                  788
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_12_13,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_13_14,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_14_15,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_0_1,               756234
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid,               721111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_2_3,                  380
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_3_4,                  199
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: s0_valid_not_ready,               721111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_4_5,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: valid_entries_15_16,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_1_2,               266402
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_2_3,               475595
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_5_6,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_0,              4419261
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_3_4,               330738
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_4_5,               433755
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_0,                  111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_5_6,               348044
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_6_7,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_hit,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_7_8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_0,                  111
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_0,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_6_7,               352241
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: sta_miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_0,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.stu_2: store_miss_prefetch_not_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_7_8,               509709
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_0,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_8_9,               448654
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_0,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_9_10,               413818
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_10_11,               328758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_0,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_11_12,               264861
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_0,               158908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_0,               158908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_0,               150017
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_0,               150017
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_10_15,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_12_13,               184081
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_13_14,               180031
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_15_20,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_0,                59622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_0,                59622
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_14_15,               128916
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_15_16,               107955
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_0,                  181
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_16_17,               151965
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_0,                  181
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_17_18,                75634
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_18_19,                61850
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_19_20,                51465
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_20_21,                36136
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_21_22,                26941
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_22_23,                24431
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_30_35,                 3191
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_23_24,                20115
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_35_40,                 2304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_24_25,                16093
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_40_45,                  578
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_25_26,                13996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_45_50,                  270
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_26_27,                11135
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_50_55,                  112
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_27_28,                 9739
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_55_60,                   50
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_60_65,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_28_29,                 8531
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_65_70,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_70_75,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_29_30,                 7351
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_0,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_30_31,                 5901
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_31_32,                 4670
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_32_33,                 3816
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_33_34,                 3075
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_34_35,                 2671
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: acquire_period_95_100,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wait_for_src_1,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_35_36,                 4858
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_36_37,                 8975
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_37_38,                 7116
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_38_39,                 1812
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_39_40,                  176
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sum,               475223
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_2_1,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_40_41,                   89
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_2_1,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_41_42,                   44
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_3_1,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_3_1,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_42_43,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_35_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_43_44,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_40_45,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_0_1,              5621300
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_44_45,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_1_2,               459058
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_50_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_2_3,                 7970
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_55_60,                   69
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_3_4,                   75
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_60_65,                   52
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_65_70,                   16
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: valid_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_70_75,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_75_80,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_0_0,               488908
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_1_0,               317995
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_90_95,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_2_0,               109791
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: release_period_95_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_3_0,               107254
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_4_0,               119938
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sum,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_5_0,                69803
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: not_selected_entries,                 8120
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_35_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_0_1,              6088397
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_40_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_7_0,               533563
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_1_2,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_50_55,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_55_60,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_8_0,               368084
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_60_65,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_65_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_70_75,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_9_0,               125800
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_75_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_10_0,               126606
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_11_0,               214307
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: probe_period_95_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_12_0,               110382
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_13_0,               108225
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_30_40,                  732
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_13_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_40_50,                  986
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_50_60,                   46
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_14_0,                  233
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_60_70,                   55
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_14_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: critical_wakeup_15_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sum,              4818871
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_0_1,              4115951
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_1_2,               927281
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_2_3,               386729
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_3_4,               264160
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_4_5,               117684
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_5_6,               100258
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_6_7,                73172
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_7_8,                41944
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_8_9,                19817
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_9_10,                12232
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_10_11,                 8525
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_11_12,                 6153
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_12_13,                 4689
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_13_14,                 3406
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_5_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_14_15,                 2441
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_0_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: scheduled_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_15_16,                 1575
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_5_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6018
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: not_selected_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_16_17,                 1018
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_1.mulRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_17_18,                  624
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_override_0,               337026
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_18_19,                  352
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_2.jumpRS_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_6_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_19_20,                  187
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_30_40,                  225
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_20_21,                  101
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_6_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_40_50,                  470
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_21_22,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_50_60,                   59
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_22_23,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_60_70,                   32
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_23_24,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_7_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_24_25,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_25_26,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_7_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_8_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_8_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_9_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_9_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_10_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_10_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_11_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_11_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_12_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_1_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_12_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_30_40,                   85
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: scheduled_entries,             27729521
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_40_50,                  201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: not_selected_entries,              1641922
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_50_60,                   77
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs_3.loadRS_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_60_70,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_70_80,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_2_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_30_40,                   26
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_40_50,                   90
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_50_60,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_60_70,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_70_80,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_3_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6014
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_30_40,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_40_50,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_50_60,                   29
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_60_70,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_70_80,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_4_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                 6005
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_40_50,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_50_60,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_60_70,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_70_80,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_51_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_53_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_50_60,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3MissMatch_0,                38686
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_0_1,              5946135
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_1_2,                43207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_2_3,                36345
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_3_4,                16078
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_4_5,                12288
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_5_6,                 7390
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_6_7,                 5959
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_7_8,                 4501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_8_9,                 3453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                   93
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_9_10,                 3011
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_10_11,                 2356
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_11_12,                 2161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_12_13,                 1937
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_13_14,                 1300
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_14_15,                  747
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_15_16,                  563
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_16_17,                  370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_17_18,                  240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_18_19,                  145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_19_20,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_20_21,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_21_22,                   36
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_22_23,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_23_24,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                   68
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_51_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_53_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_CPU_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_32_33,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_33_34,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_34_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_35_36,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_36_37,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_37_38,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_38_39,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_39_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_40_41,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_41_42,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_42_43,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_43_44,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_44_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_45_46,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_46_47,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_47_48,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_48_49,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_49_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_50_51,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_51_52,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_52_53,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_53_54,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_54_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_55_56,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_56_57,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_57_58,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_58_59,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_59_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_60_61,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_61_62,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_62_63,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_Pref_63_64,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_0_1,              5946135
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_1_2,                43207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_2_3,                36345
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_3_4,                16078
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_4_5,                12288
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_5_6,                 7390
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_6_7,                 5959
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_7_8,                 4501
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_8_9,                 3453
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_9_10,                 3011
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_10_11,                 2356
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_11_12,                 2161
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_12_13,                 1937
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_13_14,                 1300
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_14_15,                  747
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_15_16,                  563
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_16_17,                  370
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_17_18,                  240
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_18_19,                  145
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_19_20,                  105
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_20_21,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_21_22,                   36
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_22_23,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_23_24,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_0.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_0_1,                 1769
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_1_2,                  758
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_2_3,                  398
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_3_4,                  205
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_4_5,                   60
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: parallel_misses_All_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_5_6,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_6_7,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: L3C_ReleaseCnt_Total,                  629
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_7_8,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_NoWhere_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Total,                  201
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUInst_Miss,                  199
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Total,                 1719
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_10_15,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPULoadData_Miss,                 1718
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_15_20,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Total,                  149
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_30_35,                 2959
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUStoreData_Miss,                  148
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_35_40,                 2372
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_40_45,                  612
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_45_50,                  278
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_50_55,                  128
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_CPUAtomicData_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_55_60,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_60_65,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Total,                 1967
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_65_70,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_70_75,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1InstPrefetch_Miss,                 1965
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_75_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Total,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_L1DataPrefetch_Miss,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: acquire_period_95_100,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Total,                  454
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_PTW_Miss,                  450
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Total,                 2064
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_35_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2BOP_Miss,                 2063
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_40_45,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Total,                 6106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_50_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_55_60,                   66
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2SMS_Miss,                 6106
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_60_65,                   47
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_65_70,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Total,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_70_75,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_75_80,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stream_Miss,                  405
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_80_85,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_85_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: release_period_95_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Stride_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2TP_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_35_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_40_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L2Unknown_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_50_55,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_55_60,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Total,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_60_65,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_65_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.l3cacheOpt.topDown: E2_L3AReqSource_Prefetch2L3Unknown_Miss,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_70_75,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_75_80,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: probe_period_95_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_30_40,                  734
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_40_50,                  940
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_50_60,                   42
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_60_70,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_70_80,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_0_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_0,               989451
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_0,               961608
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_30_40,                  204
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_40_50,                  460
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_1,              1220418
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_50_60,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_60_70,                   24
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_2,              1644131
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_70_80,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_override_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks.scheduler.rs.aluRS_0.oldestSelection: oldest_same_as_selected_3,              1727839
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_1_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_30_40,                   53
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_40_50,                  236
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_50_60,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_60_70,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_70_80,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_2_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_30_40,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_40_50,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_50_60,                   62
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_60_70,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_70_80,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_0,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_3_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_30_40,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_40_50,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_50_60,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_7_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_60_70,                   12
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_8_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_9_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_10_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_11_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_12_1,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sum,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_mean,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_sampled,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_underflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_overflow,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,              6088403
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                   98
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_40_50,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_50_60,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_60_70,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_16_17,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_17_18,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_18_19,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_19_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_20_21,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_21_22,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_22_23,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_23_24,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_24_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_25_26,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_26_27,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_27_28,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_28_29,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_29_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_30_31,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_31_32,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                   74
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.backend.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_40_50,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_50_60,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_50_60,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                   56
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_1.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_0_1,                 1825
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_1_2,                  766
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_2_3,                  401
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_3_4,                  203
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_4_5,                   76
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_5_6,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_6_7,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_7_8,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_10_15,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_15_20,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_30_35,                 3186
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_35_40,                 2243
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_40_45,                  614
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_45_50,                  291
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_50_55,                  150
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_55_60,                   55
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_60_65,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_65_70,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_70_75,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_75_80,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_80_85,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: acquire_period_95_100,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_35_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_40_45,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_50_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_55_60,                   80
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_60_65,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_65_70,                   17
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_70_75,                   10
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_75_80,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_85_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: release_period_95_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_35_40,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_40_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_50_55,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_55_60,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_60_65,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_65_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_70_75,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_75_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: probe_period_95_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_30_40,                  763
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_40_50,                  949
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_50_60,                   44
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_60_70,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_70_80,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_0_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6003
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_30_40,                  194
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_40_50,                  466
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_50_60,                   72
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_60_70,                   28
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_70_80,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_1_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6002
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_30_40,                   67
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_40_50,                  217
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_50_60,                   96
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_60_70,                   14
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_70_80,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_100_110,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_2_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6002
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_30_40,                   27
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_40_50,                   83
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_50_60,                   64
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_60_70,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_70_80,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_3_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                 6002
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_30_40,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_40_50,                   23
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_50_60,                   31
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_60_70,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                   87
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_40_50,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_50_60,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_60_70,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_70_80,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                   73
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_50_60,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_60_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_70_80,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                   74
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_60_70,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                   81
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_2.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkA,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: capacity_conflict_to_sinkB,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_0_1,                 1811
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_1_2,                  797
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_2_3,                  378
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_3_4,                  211
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_4_5,                   63
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_5_6,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_6_7,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_7_8,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_8_9,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_9_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_10_11,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_11_12,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_12_13,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_13_14,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_14_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_alloc_15_16,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_10_15,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_15_20,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_30_35,                 3031
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_35_40,                 2304
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_40_45,                  620
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_45_50,                  311
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_50_55,                  177
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_55_60,                   48
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_60_65,                   30
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_65_70,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_70_75,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_75_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: acquire_period_95_100,                    8
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_35_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_40_45,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_50_55,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_55_60,                   61
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_60_65,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_65_70,                   22
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_70_75,                   15
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_75_80,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_80_85,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_85_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_90_95,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: release_period_95_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_0_5,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_5_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_10_15,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_15_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_20_25,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_25_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_30_35,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_35_40,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_40_45,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_45_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_50_55,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_55_60,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_60_65,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_65_70,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_70_75,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_75_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_80_85,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_85_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_90_95,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: probe_period_95_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_30_40,                  724
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_40_50,                  969
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_50_60,                   43
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_60_70,                   62
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_70_80,                   11
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_0_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_30_40,                  215
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_40_50,                  496
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_50_60,                   57
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_60_70,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_70_80,                    6
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_1_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_30_40,                   49
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_40_50,                  207
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_50_60,                  100
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_60_70,                   13
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_70_80,                    7
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_2_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_30_40,                   19
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_40_50,                   82
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_50_60,                   78
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_60_70,                   25
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_70_80,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_80_90,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_3_290_300,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                 5996
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_30_40,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_40_50,                   21
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_50_60,                   20
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_60_70,                   18
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_70_80,                    2
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_90_100,                    1
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_4_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                   99
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_40_50,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_50_60,                    5
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_60_70,                    4
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_70_80,                    3
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_5_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                   74
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_6_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_7_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_8_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_9_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_10_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_11_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_12_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_13_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_14_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_0_10,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_10_20,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_20_30,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_30_40,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_40_50,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_50_60,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_60_70,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_70_80,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: canNotEnqueue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: prefetch_train_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: full,                    0
y_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: canNotEnqueue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: prefetch_train_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: full,                    0
[NEMU] ptw: level 2, vaddr 0x2e66c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66c, paddr 0xf810066c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e66e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66e, paddr 0xf810066e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e66c inst cc2783
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10225cc, paddr 0x80f605cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x2e670, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e670, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e670, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e670, paddr 0xf8100670, rdata 0x863e
(3513620) [NEMU] pc = 0x2e670 inst 863e
[NEMU] ptw: level 2, vaddr 0x2e672, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e672, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e672, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e672, paddr 0xf8100672, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x2e674, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e674, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e674, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e674, paddr 0xf8100674, rdata 0x48c7
(3513620) [NEMU] pc = 0x2e672 inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x2e676, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e676, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e676, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e676, paddr 0xf8100676, rdata 0x1ce3
[NEMU] ptw: level 2, vaddr 0x2e678, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e678, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e678, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e678, paddr 0xf8100678, rdata 0x8607
(3513620) [NEMU] pc = 0x2e676 inst 86071ce3
[NEMU] ptw: level 2, vaddr 0x2e67a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67a, paddr 0xf810067a, rdata 0x3703
[NEMU] ptw: level 2, vaddr 0x2e67c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67c, paddr 0xf810067c, rdata 0x8c
(3513620) [NEMU] pc = 0x2e67a inst 8c3703
[NEMU] ptw: level 2, vaddr 0x10225c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225c8, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225c8, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10225c8, paddr 0x80f605c8, rdata 0x8050300000001
[NEMU] ptw: level 2, vaddr 0x2e67e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67e, paddr 0xf810067e, rdata 0x693
[NEMU] ptw: level 2, vaddr 0x2e680, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e680, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e680, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e680, paddr 0xf8100680, rdata 0x4010
(3513620) [NEMU] pc = 0x2e67e inst 40100693
[NEMU] ptw: level 2, vaddr 0x2e682, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e682, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e682, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e682, paddr 0xf8100682, rdata 0x16aa
(3513620) [NEMU] pc = 0x2e682 inst 16aa
[NEMU] ptw: level 2, vaddr 0x2e684, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e684, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e684, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e684, paddr 0xf8100684, rdata 0x8f75
(3513620) [NEMU] pc = 0x2e684 inst 8f75
[NEMU] ptw: level 2, vaddr 0x2e686, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e686, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e686, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e686, paddr 0xf8100686, rdata 0x1693
[NEMU] ptw: level 2, vaddr 0x2e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e688, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e688, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e688, paddr 0xf8100688, rdata 0x2aa0
(3513620) [NEMU] pc = 0x2e686 inst 2aa01693
[NEMU] ptw: level 2, vaddr 0x2e68a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68a, paddr 0xf810068a, rdata 0x1863
[NEMU] ptw: level 2, vaddr 0x2e68c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68c, paddr 0xf810068c, rdata 0xd7
(3513620) [NEMU] pc = 0x2e68a inst d71863
[NEMU] ptw: level 2, vaddr 0x2e68e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68e, paddr 0xf810068e, rdata 0x1613
[NEMU] ptw: level 2, vaddr 0x2e690, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e690, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e690, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e690, paddr 0xf8100690, rdata 0x4976
(3513620) [NEMU] pc = 0x2e68e inst 49761613
[NEMU] ptw: level 2, vaddr 0x2e692, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e692, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e692, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e692, paddr 0xf8100692, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0x2e694, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e694, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e694, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e694, paddr 0xf8100694, rdata 0x6
(3513620) [NEMU] pc = 0x2e692 inst 6079b
[NEMU] ptw: level 2, vaddr 0x2e696, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e696, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e696, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e696, paddr 0xf8100696, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e698, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e698, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e698, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e698, paddr 0xf8100698, rdata 0xfc
(3513620) [NEMU] pc = 0x2e696 inst fc2623
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x10225cc, paddr 0x80f605cc, len 4, data 0x80503
[NEMU] ptw: level 2, vaddr 0x2e69a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69a, paddr 0xf810069a, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e69c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69c, paddr 0xf810069c, rdata 0x98
(3513620) [NEMU] pc = 0x2e69a inst 980737
[NEMU] ptw: level 2, vaddr 0x2e69e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69e, paddr 0xf810069e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e69e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a0, paddr 0xf81006a0, rdata 0x1a63
[NEMU] ptw: level 2, vaddr 0x2e6a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a2, paddr 0xf81006a2, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a0 inst 1c071a63
[NEMU] ptw: level 2, vaddr 0x2e874, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e874, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e874, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e874, paddr 0xf8100874, rdata 0x4585
(3513620) [NEMU] pc = 0x2e874 inst 4585
[NEMU] ptw: level 2, vaddr 0x2e876, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e876, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e876, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e876, paddr 0xf8100876, rdata 0x8562
(3513620) [NEMU] pc = 0x2e876 inst 8562
[NEMU] ptw: level 2, vaddr 0x2e878, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e878, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e878, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e878, paddr 0xf8100878, rdata 0x20ef
[NEMU] ptw: level 2, vaddr 0x2e87a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87a, paddr 0xf810087a, rdata 0xe37e
(3513620) [NEMU] pc = 0x2e878 inst e37e20ef
[NEMU] ptw: level 2, vaddr 0x116ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ae, paddr 0xf811f6ae, rdata 0x7179
(3513620) [NEMU] pc = 0x116ae inst 7179
[NEMU] ptw: level 2, vaddr 0x116b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b0, paddr 0xf811f6b0, rdata 0xf022
(3513620) [NEMU] pc = 0x116b0 inst f022
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35800, paddr 0x816fe800, len 8, data 0x182db0
[NEMU] ptw: level 2, vaddr 0x116b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b2, paddr 0xf811f6b2, rdata 0xec26
(3513620) [NEMU] pc = 0x116b2 inst ec26
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357f8, paddr 0x816fe7f8, len 8, data 0x88
[NEMU] ptw: level 2, vaddr 0x116b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b4, paddr 0xf811f6b4, rdata 0xf406
(3513620) [NEMU] pc = 0x116b4 inst f406
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35808, paddr 0x816fe808, len 8, data 0x2e87c
[NEMU] ptw: level 2, vaddr 0x116b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b6, paddr 0xf811f6b6, rdata 0xe84a
(3513620) [NEMU] pc = 0x116b6 inst e84a
[NEMU] ptw: level 2, vaddr 0x3fffc357f0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357f0, paddr 0x816fe7f0, len 8, data 0x12b974
[NEMU] ptw: level 2, vaddr 0x116b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b8, paddr 0xf811f6b8, rdata 0xe44e
(3513620) [NEMU] pc = 0x116b8 inst e44e
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e8, paddr 0x816fe7e8, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x116ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ba, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ba, paddr 0xf811f6ba, rdata 0xe052
(3513620) [NEMU] pc = 0x116ba inst e052
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e0, paddr 0x816fe7e0, len 8, data 0x28
[NEMU] ptw: level 2, vaddr 0x116bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116bc, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116bc, paddr 0xf811f6bc, rdata 0x455c
(3513620) [NEMU] pc = 0x116bc inst 455c
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10225cc, paddr 0x80f605cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x116be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116be, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116be, paddr 0xf811f6be, rdata 0x842a
(3513620) [NEMU] pc = 0x116be inst 842a
[NEMU] ptw: level 2, vaddr 0x116c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c0, paddr 0xf811f6c0, rdata 0x84ae
(3513620) [NEMU] pc = 0x116c0 inst 84ae
[NEMU] ptw: level 2, vaddr 0x116c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c2, paddr 0xf811f6c2, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x116c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c4, paddr 0xf811f6c4, rdata 0x4977
(3513620) [NEMU] pc = 0x116c2 inst 4977d713
[NEMU] ptw: level 2, vaddr 0x116c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c6, paddr 0xf811f6c6, rdata 0xcf39
(3513620) [NEMU] pc = 0x116c6 inst cf39
[NEMU] ptw: level 2, vaddr 0x11724, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11724, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11724, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11724, paddr 0xf811f724, rdata 0x863e
(3513620) [NEMU] pc = 0x11724 inst 863e
[NEMU] ptw: level 2, vaddr 0x11726, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11726, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11726, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11726, paddr 0xf811f726, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x11728, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11728, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11728, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11728, paddr 0xf811f728, rdata 0x4937
(3513620) [NEMU] pc = 0x11726 inst 4937d713
[NEMU] ptw: level 2, vaddr 0x1172a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1172a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1172a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1172a, paddr 0xf811f72a, rdata 0xe729
(3513620) [NEMU] pc = 0x1172a inst e729
[NEMU] ptw: level 2, vaddr 0x11774, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11774, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11774, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11774, paddr 0xf811f774, rdata 0x6018
(3513620) [NEMU] pc = 0x11774 inst 6018
[NEMU] ptw: level 2, vaddr 0x10225c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225c0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225c0, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10225c0, paddr 0x80f605c0, rdata 0x15dbda0
[NEMU] ptw: level 2, vaddr 0x11776, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11776, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11776, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11776, paddr 0xf811f776, rdata 0x6b7
[NEMU] ptw: level 2, vaddr 0x11778, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11778, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11778, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11778, paddr 0xf811f778, rdata 0x8008
(3513620) [NEMU] pc = 0x11776 inst 800806b7
[NEMU] ptw: level 2, vaddr 0x1177a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177a, paddr 0xf811f77a, rdata 0x8ff5
(3513620) [NEMU] pc = 0x1177a inst 8ff5
[NEMU] ptw: level 2, vaddr 0x1177c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177c, paddr 0xf811f77c, rdata 0x6308
(3513620) [NEMU] pc = 0x1177c inst 6308
[NEMU] ptw: level 2, vaddr 0x15dbda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x15dbda0, pg_base 0x8028a000, p_pte 0x8028a050, pte.val 0x200a5001
[NEMU] ptw: level 0, vaddr 0x15dbda0, pg_base 0x80294000, p_pte 0x80294ed8, pte.val 0x201464d7
[NEMU] mmu_read: vaddr 0x15dbda0, paddr 0x80519da0, rdata 0x214d4c0
[NEMU] ptw: level 2, vaddr 0x1177e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177e, paddr 0xf811f77e, rdata 0x8b63
[NEMU] ptw: level 2, vaddr 0x11780, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11780, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11780, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11780, paddr 0xf811f780, rdata 0xed7
(3513620) [NEMU] pc = 0x1177e inst ed78b63
[NEMU] ptw: level 2, vaddr 0x11782, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11782, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11782, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11782, paddr 0xf811f782, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0x11784, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11784, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11784, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11784, paddr 0xf811f784, rdata 0x7
(3513620) [NEMU] pc = 0x11782 inst 73023
[NEMU] ptw: level 2, vaddr 0x15dbda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x15dbda0, pg_base 0x8028a000, p_pte 0x8028a050, pte.val 0x200a5001
[NEMU] ptw: level 0, vaddr 0x15dbda0, pg_base 0x80294000, p_pte 0x80294ed8, pte.val 0x201464d7
[NEMU] mmu_write: vaddr 0x15dbda0, paddr 0x80519da0, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x11786, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11786, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11786, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11786, paddr 0xf811f786, rdata 0x445c
(3513620) [NEMU] pc = 0x11786 inst 445c
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10225cc, paddr 0x80f605cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x11788, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11788, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11788, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11788, paddr 0xf811f788, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x1178a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178a, paddr 0xf811f78a, rdata 0xeff8
(3513620) [NEMU] pc = 0x11788 inst eff80737
[NEMU] ptw: level 2, vaddr 0x1178c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178c, paddr 0xf811f78c, rdata 0x177d
(3513620) [NEMU] pc = 0x1178c inst 177d
[NEMU] ptw: level 2, vaddr 0x1178e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178e, paddr 0xf811f78e, rdata 0x8ff9
(3513620) [NEMU] pc = 0x1178e inst 8ff9
[NEMU] ptw: level 2, vaddr 0x11790, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11790, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11790, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11790, paddr 0xf811f790, rdata 0xc45c
(3513620) [NEMU] pc = 0x11790 inst c45c
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x10225cc, paddr 0x80f605cc, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x11792, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11792, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11792, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11792, paddr 0xf811f792, rdata 0x4518
(3513620) [NEMU] pc = 0x11792 inst 4518
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_read: vaddr 0x214d4c8, paddr 0xf3d7b4c8, rdata 0x5
[NEMU] ptw: level 2, vaddr 0x11794, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11794, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11794, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11794, paddr 0xf811f794, rdata 0x4785
(3513620) [NEMU] pc = 0x11794 inst 4785
[NEMU] ptw: level 2, vaddr 0x11796, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11796, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11796, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11796, paddr 0xf811f796, rdata 0x1563
[NEMU] ptw: level 2, vaddr 0x11798, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11798, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11798, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11798, paddr 0xf811f798, rdata 0xf7
(3513620) [NEMU] pc = 0x11796 inst f71563
[NEMU] ptw: level 2, vaddr 0x117a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a0, paddr 0xf811f7a0, rdata 0x7402
(3513620) [NEMU] pc = 0x117a0 inst 7402
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35800, paddr 0x816fe800, rdata 0x182db0
[NEMU] ptw: level 2, vaddr 0x117a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a2, paddr 0xf811f7a2, rdata 0x70a2
(3513620) [NEMU] pc = 0x117a2 inst 70a2
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35808, paddr 0x816fe808, rdata 0x2e87c
[NEMU] ptw: level 2, vaddr 0x117a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a4, paddr 0xf811f7a4, rdata 0x64e2
(3513620) [NEMU] pc = 0x117a4 inst 64e2
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357f8, paddr 0x816fe7f8, rdata 0x88
[NEMU] ptw: level 2, vaddr 0x117a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a6, paddr 0xf811f7a6, rdata 0x6942
(3513620) [NEMU] pc = 0x117a6 inst 6942
[NEMU] ptw: level 2, vaddr 0x3fffc357f0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357f0, paddr 0x816fe7f0, rdata 0x12b974
[NEMU] ptw: level 2, vaddr 0x117a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a8, paddr 0xf811f7a8, rdata 0x69a2
(3513620) [NEMU] pc = 0x117a8 inst 69a2
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e8, paddr 0x816fe7e8, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x117aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117aa, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117aa, paddr 0xf811f7aa, rdata 0x6a02
(3513620) [NEMU] pc = 0x117aa inst 6a02
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e0, paddr 0x816fe7e0, rdata 0x28
[NEMU] ptw: level 2, vaddr 0x117ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ac, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ac, paddr 0xf811f7ac, rdata 0x6145
(3513620) [NEMU] pc = 0x117ac inst 6145
[NEMU] ptw: level 2, vaddr 0x117ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ae, paddr 0xf811f7ae, rdata 0xb06f
[NEMU] ptw: level 2, vaddr 0x117b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117b0, paddr 0xf811f7b0, rdata 0x5560
(3513620) [NEMU] pc = 0x117ae inst 5560b06f
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_read: vaddr 0x214d4c8, paddr 0xf3d7b4c8, rdata 0x5
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_write: vaddr 0x214d4c8, paddr 0xf3d7b4c8, len 4, data 0x4
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e87c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87c, paddr 0xf810087c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e87e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87e, paddr 0xf810087e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e87c inst cc2783
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10225cc, paddr 0x80f605cc, rdata 0x503
[NEMU] ptw: level 2, vaddr 0x2e880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e880, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e880, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e880, paddr 0xf8100880, rdata 0xb515
(3513620) [NEMU] pc = 0x2e880 inst b515
[NEMU] ptw: level 2, vaddr 0x2e6a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a4, paddr 0xf81006a4, rdata 0x6739
(3513620) [NEMU] pc = 0x2e6a4 inst 6739
[NEMU] ptw: level 2, vaddr 0x2e6a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a6, paddr 0xf81006a6, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e6a6 inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a8, paddr 0xf81006a8, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x2e6aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6aa, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6aa, paddr 0xf81006aa, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a8 inst 1c071063
[NEMU] ptw: level 2, vaddr 0x2e6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ac, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ac, paddr 0xf81006ac, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x2e6ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ae, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ae, paddr 0xf81006ae, rdata 0xff7
(3513620) [NEMU] pc = 0x2e6ac inst ff7f713
[NEMU] ptw: level 2, vaddr 0x2e6b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b0, paddr 0xf81006b0, rdata 0x46ad
(3513620) [NEMU] pc = 0x2e6b0 inst 46ad
[NEMU] ptw: level 2, vaddr 0x2e6b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b2, paddr 0xf81006b2, rdata 0x863
[NEMU] ptw: level 2, vaddr 0x2e6b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b4, paddr 0xf81006b4, rdata 0x1cd7
(3513620) [NEMU] pc = 0x2e6b2 inst 1cd70863
[NEMU] ptw: level 2, vaddr 0x2e6b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b6, paddr 0xf81006b6, rdata 0xee63
[NEMU] ptw: level 2, vaddr 0x2e6b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b8, paddr 0xf81006b8, rdata 0x14e6
(3513620) [NEMU] pc = 0x2e6b6 inst 14e6ee63
[NEMU] ptw: level 2, vaddr 0x2e6ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ba, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ba, paddr 0xf81006ba, rdata 0xf63
[NEMU] ptw: level 2, vaddr 0x2e6bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6bc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6bc, paddr 0xf81006bc, rdata 0xfe07
(3513620) [NEMU] pc = 0x2e6ba inst fe070f63
[NEMU] ptw: level 2, vaddr 0x2e6be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6be, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6be, paddr 0xf81006be, rdata 0x46a9
(3513620) [NEMU] pc = 0x2e6be inst 46a9
[NEMU] ptw: level 2, vaddr 0x2e6c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c0, paddr 0xf81006c0, rdata 0x1463
[NEMU] ptw: level 2, vaddr 0x2e6c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c2, paddr 0xf81006c2, rdata 0x16d7
(3513620) [NEMU] pc = 0x2e6c0 inst 16d71463
[NEMU] ptw: level 2, vaddr 0x2e828, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e828, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e828, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e828, paddr 0xf8100828, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e82a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82a, paddr 0xf810082a, rdata 0x48f1
(3513620) [NEMU] pc = 0x2e828 inst 48f10737
[NEMU] ptw: level 2, vaddr 0x2e82c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82c, paddr 0xf810082c, rdata 0x177d
(3513620) [NEMU] pc = 0x2e82c inst 177d
[NEMU] ptw: level 2, vaddr 0x2e82e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82e, paddr 0xf810082e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e82e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e830, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e830, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e830, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e830, paddr 0xf8100830, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e832, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e832, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e832, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e832, paddr 0xf8100832, rdata 0xec
(3513620) [NEMU] pc = 0x2e830 inst ec2623
[NEMU] ptw: level 2, vaddr 0x10225cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10225cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10225cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x10225cc, paddr 0x80f605cc, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x2e834, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e834, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e834, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e834, paddr 0xf8100834, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x2e836, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e836, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e836, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e836, paddr 0xf8100836, rdata 0x4957
(3513620) [NEMU] pc = 0x2e834 inst 4957d793
[NEMU] ptw: level 2, vaddr 0x2e838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e838, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e838, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e838, paddr 0xf8100838, rdata 0x8063
[NEMU] ptw: level 2, vaddr 0x2e83a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e83a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e83a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e83a, paddr 0xf810083a, rdata 0xe807
(3513620) [NEMU] pc = 0x2e838 inst e8078063
[NEMU] ptw: level 2, vaddr 0x2deb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deb8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deb8, paddr 0xf811deb8, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2deba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deba, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deba, paddr 0xf811deba, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2deb8 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x8f
[NEMU] ptw: level 2, vaddr 0x2debc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debc, paddr 0xf811debc, rdata 0xc7e3
[NEMU] ptw: level 2, vaddr 0x2debe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debe, paddr 0xf811debe, rdata 0xecf4
(3513620) [NEMU] pc = 0x2debc inst ecf4c7e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x8e
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c88a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c88a0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c88a0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c88a0, paddr 0xeca948a0, rdata 0x21
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c88a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c88a0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c88a0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c88a0, paddr 0xeca948a0, rdata 0x21
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9f8, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9f8, paddr 0xf802c9f8, rdata 0x2e31c
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2e31c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e31c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e31c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e31c, paddr 0xf810031c, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x2e31e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e31e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e31e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e31e, paddr 0xf810031e, rdata 0xff86
(3513620) [NEMU] pc = 0x2e31c inst ff86b703
[NEMU] ptw: level 2, vaddr 0x96c8898, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8898, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8898, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8898, paddr 0xeca94898, rdata 0x10224d0
[NEMU] ptw: level 2, vaddr 0x2e320, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e320, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e320, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e320, paddr 0xf8100320, rdata 0x37f9
(3513620) [NEMU] pc = 0x2e320 inst 37f9
[NEMU] ptw: level 2, vaddr 0x2e322, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e322, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e322, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e322, paddr 0xf8100322, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2e324, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e324, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e324, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e324, paddr 0xf8100324, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2e322 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x8d
[NEMU] ptw: level 2, vaddr 0x2e326, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e326, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e326, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e326, paddr 0xf8100326, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x2e328, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e328, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e328, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e328, paddr 0xf8100328, rdata 0xcce1
(3513620) [NEMU] pc = 0x2e326 inst cce1b823
[NEMU] ptw: level 2, vaddr 0x171e28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171e28, paddr 0x81725e28, len 8, data 0x10224d0
[NEMU] ptw: level 2, vaddr 0x2e32a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32a, paddr 0xf810032a, rdata 0xc319
(3513620) [NEMU] pc = 0x2e32a inst c319
[NEMU] ptw: level 2, vaddr 0x2e32c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32c, paddr 0xf810032c, rdata 0x6318
(3513620) [NEMU] pc = 0x2e32c inst 6318
[NEMU] ptw: level 2, vaddr 0x10224d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224d0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224d0, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224d0, paddr 0x80f604d0, rdata 0xd8e600
[NEMU] ptw: level 2, vaddr 0x2e32e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32e, paddr 0xf810032e, rdata 0x6318
(3513620) [NEMU] pc = 0x2e32e inst 6318
[NEMU] ptw: level 2, vaddr 0xd8e600, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e600, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e600, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e600, paddr 0x80ccc600, rdata 0x1fcc3f0
[NEMU] ptw: level 2, vaddr 0x2e330, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e330, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e330, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e330, paddr 0xf8100330, rdata 0xbc23
[NEMU] ptw: level 2, vaddr 0x2e332, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e332, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e332, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e332, paddr 0xf8100332, rdata 0xbee1
(3513620) [NEMU] pc = 0x2e330 inst bee1bc23
[NEMU] ptw: level 2, vaddr 0x171d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d50, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d50, paddr 0x81725d50, len 8, data 0x1fcc3f0
[NEMU] ptw: level 2, vaddr 0x2e334, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e334, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e334, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e334, paddr 0xf8100334, rdata 0xcbe3
[NEMU] ptw: level 2, vaddr 0x2e336, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e336, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e336, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e336, paddr 0xf8100336, rdata 0xa4f4
(3513620) [NEMU] pc = 0x2e334 inst a4f4cbe3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x8c
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8890, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8890, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8890, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8890, paddr 0xeca94890, rdata 0xf
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8890, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8890, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8890, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8890, paddr 0xeca94890, rdata 0xf
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9b0, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9b0, paddr 0xf802c9b0, rdata 0x2df5c
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2df5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df5c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df5c, paddr 0xf811df5c, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2df5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df5e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df5e, paddr 0xf811df5e, rdata 0xffe7
(3513620) [NEMU] pc = 0x2df5c inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2df60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df60, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df60, paddr 0xf811df60, rdata 0x87ba
(3513620) [NEMU] pc = 0x2df60 inst 87ba
[NEMU] ptw: level 2, vaddr 0x2df62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df62, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df62, paddr 0xf811df62, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2df64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df64, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df64, paddr 0xf811df64, rdata 0x20c7
(3513620) [NEMU] pc = 0x2df62 inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2df66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df66, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df66, paddr 0xf811df66, rdata 0x6308
(3513620) [NEMU] pc = 0x2df66 inst 6308
[NEMU] ptw: level 2, vaddr 0x96c8888, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8888, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8888, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8888, paddr 0xeca94888, rdata 0x1022600
[NEMU] ptw: level 2, vaddr 0x2df68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df68, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df68, paddr 0xf811df68, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2df6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df6a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df6a, paddr 0xf811df6a, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2df68 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x8b
[NEMU] ptw: level 2, vaddr 0x2df6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df6c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df6c, paddr 0xf811df6c, rdata 0xe0ef
[NEMU] ptw: level 2, vaddr 0x2df6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df6e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df6e, paddr 0xf811df6e, rdata 0xd99e
(3513620) [NEMU] pc = 0x2df6c inst d99ee0ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x1022608, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022608, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022608, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022608, paddr 0x80f60608, rdata 0x3
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x1022608, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022608, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022608, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x1022608, paddr 0x80f60608, len 4, data 0x2
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2df70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df70, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df70, paddr 0xf811df70, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2df72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df72, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df72, paddr 0xf811df72, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2df70 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x8b
[NEMU] ptw: level 2, vaddr 0x2df74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df74, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df74, paddr 0xf811df74, rdata 0xcbe3
[NEMU] ptw: level 2, vaddr 0x2df76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df76, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df76, paddr 0xf811df76, rdata 0xe0f4
(3513620) [NEMU] pc = 0x2df74 inst e0f4cbe3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x8a
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8880, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8880, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8880, paddr 0xeca94880, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8880, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8880, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8880, paddr 0xeca94880, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b984, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b984, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b984, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b984, paddr 0xf802c984, rdata 0x2dde0
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dde0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde0, paddr 0xf811dde0, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dde2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde2, paddr 0xf811dde2, rdata 0xffd7
(3513620) [NEMU] pc = 0x2dde0 inst ffd7871b
[NEMU] ptw: level 2, vaddr 0x2dde4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde4, paddr 0xf811dde4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dde6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde6, paddr 0xf811dde6, rdata 0xd8e1
(3513620) [NEMU] pc = 0x2dde4 inst d8e1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x88
[NEMU] ptw: level 2, vaddr 0x2dde8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde8, paddr 0xf811dde8, rdata 0x37f9
(3513620) [NEMU] pc = 0x2dde8 inst 37f9
[NEMU] ptw: level 2, vaddr 0x2ddea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddea, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddea, paddr 0xf811ddea, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x2ddec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddec, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddec, paddr 0xf811ddec, rdata 0x20c7
(3513620) [NEMU] pc = 0x2ddea inst 20c7e7b3
[NEMU] ptw: level 2, vaddr 0x2ddee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddee, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddee, paddr 0xf811ddee, rdata 0x6398
(3513620) [NEMU] pc = 0x2ddee inst 6398
[NEMU] ptw: level 2, vaddr 0x96c8878, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8878, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8878, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8878, paddr 0xeca94878, rdata 0x171b54
[NEMU] ptw: level 2, vaddr 0x2ddf0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf0, paddr 0xf811ddf0, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2ddf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf2, paddr 0xf811ddf2, rdata 0xff87
(3513620) [NEMU] pc = 0x2ddf0 inst ff87a783
[NEMU] ptw: level 2, vaddr 0x96c8870, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8870, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8870, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8870, paddr 0xeca94870, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0x2ddf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf4, paddr 0xf811ddf4, rdata 0xc31c
(3513620) [NEMU] pc = 0x2ddf4 inst c31c
[NEMU] ptw: level 2, vaddr 0x171b54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b54, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b54, paddr 0x81725b54, len 4, data 0x21a0
[NEMU] ptw: level 2, vaddr 0x2ddf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf6, paddr 0xf811ddf6, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2ddf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf8, paddr 0xf811ddf8, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2ddf6 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x88
[NEMU] ptw: level 2, vaddr 0x2ddfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfa, paddr 0xf811ddfa, rdata 0xc8e3
[NEMU] ptw: level 2, vaddr 0x2ddfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfc, paddr 0xf811ddfc, rdata 0xf8f4
(3513620) [NEMU] pc = 0x2ddfa inst f8f4c8e3
[NEMU] ptw: level 2, vaddr 0x2ddfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfe, paddr 0xf811ddfe, rdata 0xb7e1
(3513620) [NEMU] pc = 0x2ddfe inst b7e1
[NEMU] ptw: level 2, vaddr 0x2ddc6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddc6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddc6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddc6, paddr 0xf811ddc6, rdata 0x70a6
(3513620) [NEMU] pc = 0x2ddc6 inst 70a6
[NEMU] ptw: level 2, vaddr 0x3fffc35878, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35878, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35878, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35878, paddr 0x816fe878, rdata 0x65d46
[NEMU] ptw: level 2, vaddr 0x2ddc8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddc8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddc8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddc8, paddr 0xf811ddc8, rdata 0x7406
(3513620) [NEMU] pc = 0x2ddc8 inst 7406
[NEMU] ptw: level 2, vaddr 0x3fffc35870, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35870, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35870, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35870, paddr 0x816fe870, rdata 0x182db0
[NEMU] ptw: level 2, vaddr 0x2ddca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddca, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddca, paddr 0xf811ddca, rdata 0x64e6
(3513620) [NEMU] pc = 0x2ddca inst 64e6
[NEMU] ptw: level 2, vaddr 0x3fffc35868, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35868, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35868, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35868, paddr 0x816fe868, rdata 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x2ddcc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddcc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddcc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddcc, paddr 0xf811ddcc, rdata 0x6946
(3513620) [NEMU] pc = 0x2ddcc inst 6946
[NEMU] ptw: level 2, vaddr 0x3fffc35860, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35860, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35860, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35860, paddr 0x816fe860, rdata 0x2000033d20
[NEMU] ptw: level 2, vaddr 0x2ddce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddce, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddce, paddr 0xf811ddce, rdata 0x69a6
(3513620) [NEMU] pc = 0x2ddce inst 69a6
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35858, paddr 0x816fe858, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x2ddd0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd0, paddr 0xf811ddd0, rdata 0x6a06
(3513620) [NEMU] pc = 0x2ddd0 inst 6a06
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35850, paddr 0x816fe850, rdata 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x2ddd2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd2, paddr 0xf811ddd2, rdata 0x7ae2
(3513620) [NEMU] pc = 0x2ddd2 inst 7ae2
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35848, paddr 0x816fe848, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0x2ddd4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd4, paddr 0xf811ddd4, rdata 0x7b42
(3513620) [NEMU] pc = 0x2ddd4 inst 7b42
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35840, paddr 0x816fe840, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0x2ddd6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd6, paddr 0xf811ddd6, rdata 0x7ba2
(3513620) [NEMU] pc = 0x2ddd6 inst 7ba2
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35838, paddr 0x816fe838, rdata 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x2ddd8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd8, paddr 0xf811ddd8, rdata 0x7c02
(3513620) [NEMU] pc = 0x2ddd8 inst 7c02
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35830, paddr 0x816fe830, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x2ddda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddda, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddda, paddr 0xf811ddda, rdata 0x6ce2
(3513620) [NEMU] pc = 0x2ddda inst 6ce2
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35828, paddr 0x816fe828, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x2dddc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dddc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dddc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dddc, paddr 0xf811dddc, rdata 0x6165
(3513620) [NEMU] pc = 0x2dddc inst 6165
[NEMU] ptw: level 2, vaddr 0x2ddde, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddde, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddde, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddde, paddr 0xf811ddde, rdata 0x8082
(3513620) [NEMU] pc = 0x2ddde inst 8082
[NEMU] ptw: level 2, vaddr 0x65d46, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d46, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d46, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d46, paddr 0xf80ddd46, rdata 0xb709
(3513620) [NEMU] pc = 0x65d46 inst b709
[NEMU] ptw: level 2, vaddr 0x65c48, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c48, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c48, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c48, paddr 0xf80ddc48, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x65c4a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c4a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c4a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c4a, paddr 0xf80ddc4a, rdata 0xab81
(3513620) [NEMU] pc = 0x65c48 inst ab81b703
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0x65c4c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c4c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c4c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c4c, paddr 0xf80ddc4c, rdata 0x4b1c
(3513620) [NEMU] pc = 0x65c4c inst 4b1c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x9
[NEMU] ptw: level 2, vaddr 0x65c4e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c4e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c4e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c4e, paddr 0xf80ddc4e, rdata 0x37fd
(3513620) [NEMU] pc = 0x65c4e inst 37fd
[NEMU] ptw: level 2, vaddr 0x65c50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c50, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c50, paddr 0xf80ddc50, rdata 0xcb1c
(3513620) [NEMU] pc = 0x65c50 inst cb1c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x8
[NEMU] ptw: level 2, vaddr 0x65c52, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c52, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c52, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c52, paddr 0xf80ddc52, rdata 0x4783
[NEMU] ptw: level 2, vaddr 0x65c54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c54, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c54, paddr 0xf80ddc54, rdata 0x684
(3513620) [NEMU] pc = 0x65c52 inst 6844783
[NEMU] ptw: level 2, vaddr 0x182e18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182e18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182e18, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182e18, paddr 0x816ffe18, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x65c56, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c56, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c56, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c56, paddr 0xf80ddc56, rdata 0xe3dd
(3513620) [NEMU] pc = 0x65c56 inst e3dd
[NEMU] ptw: level 2, vaddr 0x65cfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cfc, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cfc, paddr 0xf80ddcfc, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x65cfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cfe, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cfe, paddr 0xf80ddcfe, rdata 0xc481
(3513620) [NEMU] pc = 0x65cfc inst c481b783
[NEMU] ptw: level 2, vaddr 0x171da0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171da0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171da0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171da0, paddr 0x81725da0, rdata 0x17c520
[NEMU] ptw: level 2, vaddr 0x65d00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d00, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d00, paddr 0xf80ddd00, rdata 0x639c
(3513620) [NEMU] pc = 0x65d00 inst 639c
[NEMU] ptw: level 2, vaddr 0x17c520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c520, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c520, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_read: vaddr 0x17c520, paddr 0x8170f520, rdata 0x189890
[NEMU] ptw: level 2, vaddr 0x65d02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d02, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d02, paddr 0xf80ddd02, rdata 0x7f9c
(3513620) [NEMU] pc = 0x65d02 inst 7f9c
[NEMU] ptw: level 2, vaddr 0x1898c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1898c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1898c8, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x1898c8, paddr 0x817098c8, rdata 0x189900
[NEMU] ptw: level 2, vaddr 0x65d04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d04, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d04, paddr 0xf80ddd04, rdata 0x7388
(3513620) [NEMU] pc = 0x65d04 inst 7388
[NEMU] ptw: level 2, vaddr 0x189920, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x189920, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x189920, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x189920, paddr 0x81709920, rdata 0x1022510
[NEMU] ptw: level 2, vaddr 0x65d06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d06, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d06, paddr 0xf80ddd06, rdata 0x60ef
[NEMU] ptw: level 2, vaddr 0x65d08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d08, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d08, paddr 0xf80ddd08, rdata 0xfffb
(3513620) [NEMU] pc = 0x65d06 inst fffb60ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x1022518, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022518, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022518, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022518, paddr 0x80f60518, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x1022518, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022518, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022518, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x1022518, paddr 0x80f60518, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x65d0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d0a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d0a, paddr 0xf80ddd0a, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x65d0c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d0c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d0c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d0c, paddr 0xf80ddd0c, rdata 0xc481
(3513620) [NEMU] pc = 0x65d0a inst c481b783
[NEMU] ptw: level 2, vaddr 0x171da0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171da0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171da0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171da0, paddr 0x81725da0, rdata 0x17c520
[NEMU] ptw: level 2, vaddr 0x65d0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d0e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d0e, paddr 0xf80ddd0e, rdata 0x6838
(3513620) [NEMU] pc = 0x65d0e inst 6838
[NEMU] ptw: level 2, vaddr 0x182e00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182e00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182e00, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182e00, paddr 0x816ffe00, rdata 0xf96f30
[NEMU] ptw: level 2, vaddr 0x65d10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d10, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d10, paddr 0xf80ddd10, rdata 0x639c
(3513620) [NEMU] pc = 0x65d10 inst 639c
[NEMU] ptw: level 2, vaddr 0x17c520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c520, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c520, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_read: vaddr 0x17c520, paddr 0x8170f520, rdata 0x189890
[NEMU] ptw: level 2, vaddr 0x65d12, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d12, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d12, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d12, paddr 0xf80ddd12, rdata 0x7f9c
(3513620) [NEMU] pc = 0x65d12 inst 7f9c
[NEMU] ptw: level 2, vaddr 0x1898c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1898c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1898c8, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x1898c8, paddr 0x817098c8, rdata 0x189900
[NEMU] ptw: level 2, vaddr 0x65d14, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d14, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d14, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d14, paddr 0xf80ddd14, rdata 0xf398
(3513620) [NEMU] pc = 0x65d14 inst f398
[NEMU] ptw: level 2, vaddr 0x189920, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x189920, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x189920, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_write: vaddr 0x189920, paddr 0x81709920, len 8, data 0xf96f30
[NEMU] ptw: level 2, vaddr 0x65d16, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d16, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d16, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d16, paddr 0xf80ddd16, rdata 0x6c28
(3513620) [NEMU] pc = 0x65d16 inst 6c28
[NEMU] ptw: level 2, vaddr 0x182e08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182e08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182e08, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182e08, paddr 0x816ffe08, rdata 0x1022510
[NEMU] ptw: level 2, vaddr 0x65d18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d18, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d18, paddr 0xf80ddd18, rdata 0x611c
(3513620) [NEMU] pc = 0x65d18 inst 611c
[NEMU] ptw: level 2, vaddr 0x1022510, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022510, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022510, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022510, paddr 0x80f60510, rdata 0xd8e510
[NEMU] ptw: level 2, vaddr 0x65d1a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d1a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d1a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d1a, paddr 0xf80ddd1a, rdata 0xc703
[NEMU] ptw: level 2, vaddr 0x65d1c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d1c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d1c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d1c, paddr 0xf80ddd1c, rdata 0x487
(3513620) [NEMU] pc = 0x65d1a inst 487c703
[NEMU] ptw: level 2, vaddr 0xd8e558, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e558, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e558, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e558, paddr 0x80ccc558, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x65d1e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d1e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d1e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d1e, paddr 0xf80ddd1e, rdata 0x8b05
(3513620) [NEMU] pc = 0x65d1e inst 8b05
[NEMU] ptw: level 2, vaddr 0x65d20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d20, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d20, paddr 0xf80ddd20, rdata 0xef21
(3513620) [NEMU] pc = 0x65d20 inst ef21
[NEMU] ptw: level 2, vaddr 0x65d22, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d22, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d22, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d22, paddr 0xf80ddd22, rdata 0x6398
(3513620) [NEMU] pc = 0x65d22 inst 6398
[NEMU] ptw: level 2, vaddr 0xd8e510, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e510, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e510, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e510, paddr 0x80ccc510, rdata 0x9dd5b58
[NEMU] ptw: level 2, vaddr 0x65d24, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d24, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d24, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d24, paddr 0xf80ddd24, rdata 0x7f90
(3513620) [NEMU] pc = 0x65d24 inst 7f90
[NEMU] ptw: level 2, vaddr 0xd8e548, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e548, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e548, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e548, paddr 0x80ccc548, rdata 0x9dd5b50
[NEMU] ptw: level 2, vaddr 0x65d26, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d26, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d26, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d26, paddr 0xf80ddd26, rdata 0x6b94
(3513620) [NEMU] pc = 0x65d26 inst 6b94
[NEMU] ptw: level 2, vaddr 0xd8e520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e520, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e520, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e520, paddr 0x80ccc520, rdata 0x134
[NEMU] ptw: level 2, vaddr 0x65d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d28, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d28, paddr 0xf80ddd28, rdata 0x8f11
(3513620) [NEMU] pc = 0x65d28 inst 8f11
[NEMU] ptw: level 2, vaddr 0x65d2a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d2a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d2a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d2a, paddr 0xf80ddd2a, rdata 0x870d
(3513620) [NEMU] pc = 0x65d2a inst 870d
[NEMU] ptw: level 2, vaddr 0x65d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d2c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d2c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d2c, paddr 0xf80ddd2c, rdata 0x9736
(3513620) [NEMU] pc = 0x65d2c inst 9736
[NEMU] ptw: level 2, vaddr 0x65d2e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d2e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d2e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d2e, paddr 0xf80ddd2e, rdata 0xeb98
(3513620) [NEMU] pc = 0x65d2e inst eb98
[NEMU] ptw: level 2, vaddr 0xd8e520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e520, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e520, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_write: vaddr 0xd8e520, paddr 0x80ccc520, len 8, data 0x135
[NEMU] ptw: level 2, vaddr 0x65d30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d30, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d30, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d30, paddr 0xf80ddd30, rdata 0x6c3c
(3513620) [NEMU] pc = 0x65d30 inst 6c3c
[NEMU] ptw: level 2, vaddr 0x182e08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182e08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182e08, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182e08, paddr 0x816ffe08, rdata 0x1022510
[NEMU] ptw: level 2, vaddr 0x65d32, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d32, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d32, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d32, paddr 0xf80ddd32, rdata 0x639c
(3513620) [NEMU] pc = 0x65d32 inst 639c
[NEMU] ptw: level 2, vaddr 0x1022510, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022510, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022510, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022510, paddr 0x80f60510, rdata 0xd8e510
[NEMU] ptw: level 2, vaddr 0x65d34, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d34, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d34, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d34, paddr 0xf80ddd34, rdata 0x7f98
(3513620) [NEMU] pc = 0x65d34 inst 7f98
[NEMU] ptw: level 2, vaddr 0xd8e548, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e548, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e548, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e548, paddr 0x80ccc548, rdata 0x9dd5b50
[NEMU] ptw: level 2, vaddr 0x65d36, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d36, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d36, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d36, paddr 0xf80ddd36, rdata 0xe398
(3513620) [NEMU] pc = 0x65d36 inst e398
[NEMU] ptw: level 2, vaddr 0xd8e510, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e510, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e510, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_write: vaddr 0xd8e510, paddr 0x80ccc510, len 8, data 0x9dd5b50
[NEMU] ptw: level 2, vaddr 0x65d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d38, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d38, paddr 0xf80ddd38, rdata 0x6c3c
(3513620) [NEMU] pc = 0x65d38 inst 6c3c
[NEMU] ptw: level 2, vaddr 0x182e08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182e08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182e08, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182e08, paddr 0x816ffe08, rdata 0x1022510
[NEMU] ptw: level 2, vaddr 0x65d3a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d3a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d3a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d3a, paddr 0xf80ddd3a, rdata 0x577d
(3513620) [NEMU] pc = 0x65d3a inst 577d
[NEMU] ptw: level 2, vaddr 0x65d3c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d3c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d3c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d3c, paddr 0xf80ddd3c, rdata 0x639c
(3513620) [NEMU] pc = 0x65d3c inst 639c
[NEMU] ptw: level 2, vaddr 0x1022510, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022510, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022510, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022510, paddr 0x80f60510, rdata 0xd8e510
[NEMU] ptw: level 2, vaddr 0x65d3e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d3e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d3e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d3e, paddr 0xf80ddd3e, rdata 0xe798
(3513620) [NEMU] pc = 0x65d3e inst e798
[NEMU] ptw: level 2, vaddr 0xd8e518, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e518, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e518, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_write: vaddr 0xd8e518, paddr 0x80ccc518, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x65d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d40, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d40, paddr 0xf80ddd40, rdata 0xbf21
(3513620) [NEMU] pc = 0x65d40 inst bf21
[NEMU] ptw: level 2, vaddr 0x65c58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c58, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c58, paddr 0xf80ddc58, rdata 0x7c08
(3513620) [NEMU] pc = 0x65c58 inst 7c08
[NEMU] ptw: level 2, vaddr 0x182de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182de8, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182de8, paddr 0x816ffde8, rdata 0x1022600
[NEMU] ptw: level 2, vaddr 0x65c5a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c5a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c5a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c5a, paddr 0xf80ddc5a, rdata 0xc509
(3513620) [NEMU] pc = 0x65c5a inst c509
[NEMU] ptw: level 2, vaddr 0x65c5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c5c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c5c, paddr 0xf80ddc5c, rdata 0x6118
(3513620) [NEMU] pc = 0x65c5c inst 6118
[NEMU] ptw: level 2, vaddr 0x1022600, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022600, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022600, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022600, paddr 0x80f60600, rdata 0xecf6b0
[NEMU] ptw: level 2, vaddr 0x65c5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c5e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c5e, paddr 0xf80ddc5e, rdata 0x703c
(3513620) [NEMU] pc = 0x65c5e inst 703c
[NEMU] ptw: level 2, vaddr 0x182e10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182e10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182e10, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182e10, paddr 0x816ffe10, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x65c60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c60, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c60, paddr 0xf80ddc60, rdata 0xfb3c
(3513620) [NEMU] pc = 0x65c60 inst fb3c
[NEMU] ptw: level 2, vaddr 0xecf720, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xecf720, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xecf720, pg_base 0x80291000, p_pte 0x80291678, pte.val 0x203834d7
[NEMU] mmu_write: vaddr 0xecf720, paddr 0x80e0d720, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x65c62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c62, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c62, paddr 0xf80ddc62, rdata 0xcbc1
(3513620) [NEMU] pc = 0x65c62 inst cbc1
[NEMU] ptw: level 2, vaddr 0x65cf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf2, paddr 0xf80ddcf2, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x65cf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf4, paddr 0xf80ddcf4, rdata 0xfb31
(3513620) [NEMU] pc = 0x65cf2 inst fb31b823
[NEMU] ptw: level 2, vaddr 0x172108, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172108, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172108, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_write: vaddr 0x172108, paddr 0x81700108, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x65cf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf6, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf6, paddr 0xf80ddcf6, rdata 0x70ef
[NEMU] ptw: level 2, vaddr 0x65cf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf8, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf8, paddr 0xf80ddcf8, rdata 0x80eb
(3513620) [NEMU] pc = 0x65cf6 inst 80eb70ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x1022608, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022608, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022608, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022608, paddr 0x80f60608, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x1022608, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022608, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022608, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x1022608, paddr 0x80f60608, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x65cfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cfa, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cfa, paddr 0xf80ddcfa, rdata 0xb7bd
(3513620) [NEMU] pc = 0x65cfa inst b7bd
[NEMU] ptw: level 2, vaddr 0x65c68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c68, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c68, paddr 0xf80ddc68, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x65c6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c6a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c6a, paddr 0xf80ddc6a, rdata 0xfb81
(3513620) [NEMU] pc = 0x65c68 inst fb81a783
[NEMU] ptw: level 2, vaddr 0x172110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172110, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_read: vaddr 0x172110, paddr 0x81700110, rdata 0x5
[NEMU] ptw: level 2, vaddr 0x65c6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c6c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c6c, paddr 0xf80ddc6c, rdata 0x4501
(3513620) [NEMU] pc = 0x65c6c inst 4501
[NEMU] ptw: level 2, vaddr 0x65c6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c6e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c6e, paddr 0xf80ddc6e, rdata 0x5c63
[NEMU] ptw: level 2, vaddr 0x65c70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c70, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c70, paddr 0xf80ddc70, rdata 0xf0
(3513620) [NEMU] pc = 0x65c6e inst f05c63
[NEMU] ptw: level 2, vaddr 0x65c72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c72, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c72, paddr 0xf80ddc72, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x65c74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c74, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c74, paddr 0xf80ddc74, rdata 0x1281
(3513620) [NEMU] pc = 0x65c72 inst 1281b683
[NEMU] ptw: level 2, vaddr 0x172280, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172280, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172280, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_read: vaddr 0x172280, paddr 0x81700280, rdata 0x1bf130
[NEMU] ptw: level 2, vaddr 0x65c76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c76, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c76, paddr 0xf80ddc76, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x65c78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c78, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c78, paddr 0xf80ddc78, rdata 0xfff7
(3513620) [NEMU] pc = 0x65c76 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x65c7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c7a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c7a, paddr 0xf80ddc7a, rdata 0x87ba
(3513620) [NEMU] pc = 0x65c7a inst 87ba
[NEMU] ptw: level 2, vaddr 0x65c7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c7c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c7c, paddr 0xf80ddc7c, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x65c7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c7e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c7e, paddr 0xf80ddc7e, rdata 0x20d7
(3513620) [NEMU] pc = 0x65c7c inst 20d76733
[NEMU] ptw: level 2, vaddr 0x65c80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c80, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c80, paddr 0xf80ddc80, rdata 0x6308
(3513620) [NEMU] pc = 0x65c80 inst 6308
[NEMU] ptw: level 2, vaddr 0x1bf150, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1bf150, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1bf150, pg_base 0x80281000, p_pte 0x80281df8, pte.val 0x205aecd7
[NEMU] mmu_read: vaddr 0x1bf150, paddr 0x816bb150, rdata 0xdcb7a0
[NEMU] ptw: level 2, vaddr 0x65c82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c82, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c82, paddr 0xf80ddc82, rdata 0xac23
[NEMU] ptw: level 2, vaddr 0x65c84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c84, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c84, paddr 0xf80ddc84, rdata 0xfaf1
(3513620) [NEMU] pc = 0x65c82 inst faf1ac23
[NEMU] ptw: level 2, vaddr 0x172110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172110, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_write: vaddr 0x172110, paddr 0x81700110, len 4, data 0x4
[NEMU] ptw: level 2, vaddr 0x65c86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c86, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c86, paddr 0xf80ddc86, rdata 0x60e6
(3513620) [NEMU] pc = 0x65c86 inst 60e6
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d8, paddr 0x816fe8d8, rdata 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x65c88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c88, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c88, paddr 0xf80ddc88, rdata 0x6446
(3513620) [NEMU] pc = 0x65c88 inst 6446
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d0, paddr 0x816fe8d0, rdata 0xc
[NEMU] ptw: level 2, vaddr 0x65c8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c8a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c8a, paddr 0xf80ddc8a, rdata 0x64a6
(3513620) [NEMU] pc = 0x65c8a inst 64a6
[NEMU] ptw: level 2, vaddr 0x3fffc358c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358c8, paddr 0x816fe8c8, rdata 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x65c8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c8c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c8c, paddr 0xf80ddc8c, rdata 0x6906
(3513620) [NEMU] pc = 0x65c8c inst 6906
[NEMU] ptw: level 2, vaddr 0x3fffc358c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358c0, paddr 0x816fe8c0, rdata 0x1749b0
[NEMU] ptw: level 2, vaddr 0x65c8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c8e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c8e, paddr 0xf80ddc8e, rdata 0x79e2
(3513620) [NEMU] pc = 0x65c8e inst 79e2
[NEMU] ptw: level 2, vaddr 0x3fffc358b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358b8, paddr 0x816fe8b8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x65c90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c90, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c90, paddr 0xf80ddc90, rdata 0x7a42
(3513620) [NEMU] pc = 0x65c90 inst 7a42
[NEMU] ptw: level 2, vaddr 0x3fffc358b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358b0, paddr 0x816fe8b0, rdata 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x65c92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c92, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c92, paddr 0xf80ddc92, rdata 0x7aa2
(3513620) [NEMU] pc = 0x65c92 inst 7aa2
[NEMU] ptw: level 2, vaddr 0x3fffc358a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358a8, paddr 0x816fe8a8, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0x65c94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c94, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c94, paddr 0xf80ddc94, rdata 0x7b02
(3513620) [NEMU] pc = 0x65c94 inst 7b02
[NEMU] ptw: level 2, vaddr 0x3fffc358a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358a0, paddr 0x816fe8a0, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0x65c96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c96, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c96, paddr 0xf80ddc96, rdata 0x6be2
(3513620) [NEMU] pc = 0x65c96 inst 6be2
[NEMU] ptw: level 2, vaddr 0x3fffc35898, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35898, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35898, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35898, paddr 0x816fe898, rdata 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x65c98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c98, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c98, paddr 0xf80ddc98, rdata 0x6c42
(3513620) [NEMU] pc = 0x65c98 inst 6c42
[NEMU] ptw: level 2, vaddr 0x3fffc35890, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35890, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35890, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35890, paddr 0x816fe890, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x65c9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c9a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c9a, paddr 0xf80ddc9a, rdata 0x6ca2
(3513620) [NEMU] pc = 0x65c9a inst 6ca2
[NEMU] ptw: level 2, vaddr 0x3fffc35888, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35888, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35888, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35888, paddr 0x816fe888, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x65c9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c9c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c9c, paddr 0xf80ddc9c, rdata 0x6125
(3513620) [NEMU] pc = 0x65c9c inst 6125
[NEMU] ptw: level 2, vaddr 0x65c9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c9e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c9e, paddr 0xf80ddc9e, rdata 0x8082
(3513620) [NEMU] pc = 0x65c9e inst 8082
[NEMU] ptw: level 2, vaddr 0x9d3ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ce, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ce, paddr 0xf809d3ce, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x9d3d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d0, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d0, paddr 0xf809d3d0, rdata 0xc0a1
(3513620) [NEMU] pc = 0x9d3ce inst c0a1b023
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d58, paddr 0x81725d58, len 8, data 0xdcb7a0
[NEMU] ptw: level 2, vaddr 0x9d3d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d2, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d2, paddr 0xf809d3d2, rdata 0x87aa
(3513620) [NEMU] pc = 0x9d3d2 inst 87aa
[NEMU] ptw: level 2, vaddr 0x9d3d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d4, paddr 0xf809d3d4, rdata 0xf965
(3513620) [NEMU] pc = 0x9d3d4 inst f965
[NEMU] ptw: level 2, vaddr 0x9d3c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c4, paddr 0xf809d3c4, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x9d3c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c6, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c6, paddr 0xf809d3c6, rdata 0xd081
(3513620) [NEMU] pc = 0x9d3c4 inst d081a703
[NEMU] ptw: level 2, vaddr 0x171e60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e60, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171e60, paddr 0x81725e60, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x9d3c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c8, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c8, paddr 0xf809d3c8, rdata 0xe31d
(3513620) [NEMU] pc = 0x9d3c8 inst e31d
[NEMU] ptw: level 2, vaddr 0x9d3ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ca, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ca, paddr 0xf809d3ca, rdata 0x6b9c
(3513620) [NEMU] pc = 0x9d3ca inst 6b9c
[NEMU] ptw: level 2, vaddr 0xdcb7b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xdcb7b0, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xdcb7b0, pg_base 0x80290000, p_pte 0x80290e58, pte.val 0x203424d7
[NEMU] mmu_read: vaddr 0xdcb7b0, paddr 0x80d097b0, rdata 0x65b66
[NEMU] ptw: level 2, vaddr 0x9d3cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3cc, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3cc, paddr 0xf809d3cc, rdata 0x9782
(3513620) [NEMU] pc = 0x9d3cc inst 9782
[NEMU] ptw: level 2, vaddr 0x65b66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b66, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b66, paddr 0xf80ddb66, rdata 0x711d
(3513620) [NEMU] pc = 0x65b66 inst 711d
[NEMU] ptw: level 2, vaddr 0x65b68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b68, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b68, paddr 0xf80ddb68, rdata 0xf456
(3513620) [NEMU] pc = 0x65b68 inst f456
[NEMU] ptw: level 2, vaddr 0x3fffc358a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358a8, paddr 0x816fe8a8, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0x65b6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b6a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b6a, paddr 0xf80ddb6a, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x65b6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b6c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b6c, paddr 0xf80ddb6c, rdata 0xab81
(3513620) [NEMU] pc = 0x65b6a inst ab81b703
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0x65b6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b6e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b6e, paddr 0xf80ddb6e, rdata 0xe0ca
(3513620) [NEMU] pc = 0x65b6e inst e0ca
[NEMU] ptw: level 2, vaddr 0x3fffc358c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358c0, paddr 0x816fe8c0, len 8, data 0x1749b0
[NEMU] ptw: level 2, vaddr 0x65b70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b70, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b70, paddr 0xf80ddb70, rdata 0xf852
(3513620) [NEMU] pc = 0x65b70 inst f852
[NEMU] ptw: level 2, vaddr 0x3fffc358b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358b0, paddr 0x816fe8b0, len 8, data 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x65b72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b72, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b72, paddr 0xf80ddb72, rdata 0xf05a
(3513620) [NEMU] pc = 0x65b72 inst f05a
[NEMU] ptw: level 2, vaddr 0x3fffc358a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358a0, paddr 0x816fe8a0, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0x65b74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b74, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b74, paddr 0xf80ddb74, rdata 0xec5e
(3513620) [NEMU] pc = 0x65b74 inst ec5e
[NEMU] ptw: level 2, vaddr 0x3fffc35898, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35898, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35898, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35898, paddr 0x816fe898, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x65b76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b76, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b76, paddr 0xf80ddb76, rdata 0xe862
(3513620) [NEMU] pc = 0x65b76 inst e862
[NEMU] ptw: level 2, vaddr 0x3fffc35890, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35890, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35890, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35890, paddr 0x816fe890, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x65b78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b78, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b78, paddr 0xf80ddb78, rdata 0xe466
(3513620) [NEMU] pc = 0x65b78 inst e466
[NEMU] ptw: level 2, vaddr 0x3fffc35888, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35888, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35888, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35888, paddr 0x816fe888, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0x65b7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b7a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b7a, paddr 0xf80ddb7a, rdata 0xec86
(3513620) [NEMU] pc = 0x65b7a inst ec86
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d8, paddr 0x816fe8d8, len 8, data 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x65b7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b7c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b7c, paddr 0xf80ddb7c, rdata 0xe8a2
(3513620) [NEMU] pc = 0x65b7c inst e8a2
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d0, paddr 0x816fe8d0, len 8, data 0xc
[NEMU] ptw: level 2, vaddr 0x65b7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b7e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b7e, paddr 0xf80ddb7e, rdata 0xe4a6
(3513620) [NEMU] pc = 0x65b7e inst e4a6
[NEMU] ptw: level 2, vaddr 0x3fffc358c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358c8, paddr 0x816fe8c8, len 8, data 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x65b80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b80, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b80, paddr 0xf80ddb80, rdata 0xfc4e
(3513620) [NEMU] pc = 0x65b80 inst fc4e
[NEMU] ptw: level 2, vaddr 0x3fffc358b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358b8, paddr 0x816fe8b8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x65b82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b82, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b82, paddr 0xf80ddb82, rdata 0x4b14
(3513620) [NEMU] pc = 0x65b82 inst 4b14
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x8
[NEMU] ptw: level 2, vaddr 0x65b84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b84, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b84, paddr 0xf80ddb84, rdata 0x6700
(3513620) [NEMU] pc = 0x65b84 inst 6700
[NEMU] ptw: level 2, vaddr 0x181458, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181458, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181458, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181458, paddr 0x8170d458, rdata 0x1828a0
[NEMU] ptw: level 2, vaddr 0x65b86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b86, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b86, paddr 0xf80ddb86, rdata 0xb883
[NEMU] ptw: level 2, vaddr 0x65b88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b88, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b88, paddr 0xf80ddb88, rdata 0xe501
(3513620) [NEMU] pc = 0x65b86 inst e501b883
[NEMU] ptw: level 2, vaddr 0x171fa8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171fa8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171fa8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171fa8, paddr 0x81725fa8, rdata 0x184bb0
[NEMU] ptw: level 2, vaddr 0x65b8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b8a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b8a, paddr 0xf80ddb8a, rdata 0x861b
[NEMU] ptw: level 2, vaddr 0x65b8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b8c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b8c, paddr 0xf80ddb8c, rdata 0xfff6
(3513620) [NEMU] pc = 0x65b8a inst fff6861b
[NEMU] ptw: level 2, vaddr 0x65b8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b8e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b8e, paddr 0xf80ddb8e, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x65b90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b90, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b90, paddr 0xf80ddb90, rdata 0x20d6
(3513620) [NEMU] pc = 0x65b8e inst 20d6e7b3
[NEMU] ptw: level 2, vaddr 0x65b92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b92, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b92, paddr 0xf80ddb92, rdata 0x792
(3513620) [NEMU] pc = 0x65b92 inst 792
[NEMU] ptw: level 2, vaddr 0x65b94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b94, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b94, paddr 0xf80ddb94, rdata 0xcb10
(3513620) [NEMU] pc = 0x65b94 inst cb10
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x7
[NEMU] ptw: level 2, vaddr 0x65b96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b96, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b96, paddr 0xf80ddb96, rdata 0x943e
(3513620) [NEMU] pc = 0x65b96 inst 943e
[NEMU] ptw: level 2, vaddr 0x65b98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b98, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b98, paddr 0xf80ddb98, rdata 0x4c50
(3513620) [NEMU] pc = 0x65b98 inst 4c50
[NEMU] ptw: level 2, vaddr 0x182d3c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d3c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d3c, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d3c, paddr 0x816ffd3c, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x65b9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b9a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b9a, paddr 0xf80ddb9a, rdata 0x3303
[NEMU] ptw: level 2, vaddr 0x65b9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b9c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b9c, paddr 0xf80ddb9c, rdata 0x104
(3513620) [NEMU] pc = 0x65b9a inst 1043303
[NEMU] ptw: level 2, vaddr 0x182d30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d30, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d30, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d30, paddr 0x816ffd30, rdata 0x75c7a0
[NEMU] ptw: level 2, vaddr 0x65b9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65b9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65b9e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65b9e, paddr 0xf80ddb9e, rdata 0x501c
(3513620) [NEMU] pc = 0x65b9e inst 501c
[NEMU] ptw: level 2, vaddr 0x182d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d40, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d40, paddr 0x816ffd40, rdata 0xd
[NEMU] ptw: level 2, vaddr 0x65ba0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ba0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ba0, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ba0, paddr 0xf80ddba0, rdata 0x2803
[NEMU] ptw: level 2, vaddr 0x65ba2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ba2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ba2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ba2, paddr 0xf80ddba2, rdata 0x184
(3513620) [NEMU] pc = 0x65ba0 inst 1842803
[NEMU] ptw: level 2, vaddr 0x182d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d38, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d38, paddr 0x816ffd38, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x65ba4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ba4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ba4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ba4, paddr 0xf80ddba4, rdata 0x4404
(3513620) [NEMU] pc = 0x65ba4 inst 4404
[NEMU] ptw: level 2, vaddr 0x182d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d28, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d28, paddr 0x816ffd28, rdata 0x21a1
[NEMU] ptw: level 2, vaddr 0x65ba6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ba6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ba6, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ba6, paddr 0xf80ddba6, rdata 0x4633
[NEMU] ptw: level 2, vaddr 0x65ba8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ba8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ba8, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ba8, paddr 0xf80ddba8, rdata 0x2116
(3513620) [NEMU] pc = 0x65ba6 inst 21164633
[NEMU] ptw: level 2, vaddr 0x65baa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65baa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65baa, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65baa, paddr 0xf80ddbaa, rdata 0xb583
[NEMU] ptw: level 2, vaddr 0x65bac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bac, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bac, paddr 0xf80ddbac, rdata 0xc281
(3513620) [NEMU] pc = 0x65baa inst c281b583
[NEMU] ptw: level 2, vaddr 0x171d80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d80, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d80, paddr 0x81725d80, rdata 0x2000023010
[NEMU] ptw: level 2, vaddr 0x65bae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bae, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bae, paddr 0xf80ddbae, rdata 0x4503
[NEMU] ptw: level 2, vaddr 0x65bb0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bb0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bb0, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bb0, paddr 0xf80ddbb0, rdata 0x304
(3513620) [NEMU] pc = 0x65bae inst 3044503
[NEMU] ptw: level 2, vaddr 0x182d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d50, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d50, paddr 0x816ffd50, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x65bb2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bb2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bb2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bb2, paddr 0xf80ddbb2, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x65bb4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bb4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bb4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bb4, paddr 0xf80ddbb4, rdata 0x9c61
(3513620) [NEMU] pc = 0x65bb2 inst 9c61b823
[NEMU] ptw: level 2, vaddr 0x171b28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b28, paddr 0x81725b28, len 8, data 0x75c7a0
[NEMU] ptw: level 2, vaddr 0x65bb6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bb6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bb6, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bb6, paddr 0xf80ddbb6, rdata 0x3983
[NEMU] ptw: level 2, vaddr 0x65bb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bb8, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bb8, paddr 0xf80ddbb8, rdata 0x284
(3513620) [NEMU] pc = 0x65bb6 inst 2843983
[NEMU] ptw: level 2, vaddr 0x182d48, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d48, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d48, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d48, paddr 0x816ffd48, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x65bba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bba, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bba, paddr 0xf80ddbba, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x65bbc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bbc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bbc, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bbc, paddr 0xf80ddbbc, rdata 0xc2c1
(3513620) [NEMU] pc = 0x65bba inst c2c1b023
[NEMU] ptw: level 2, vaddr 0x171d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d78, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d78, paddr 0x81725d78, len 8, data 0x184bb0
[NEMU] ptw: level 2, vaddr 0x65bbe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bbe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bbe, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bbe, paddr 0xf80ddbbe, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0x65bc0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bc0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bc0, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bc0, paddr 0xf80ddbc0, rdata 0xdaf1
(3513620) [NEMU] pc = 0x65bbe inst daf1a023
[NEMU] ptw: level 2, vaddr 0x171ef8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef8, paddr 0x81725ef8, len 4, data 0xd
[NEMU] ptw: level 2, vaddr 0x65bc2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bc2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bc2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bc2, paddr 0xf80ddbc2, rdata 0xac23
[NEMU] ptw: level 2, vaddr 0x65bc4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bc4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bc4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bc4, paddr 0xf80ddbc4, rdata 0xfb01
(3513620) [NEMU] pc = 0x65bc2 inst fb01ac23
[NEMU] ptw: level 2, vaddr 0x172110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172110, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_write: vaddr 0x172110, paddr 0x81700110, len 4, data 0x4
[NEMU] ptw: level 2, vaddr 0x65bc6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bc6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bc6, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bc6, paddr 0xf80ddbc6, rdata 0xcb14
(3513620) [NEMU] pc = 0x65bc6 inst cb14
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x8
[NEMU] ptw: level 2, vaddr 0x65bc8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bc8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bc8, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bc8, paddr 0xf80ddbc8, rdata 0x8823
[NEMU] ptw: level 2, vaddr 0x65bca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bca, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bca, paddr 0xf80ddbca, rdata 0xac01
(3513620) [NEMU] pc = 0x65bc8 inst ac018823
[NEMU] ptw: level 2, vaddr 0x171c28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171c28, paddr 0x81725c28, len 1, data 0x0
[NEMU] ptw: level 2, vaddr 0x65bcc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bcc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bcc, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bcc, paddr 0xf80ddbcc, rdata 0xb903
[NEMU] ptw: level 2, vaddr 0x65bce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bce, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bce, paddr 0xf80ddbce, rdata 0xc301
(3513620) [NEMU] pc = 0x65bcc inst c301b903
[NEMU] ptw: level 2, vaddr 0x171d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d88, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d88, paddr 0x81725d88, rdata 0x2000033d20
[NEMU] ptw: level 2, vaddr 0x65bd0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bd0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bd0, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bd0, paddr 0xf80ddbd0, rdata 0xe4b3
[NEMU] ptw: level 2, vaddr 0x65bd2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bd2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bd2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bd2, paddr 0xf80ddbd2, rdata 0x20b4
(3513620) [NEMU] pc = 0x65bd0 inst 20b4e4b3
[NEMU] ptw: level 2, vaddr 0x65bd4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65bd4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65bd4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65bd4, paddr 0xf80ddbd4, rdata 0xe571
(3513620) [NEMU] pc = 0x65bd4 inst e571
[NEMU] ptw: level 2, vaddr 0x65ca0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ca0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ca0, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ca0, paddr 0xf80ddca0, rdata 0x4705
(3513620) [NEMU] pc = 0x65ca0 inst 4705
[NEMU] ptw: level 2, vaddr 0x65ca2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ca2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ca2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ca2, paddr 0xf80ddca2, rdata 0x14e3
[NEMU] ptw: level 2, vaddr 0x65ca4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65ca4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65ca4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65ca4, paddr 0xf80ddca4, rdata 0xf8e5
(3513620) [NEMU] pc = 0x65ca2 inst f8e514e3
[NEMU] ptw: level 2, vaddr 0x65c2a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c2a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c2a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c2a, paddr 0xf80ddc2a, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x65c2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c2c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c2c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c2c, paddr 0xf80ddc2c, rdata 0xda81
(3513620) [NEMU] pc = 0x65c2a inst da81b683
[NEMU] ptw: level 2, vaddr 0x171f00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171f00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171f00, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171f00, paddr 0x81725f00, rdata 0xdcb7e0
[NEMU] ptw: level 2, vaddr 0x65c2e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c2e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c2e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c2e, paddr 0xf80ddc2e, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x65c30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c30, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c30, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c30, paddr 0xf80ddc30, rdata 0xfff7
(3513620) [NEMU] pc = 0x65c2e inst fff7871b
[NEMU] ptw: level 2, vaddr 0x65c32, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c32, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c32, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c32, paddr 0xf80ddc32, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0x65c34, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c34, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c34, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c34, paddr 0xf80ddc34, rdata 0xdae1
(3513620) [NEMU] pc = 0x65c32 inst dae1a023
[NEMU] ptw: level 2, vaddr 0x171ef8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef8, paddr 0x81725ef8, len 4, data 0xc
[NEMU] ptw: level 2, vaddr 0x65c36, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c36, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c36, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c36, paddr 0xf80ddc36, rdata 0x47b3
[NEMU] ptw: level 2, vaddr 0x65c38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c38, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c38, paddr 0xf80ddc38, rdata 0x20d7
(3513620) [NEMU] pc = 0x65c36 inst 20d747b3
[NEMU] ptw: level 2, vaddr 0x65c3a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c3a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c3a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c3a, paddr 0xf80ddc3a, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x65c3c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c3c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c3c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c3c, paddr 0xf80ddc3c, rdata 0xc321
(3513620) [NEMU] pc = 0x65c3a inst c321b823
[NEMU] ptw: level 2, vaddr 0x171d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d88, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d88, paddr 0x81725d88, len 8, data 0x2000033d20
[NEMU] ptw: level 2, vaddr 0x65c3e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c3e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c3e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c3e, paddr 0xf80ddc3e, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x65c40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c40, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c40, paddr 0xf80ddc40, rdata 0xd9c1
(3513620) [NEMU] pc = 0x65c3e inst d9c1a703
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x88
[NEMU] ptw: level 2, vaddr 0x65c42, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c42, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c42, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c42, paddr 0xf80ddc42, rdata 0x4388
(3513620) [NEMU] pc = 0x65c42 inst 4388
[NEMU] ptw: level 2, vaddr 0xdcb810, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xdcb810, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xdcb810, pg_base 0x80290000, p_pte 0x80290e58, pte.val 0x203424d7
[NEMU] mmu_read: vaddr 0xdcb810, paddr 0x80d09810, rdata 0x7f
[NEMU] ptw: level 2, vaddr 0x65c44, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c44, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c44, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c44, paddr 0xf80ddc44, rdata 0x4f63
[NEMU] ptw: level 2, vaddr 0x65c46, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c46, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c46, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c46, paddr 0xf80ddc46, rdata 0xee5
(3513620) [NEMU] pc = 0x65c44 inst ee54f63
[NEMU] ptw: level 2, vaddr 0x65d42, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d42, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d42, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d42, paddr 0xf80ddd42, rdata 0x80ef
[NEMU] ptw: level 2, vaddr 0x65d44, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d44, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d44, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d44, paddr 0xf80ddd44, rdata 0x814c
(3513620) [NEMU] pc = 0x65d42 inst 814c80ef
[NEMU] ptw: level 2, vaddr 0x2dd56, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd56, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd56, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd56, paddr 0xf811dd56, rdata 0x7159
(3513620) [NEMU] pc = 0x2dd56 inst 7159
[NEMU] ptw: level 2, vaddr 0x2dd58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd58, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd58, paddr 0xf811dd58, rdata 0xeca6
(3513620) [NEMU] pc = 0x2dd58 inst eca6
[NEMU] ptw: level 2, vaddr 0x3fffc35868, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35868, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35868, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35868, paddr 0x816fe868, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x2dd5a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd5a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd5a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd5a, paddr 0xf811dd5a, rdata 0xf486
(3513620) [NEMU] pc = 0x2dd5a inst f486
[NEMU] ptw: level 2, vaddr 0x3fffc35878, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35878, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35878, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35878, paddr 0x816fe878, len 8, data 0x65d46
[NEMU] ptw: level 2, vaddr 0x2dd5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd5c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd5c, paddr 0xf811dd5c, rdata 0xf0a2
(3513620) [NEMU] pc = 0x2dd5c inst f0a2
[NEMU] ptw: level 2, vaddr 0x3fffc35870, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35870, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35870, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35870, paddr 0x816fe870, len 8, data 0x182d20
[NEMU] ptw: level 2, vaddr 0x2dd5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd5e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd5e, paddr 0xf811dd5e, rdata 0xe8ca
(3513620) [NEMU] pc = 0x2dd5e inst e8ca
[NEMU] ptw: level 2, vaddr 0x3fffc35860, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35860, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35860, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35860, paddr 0x816fe860, len 8, data 0x2000033d20
[NEMU] ptw: level 2, vaddr 0x2dd60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd60, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd60, paddr 0xf811dd60, rdata 0xe4ce
(3513620) [NEMU] pc = 0x2dd60 inst e4ce
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35858, paddr 0x816fe858, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x2dd62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd62, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd62, paddr 0xf811dd62, rdata 0xe0d2
(3513620) [NEMU] pc = 0x2dd62 inst e0d2
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35850, paddr 0x816fe850, len 8, data 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x2dd64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd64, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd64, paddr 0xf811dd64, rdata 0xfc56
(3513620) [NEMU] pc = 0x2dd64 inst fc56
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35848, paddr 0x816fe848, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0x2dd66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd66, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd66, paddr 0xf811dd66, rdata 0xf85a
(3513620) [NEMU] pc = 0x2dd66 inst f85a
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35840, paddr 0x816fe840, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0x2dd68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd68, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd68, paddr 0xf811dd68, rdata 0xf45e
(3513620) [NEMU] pc = 0x2dd68 inst f45e
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35838, paddr 0x816fe838, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x2dd6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd6a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd6a, paddr 0xf811dd6a, rdata 0xf062
(3513620) [NEMU] pc = 0x2dd6a inst f062
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35830, paddr 0x816fe830, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x2dd6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd6c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd6c, paddr 0xf811dd6c, rdata 0xec66
(3513620) [NEMU] pc = 0x2dd6c inst ec66
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35828, paddr 0x816fe828, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0x2dd6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd6e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd6e, paddr 0xf811dd6e, rdata 0x57fd
(3513620) [NEMU] pc = 0x2dd6e inst 57fd
[NEMU] ptw: level 2, vaddr 0x2dd70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd70, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd70, paddr 0xf811dd70, rdata 0x84aa
(3513620) [NEMU] pc = 0x2dd70 inst 84aa
[NEMU] ptw: level 2, vaddr 0x2dd72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd72, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd72, paddr 0xf811dd72, rdata 0x40e3
[NEMU] ptw: level 2, vaddr 0x2dd74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd74, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd74, paddr 0xf811dd74, rdata 0xef5
(3513620) [NEMU] pc = 0x2dd72 inst ef540e3
[NEMU] ptw: level 2, vaddr 0x2dd76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd76, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd76, paddr 0xf811dd76, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2dd78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd78, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd78, paddr 0xf811dd78, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2dd76 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x88
[NEMU] ptw: level 2, vaddr 0x2dd7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd7a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd7a, paddr 0xf811dd7a, rdata 0xd663
[NEMU] ptw: level 2, vaddr 0x2dd7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd7c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd7c, paddr 0xf811dd7c, rdata 0x4f4
(3513620) [NEMU] pc = 0x2dd7a inst 4f4d663
[NEMU] ptw: level 2, vaddr 0x2dd7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd7e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd7e, paddr 0xf811dd7e, rdata 0xc937
[NEMU] ptw: level 2, vaddr 0x2dd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd80, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd80, paddr 0xf811dd80, rdata 0x12
(3513620) [NEMU] pc = 0x2dd7e inst 12c937
[NEMU] ptw: level 2, vaddr 0x2dd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd82, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd82, paddr 0xf811dd82, rdata 0xa13
[NEMU] ptw: level 2, vaddr 0x2dd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd84, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd84, paddr 0xf811dd84, rdata 0x280
(3513620) [NEMU] pc = 0x2dd82 inst 2800a13
[NEMU] ptw: level 2, vaddr 0x2dd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd86, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd86, paddr 0xf811dd86, rdata 0x913
[NEMU] ptw: level 2, vaddr 0x2dd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd88, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd88, paddr 0xf811dd88, rdata 0x9749
(3513620) [NEMU] pc = 0x2dd86 inst 97490913
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x87
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8868, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8868, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8868, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8868, paddr 0xeca94868, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8868, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8868, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8868, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8868, paddr 0xeca94868, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9bc, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9bc, paddr 0xf802c9bc, rdata 0x2dec2
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dec2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec2, paddr 0xf811dec2, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dec4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec4, paddr 0xf811dec4, rdata 0xffe7
(3513620) [NEMU] pc = 0x2dec2 inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2dec6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec6, paddr 0xf811dec6, rdata 0x87ba
(3513620) [NEMU] pc = 0x2dec6 inst 87ba
[NEMU] ptw: level 2, vaddr 0x2dec8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec8, paddr 0xf811dec8, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x2deca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deca, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deca, paddr 0xf811deca, rdata 0xbf81
(3513620) [NEMU] pc = 0x2dec8 inst bf81b683
[NEMU] ptw: level 2, vaddr 0x171d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d50, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d50, paddr 0x81725d50, rdata 0x1fcc3f0
[NEMU] ptw: level 2, vaddr 0x2decc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2decc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2decc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2decc, paddr 0xf811decc, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2dece, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dece, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dece, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dece, paddr 0xf811dece, rdata 0x20c7
(3513620) [NEMU] pc = 0x2decc inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2ded0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded0, paddr 0xf811ded0, rdata 0x3b03
[NEMU] ptw: level 2, vaddr 0x2ded2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded2, paddr 0xf811ded2, rdata 0x7
(3513620) [NEMU] pc = 0x2ded0 inst 73b03
[NEMU] ptw: level 2, vaddr 0x96c8860, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8860, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8860, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8860, paddr 0xeca94860, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2ded4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded4, paddr 0xf811ded4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2ded6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded6, paddr 0xf811ded6, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2ded4 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x86
[NEMU] ptw: level 2, vaddr 0x2ded8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded8, paddr 0xf811ded8, rdata 0x4785
(3513620) [NEMU] pc = 0x2ded8 inst 4785
[NEMU] ptw: level 2, vaddr 0x2deda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deda, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deda, paddr 0xf811deda, rdata 0x6b33
[NEMU] ptw: level 2, vaddr 0x2dedc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dedc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dedc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dedc, paddr 0xf811dedc, rdata 0x20db
(3513620) [NEMU] pc = 0x2deda inst 20db6b33
[NEMU] ptw: level 2, vaddr 0x2dede, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dede, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dede, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dede, paddr 0xf811dede, rdata 0x3c03
[NEMU] ptw: level 2, vaddr 0x2dee0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee0, paddr 0xf811dee0, rdata 0xb
(3513620) [NEMU] pc = 0x2dede inst b3c03
[NEMU] ptw: level 2, vaddr 0x1fcc3f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1fcc3f8, pg_base 0x8028a000, p_pte 0x8028a078, pte.val 0x200a6401
[NEMU] ptw: level 0, vaddr 0x1fcc3f8, pg_base 0x80299000, p_pte 0x80299e60, pte.val 0x3d0f0cd7
[NEMU] mmu_read: vaddr 0x1fcc3f8, paddr 0xf43c33f8, rdata 0x10224c0
[NEMU] ptw: level 2, vaddr 0x2dee2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee2, paddr 0xf811dee2, rdata 0x2703
[NEMU] ptw: level 2, vaddr 0x2dee4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee4, paddr 0xf811dee4, rdata 0x8c
(3513620) [NEMU] pc = 0x2dee2 inst 8c2703
[NEMU] ptw: level 2, vaddr 0x10224c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224c8, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224c8, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224c8, paddr 0x80f604c8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2dee6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee6, paddr 0xf811dee6, rdata 0xf363
[NEMU] ptw: level 2, vaddr 0x2dee8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee8, paddr 0xf811dee8, rdata 0x78e7
(3513620) [NEMU] pc = 0x2dee6 inst 78e7f363
[NEMU] ptw: level 2, vaddr 0x2e66c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66c, paddr 0xf810066c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e66e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66e, paddr 0xf810066e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e66c inst cc2783
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224cc, paddr 0x80f604cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x2e670, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e670, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e670, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e670, paddr 0xf8100670, rdata 0x863e
(3513620) [NEMU] pc = 0x2e670 inst 863e
[NEMU] ptw: level 2, vaddr 0x2e672, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e672, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e672, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e672, paddr 0xf8100672, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x2e674, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e674, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e674, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e674, paddr 0xf8100674, rdata 0x48c7
(3513620) [NEMU] pc = 0x2e672 inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x2e676, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e676, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e676, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e676, paddr 0xf8100676, rdata 0x1ce3
[NEMU] ptw: level 2, vaddr 0x2e678, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e678, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e678, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e678, paddr 0xf8100678, rdata 0x8607
(3513620) [NEMU] pc = 0x2e676 inst 86071ce3
[NEMU] ptw: level 2, vaddr 0x2e67a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67a, paddr 0xf810067a, rdata 0x3703
[NEMU] ptw: level 2, vaddr 0x2e67c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67c, paddr 0xf810067c, rdata 0x8c
(3513620) [NEMU] pc = 0x2e67a inst 8c3703
[NEMU] ptw: level 2, vaddr 0x10224c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224c8, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224c8, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224c8, paddr 0x80f604c8, rdata 0x8050300000001
[NEMU] ptw: level 2, vaddr 0x2e67e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67e, paddr 0xf810067e, rdata 0x693
[NEMU] ptw: level 2, vaddr 0x2e680, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e680, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e680, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e680, paddr 0xf8100680, rdata 0x4010
(3513620) [NEMU] pc = 0x2e67e inst 40100693
[NEMU] ptw: level 2, vaddr 0x2e682, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e682, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e682, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e682, paddr 0xf8100682, rdata 0x16aa
(3513620) [NEMU] pc = 0x2e682 inst 16aa
[NEMU] ptw: level 2, vaddr 0x2e684, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e684, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e684, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e684, paddr 0xf8100684, rdata 0x8f75
(3513620) [NEMU] pc = 0x2e684 inst 8f75
[NEMU] ptw: level 2, vaddr 0x2e686, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e686, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e686, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e686, paddr 0xf8100686, rdata 0x1693
[NEMU] ptw: level 2, vaddr 0x2e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e688, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e688, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e688, paddr 0xf8100688, rdata 0x2aa0
(3513620) [NEMU] pc = 0x2e686 inst 2aa01693
[NEMU] ptw: level 2, vaddr 0x2e68a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68a, paddr 0xf810068a, rdata 0x1863
[NEMU] ptw: level 2, vaddr 0x2e68c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68c, paddr 0xf810068c, rdata 0xd7
(3513620) [NEMU] pc = 0x2e68a inst d71863
[NEMU] ptw: level 2, vaddr 0x2e68e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68e, paddr 0xf810068e, rdata 0x1613
[NEMU] ptw: level 2, vaddr 0x2e690, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e690, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e690, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e690, paddr 0xf8100690, rdata 0x4976
(3513620) [NEMU] pc = 0x2e68e inst 49761613
[NEMU] ptw: level 2, vaddr 0x2e692, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e692, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e692, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e692, paddr 0xf8100692, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0x2e694, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e694, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e694, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e694, paddr 0xf8100694, rdata 0x6
(3513620) [NEMU] pc = 0x2e692 inst 6079b
[NEMU] ptw: level 2, vaddr 0x2e696, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e696, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e696, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e696, paddr 0xf8100696, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e698, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e698, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e698, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e698, paddr 0xf8100698, rdata 0xfc
(3513620) [NEMU] pc = 0x2e696 inst fc2623
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x10224cc, paddr 0x80f604cc, len 4, data 0x80503
[NEMU] ptw: level 2, vaddr 0x2e69a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69a, paddr 0xf810069a, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e69c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69c, paddr 0xf810069c, rdata 0x98
(3513620) [NEMU] pc = 0x2e69a inst 980737
[NEMU] ptw: level 2, vaddr 0x2e69e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69e, paddr 0xf810069e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e69e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a0, paddr 0xf81006a0, rdata 0x1a63
[NEMU] ptw: level 2, vaddr 0x2e6a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a2, paddr 0xf81006a2, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a0 inst 1c071a63
[NEMU] ptw: level 2, vaddr 0x2e874, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e874, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e874, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e874, paddr 0xf8100874, rdata 0x4585
(3513620) [NEMU] pc = 0x2e874 inst 4585
[NEMU] ptw: level 2, vaddr 0x2e876, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e876, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e876, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e876, paddr 0xf8100876, rdata 0x8562
(3513620) [NEMU] pc = 0x2e876 inst 8562
[NEMU] ptw: level 2, vaddr 0x2e878, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e878, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e878, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e878, paddr 0xf8100878, rdata 0x20ef
[NEMU] ptw: level 2, vaddr 0x2e87a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87a, paddr 0xf810087a, rdata 0xe37e
(3513620) [NEMU] pc = 0x2e878 inst e37e20ef
[NEMU] ptw: level 2, vaddr 0x116ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ae, paddr 0xf811f6ae, rdata 0x7179
(3513620) [NEMU] pc = 0x116ae inst 7179
[NEMU] ptw: level 2, vaddr 0x116b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b0, paddr 0xf811f6b0, rdata 0xf022
(3513620) [NEMU] pc = 0x116b0 inst f022
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35800, paddr 0x816fe800, len 8, data 0x182d20
[NEMU] ptw: level 2, vaddr 0x116b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b2, paddr 0xf811f6b2, rdata 0xec26
(3513620) [NEMU] pc = 0x116b2 inst ec26
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357f8, paddr 0x816fe7f8, len 8, data 0x7f
[NEMU] ptw: level 2, vaddr 0x116b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b4, paddr 0xf811f6b4, rdata 0xf406
(3513620) [NEMU] pc = 0x116b4 inst f406
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35808, paddr 0x816fe808, len 8, data 0x2e87c
[NEMU] ptw: level 2, vaddr 0x116b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b6, paddr 0xf811f6b6, rdata 0xe84a
(3513620) [NEMU] pc = 0x116b6 inst e84a
[NEMU] ptw: level 2, vaddr 0x3fffc357f0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357f0, paddr 0x816fe7f0, len 8, data 0x12b974
[NEMU] ptw: level 2, vaddr 0x116b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b8, paddr 0xf811f6b8, rdata 0xe44e
(3513620) [NEMU] pc = 0x116b8 inst e44e
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e8, paddr 0x816fe7e8, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x116ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ba, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ba, paddr 0xf811f6ba, rdata 0xe052
(3513620) [NEMU] pc = 0x116ba inst e052
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e0, paddr 0x816fe7e0, len 8, data 0x28
[NEMU] ptw: level 2, vaddr 0x116bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116bc, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116bc, paddr 0xf811f6bc, rdata 0x455c
(3513620) [NEMU] pc = 0x116bc inst 455c
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224cc, paddr 0x80f604cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x116be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116be, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116be, paddr 0xf811f6be, rdata 0x842a
(3513620) [NEMU] pc = 0x116be inst 842a
[NEMU] ptw: level 2, vaddr 0x116c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c0, paddr 0xf811f6c0, rdata 0x84ae
(3513620) [NEMU] pc = 0x116c0 inst 84ae
[NEMU] ptw: level 2, vaddr 0x116c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c2, paddr 0xf811f6c2, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x116c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c4, paddr 0xf811f6c4, rdata 0x4977
(3513620) [NEMU] pc = 0x116c2 inst 4977d713
[NEMU] ptw: level 2, vaddr 0x116c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c6, paddr 0xf811f6c6, rdata 0xcf39
(3513620) [NEMU] pc = 0x116c6 inst cf39
[NEMU] ptw: level 2, vaddr 0x11724, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11724, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11724, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11724, paddr 0xf811f724, rdata 0x863e
(3513620) [NEMU] pc = 0x11724 inst 863e
[NEMU] ptw: level 2, vaddr 0x11726, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11726, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11726, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11726, paddr 0xf811f726, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x11728, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11728, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11728, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11728, paddr 0xf811f728, rdata 0x4937
(3513620) [NEMU] pc = 0x11726 inst 4937d713
[NEMU] ptw: level 2, vaddr 0x1172a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1172a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1172a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1172a, paddr 0xf811f72a, rdata 0xe729
(3513620) [NEMU] pc = 0x1172a inst e729
[NEMU] ptw: level 2, vaddr 0x11774, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11774, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11774, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11774, paddr 0xf811f774, rdata 0x6018
(3513620) [NEMU] pc = 0x11774 inst 6018
[NEMU] ptw: level 2, vaddr 0x10224c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224c0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224c0, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224c0, paddr 0x80f604c0, rdata 0x15db3f8
[NEMU] ptw: level 2, vaddr 0x11776, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11776, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11776, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11776, paddr 0xf811f776, rdata 0x6b7
[NEMU] ptw: level 2, vaddr 0x11778, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11778, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11778, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11778, paddr 0xf811f778, rdata 0x8008
(3513620) [NEMU] pc = 0x11776 inst 800806b7
[NEMU] ptw: level 2, vaddr 0x1177a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177a, paddr 0xf811f77a, rdata 0x8ff5
(3513620) [NEMU] pc = 0x1177a inst 8ff5
[NEMU] ptw: level 2, vaddr 0x1177c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177c, paddr 0xf811f77c, rdata 0x6308
(3513620) [NEMU] pc = 0x1177c inst 6308
[NEMU] ptw: level 2, vaddr 0x15db3f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x15db3f8, pg_base 0x8028a000, p_pte 0x8028a050, pte.val 0x200a5001
[NEMU] ptw: level 0, vaddr 0x15db3f8, pg_base 0x80294000, p_pte 0x80294ed8, pte.val 0x201464d7
[NEMU] mmu_read: vaddr 0x15db3f8, paddr 0x805193f8, rdata 0x214d4c0
[NEMU] ptw: level 2, vaddr 0x1177e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177e, paddr 0xf811f77e, rdata 0x8b63
[NEMU] ptw: level 2, vaddr 0x11780, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11780, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11780, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11780, paddr 0xf811f780, rdata 0xed7
(3513620) [NEMU] pc = 0x1177e inst ed78b63
[NEMU] ptw: level 2, vaddr 0x11782, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11782, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11782, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11782, paddr 0xf811f782, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0x11784, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11784, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11784, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11784, paddr 0xf811f784, rdata 0x7
(3513620) [NEMU] pc = 0x11782 inst 73023
[NEMU] ptw: level 2, vaddr 0x15db3f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x15db3f8, pg_base 0x8028a000, p_pte 0x8028a050, pte.val 0x200a5001
[NEMU] ptw: level 0, vaddr 0x15db3f8, pg_base 0x80294000, p_pte 0x80294ed8, pte.val 0x201464d7
[NEMU] mmu_write: vaddr 0x15db3f8, paddr 0x805193f8, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x11786, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11786, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11786, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11786, paddr 0xf811f786, rdata 0x445c
(3513620) [NEMU] pc = 0x11786 inst 445c
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224cc, paddr 0x80f604cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x11788, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11788, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11788, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11788, paddr 0xf811f788, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x1178a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178a, paddr 0xf811f78a, rdata 0xeff8
(3513620) [NEMU] pc = 0x11788 inst eff80737
[NEMU] ptw: level 2, vaddr 0x1178c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178c, paddr 0xf811f78c, rdata 0x177d
(3513620) [NEMU] pc = 0x1178c inst 177d
[NEMU] ptw: level 2, vaddr 0x1178e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178e, paddr 0xf811f78e, rdata 0x8ff9
(3513620) [NEMU] pc = 0x1178e inst 8ff9
[NEMU] ptw: level 2, vaddr 0x11790, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11790, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11790, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11790, paddr 0xf811f790, rdata 0xc45c
(3513620) [NEMU] pc = 0x11790 inst c45c
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x10224cc, paddr 0x80f604cc, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x11792, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11792, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11792, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11792, paddr 0xf811f792, rdata 0x4518
(3513620) [NEMU] pc = 0x11792 inst 4518
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_read: vaddr 0x214d4c8, paddr 0xf3d7b4c8, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x11794, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11794, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11794, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11794, paddr 0xf811f794, rdata 0x4785
(3513620) [NEMU] pc = 0x11794 inst 4785
[NEMU] ptw: level 2, vaddr 0x11796, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11796, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11796, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11796, paddr 0xf811f796, rdata 0x1563
[NEMU] ptw: level 2, vaddr 0x11798, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11798, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11798, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11798, paddr 0xf811f798, rdata 0xf7
(3513620) [NEMU] pc = 0x11796 inst f71563
[NEMU] ptw: level 2, vaddr 0x117a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a0, paddr 0xf811f7a0, rdata 0x7402
(3513620) [NEMU] pc = 0x117a0 inst 7402
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35800, paddr 0x816fe800, rdata 0x182d20
[NEMU] ptw: level 2, vaddr 0x117a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a2, paddr 0xf811f7a2, rdata 0x70a2
(3513620) [NEMU] pc = 0x117a2 inst 70a2
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35808, paddr 0x816fe808, rdata 0x2e87c
[NEMU] ptw: level 2, vaddr 0x117a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a4, paddr 0xf811f7a4, rdata 0x64e2
(3513620) [NEMU] pc = 0x117a4 inst 64e2
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357f8, paddr 0x816fe7f8, rdata 0x7f
[NEMU] ptw: level 2, vaddr 0x117a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a6, paddr 0xf811f7a6, rdata 0x6942
(3513620) [NEMU] pc = 0x117a6 inst 6942
[NEMU] ptw: level 2, vaddr 0x3fffc357f0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357f0, paddr 0x816fe7f0, rdata 0x12b974
[NEMU] ptw: level 2, vaddr 0x117a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a8, paddr 0xf811f7a8, rdata 0x69a2
(3513620) [NEMU] pc = 0x117a8 inst 69a2
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e8, paddr 0x816fe7e8, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x117aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117aa, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117aa, paddr 0xf811f7aa, rdata 0x6a02
(3513620) [NEMU] pc = 0x117aa inst 6a02
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e0, paddr 0x816fe7e0, rdata 0x28
[NEMU] ptw: level 2, vaddr 0x117ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ac, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ac, paddr 0xf811f7ac, rdata 0x6145
(3513620) [NEMU] pc = 0x117ac inst 6145
[NEMU] ptw: level 2, vaddr 0x117ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ae, paddr 0xf811f7ae, rdata 0xb06f
[NEMU] ptw: level 2, vaddr 0x117b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117b0, paddr 0xf811f7b0, rdata 0x5560
(3513620) [NEMU] pc = 0x117ae inst 5560b06f
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_read: vaddr 0x214d4c8, paddr 0xf3d7b4c8, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_write: vaddr 0x214d4c8, paddr 0xf3d7b4c8, len 4, data 0x3
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e87c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87c, paddr 0xf810087c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e87e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87e, paddr 0xf810087e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e87c inst cc2783
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x10224cc, paddr 0x80f604cc, rdata 0x503
[NEMU] ptw: level 2, vaddr 0x2e880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e880, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e880, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e880, paddr 0xf8100880, rdata 0xb515
(3513620) [NEMU] pc = 0x2e880 inst b515
[NEMU] ptw: level 2, vaddr 0x2e6a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a4, paddr 0xf81006a4, rdata 0x6739
(3513620) [NEMU] pc = 0x2e6a4 inst 6739
[NEMU] ptw: level 2, vaddr 0x2e6a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a6, paddr 0xf81006a6, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e6a6 inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a8, paddr 0xf81006a8, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x2e6aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6aa, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6aa, paddr 0xf81006aa, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a8 inst 1c071063
[NEMU] ptw: level 2, vaddr 0x2e6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ac, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ac, paddr 0xf81006ac, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x2e6ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ae, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ae, paddr 0xf81006ae, rdata 0xff7
(3513620) [NEMU] pc = 0x2e6ac inst ff7f713
[NEMU] ptw: level 2, vaddr 0x2e6b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b0, paddr 0xf81006b0, rdata 0x46ad
(3513620) [NEMU] pc = 0x2e6b0 inst 46ad
[NEMU] ptw: level 2, vaddr 0x2e6b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b2, paddr 0xf81006b2, rdata 0x863
[NEMU] ptw: level 2, vaddr 0x2e6b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b4, paddr 0xf81006b4, rdata 0x1cd7
(3513620) [NEMU] pc = 0x2e6b2 inst 1cd70863
[NEMU] ptw: level 2, vaddr 0x2e6b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b6, paddr 0xf81006b6, rdata 0xee63
[NEMU] ptw: level 2, vaddr 0x2e6b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b8, paddr 0xf81006b8, rdata 0x14e6
(3513620) [NEMU] pc = 0x2e6b6 inst 14e6ee63
[NEMU] ptw: level 2, vaddr 0x2e6ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ba, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ba, paddr 0xf81006ba, rdata 0xf63
[NEMU] ptw: level 2, vaddr 0x2e6bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6bc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6bc, paddr 0xf81006bc, rdata 0xfe07
(3513620) [NEMU] pc = 0x2e6ba inst fe070f63
[NEMU] ptw: level 2, vaddr 0x2e6be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6be, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6be, paddr 0xf81006be, rdata 0x46a9
(3513620) [NEMU] pc = 0x2e6be inst 46a9
[NEMU] ptw: level 2, vaddr 0x2e6c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c0, paddr 0xf81006c0, rdata 0x1463
[NEMU] ptw: level 2, vaddr 0x2e6c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c2, paddr 0xf81006c2, rdata 0x16d7
(3513620) [NEMU] pc = 0x2e6c0 inst 16d71463
[NEMU] ptw: level 2, vaddr 0x2e828, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e828, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e828, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e828, paddr 0xf8100828, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e82a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82a, paddr 0xf810082a, rdata 0x48f1
(3513620) [NEMU] pc = 0x2e828 inst 48f10737
[NEMU] ptw: level 2, vaddr 0x2e82c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82c, paddr 0xf810082c, rdata 0x177d
(3513620) [NEMU] pc = 0x2e82c inst 177d
[NEMU] ptw: level 2, vaddr 0x2e82e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82e, paddr 0xf810082e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e82e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e830, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e830, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e830, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e830, paddr 0xf8100830, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e832, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e832, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e832, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e832, paddr 0xf8100832, rdata 0xec
(3513620) [NEMU] pc = 0x2e830 inst ec2623
[NEMU] ptw: level 2, vaddr 0x10224cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10224cc, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10224cc, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x10224cc, paddr 0x80f604cc, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x2e834, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e834, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e834, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e834, paddr 0xf8100834, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x2e836, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e836, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e836, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e836, paddr 0xf8100836, rdata 0x4957
(3513620) [NEMU] pc = 0x2e834 inst 4957d793
[NEMU] ptw: level 2, vaddr 0x2e838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e838, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e838, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e838, paddr 0xf8100838, rdata 0x8063
[NEMU] ptw: level 2, vaddr 0x2e83a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e83a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e83a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e83a, paddr 0xf810083a, rdata 0xe807
(3513620) [NEMU] pc = 0x2e838 inst e8078063
[NEMU] ptw: level 2, vaddr 0x2deb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deb8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deb8, paddr 0xf811deb8, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2deba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deba, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deba, paddr 0xf811deba, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2deb8 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x86
[NEMU] ptw: level 2, vaddr 0x2debc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debc, paddr 0xf811debc, rdata 0xc7e3
[NEMU] ptw: level 2, vaddr 0x2debe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debe, paddr 0xf811debe, rdata 0xecf4
(3513620) [NEMU] pc = 0x2debc inst ecf4c7e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x85
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8858, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8858, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8858, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8858, paddr 0xeca94858, rdata 0x21
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8858, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8858, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8858, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8858, paddr 0xeca94858, rdata 0x21
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9f8, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9f8, paddr 0xf802c9f8, rdata 0x2e31c
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2e31c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e31c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e31c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e31c, paddr 0xf810031c, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x2e31e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e31e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e31e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e31e, paddr 0xf810031e, rdata 0xff86
(3513620) [NEMU] pc = 0x2e31c inst ff86b703
[NEMU] ptw: level 2, vaddr 0x96c8850, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8850, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8850, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8850, paddr 0xeca94850, rdata 0x74f690
[NEMU] ptw: level 2, vaddr 0x2e320, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e320, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e320, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e320, paddr 0xf8100320, rdata 0x37f9
(3513620) [NEMU] pc = 0x2e320 inst 37f9
[NEMU] ptw: level 2, vaddr 0x2e322, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e322, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e322, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e322, paddr 0xf8100322, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2e324, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e324, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e324, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e324, paddr 0xf8100324, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2e322 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x84
[NEMU] ptw: level 2, vaddr 0x2e326, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e326, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e326, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e326, paddr 0xf8100326, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x2e328, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e328, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e328, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e328, paddr 0xf8100328, rdata 0xcce1
(3513620) [NEMU] pc = 0x2e326 inst cce1b823
[NEMU] ptw: level 2, vaddr 0x171e28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171e28, paddr 0x81725e28, len 8, data 0x74f690
[NEMU] ptw: level 2, vaddr 0x2e32a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32a, paddr 0xf810032a, rdata 0xc319
(3513620) [NEMU] pc = 0x2e32a inst c319
[NEMU] ptw: level 2, vaddr 0x2e32c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32c, paddr 0xf810032c, rdata 0x6318
(3513620) [NEMU] pc = 0x2e32c inst 6318
[NEMU] ptw: level 2, vaddr 0x74f690, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f690, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f690, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f690, paddr 0x8148d690, rdata 0x751c60
[NEMU] ptw: level 2, vaddr 0x2e32e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32e, paddr 0xf810032e, rdata 0x6318
(3513620) [NEMU] pc = 0x2e32e inst 6318
[NEMU] ptw: level 2, vaddr 0x751c60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x751c60, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x751c60, pg_base 0x8028b000, p_pte 0x8028ba88, pte.val 0x20523cd7
[NEMU] mmu_read: vaddr 0x751c60, paddr 0x8148fc60, rdata 0x756e40
[NEMU] ptw: level 2, vaddr 0x2e330, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e330, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e330, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e330, paddr 0xf8100330, rdata 0xbc23
[NEMU] ptw: level 2, vaddr 0x2e332, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e332, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e332, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e332, paddr 0xf8100332, rdata 0xbee1
(3513620) [NEMU] pc = 0x2e330 inst bee1bc23
[NEMU] ptw: level 2, vaddr 0x171d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d50, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d50, paddr 0x81725d50, len 8, data 0x756e40
[NEMU] ptw: level 2, vaddr 0x2e334, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e334, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e334, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e334, paddr 0xf8100334, rdata 0xcbe3
[NEMU] ptw: level 2, vaddr 0x2e336, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e336, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e336, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e336, paddr 0xf8100336, rdata 0xa4f4
(3513620) [NEMU] pc = 0x2e334 inst a4f4cbe3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x83
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8848, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8848, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8848, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8848, paddr 0xeca94848, rdata 0xf
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8848, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8848, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8848, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8848, paddr 0xeca94848, rdata 0xf
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9b0, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9b0, paddr 0xf802c9b0, rdata 0x2df5c
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2df5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df5c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df5c, paddr 0xf811df5c, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2df5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df5e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df5e, paddr 0xf811df5e, rdata 0xffe7
(3513620) [NEMU] pc = 0x2df5c inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2df60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df60, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df60, paddr 0xf811df60, rdata 0x87ba
(3513620) [NEMU] pc = 0x2df60 inst 87ba
[NEMU] ptw: level 2, vaddr 0x2df62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df62, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df62, paddr 0xf811df62, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2df64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df64, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df64, paddr 0xf811df64, rdata 0x20c7
(3513620) [NEMU] pc = 0x2df62 inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2df66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df66, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df66, paddr 0xf811df66, rdata 0x6308
(3513620) [NEMU] pc = 0x2df66 inst 6308
[NEMU] ptw: level 2, vaddr 0x96c8840, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8840, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8840, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8840, paddr 0xeca94840, rdata 0x1022500
[NEMU] ptw: level 2, vaddr 0x2df68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df68, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df68, paddr 0xf811df68, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2df6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df6a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df6a, paddr 0xf811df6a, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2df68 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x82
[NEMU] ptw: level 2, vaddr 0x2df6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df6c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df6c, paddr 0xf811df6c, rdata 0xe0ef
[NEMU] ptw: level 2, vaddr 0x2df6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df6e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df6e, paddr 0xf811df6e, rdata 0xd99e
(3513620) [NEMU] pc = 0x2df6c inst d99ee0ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x1022508, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022508, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022508, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022508, paddr 0x80f60508, rdata 0x3
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x1022508, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022508, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022508, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x1022508, paddr 0x80f60508, len 4, data 0x2
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2df70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df70, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df70, paddr 0xf811df70, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2df72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df72, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df72, paddr 0xf811df72, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2df70 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x82
[NEMU] ptw: level 2, vaddr 0x2df74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df74, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df74, paddr 0xf811df74, rdata 0xcbe3
[NEMU] ptw: level 2, vaddr 0x2df76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2df76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2df76, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2df76, paddr 0xf811df76, rdata 0xe0f4
(3513620) [NEMU] pc = 0x2df74 inst e0f4cbe3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x81
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8838, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8838, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8838, paddr 0xeca94838, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8838, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8838, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8838, paddr 0xeca94838, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b984, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b984, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b984, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b984, paddr 0xf802c984, rdata 0x2dde0
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dde0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde0, paddr 0xf811dde0, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dde2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde2, paddr 0xf811dde2, rdata 0xffd7
(3513620) [NEMU] pc = 0x2dde0 inst ffd7871b
[NEMU] ptw: level 2, vaddr 0x2dde4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde4, paddr 0xf811dde4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dde6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde6, paddr 0xf811dde6, rdata 0xd8e1
(3513620) [NEMU] pc = 0x2dde4 inst d8e1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7f
[NEMU] ptw: level 2, vaddr 0x2dde8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde8, paddr 0xf811dde8, rdata 0x37f9
(3513620) [NEMU] pc = 0x2dde8 inst 37f9
[NEMU] ptw: level 2, vaddr 0x2ddea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddea, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddea, paddr 0xf811ddea, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x2ddec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddec, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddec, paddr 0xf811ddec, rdata 0x20c7
(3513620) [NEMU] pc = 0x2ddea inst 20c7e7b3
[NEMU] ptw: level 2, vaddr 0x2ddee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddee, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddee, paddr 0xf811ddee, rdata 0x6398
(3513620) [NEMU] pc = 0x2ddee inst 6398
[NEMU] ptw: level 2, vaddr 0x96c8830, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8830, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8830, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8830, paddr 0xeca94830, rdata 0x171b54
[NEMU] ptw: level 2, vaddr 0x2ddf0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf0, paddr 0xf811ddf0, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2ddf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf2, paddr 0xf811ddf2, rdata 0xff87
(3513620) [NEMU] pc = 0x2ddf0 inst ff87a783
[NEMU] ptw: level 2, vaddr 0x96c8828, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8828, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8828, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8828, paddr 0xeca94828, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0x2ddf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf4, paddr 0xf811ddf4, rdata 0xc31c
(3513620) [NEMU] pc = 0x2ddf4 inst c31c
[NEMU] ptw: level 2, vaddr 0x171b54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b54, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b54, paddr 0x81725b54, len 4, data 0x21a0
[NEMU] ptw: level 2, vaddr 0x2ddf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf6, paddr 0xf811ddf6, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2ddf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf8, paddr 0xf811ddf8, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2ddf6 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7f
[NEMU] ptw: level 2, vaddr 0x2ddfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfa, paddr 0xf811ddfa, rdata 0xc8e3
[NEMU] ptw: level 2, vaddr 0x2ddfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfc, paddr 0xf811ddfc, rdata 0xf8f4
(3513620) [NEMU] pc = 0x2ddfa inst f8f4c8e3
[NEMU] ptw: level 2, vaddr 0x2ddfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfe, paddr 0xf811ddfe, rdata 0xb7e1
(3513620) [NEMU] pc = 0x2ddfe inst b7e1
[NEMU] ptw: level 2, vaddr 0x2ddc6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddc6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddc6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddc6, paddr 0xf811ddc6, rdata 0x70a6
(3513620) [NEMU] pc = 0x2ddc6 inst 70a6
[NEMU] ptw: level 2, vaddr 0x3fffc35878, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35878, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35878, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35878, paddr 0x816fe878, rdata 0x65d46
[NEMU] ptw: level 2, vaddr 0x2ddc8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddc8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddc8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddc8, paddr 0xf811ddc8, rdata 0x7406
(3513620) [NEMU] pc = 0x2ddc8 inst 7406
[NEMU] ptw: level 2, vaddr 0x3fffc35870, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35870, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35870, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35870, paddr 0x816fe870, rdata 0x182d20
[NEMU] ptw: level 2, vaddr 0x2ddca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddca, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddca, paddr 0xf811ddca, rdata 0x64e6
(3513620) [NEMU] pc = 0x2ddca inst 64e6
[NEMU] ptw: level 2, vaddr 0x3fffc35868, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35868, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35868, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35868, paddr 0x816fe868, rdata 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x2ddcc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddcc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddcc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddcc, paddr 0xf811ddcc, rdata 0x6946
(3513620) [NEMU] pc = 0x2ddcc inst 6946
[NEMU] ptw: level 2, vaddr 0x3fffc35860, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35860, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35860, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35860, paddr 0x816fe860, rdata 0x2000033d20
[NEMU] ptw: level 2, vaddr 0x2ddce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddce, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddce, paddr 0xf811ddce, rdata 0x69a6
(3513620) [NEMU] pc = 0x2ddce inst 69a6
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35858, paddr 0x816fe858, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x2ddd0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd0, paddr 0xf811ddd0, rdata 0x6a06
(3513620) [NEMU] pc = 0x2ddd0 inst 6a06
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35850, paddr 0x816fe850, rdata 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x2ddd2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd2, paddr 0xf811ddd2, rdata 0x7ae2
(3513620) [NEMU] pc = 0x2ddd2 inst 7ae2
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35848, paddr 0x816fe848, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0x2ddd4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd4, paddr 0xf811ddd4, rdata 0x7b42
(3513620) [NEMU] pc = 0x2ddd4 inst 7b42
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35840, paddr 0x816fe840, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0x2ddd6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd6, paddr 0xf811ddd6, rdata 0x7ba2
(3513620) [NEMU] pc = 0x2ddd6 inst 7ba2
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35838, paddr 0x816fe838, rdata 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x2ddd8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddd8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddd8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddd8, paddr 0xf811ddd8, rdata 0x7c02
(3513620) [NEMU] pc = 0x2ddd8 inst 7c02
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35830, paddr 0x816fe830, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x2ddda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddda, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddda, paddr 0xf811ddda, rdata 0x6ce2
(3513620) [NEMU] pc = 0x2ddda inst 6ce2
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35828, paddr 0x816fe828, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x2dddc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dddc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dddc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dddc, paddr 0xf811dddc, rdata 0x6165
(3513620) [NEMU] pc = 0x2dddc inst 6165
[NEMU] ptw: level 2, vaddr 0x2ddde, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddde, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddde, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddde, paddr 0xf811ddde, rdata 0x8082
(3513620) [NEMU] pc = 0x2ddde inst 8082
[NEMU] ptw: level 2, vaddr 0x65d46, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d46, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d46, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d46, paddr 0xf80ddd46, rdata 0xb709
(3513620) [NEMU] pc = 0x65d46 inst b709
[NEMU] ptw: level 2, vaddr 0x65c48, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c48, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c48, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c48, paddr 0xf80ddc48, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x65c4a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c4a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c4a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c4a, paddr 0xf80ddc4a, rdata 0xab81
(3513620) [NEMU] pc = 0x65c48 inst ab81b703
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0x65c4c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c4c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c4c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c4c, paddr 0xf80ddc4c, rdata 0x4b1c
(3513620) [NEMU] pc = 0x65c4c inst 4b1c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x8
[NEMU] ptw: level 2, vaddr 0x65c4e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c4e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c4e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c4e, paddr 0xf80ddc4e, rdata 0x37fd
(3513620) [NEMU] pc = 0x65c4e inst 37fd
[NEMU] ptw: level 2, vaddr 0x65c50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c50, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c50, paddr 0xf80ddc50, rdata 0xcb1c
(3513620) [NEMU] pc = 0x65c50 inst cb1c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x7
[NEMU] ptw: level 2, vaddr 0x65c52, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c52, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c52, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c52, paddr 0xf80ddc52, rdata 0x4783
[NEMU] ptw: level 2, vaddr 0x65c54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c54, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c54, paddr 0xf80ddc54, rdata 0x684
(3513620) [NEMU] pc = 0x65c52 inst 6844783
[NEMU] ptw: level 2, vaddr 0x182d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d88, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d88, paddr 0x816ffd88, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x65c56, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c56, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c56, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c56, paddr 0xf80ddc56, rdata 0xe3dd
(3513620) [NEMU] pc = 0x65c56 inst e3dd
[NEMU] ptw: level 2, vaddr 0x65cfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cfc, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cfc, paddr 0xf80ddcfc, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x65cfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cfe, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cfe, paddr 0xf80ddcfe, rdata 0xc481
(3513620) [NEMU] pc = 0x65cfc inst c481b783
[NEMU] ptw: level 2, vaddr 0x171da0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171da0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171da0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171da0, paddr 0x81725da0, rdata 0x17c520
[NEMU] ptw: level 2, vaddr 0x65d00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d00, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d00, paddr 0xf80ddd00, rdata 0x639c
(3513620) [NEMU] pc = 0x65d00 inst 639c
[NEMU] ptw: level 2, vaddr 0x17c520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c520, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c520, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_read: vaddr 0x17c520, paddr 0x8170f520, rdata 0x189890
[NEMU] ptw: level 2, vaddr 0x65d02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d02, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d02, paddr 0xf80ddd02, rdata 0x7f9c
(3513620) [NEMU] pc = 0x65d02 inst 7f9c
[NEMU] ptw: level 2, vaddr 0x1898c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1898c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1898c8, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x1898c8, paddr 0x817098c8, rdata 0x189900
[NEMU] ptw: level 2, vaddr 0x65d04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d04, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d04, paddr 0xf80ddd04, rdata 0x7388
(3513620) [NEMU] pc = 0x65d04 inst 7388
[NEMU] ptw: level 2, vaddr 0x189920, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x189920, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x189920, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x189920, paddr 0x81709920, rdata 0xf96f30
[NEMU] ptw: level 2, vaddr 0x65d06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d06, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d06, paddr 0xf80ddd06, rdata 0x60ef
[NEMU] ptw: level 2, vaddr 0x65d08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d08, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d08, paddr 0xf80ddd08, rdata 0xfffb
(3513620) [NEMU] pc = 0x65d06 inst fffb60ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0xf96f38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xf96f38, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xf96f38, pg_base 0x80291000, p_pte 0x80291cb0, pte.val 0x203b50d7
[NEMU] mmu_read: vaddr 0xf96f38, paddr 0x80ed4f38, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0xf96f38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xf96f38, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xf96f38, pg_base 0x80291000, p_pte 0x80291cb0, pte.val 0x203b50d7
[NEMU] mmu_write: vaddr 0xf96f38, paddr 0x80ed4f38, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x65d0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d0a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d0a, paddr 0xf80ddd0a, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x65d0c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d0c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d0c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d0c, paddr 0xf80ddd0c, rdata 0xc481
(3513620) [NEMU] pc = 0x65d0a inst c481b783
[NEMU] ptw: level 2, vaddr 0x171da0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171da0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171da0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171da0, paddr 0x81725da0, rdata 0x17c520
[NEMU] ptw: level 2, vaddr 0x65d0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d0e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d0e, paddr 0xf80ddd0e, rdata 0x6838
(3513620) [NEMU] pc = 0x65d0e inst 6838
[NEMU] ptw: level 2, vaddr 0x182d70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d70, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d70, paddr 0x816ffd70, rdata 0x75d4e0
[NEMU] ptw: level 2, vaddr 0x65d10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d10, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d10, paddr 0xf80ddd10, rdata 0x639c
(3513620) [NEMU] pc = 0x65d10 inst 639c
[NEMU] ptw: level 2, vaddr 0x17c520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c520, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c520, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_read: vaddr 0x17c520, paddr 0x8170f520, rdata 0x189890
[NEMU] ptw: level 2, vaddr 0x65d12, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d12, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d12, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d12, paddr 0xf80ddd12, rdata 0x7f9c
(3513620) [NEMU] pc = 0x65d12 inst 7f9c
[NEMU] ptw: level 2, vaddr 0x1898c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1898c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1898c8, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x1898c8, paddr 0x817098c8, rdata 0x189900
[NEMU] ptw: level 2, vaddr 0x65d14, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d14, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d14, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d14, paddr 0xf80ddd14, rdata 0xf398
(3513620) [NEMU] pc = 0x65d14 inst f398
[NEMU] ptw: level 2, vaddr 0x189920, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x189920, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x189920, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_write: vaddr 0x189920, paddr 0x81709920, len 8, data 0x75d4e0
[NEMU] ptw: level 2, vaddr 0x65d16, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d16, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d16, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d16, paddr 0xf80ddd16, rdata 0x6c28
(3513620) [NEMU] pc = 0x65d16 inst 6c28
[NEMU] ptw: level 2, vaddr 0x182d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d78, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d78, paddr 0x816ffd78, rdata 0xf96f30
[NEMU] ptw: level 2, vaddr 0x65d18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d18, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d18, paddr 0xf80ddd18, rdata 0x611c
(3513620) [NEMU] pc = 0x65d18 inst 611c
[NEMU] ptw: level 2, vaddr 0xf96f30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xf96f30, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xf96f30, pg_base 0x80291000, p_pte 0x80291cb0, pte.val 0x203b50d7
[NEMU] mmu_read: vaddr 0xf96f30, paddr 0x80ed4f30, rdata 0xd8e650
[NEMU] ptw: level 2, vaddr 0x65d1a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d1a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d1a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d1a, paddr 0xf80ddd1a, rdata 0xc703
[NEMU] ptw: level 2, vaddr 0x65d1c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d1c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d1c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d1c, paddr 0xf80ddd1c, rdata 0x487
(3513620) [NEMU] pc = 0x65d1a inst 487c703
[NEMU] ptw: level 2, vaddr 0xd8e698, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e698, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e698, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e698, paddr 0x80ccc698, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x65d1e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d1e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d1e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d1e, paddr 0xf80ddd1e, rdata 0x8b05
(3513620) [NEMU] pc = 0x65d1e inst 8b05
[NEMU] ptw: level 2, vaddr 0x65d20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d20, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d20, paddr 0xf80ddd20, rdata 0xef21
(3513620) [NEMU] pc = 0x65d20 inst ef21
[NEMU] ptw: level 2, vaddr 0x65d22, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d22, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d22, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d22, paddr 0xf80ddd22, rdata 0x6398
(3513620) [NEMU] pc = 0x65d22 inst 6398
[NEMU] ptw: level 2, vaddr 0xd8e650, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e650, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e650, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e650, paddr 0x80ccc650, rdata 0x9d98c58
[NEMU] ptw: level 2, vaddr 0x65d24, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d24, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d24, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d24, paddr 0xf80ddd24, rdata 0x7f90
(3513620) [NEMU] pc = 0x65d24 inst 7f90
[NEMU] ptw: level 2, vaddr 0xd8e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e688, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e688, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e688, paddr 0x80ccc688, rdata 0x9d98c50
[NEMU] ptw: level 2, vaddr 0x65d26, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d26, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d26, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d26, paddr 0xf80ddd26, rdata 0x6b94
(3513620) [NEMU] pc = 0x65d26 inst 6b94
[NEMU] ptw: level 2, vaddr 0xd8e660, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e660, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e660, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e660, paddr 0x80ccc660, rdata 0x134
[NEMU] ptw: level 2, vaddr 0x65d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d28, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d28, paddr 0xf80ddd28, rdata 0x8f11
(3513620) [NEMU] pc = 0x65d28 inst 8f11
[NEMU] ptw: level 2, vaddr 0x65d2a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d2a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d2a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d2a, paddr 0xf80ddd2a, rdata 0x870d
(3513620) [NEMU] pc = 0x65d2a inst 870d
[NEMU] ptw: level 2, vaddr 0x65d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d2c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d2c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d2c, paddr 0xf80ddd2c, rdata 0x9736
(3513620) [NEMU] pc = 0x65d2c inst 9736
[NEMU] ptw: level 2, vaddr 0x65d2e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d2e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d2e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d2e, paddr 0xf80ddd2e, rdata 0xeb98
(3513620) [NEMU] pc = 0x65d2e inst eb98
[NEMU] ptw: level 2, vaddr 0xd8e660, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e660, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e660, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_write: vaddr 0xd8e660, paddr 0x80ccc660, len 8, data 0x135
[NEMU] ptw: level 2, vaddr 0x65d30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d30, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d30, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d30, paddr 0xf80ddd30, rdata 0x6c3c
(3513620) [NEMU] pc = 0x65d30 inst 6c3c
[NEMU] ptw: level 2, vaddr 0x182d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d78, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d78, paddr 0x816ffd78, rdata 0xf96f30
[NEMU] ptw: level 2, vaddr 0x65d32, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d32, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d32, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d32, paddr 0xf80ddd32, rdata 0x639c
(3513620) [NEMU] pc = 0x65d32 inst 639c
[NEMU] ptw: level 2, vaddr 0xf96f30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xf96f30, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xf96f30, pg_base 0x80291000, p_pte 0x80291cb0, pte.val 0x203b50d7
[NEMU] mmu_read: vaddr 0xf96f30, paddr 0x80ed4f30, rdata 0xd8e650
[NEMU] ptw: level 2, vaddr 0x65d34, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d34, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d34, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d34, paddr 0xf80ddd34, rdata 0x7f98
(3513620) [NEMU] pc = 0x65d34 inst 7f98
[NEMU] ptw: level 2, vaddr 0xd8e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e688, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e688, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_read: vaddr 0xd8e688, paddr 0x80ccc688, rdata 0x9d98c50
[NEMU] ptw: level 2, vaddr 0x65d36, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d36, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d36, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d36, paddr 0xf80ddd36, rdata 0xe398
(3513620) [NEMU] pc = 0x65d36 inst e398
[NEMU] ptw: level 2, vaddr 0xd8e650, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e650, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e650, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_write: vaddr 0xd8e650, paddr 0x80ccc650, len 8, data 0x9d98c50
[NEMU] ptw: level 2, vaddr 0x65d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d38, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d38, paddr 0xf80ddd38, rdata 0x6c3c
(3513620) [NEMU] pc = 0x65d38 inst 6c3c
[NEMU] ptw: level 2, vaddr 0x182d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d78, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d78, paddr 0x816ffd78, rdata 0xf96f30
[NEMU] ptw: level 2, vaddr 0x65d3a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d3a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d3a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d3a, paddr 0xf80ddd3a, rdata 0x577d
(3513620) [NEMU] pc = 0x65d3a inst 577d
[NEMU] ptw: level 2, vaddr 0x65d3c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d3c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d3c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d3c, paddr 0xf80ddd3c, rdata 0x639c
(3513620) [NEMU] pc = 0x65d3c inst 639c
[NEMU] ptw: level 2, vaddr 0xf96f30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xf96f30, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xf96f30, pg_base 0x80291000, p_pte 0x80291cb0, pte.val 0x203b50d7
[NEMU] mmu_read: vaddr 0xf96f30, paddr 0x80ed4f30, rdata 0xd8e650
[NEMU] ptw: level 2, vaddr 0x65d3e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d3e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d3e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d3e, paddr 0xf80ddd3e, rdata 0xe798
(3513620) [NEMU] pc = 0x65d3e inst e798
[NEMU] ptw: level 2, vaddr 0xd8e658, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd8e658, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xd8e658, pg_base 0x80290000, p_pte 0x80290c70, pte.val 0x203330d7
[NEMU] mmu_write: vaddr 0xd8e658, paddr 0x80ccc658, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x65d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65d40, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65d40, paddr 0xf80ddd40, rdata 0xbf21
(3513620) [NEMU] pc = 0x65d40 inst bf21
[NEMU] ptw: level 2, vaddr 0x65c58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c58, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c58, paddr 0xf80ddc58, rdata 0x7c08
(3513620) [NEMU] pc = 0x65c58 inst 7c08
[NEMU] ptw: level 2, vaddr 0x182d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d58, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d58, paddr 0x816ffd58, rdata 0x1022500
[NEMU] ptw: level 2, vaddr 0x65c5a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c5a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c5a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c5a, paddr 0xf80ddc5a, rdata 0xc509
(3513620) [NEMU] pc = 0x65c5a inst c509
[NEMU] ptw: level 2, vaddr 0x65c5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c5c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c5c, paddr 0xf80ddc5c, rdata 0x6118
(3513620) [NEMU] pc = 0x65c5c inst 6118
[NEMU] ptw: level 2, vaddr 0x1022500, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022500, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022500, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022500, paddr 0x80f60500, rdata 0xecf740
[NEMU] ptw: level 2, vaddr 0x65c5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c5e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c5e, paddr 0xf80ddc5e, rdata 0x703c
(3513620) [NEMU] pc = 0x65c5e inst 703c
[NEMU] ptw: level 2, vaddr 0x182d80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182d80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182d80, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182d80, paddr 0x816ffd80, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x65c60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c60, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c60, paddr 0xf80ddc60, rdata 0xfb3c
(3513620) [NEMU] pc = 0x65c60 inst fb3c
[NEMU] ptw: level 2, vaddr 0xecf7b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xecf7b0, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xecf7b0, pg_base 0x80291000, p_pte 0x80291678, pte.val 0x203834d7
[NEMU] mmu_write: vaddr 0xecf7b0, paddr 0x80e0d7b0, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x65c62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c62, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c62, paddr 0xf80ddc62, rdata 0xcbc1
(3513620) [NEMU] pc = 0x65c62 inst cbc1
[NEMU] ptw: level 2, vaddr 0x65cf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf2, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf2, paddr 0xf80ddcf2, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x65cf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf4, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf4, paddr 0xf80ddcf4, rdata 0xfb31
(3513620) [NEMU] pc = 0x65cf2 inst fb31b823
[NEMU] ptw: level 2, vaddr 0x172108, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172108, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172108, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_write: vaddr 0x172108, paddr 0x81700108, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x65cf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf6, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf6, paddr 0xf80ddcf6, rdata 0x70ef
[NEMU] ptw: level 2, vaddr 0x65cf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cf8, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cf8, paddr 0xf80ddcf8, rdata 0x80eb
(3513620) [NEMU] pc = 0x65cf6 inst 80eb70ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x1022508, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022508, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022508, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_read: vaddr 0x1022508, paddr 0x80f60508, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x1022508, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1022508, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x1022508, pg_base 0x80292000, p_pte 0x80292110, pte.val 0x203d80d7
[NEMU] mmu_write: vaddr 0x1022508, paddr 0x80f60508, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x65cfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65cfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65cfa, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65cfa, paddr 0xf80ddcfa, rdata 0xb7bd
(3513620) [NEMU] pc = 0x65cfa inst b7bd
[NEMU] ptw: level 2, vaddr 0x65c68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c68, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c68, paddr 0xf80ddc68, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x65c6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c6a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c6a, paddr 0xf80ddc6a, rdata 0xfb81
(3513620) [NEMU] pc = 0x65c68 inst fb81a783
[NEMU] ptw: level 2, vaddr 0x172110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172110, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_read: vaddr 0x172110, paddr 0x81700110, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x65c6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c6c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c6c, paddr 0xf80ddc6c, rdata 0x4501
(3513620) [NEMU] pc = 0x65c6c inst 4501
[NEMU] ptw: level 2, vaddr 0x65c6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c6e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c6e, paddr 0xf80ddc6e, rdata 0x5c63
[NEMU] ptw: level 2, vaddr 0x65c70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c70, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c70, paddr 0xf80ddc70, rdata 0xf0
(3513620) [NEMU] pc = 0x65c6e inst f05c63
[NEMU] ptw: level 2, vaddr 0x65c72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c72, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c72, paddr 0xf80ddc72, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x65c74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c74, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c74, paddr 0xf80ddc74, rdata 0x1281
(3513620) [NEMU] pc = 0x65c72 inst 1281b683
[NEMU] ptw: level 2, vaddr 0x172280, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172280, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172280, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_read: vaddr 0x172280, paddr 0x81700280, rdata 0x1bf130
[NEMU] ptw: level 2, vaddr 0x65c76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c76, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c76, paddr 0xf80ddc76, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x65c78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c78, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c78, paddr 0xf80ddc78, rdata 0xfff7
(3513620) [NEMU] pc = 0x65c76 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x65c7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c7a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c7a, paddr 0xf80ddc7a, rdata 0x87ba
(3513620) [NEMU] pc = 0x65c7a inst 87ba
[NEMU] ptw: level 2, vaddr 0x65c7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c7c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c7c, paddr 0xf80ddc7c, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x65c7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c7e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c7e, paddr 0xf80ddc7e, rdata 0x20d7
(3513620) [NEMU] pc = 0x65c7c inst 20d76733
[NEMU] ptw: level 2, vaddr 0x65c80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c80, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c80, paddr 0xf80ddc80, rdata 0x6308
(3513620) [NEMU] pc = 0x65c80 inst 6308
[NEMU] ptw: level 2, vaddr 0x1bf148, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1bf148, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1bf148, pg_base 0x80281000, p_pte 0x80281df8, pte.val 0x205aecd7
[NEMU] mmu_read: vaddr 0x1bf148, paddr 0x816bb148, rdata 0x75c8c0
[NEMU] ptw: level 2, vaddr 0x65c82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c82, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c82, paddr 0xf80ddc82, rdata 0xac23
[NEMU] ptw: level 2, vaddr 0x65c84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c84, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c84, paddr 0xf80ddc84, rdata 0xfaf1
(3513620) [NEMU] pc = 0x65c82 inst faf1ac23
[NEMU] ptw: level 2, vaddr 0x172110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172110, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_write: vaddr 0x172110, paddr 0x81700110, len 4, data 0x3
[NEMU] ptw: level 2, vaddr 0x65c86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c86, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c86, paddr 0xf80ddc86, rdata 0x60e6
(3513620) [NEMU] pc = 0x65c86 inst 60e6
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d8, paddr 0x816fe8d8, rdata 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x65c88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c88, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c88, paddr 0xf80ddc88, rdata 0x6446
(3513620) [NEMU] pc = 0x65c88 inst 6446
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d0, paddr 0x816fe8d0, rdata 0xc
[NEMU] ptw: level 2, vaddr 0x65c8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c8a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c8a, paddr 0xf80ddc8a, rdata 0x64a6
(3513620) [NEMU] pc = 0x65c8a inst 64a6
[NEMU] ptw: level 2, vaddr 0x3fffc358c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358c8, paddr 0x816fe8c8, rdata 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x65c8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c8c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c8c, paddr 0xf80ddc8c, rdata 0x6906
(3513620) [NEMU] pc = 0x65c8c inst 6906
[NEMU] ptw: level 2, vaddr 0x3fffc358c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358c0, paddr 0x816fe8c0, rdata 0x1749b0
[NEMU] ptw: level 2, vaddr 0x65c8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c8e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c8e, paddr 0xf80ddc8e, rdata 0x79e2
(3513620) [NEMU] pc = 0x65c8e inst 79e2
[NEMU] ptw: level 2, vaddr 0x3fffc358b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358b8, paddr 0x816fe8b8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x65c90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c90, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c90, paddr 0xf80ddc90, rdata 0x7a42
(3513620) [NEMU] pc = 0x65c90 inst 7a42
[NEMU] ptw: level 2, vaddr 0x3fffc358b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358b0, paddr 0x816fe8b0, rdata 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x65c92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c92, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c92, paddr 0xf80ddc92, rdata 0x7aa2
(3513620) [NEMU] pc = 0x65c92 inst 7aa2
[NEMU] ptw: level 2, vaddr 0x3fffc358a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358a8, paddr 0x816fe8a8, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0x65c94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c94, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c94, paddr 0xf80ddc94, rdata 0x7b02
(3513620) [NEMU] pc = 0x65c94 inst 7b02
[NEMU] ptw: level 2, vaddr 0x3fffc358a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358a0, paddr 0x816fe8a0, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0x65c96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c96, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c96, paddr 0xf80ddc96, rdata 0x6be2
(3513620) [NEMU] pc = 0x65c96 inst 6be2
[NEMU] ptw: level 2, vaddr 0x3fffc35898, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35898, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35898, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35898, paddr 0x816fe898, rdata 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x65c98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c98, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c98, paddr 0xf80ddc98, rdata 0x6c42
(3513620) [NEMU] pc = 0x65c98 inst 6c42
[NEMU] ptw: level 2, vaddr 0x3fffc35890, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35890, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35890, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35890, paddr 0x816fe890, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x65c9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c9a, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c9a, paddr 0xf80ddc9a, rdata 0x6ca2
(3513620) [NEMU] pc = 0x65c9a inst 6ca2
[NEMU] ptw: level 2, vaddr 0x3fffc35888, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35888, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35888, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35888, paddr 0x816fe888, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x65c9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c9c, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c9c, paddr 0xf80ddc9c, rdata 0x6125
(3513620) [NEMU] pc = 0x65c9c inst 6125
[NEMU] ptw: level 2, vaddr 0x65c9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x65c9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x65c9e, pg_base 0x80281000, p_pte 0x80281328, pte.val 0x3e03745b
[NEMU] mmu_read: vaddr 0x65c9e, paddr 0xf80ddc9e, rdata 0x8082
(3513620) [NEMU] pc = 0x65c9e inst 8082
[NEMU] ptw: level 2, vaddr 0x9d3ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ce, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ce, paddr 0xf809d3ce, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x9d3d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d0, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d0, paddr 0xf809d3d0, rdata 0xc0a1
(3513620) [NEMU] pc = 0x9d3ce inst c0a1b023
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d58, paddr 0x81725d58, len 8, data 0x75c8c0
[NEMU] ptw: level 2, vaddr 0x9d3d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d2, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d2, paddr 0xf809d3d2, rdata 0x87aa
(3513620) [NEMU] pc = 0x9d3d2 inst 87aa
[NEMU] ptw: level 2, vaddr 0x9d3d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d4, paddr 0xf809d3d4, rdata 0xf965
(3513620) [NEMU] pc = 0x9d3d4 inst f965
[NEMU] ptw: level 2, vaddr 0x9d3c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c4, paddr 0xf809d3c4, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x9d3c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c6, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c6, paddr 0xf809d3c6, rdata 0xd081
(3513620) [NEMU] pc = 0x9d3c4 inst d081a703
[NEMU] ptw: level 2, vaddr 0x171e60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e60, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171e60, paddr 0x81725e60, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x9d3c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c8, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c8, paddr 0xf809d3c8, rdata 0xe31d
(3513620) [NEMU] pc = 0x9d3c8 inst e31d
[NEMU] ptw: level 2, vaddr 0x9d3ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ca, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ca, paddr 0xf809d3ca, rdata 0x6b9c
(3513620) [NEMU] pc = 0x9d3ca inst 6b9c
[NEMU] ptw: level 2, vaddr 0x75c8d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x75c8d0, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x75c8d0, pg_base 0x8028b000, p_pte 0x8028bae0, pte.val 0x205268d7
[NEMU] mmu_read: vaddr 0x75c8d0, paddr 0x8149a8d0, rdata 0x5dbfa
[NEMU] ptw: level 2, vaddr 0x9d3cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3cc, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3cc, paddr 0xf809d3cc, rdata 0x9782
(3513620) [NEMU] pc = 0x9d3cc inst 9782
[NEMU] ptw: level 2, vaddr 0x5dbfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dbfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dbfa, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dbfa, paddr 0xf80d5bfa, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x5dbfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dbfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dbfc, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dbfc, paddr 0xf80d5bfc, rdata 0xab81
(3513620) [NEMU] pc = 0x5dbfa inst ab81b703
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0x5dbfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dbfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dbfe, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dbfe, paddr 0xf80d5bfe, rdata 0x715d
(3513620) [NEMU] pc = 0x5dbfe inst 715d
[NEMU] ptw: level 2, vaddr 0x5dc00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc00, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc00, paddr 0xf80d5c00, rdata 0xfc26
(3513620) [NEMU] pc = 0x5dc00 inst fc26
[NEMU] ptw: level 2, vaddr 0x3fffc358c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358c8, paddr 0x816fe8c8, len 8, data 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x5dc02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc02, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc02, paddr 0xf80d5c02, rdata 0xf84a
(3513620) [NEMU] pc = 0x5dc02 inst f84a
[NEMU] ptw: level 2, vaddr 0x3fffc358c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358c0, paddr 0x816fe8c0, len 8, data 0x1749b0
[NEMU] ptw: level 2, vaddr 0x5dc04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc04, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc04, paddr 0xf80d5c04, rdata 0xec56
(3513620) [NEMU] pc = 0x5dc04 inst ec56
[NEMU] ptw: level 2, vaddr 0x3fffc358a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358a8, paddr 0x816fe8a8, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0x5dc06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc06, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc06, paddr 0xf80d5c06, rdata 0xe85a
(3513620) [NEMU] pc = 0x5dc06 inst e85a
[NEMU] ptw: level 2, vaddr 0x3fffc358a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358a0, paddr 0x816fe8a0, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0x5dc08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc08, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc08, paddr 0xf80d5c08, rdata 0xe486
(3513620) [NEMU] pc = 0x5dc08 inst e486
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d8, paddr 0x816fe8d8, len 8, data 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x5dc0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc0a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc0a, paddr 0xf80d5c0a, rdata 0xe0a2
(3513620) [NEMU] pc = 0x5dc0a inst e0a2
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d0, paddr 0x816fe8d0, len 8, data 0xc
[NEMU] ptw: level 2, vaddr 0x5dc0c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc0c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc0c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc0c, paddr 0xf80d5c0c, rdata 0xf44e
(3513620) [NEMU] pc = 0x5dc0c inst f44e
[NEMU] ptw: level 2, vaddr 0x3fffc358b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358b8, paddr 0x816fe8b8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x5dc0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc0e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc0e, paddr 0xf80d5c0e, rdata 0xf052
(3513620) [NEMU] pc = 0x5dc0e inst f052
[NEMU] ptw: level 2, vaddr 0x3fffc358b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358b0, paddr 0x816fe8b0, len 8, data 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x5dc10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc10, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc10, paddr 0xf80d5c10, rdata 0xe45e
(3513620) [NEMU] pc = 0x5dc10 inst e45e
[NEMU] ptw: level 2, vaddr 0x3fffc35898, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35898, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35898, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35898, paddr 0x816fe898, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x5dc12, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc12, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc12, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc12, paddr 0xf80d5c12, rdata 0x4b1c
(3513620) [NEMU] pc = 0x5dc12 inst 4b1c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x7
[NEMU] ptw: level 2, vaddr 0x5dc14, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc14, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc14, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc14, paddr 0xf80d5c14, rdata 0x6718
(3513620) [NEMU] pc = 0x5dc14 inst 6718
[NEMU] ptw: level 2, vaddr 0x181458, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181458, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181458, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181458, paddr 0x8170d458, rdata 0x1828a0
[NEMU] ptw: level 2, vaddr 0x5dc16, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc16, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc16, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc16, paddr 0xf80d5c16, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x5dc18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc18, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc18, paddr 0xf80d5c18, rdata 0x20f7
(3513620) [NEMU] pc = 0x5dc16 inst 20f7e7b3
[NEMU] ptw: level 2, vaddr 0x5dc1a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc1a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc1a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc1a, paddr 0xf80d5c1a, rdata 0x792
(3513620) [NEMU] pc = 0x5dc1a inst 792
[NEMU] ptw: level 2, vaddr 0x5dc1c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc1c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc1c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc1c, paddr 0xf80d5c1c, rdata 0x97ba
(3513620) [NEMU] pc = 0x5dc1c inst 97ba
[NEMU] ptw: level 2, vaddr 0x5dc1e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc1e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc1e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc1e, paddr 0xf80d5c1e, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x5dc20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc20, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc20, paddr 0xf80d5c20, rdata 0xc281
(3513620) [NEMU] pc = 0x5dc1e inst c281b603
[NEMU] ptw: level 2, vaddr 0x171d80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d80, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d80, paddr 0x81725d80, rdata 0x2000023010
[NEMU] ptw: level 2, vaddr 0x5dc22, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc22, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc22, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc22, paddr 0xf80d5c22, rdata 0x479c
(3513620) [NEMU] pc = 0x5dc22 inst 479c
[NEMU] ptw: level 2, vaddr 0x182c98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c98, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c98, paddr 0x816ffc98, rdata 0x21a1
[NEMU] ptw: level 2, vaddr 0x5dc24, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc24, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc24, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc24, paddr 0xf80d5c24, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x5dc26, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc26, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc26, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc26, paddr 0xf80d5c26, rdata 0xc001
(3513620) [NEMU] pc = 0x5dc24 inst c001b683
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d58, paddr 0x81725d58, rdata 0x75c8c0
[NEMU] ptw: level 2, vaddr 0x5dc28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc28, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc28, paddr 0xf80d5c28, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x5dc2a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc2a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc2a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc2a, paddr 0xf80d5c2a, rdata 0x20c7
(3513620) [NEMU] pc = 0x5dc28 inst 20c7e7b3
[NEMU] ptw: level 2, vaddr 0x5dc2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc2c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc2c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc2c, paddr 0xf80d5c2c, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x5dc2e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc2e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc2e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc2e, paddr 0xf80d5c2e, rdata 0x9c81
(3513620) [NEMU] pc = 0x5dc2c inst 9c81a703
[NEMU] ptw: level 2, vaddr 0x171b20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b20, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171b20, paddr 0x81725b20, rdata 0x21a2
[NEMU] ptw: level 2, vaddr 0x5dc30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc30, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc30, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc30, paddr 0xf80d5c30, rdata 0xa903
[NEMU] ptw: level 2, vaddr 0x5dc32, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc32, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc32, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc32, paddr 0xf80d5c32, rdata 0x9fc1
(3513620) [NEMU] pc = 0x5dc30 inst 9fc1a903
[NEMU] ptw: level 2, vaddr 0x171b54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b54, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171b54, paddr 0x81725b54, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0x5dc34, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc34, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc34, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc34, paddr 0xf80d5c34, rdata 0x8823
[NEMU] ptw: level 2, vaddr 0x5dc36, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc36, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc36, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc36, paddr 0xf80d5c36, rdata 0xac01
(3513620) [NEMU] pc = 0x5dc34 inst ac018823
[NEMU] ptw: level 2, vaddr 0x171c28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171c28, paddr 0x81725c28, len 1, data 0x0
[NEMU] ptw: level 2, vaddr 0x5dc38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc38, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc38, paddr 0xf80d5c38, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x5dc3a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc3a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc3a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc3a, paddr 0xf80d5c3a, rdata 0x9cd1
(3513620) [NEMU] pc = 0x5dc38 inst 9cd1b823
[NEMU] ptw: level 2, vaddr 0x171b28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b28, paddr 0x81725b28, len 8, data 0x75c8c0
[NEMU] ptw: level 2, vaddr 0x5dc3c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc3c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc3c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc3c, paddr 0xf80d5c3c, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x5dc3e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc3e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc3e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc3e, paddr 0xf80d5c3e, rdata 0xc2f1
(3513620) [NEMU] pc = 0x5dc3c inst c2f1b823
[NEMU] ptw: level 2, vaddr 0x171d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d88, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d88, paddr 0x81725d88, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x5dc40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc40, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc40, paddr 0xf80d5c40, rdata 0x4e63
[NEMU] ptw: level 2, vaddr 0x5dc42, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc42, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc42, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc42, paddr 0xf80d5c42, rdata 0xe9
(3513620) [NEMU] pc = 0x5dc40 inst e94e63
[NEMU] ptw: level 2, vaddr 0x5dc5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc5c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc5c, paddr 0xf80d5c5c, rdata 0x8a13
[NEMU] ptw: level 2, vaddr 0x5dc5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc5e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc5e, paddr 0xf80d5c5e, rdata 0x4101
(3513620) [NEMU] pc = 0x5dc5c inst 41018a13
[NEMU] ptw: level 2, vaddr 0x5dc60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc60, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc60, paddr 0xf80d5c60, rdata 0xbb7
[NEMU] ptw: level 2, vaddr 0x5dc62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc62, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc62, paddr 0xf80d5c62, rdata 0x40
(3513620) [NEMU] pc = 0x5dc60 inst 400bb7
[NEMU] ptw: level 2, vaddr 0x5dc64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc64, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc64, paddr 0xf80d5c64, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x5dc66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc66, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc66, paddr 0xf80d5c66, rdata 0xbd01
(3513620) [NEMU] pc = 0x5dc64 inst bd01b783
[NEMU] ptw: level 2, vaddr 0x171d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d28, paddr 0x81725d28, rdata 0x1e08210
[NEMU] ptw: level 2, vaddr 0x5dc68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc68, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc68, paddr 0xf80d5c68, rdata 0x69b
[NEMU] ptw: level 2, vaddr 0x5dc6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc6a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc6a, paddr 0xf80d5c6a, rdata 0xfff7
(3513620) [NEMU] pc = 0x5dc68 inst fff7069b
[NEMU] ptw: level 2, vaddr 0x5dc6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc6c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc6c, paddr 0xf80d5c6c, rdata 0xa423
[NEMU] ptw: level 2, vaddr 0x5dc6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc6e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc6e, paddr 0xf80d5c6e, rdata 0x9cd1
(3513620) [NEMU] pc = 0x5dc6c inst 9cd1a423
[NEMU] ptw: level 2, vaddr 0x171b20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b20, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b20, paddr 0x81725b20, len 4, data 0x21a1
[NEMU] ptw: level 2, vaddr 0x5dc70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc70, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc70, paddr 0xf80d5c70, rdata 0x67b3
[NEMU] ptw: level 2, vaddr 0x5dc72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc72, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc72, paddr 0xf80d5c72, rdata 0x20f7
(3513620) [NEMU] pc = 0x5dc70 inst 20f767b3
[NEMU] ptw: level 2, vaddr 0x5dc74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc74, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc74, paddr 0xf80d5c74, rdata 0x6380
(3513620) [NEMU] pc = 0x5dc74 inst 6380
[NEMU] ptw: level 2, vaddr 0x1e18f20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1e18f20, pg_base 0x8028a000, p_pte 0x8028a078, pte.val 0x200a6401
[NEMU] ptw: level 0, vaddr 0x1e18f20, pg_base 0x80299000, p_pte 0x802990c0, pte.val 0x3d07b8d7
[NEMU] mmu_read: vaddr 0x1e18f20, paddr 0xf41eef20, rdata 0x2726950
[NEMU] ptw: level 2, vaddr 0x5dc76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc76, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc76, paddr 0xf80d5c76, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x5dc78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc78, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc78, paddr 0xf80d5c78, rdata 0x7
(3513620) [NEMU] pc = 0x5dc76 inst 7b023
[NEMU] ptw: level 2, vaddr 0x1e18f20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1e18f20, pg_base 0x8028a000, p_pte 0x8028a078, pte.val 0x200a6401
[NEMU] ptw: level 0, vaddr 0x1e18f20, pg_base 0x80299000, p_pte 0x802990c0, pte.val 0x3d07b8d7
[NEMU] mmu_write: vaddr 0x1e18f20, paddr 0xf41eef20, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x5dc7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc7a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc7a, paddr 0xf80d5c7a, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x5dc7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc7c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc7c, paddr 0xf80d5c7c, rdata 0x6
(3513620) [NEMU] pc = 0x5dc7a inst 6871b
[NEMU] ptw: level 2, vaddr 0x5dc7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc7e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc7e, paddr 0xf80d5c7e, rdata 0xc059
(3513620) [NEMU] pc = 0x5dc7e inst c059
[NEMU] ptw: level 2, vaddr 0x5dc80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc80, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc80, paddr 0xf80d5c80, rdata 0x263
[NEMU] ptw: level 2, vaddr 0x5dc82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc82, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc82, paddr 0xf80d5c82, rdata 0x944
(3513620) [NEMU] pc = 0x5dc80 inst 9440263
[NEMU] ptw: level 2, vaddr 0x5dc84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc84, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc84, paddr 0xf80d5c84, rdata 0x445c
(3513620) [NEMU] pc = 0x5dc84 inst 445c
[NEMU] ptw: level 2, vaddr 0x272695c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x272695c, pg_base 0x8028a000, p_pte 0x8028a098, pte.val 0x200abc01
[NEMU] ptw: level 0, vaddr 0x272695c, pg_base 0x802af000, p_pte 0x802af930, pte.val 0x3ced50d7
[NEMU] mmu_read: vaddr 0x272695c, paddr 0xf3b5495c, rdata 0x4040804
[NEMU] ptw: level 2, vaddr 0x5dc86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc86, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc86, paddr 0xf80d5c86, rdata 0x4414
(3513620) [NEMU] pc = 0x5dc86 inst 4414
[NEMU] ptw: level 2, vaddr 0x2726958, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2726958, pg_base 0x8028a000, p_pte 0x8028a098, pte.val 0x200abc01
[NEMU] ptw: level 0, vaddr 0x2726958, pg_base 0x802af000, p_pte 0x802af930, pte.val 0x3ced50d7
[NEMU] mmu_read: vaddr 0x2726958, paddr 0xf3b54958, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x5dc88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc88, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc88, paddr 0xf80d5c88, rdata 0x9613
[NEMU] ptw: level 2, vaddr 0x5dc8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc8a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc8a, paddr 0xf80d5c8a, rdata 0x48b7
(3513620) [NEMU] pc = 0x5dc88 inst 48b79613
[NEMU] ptw: level 2, vaddr 0x5dc8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc8c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc8c, paddr 0xf80d5c8c, rdata 0xc450
(3513620) [NEMU] pc = 0x5dc8c inst c450
[NEMU] ptw: level 2, vaddr 0x272695c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x272695c, pg_base 0x8028a000, p_pte 0x8028a098, pte.val 0x200abc01
[NEMU] ptw: level 0, vaddr 0x272695c, pg_base 0x802af000, p_pte 0x802af930, pte.val 0x3ced50d7
[NEMU] mmu_write: vaddr 0x272695c, paddr 0xf3b5495c, len 4, data 0x4040004
[NEMU] ptw: level 2, vaddr 0x5dc8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc8e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc8e, paddr 0xf80d5c8e, rdata 0xe2c1
(3513620) [NEMU] pc = 0x5dc8e inst e2c1
[NEMU] ptw: level 2, vaddr 0x5dd0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd0e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd0e, paddr 0xf80d5d0e, rdata 0x861b
[NEMU] ptw: level 2, vaddr 0x5dd10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd10, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd10, paddr 0xf80d5d10, rdata 0xfff6
(3513620) [NEMU] pc = 0x5dd0e inst fff6861b
[NEMU] ptw: level 2, vaddr 0x5dd12, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd12, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd12, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd12, paddr 0xf80d5d12, rdata 0xc410
(3513620) [NEMU] pc = 0x5dd12 inst c410
[NEMU] ptw: level 2, vaddr 0x2726958, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2726958, pg_base 0x8028a000, p_pte 0x8028a098, pte.val 0x200abc01
[NEMU] ptw: level 0, vaddr 0x2726958, pg_base 0x802af000, p_pte 0x802af930, pte.val 0x3ced50d7
[NEMU] mmu_write: vaddr 0x2726958, paddr 0xf3b54958, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x5dd14, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd14, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd14, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd14, paddr 0xf80d5d14, rdata 0xfa65
(3513620) [NEMU] pc = 0x5dd14 inst fa65
[NEMU] ptw: level 2, vaddr 0x5dd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd04, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd04, paddr 0xf80d5d04, rdata 0x40e3
[NEMU] ptw: level 2, vaddr 0x5dd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd06, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd06, paddr 0xf80d5d06, rdata 0xf6e9
(3513620) [NEMU] pc = 0x5dd04 inst f6e940e3
[NEMU] ptw: level 2, vaddr 0x5dc64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc64, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc64, paddr 0xf80d5c64, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x5dc66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc66, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc66, paddr 0xf80d5c66, rdata 0xbd01
(3513620) [NEMU] pc = 0x5dc64 inst bd01b783
[NEMU] ptw: level 2, vaddr 0x171d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d28, paddr 0x81725d28, rdata 0x1e08210
[NEMU] ptw: level 2, vaddr 0x5dc68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc68, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc68, paddr 0xf80d5c68, rdata 0x69b
[NEMU] ptw: level 2, vaddr 0x5dc6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc6a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc6a, paddr 0xf80d5c6a, rdata 0xfff7
(3513620) [NEMU] pc = 0x5dc68 inst fff7069b
[NEMU] ptw: level 2, vaddr 0x5dc6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc6c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc6c, paddr 0xf80d5c6c, rdata 0xa423
[NEMU] ptw: level 2, vaddr 0x5dc6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc6e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc6e, paddr 0xf80d5c6e, rdata 0x9cd1
(3513620) [NEMU] pc = 0x5dc6c inst 9cd1a423
[NEMU] ptw: level 2, vaddr 0x171b20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b20, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b20, paddr 0x81725b20, len 4, data 0x21a0
[NEMU] ptw: level 2, vaddr 0x5dc70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc70, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc70, paddr 0xf80d5c70, rdata 0x67b3
[NEMU] ptw: level 2, vaddr 0x5dc72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc72, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc72, paddr 0xf80d5c72, rdata 0x20f7
(3513620) [NEMU] pc = 0x5dc70 inst 20f767b3
[NEMU] ptw: level 2, vaddr 0x5dc74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc74, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc74, paddr 0xf80d5c74, rdata 0x6380
(3513620) [NEMU] pc = 0x5dc74 inst 6380
[NEMU] ptw: level 2, vaddr 0x1e18f18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1e18f18, pg_base 0x8028a000, p_pte 0x8028a078, pte.val 0x200a6401
[NEMU] ptw: level 0, vaddr 0x1e18f18, pg_base 0x80299000, p_pte 0x802990c0, pte.val 0x3d07b8d7
[NEMU] mmu_read: vaddr 0x1e18f18, paddr 0xf41eef18, rdata 0x7330280
[NEMU] ptw: level 2, vaddr 0x5dc76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc76, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc76, paddr 0xf80d5c76, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x5dc78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc78, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc78, paddr 0xf80d5c78, rdata 0x7
(3513620) [NEMU] pc = 0x5dc76 inst 7b023
[NEMU] ptw: level 2, vaddr 0x1e18f18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1e18f18, pg_base 0x8028a000, p_pte 0x8028a078, pte.val 0x200a6401
[NEMU] ptw: level 0, vaddr 0x1e18f18, pg_base 0x80299000, p_pte 0x802990c0, pte.val 0x3d07b8d7
[NEMU] mmu_write: vaddr 0x1e18f18, paddr 0xf41eef18, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x5dc7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc7a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc7a, paddr 0xf80d5c7a, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x5dc7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc7c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc7c, paddr 0xf80d5c7c, rdata 0x6
(3513620) [NEMU] pc = 0x5dc7a inst 6871b
[NEMU] ptw: level 2, vaddr 0x5dc7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc7e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc7e, paddr 0xf80d5c7e, rdata 0xc059
(3513620) [NEMU] pc = 0x5dc7e inst c059
[NEMU] ptw: level 2, vaddr 0x5dc80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc80, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc80, paddr 0xf80d5c80, rdata 0x263
[NEMU] ptw: level 2, vaddr 0x5dc82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc82, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc82, paddr 0xf80d5c82, rdata 0x944
(3513620) [NEMU] pc = 0x5dc80 inst 9440263
[NEMU] ptw: level 2, vaddr 0x5dc84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc84, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc84, paddr 0xf80d5c84, rdata 0x445c
(3513620) [NEMU] pc = 0x5dc84 inst 445c
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x733028c, paddr 0xeef2028c, rdata 0x7070806
[NEMU] ptw: level 2, vaddr 0x5dc86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc86, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc86, paddr 0xf80d5c86, rdata 0x4414
(3513620) [NEMU] pc = 0x5dc86 inst 4414
[NEMU] ptw: level 2, vaddr 0x7330288, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x7330288, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x7330288, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x7330288, paddr 0xeef20288, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x5dc88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc88, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc88, paddr 0xf80d5c88, rdata 0x9613
[NEMU] ptw: level 2, vaddr 0x5dc8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc8a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc8a, paddr 0xf80d5c8a, rdata 0x48b7
(3513620) [NEMU] pc = 0x5dc88 inst 48b79613
[NEMU] ptw: level 2, vaddr 0x5dc8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc8c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc8c, paddr 0xf80d5c8c, rdata 0xc450
(3513620) [NEMU] pc = 0x5dc8c inst c450
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_write: vaddr 0x733028c, paddr 0xeef2028c, len 4, data 0x7070006
[NEMU] ptw: level 2, vaddr 0x5dc8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc8e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc8e, paddr 0xf80d5c8e, rdata 0xe2c1
(3513620) [NEMU] pc = 0x5dc8e inst e2c1
[NEMU] ptw: level 2, vaddr 0x5dd0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd0e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd0e, paddr 0xf80d5d0e, rdata 0x861b
[NEMU] ptw: level 2, vaddr 0x5dd10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd10, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd10, paddr 0xf80d5d10, rdata 0xfff6
(3513620) [NEMU] pc = 0x5dd0e inst fff6861b
[NEMU] ptw: level 2, vaddr 0x5dd12, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd12, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd12, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd12, paddr 0xf80d5d12, rdata 0xc410
(3513620) [NEMU] pc = 0x5dd12 inst c410
[NEMU] ptw: level 2, vaddr 0x7330288, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x7330288, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x7330288, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_write: vaddr 0x7330288, paddr 0xeef20288, len 4, data 0x0
[NEMU] ptw: level 2, vaddr 0x5dd14, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd14, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd14, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd14, paddr 0xf80d5d14, rdata 0xfa65
(3513620) [NEMU] pc = 0x5dd14 inst fa65
[NEMU] ptw: level 2, vaddr 0x5dd16, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd16, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd16, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd16, paddr 0xf80d5d16, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x5dd18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd18, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd18, paddr 0xf80d5d18, rdata 0x4977
(3513620) [NEMU] pc = 0x5dd16 inst 4977d793
[NEMU] ptw: level 2, vaddr 0x5dd1a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd1a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd1a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd1a, paddr 0xf80d5d1a, rdata 0xcf89
(3513620) [NEMU] pc = 0x5dd1a inst cf89
[NEMU] ptw: level 2, vaddr 0x5dd34, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd34, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd34, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd34, paddr 0xf80d5d34, rdata 0x8522
(3513620) [NEMU] pc = 0x5dd34 inst 8522
[NEMU] ptw: level 2, vaddr 0x5dd36, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd36, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd36, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd36, paddr 0xf80d5d36, rdata 0xf0ef
[NEMU] ptw: level 2, vaddr 0x5dd38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd38, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd38, paddr 0xf80d5d38, rdata 0x8b6b
(3513620) [NEMU] pc = 0x5dd36 inst 8b6bf0ef
[NEMU] ptw: level 2, vaddr 0x1cdec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdec, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdec, paddr 0xf812adec, rdata 0x7119
(3513620) [NEMU] pc = 0x1cdec inst 7119
[NEMU] ptw: level 2, vaddr 0x1cdee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdee, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdee, paddr 0xf812adee, rdata 0xf8a2
(3513620) [NEMU] pc = 0x1cdee inst f8a2
[NEMU] ptw: level 2, vaddr 0x3fffc35880, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35880, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35880, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35880, paddr 0x816fe880, len 8, data 0x7330280
[NEMU] ptw: level 2, vaddr 0x1cdf0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf0, paddr 0xf812adf0, rdata 0xfc86
(3513620) [NEMU] pc = 0x1cdf0 inst fc86
[NEMU] ptw: level 2, vaddr 0x3fffc35888, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35888, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35888, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35888, paddr 0x816fe888, len 8, data 0x5dd3a
[NEMU] ptw: level 2, vaddr 0x1cdf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf2, paddr 0xf812adf2, rdata 0xf4a6
(3513620) [NEMU] pc = 0x1cdf2 inst f4a6
[NEMU] ptw: level 2, vaddr 0x3fffc35878, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35878, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35878, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35878, paddr 0x816fe878, len 8, data 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x1cdf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf4, paddr 0xf812adf4, rdata 0xf0ca
(3513620) [NEMU] pc = 0x1cdf4 inst f0ca
[NEMU] ptw: level 2, vaddr 0x3fffc35870, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35870, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35870, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35870, paddr 0x816fe870, len 8, data 0x21a0
[NEMU] ptw: level 2, vaddr 0x1cdf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf6, paddr 0xf812adf6, rdata 0xecce
(3513620) [NEMU] pc = 0x1cdf6 inst ecce
[NEMU] ptw: level 2, vaddr 0x3fffc35868, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35868, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35868, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35868, paddr 0x816fe868, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cdf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf8, paddr 0xf812adf8, rdata 0xe8d2
(3513620) [NEMU] pc = 0x1cdf8 inst e8d2
[NEMU] ptw: level 2, vaddr 0x3fffc35860, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35860, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35860, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35860, paddr 0x816fe860, len 8, data 0x172568
[NEMU] ptw: level 2, vaddr 0x1cdfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdfa, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdfa, paddr 0xf812adfa, rdata 0xe4d6
(3513620) [NEMU] pc = 0x1cdfa inst e4d6
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35858, paddr 0x816fe858, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0x1cdfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdfc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdfc, paddr 0xf812adfc, rdata 0xe0da
(3513620) [NEMU] pc = 0x1cdfc inst e0da
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35850, paddr 0x816fe850, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0x1cdfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdfe, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdfe, paddr 0xf812adfe, rdata 0xfc5e
(3513620) [NEMU] pc = 0x1cdfe inst fc5e
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35848, paddr 0x816fe848, len 8, data 0x400000
[NEMU] ptw: level 2, vaddr 0x1ce00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce00, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce00, paddr 0xf812ae00, rdata 0xf862
(3513620) [NEMU] pc = 0x1ce00 inst f862
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35840, paddr 0x816fe840, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x1ce02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce02, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce02, paddr 0xf812ae02, rdata 0xf466
(3513620) [NEMU] pc = 0x1ce02 inst f466
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35838, paddr 0x816fe838, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0x1ce04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce04, paddr 0xf812ae04, rdata 0xf06a
(3513620) [NEMU] pc = 0x1ce04 inst f06a
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35830, paddr 0x816fe830, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x1ce06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce06, paddr 0xf812ae06, rdata 0xec6e
(3513620) [NEMU] pc = 0x1ce06 inst ec6e
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35828, paddr 0x816fe828, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x1ce08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce08, paddr 0xf812ae08, rdata 0x455c
(3513620) [NEMU] pc = 0x1ce08 inst 455c
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x733028c, paddr 0xeef2028c, rdata 0x7070006
[NEMU] ptw: level 2, vaddr 0x1ce0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce0a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce0a, paddr 0xf812ae0a, rdata 0x842a
(3513620) [NEMU] pc = 0x1ce0a inst 842a
[NEMU] ptw: level 2, vaddr 0x1ce0c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce0c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce0c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce0c, paddr 0xf812ae0c, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1ce0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce0e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce0e, paddr 0xf812ae0e, rdata 0x48c7
(3513620) [NEMU] pc = 0x1ce0c inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x1ce10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce10, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce10, paddr 0xf812ae10, rdata 0xcb3d
(3513620) [NEMU] pc = 0x1ce10 inst cb3d
[NEMU] ptw: level 2, vaddr 0x1ce86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce86, paddr 0xf812ae86, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x1ce88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce88, paddr 0xf812ae88, rdata 0xff7
(3513620) [NEMU] pc = 0x1ce86 inst ff7f713
[NEMU] ptw: level 2, vaddr 0x1ce8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce8a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce8a, paddr 0xf812ae8a, rdata 0x4699
(3513620) [NEMU] pc = 0x1ce8a inst 4699
[NEMU] ptw: level 2, vaddr 0x1ce8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce8c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce8c, paddr 0xf812ae8c, rdata 0xe163
[NEMU] ptw: level 2, vaddr 0x1ce8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce8e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce8e, paddr 0xf812ae8e, rdata 0x2e6
(3513620) [NEMU] pc = 0x1ce8c inst 2e6e163
[NEMU] ptw: level 2, vaddr 0x1ce90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce90, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce90, paddr 0xf812ae90, rdata 0x69b
[NEMU] ptw: level 2, vaddr 0x1ce92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce92, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce92, paddr 0xf812ae92, rdata 0xffd7
(3513620) [NEMU] pc = 0x1ce90 inst ffd7069b
[NEMU] ptw: level 2, vaddr 0x1ce94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce94, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce94, paddr 0xf812ae94, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x1ce96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce96, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce96, paddr 0xf812ae96, rdata 0x6
(3513620) [NEMU] pc = 0x1ce94 inst 6859b
[NEMU] ptw: level 2, vaddr 0x1ce98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce98, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce98, paddr 0xf812ae98, rdata 0x4631
(3513620) [NEMU] pc = 0x1ce98 inst 4631
[NEMU] ptw: level 2, vaddr 0x1ce9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce9a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce9a, paddr 0xf812ae9a, rdata 0x6263
[NEMU] ptw: level 2, vaddr 0x1ce9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce9c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce9c, paddr 0xf812ae9c, rdata 0x6eb6
(3513620) [NEMU] pc = 0x1ce9a inst 6eb66263
[NEMU] ptw: level 2, vaddr 0x1ce9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce9e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce9e, paddr 0xf812ae9e, rdata 0x8737
[NEMU] ptw: level 2, vaddr 0x1cea0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea0, paddr 0xf812aea0, rdata 0x12
(3513620) [NEMU] pc = 0x1ce9e inst 128737
[NEMU] ptw: level 2, vaddr 0x1cea2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea2, paddr 0xf812aea2, rdata 0x713
[NEMU] ptw: level 2, vaddr 0x1cea4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea4, paddr 0xf812aea4, rdata 0x7c07
(3513620) [NEMU] pc = 0x1cea2 inst 7c070713
[NEMU] ptw: level 2, vaddr 0x1cea6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea6, paddr 0xf812aea6, rdata 0xc6bb
[NEMU] ptw: level 2, vaddr 0x1cea8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea8, paddr 0xf812aea8, rdata 0x20e6
(3513620) [NEMU] pc = 0x1cea6 inst 20e6c6bb
[NEMU] ptw: level 2, vaddr 0x1ceaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceaa, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceaa, paddr 0xf812aeaa, rdata 0x4298
(3513620) [NEMU] pc = 0x1ceaa inst 4298
[NEMU] ptw: level 2, vaddr 0x1287cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1287cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1287cc, pg_base 0x80281000, p_pte 0x80281940, pte.val 0x3e00a45b
[NEMU] mmu_read: vaddr 0x1287cc, paddr 0xf80297cc, rdata 0x1ceca
[NEMU] ptw: level 2, vaddr 0x1ceac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceac, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceac, paddr 0xf812aeac, rdata 0x8702
(3513620) [NEMU] pc = 0x1ceac inst 8702
[NEMU] ptw: level 2, vaddr 0x1ceca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceca, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceca, paddr 0xf812aeca, rdata 0x4481
(3513620) [NEMU] pc = 0x1ceca inst 4481
[NEMU] ptw: level 2, vaddr 0x1cecc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cecc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cecc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cecc, paddr 0xf812aecc, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1cece, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cece, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cece, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cece, paddr 0xf812aece, rdata 0x4957
(3513620) [NEMU] pc = 0x1cecc inst 4957d713
[NEMU] ptw: level 2, vaddr 0x1ced0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced0, paddr 0xf812aed0, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x1ced2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced2, paddr 0xf812aed2, rdata 0x3c07
(3513620) [NEMU] pc = 0x1ced0 inst 3c071063
[NEMU] ptw: level 2, vaddr 0x1ced4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced4, paddr 0xf812aed4, rdata 0x86be
(3513620) [NEMU] pc = 0x1ced4 inst 86be
[NEMU] ptw: level 2, vaddr 0x1ced6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced6, paddr 0xf812aed6, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1ced8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced8, paddr 0xf812aed8, rdata 0x4937
(3513620) [NEMU] pc = 0x1ced6 inst 4937d713
[NEMU] ptw: level 2, vaddr 0x1ceda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceda, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceda, paddr 0xf812aeda, rdata 0x963
[NEMU] ptw: level 2, vaddr 0x1cedc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cedc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cedc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cedc, paddr 0xf812aedc, rdata 0x2207
(3513620) [NEMU] pc = 0x1ceda inst 22070963
[NEMU] ptw: level 2, vaddr 0x1d10c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d10c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d10c, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d10c, paddr 0xf812b10c, rdata 0x6008
(3513620) [NEMU] pc = 0x1d10c inst 6008
[NEMU] ptw: level 2, vaddr 0x7330280, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x7330280, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x7330280, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x7330280, paddr 0xeef20280, rdata 0x8fb8a58
[NEMU] ptw: level 2, vaddr 0x1d10e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d10e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d10e, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d10e, paddr 0xf812b10e, rdata 0x610c
(3513620) [NEMU] pc = 0x1d10e inst 610c
[NEMU] ptw: level 2, vaddr 0x8fb8a58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x8fb8a58, pg_base 0x8028a000, p_pte 0x8028a238, pte.val 0x200c4801
[NEMU] ptw: level 0, vaddr 0x8fb8a58, pg_base 0x80312000, p_pte 0x80312dc0, pte.val 0x3b4e50d7
[NEMU] mmu_read: vaddr 0x8fb8a58, paddr 0xed394a58, rdata 0x6617590
[NEMU] ptw: level 2, vaddr 0x1d110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d110, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d110, paddr 0xf812b110, rdata 0xc991
(3513620) [NEMU] pc = 0x1d110 inst c991
[NEMU] ptw: level 2, vaddr 0x1d112, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d112, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d112, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d112, paddr 0xf812b112, rdata 0x6918
(3513620) [NEMU] pc = 0x1d112 inst 6918
[NEMU] ptw: level 2, vaddr 0x8fb8a68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x8fb8a68, pg_base 0x8028a000, p_pte 0x8028a238, pte.val 0x200c4801
[NEMU] ptw: level 0, vaddr 0x8fb8a68, pg_base 0x80312000, p_pte 0x80312dc0, pte.val 0x3b4e50d7
[NEMU] mmu_read: vaddr 0x8fb8a68, paddr 0xed394a68, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x1d114, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d114, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d114, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d114, paddr 0xf812b114, rdata 0x1663
[NEMU] ptw: level 2, vaddr 0x1d116, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d116, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d116, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d116, paddr 0xf812b116, rdata 0x1807
(3513620) [NEMU] pc = 0x1d114 inst 18071663
[NEMU] ptw: level 2, vaddr 0x1d2a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2a0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2a0, paddr 0xf812b2a0, rdata 0x852e
(3513620) [NEMU] pc = 0x1d2a0 inst 852e
[NEMU] ptw: level 2, vaddr 0x1d2a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2a2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2a2, paddr 0xf812b2a2, rdata 0x70ef
[NEMU] ptw: level 2, vaddr 0x1d2a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2a4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2a4, paddr 0xf812b2a4, rdata 0x20c
(3513620) [NEMU] pc = 0x1d2a2 inst 20c70ef
[NEMU] ptw: level 2, vaddr 0xe42c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42c2, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42c2, paddr 0xf8be52c2, rdata 0xc155
(3513620) [NEMU] pc = 0xe42c2 inst c155
[NEMU] ptw: level 2, vaddr 0xe42c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42c4, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42c4, paddr 0xf8be52c4, rdata 0x7179
(3513620) [NEMU] pc = 0xe42c4 inst 7179
[NEMU] ptw: level 2, vaddr 0xe42c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42c6, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42c6, paddr 0xf8be52c6, rdata 0x3783
[NEMU] ptw: level 2, vaddr 0xe42c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42c8, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42c8, paddr 0xf8be52c8, rdata 0xff85
(3513620) [NEMU] pc = 0xe42c6 inst ff853783
[NEMU] ptw: level 2, vaddr 0x6617588, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x6617588, pg_base 0x8028a000, p_pte 0x8028a198, pte.val 0x200bf801
[NEMU] ptw: level 0, vaddr 0x6617588, pg_base 0x802fe000, p_pte 0x802fe0b8, pte.val 0x3be85cd7
[NEMU] mmu_read: vaddr 0x6617588, paddr 0xefa17588, rdata 0x21
[NEMU] ptw: level 2, vaddr 0xe42ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42ca, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42ca, paddr 0xf8be52ca, rdata 0xf026
(3513620) [NEMU] pc = 0xe42ca inst f026
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35800, paddr 0x816fe800, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xe42cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42cc, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42cc, paddr 0xf8be52cc, rdata 0xd497
[NEMU] ptw: level 2, vaddr 0xe42ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42ce, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42ce, paddr 0xf8be52ce, rdata 0x8
(3513620) [NEMU] pc = 0xe42cc inst 8d497
[NEMU] ptw: level 2, vaddr 0xe42d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42d0, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42d0, paddr 0xf8be52d0, rdata 0xb483
[NEMU] ptw: level 2, vaddr 0xe42d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42d2, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42d2, paddr 0xf8be52d2, rdata 0x3844
(3513620) [NEMU] pc = 0xe42d0 inst 3844b483
[NEMU] ptw: level 2, vaddr 0x171650, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171650, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171650, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171650, paddr 0x81725650, rdata 0x18
[NEMU] ptw: level 2, vaddr 0xe42d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42d4, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42d4, paddr 0xf8be52d4, rdata 0xec4a
(3513620) [NEMU] pc = 0xe42d4 inst ec4a
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357f8, paddr 0x816fe7f8, len 8, data 0x21a0
[NEMU] ptw: level 2, vaddr 0xe42d6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42d6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42d6, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42d6, paddr 0xf8be52d6, rdata 0xf406
(3513620) [NEMU] pc = 0xe42d6 inst f406
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35808, paddr 0x816fe808, len 8, data 0x1d2a6
[NEMU] ptw: level 2, vaddr 0xe42d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42d8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42d8, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42d8, paddr 0xf8be52d8, rdata 0x86b3
[NEMU] ptw: level 2, vaddr 0xe42da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42da, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42da, paddr 0xf8be52da, rdata 0x44
(3513620) [NEMU] pc = 0xe42d8 inst 4486b3
[NEMU] ptw: level 2, vaddr 0xe42dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42dc, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42dc, paddr 0xf8be52dc, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0xe42de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42de, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42de, paddr 0xf8be52de, rdata 0x27
(3513620) [NEMU] pc = 0xe42dc inst 27f713
[NEMU] ptw: level 2, vaddr 0xe42e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42e0, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42e0, paddr 0xf8be52e0, rdata 0xa903
[NEMU] ptw: level 2, vaddr 0xe42e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42e2, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42e2, paddr 0xf8be52e2, rdata 0x6
(3513620) [NEMU] pc = 0xe42e0 inst 6a903
[NEMU] ptw: level 2, vaddr 0x17b778, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17b778, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17b778, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_read: vaddr 0x17b778, paddr 0x81712778, rdata 0x2
[NEMU] ptw: level 2, vaddr 0xe42e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42e4, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42e4, paddr 0xf8be52e4, rdata 0x593
[NEMU] ptw: level 2, vaddr 0xe42e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42e6, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42e6, paddr 0xf8be52e6, rdata 0xff05
(3513620) [NEMU] pc = 0xe42e4 inst ff050593
[NEMU] ptw: level 2, vaddr 0xe42e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42e8, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42e8, paddr 0xf8be52e8, rdata 0xe331
(3513620) [NEMU] pc = 0xe42e8 inst e331
[NEMU] ptw: level 2, vaddr 0xe42ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42ea, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42ea, paddr 0xf8be52ea, rdata 0x713
[NEMU] ptw: level 2, vaddr 0xe42ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42ec, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42ec, paddr 0xf8be52ec, rdata 0x382
(3513620) [NEMU] pc = 0xe42ea inst 3820713
[NEMU] ptw: level 2, vaddr 0xe42ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42ee, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42ee, paddr 0xf8be52ee, rdata 0x6714
(3513620) [NEMU] pc = 0xe42ee inst 6714
[NEMU] ptw: level 2, vaddr 0x17b7a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17b7a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17b7a0, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_read: vaddr 0x17b7a0, paddr 0x817127a0, rdata 0x17bb10
[NEMU] ptw: level 2, vaddr 0xe42f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42f0, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42f0, paddr 0xf8be52f0, rdata 0xcea5
(3513620) [NEMU] pc = 0xe42f0 inst cea5
[NEMU] ptw: level 2, vaddr 0xe42f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42f2, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42f2, paddr 0xf8be52f2, rdata 0x8b91
(3513620) [NEMU] pc = 0xe42f2 inst 8b91
[NEMU] ptw: level 2, vaddr 0xe42f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42f4, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42f4, paddr 0xf8be52f4, rdata 0xc517
[NEMU] ptw: level 2, vaddr 0xe42f6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42f6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42f6, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42f6, paddr 0xf8be52f6, rdata 0x8
(3513620) [NEMU] pc = 0xe42f4 inst 8c517
[NEMU] ptw: level 2, vaddr 0xe42f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42f8, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42f8, paddr 0xf8be52f8, rdata 0x513
[NEMU] ptw: level 2, vaddr 0xe42fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42fa, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42fa, paddr 0xf8be52fa, rdata 0x97c5
(3513620) [NEMU] pc = 0xe42f8 inst 97c50513
[NEMU] ptw: level 2, vaddr 0xe42fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe42fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe42fc, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe42fc, paddr 0xf8be52fc, rdata 0xcf89
(3513620) [NEMU] pc = 0xe42fc inst cf89
[NEMU] ptw: level 2, vaddr 0xe4316, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4316, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4316, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4316, paddr 0xf8be5316, rdata 0x4601
(3513620) [NEMU] pc = 0xe4316 inst 4601
[NEMU] ptw: level 2, vaddr 0xe4318, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4318, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4318, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4318, paddr 0xf8be5318, rdata 0xd0ef
[NEMU] ptw: level 2, vaddr 0xe431a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe431a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe431a, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe431a, paddr 0xf8be531a, rdata 0xd13f
(3513620) [NEMU] pc = 0xe4318 inst d13fd0ef
[NEMU] ptw: level 2, vaddr 0xe202a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe202a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe202a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe202a, paddr 0xf8be302a, rdata 0x6598
(3513620) [NEMU] pc = 0xe202a inst 6598
[NEMU] ptw: level 2, vaddr 0x6617588, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x6617588, pg_base 0x8028a000, p_pte 0x8028a198, pte.val 0x200bf801
[NEMU] ptw: level 0, vaddr 0x6617588, pg_base 0x802fe000, p_pte 0x802fe0b8, pte.val 0x3be85cd7
[NEMU] mmu_read: vaddr 0x6617588, paddr 0xefa17588, rdata 0x21
[NEMU] ptw: level 2, vaddr 0xe202c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe202c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe202c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe202c, paddr 0xf8be302c, rdata 0x7175
(3513620) [NEMU] pc = 0xe202c inst 7175
[NEMU] ptw: level 2, vaddr 0xe202e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe202e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe202e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe202e, paddr 0xf8be302e, rdata 0xfca6
(3513620) [NEMU] pc = 0xe202e inst fca6
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c8, paddr 0x816fe7c8, len 8, data 0x18
[NEMU] ptw: level 2, vaddr 0xe2030, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2030, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2030, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2030, paddr 0xf8be3030, rdata 0x7493
[NEMU] ptw: level 2, vaddr 0xe2032, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2032, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2032, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2032, paddr 0xf8be3032, rdata 0xff87
(3513620) [NEMU] pc = 0xe2030 inst ff877493
[NEMU] ptw: level 2, vaddr 0xe2034, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2034, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2034, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2034, paddr 0xf8be3034, rdata 0xe506
(3513620) [NEMU] pc = 0xe2034 inst e506
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d8, paddr 0x816fe7d8, len 8, data 0xe431c
[NEMU] ptw: level 2, vaddr 0xe2036, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2036, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2036, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2036, paddr 0xf8be3036, rdata 0xe122
(3513620) [NEMU] pc = 0xe2036 inst e122
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d0, paddr 0x816fe7d0, len 8, data 0x7330280
[NEMU] ptw: level 2, vaddr 0xe2038, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2038, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2038, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2038, paddr 0xf8be3038, rdata 0xf8ca
(3513620) [NEMU] pc = 0xe2038 inst f8ca
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c0, paddr 0x816fe7c0, len 8, data 0x2
[NEMU] ptw: level 2, vaddr 0xe203a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe203a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe203a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe203a, paddr 0xf8be303a, rdata 0xf4ce
(3513620) [NEMU] pc = 0xe203a inst f4ce
[NEMU] ptw: level 2, vaddr 0x3fffc357b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357b8, paddr 0x816fe7b8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xe203c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe203c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe203c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe203c, paddr 0xf8be303c, rdata 0xf0d2
(3513620) [NEMU] pc = 0xe203c inst f0d2
[NEMU] ptw: level 2, vaddr 0x3fffc357b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357b0, paddr 0x816fe7b0, len 8, data 0x172568
[NEMU] ptw: level 2, vaddr 0xe203e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe203e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe203e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe203e, paddr 0xf8be303e, rdata 0xecd6
(3513620) [NEMU] pc = 0xe203e inst ecd6
[NEMU] ptw: level 2, vaddr 0x3fffc357a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357a8, paddr 0x816fe7a8, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0xe2040, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2040, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2040, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2040, paddr 0xf8be3040, rdata 0xe8da
(3513620) [NEMU] pc = 0xe2040 inst e8da
[NEMU] ptw: level 2, vaddr 0x3fffc357a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357a0, paddr 0x816fe7a0, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0xe2042, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2042, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2042, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2042, paddr 0xf8be3042, rdata 0xe4de
(3513620) [NEMU] pc = 0xe2042 inst e4de
[NEMU] ptw: level 2, vaddr 0x3fffc35798, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35798, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35798, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35798, paddr 0x816fe798, len 8, data 0x400000
[NEMU] ptw: level 2, vaddr 0xe2044, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2044, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2044, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2044, paddr 0xf8be3044, rdata 0xe0e2
(3513620) [NEMU] pc = 0xe2044 inst e0e2
[NEMU] ptw: level 2, vaddr 0x3fffc35790, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35790, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35790, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35790, paddr 0x816fe790, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xe2046, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2046, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2046, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2046, paddr 0xf8be3046, rdata 0xfc66
(3513620) [NEMU] pc = 0xe2046 inst fc66
[NEMU] ptw: level 2, vaddr 0x3fffc35788, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35788, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35788, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35788, paddr 0x816fe788, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0xe2048, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2048, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2048, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2048, paddr 0xf8be3048, rdata 0xf86a
(3513620) [NEMU] pc = 0xe2048 inst f86a
[NEMU] ptw: level 2, vaddr 0x3fffc35780, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35780, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35780, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35780, paddr 0x816fe780, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xe204a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe204a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe204a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe204a, paddr 0xf8be304a, rdata 0xf46e
(3513620) [NEMU] pc = 0xe204a inst f46e
[NEMU] ptw: level 2, vaddr 0x3fffc35778, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35778, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35778, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35778, paddr 0x816fe778, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xe204c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe204c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe204c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe204c, paddr 0xf8be304c, rdata 0x7b3
[NEMU] ptw: level 2, vaddr 0xe204e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe204e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe204e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe204e, paddr 0xf8be304e, rdata 0x4090
(3513620) [NEMU] pc = 0xe204c inst 409007b3
[NEMU] ptw: level 2, vaddr 0xe2050, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2050, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2050, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2050, paddr 0xf8be3050, rdata 0xe432
(3513620) [NEMU] pc = 0xe2050 inst e432
[NEMU] ptw: level 2, vaddr 0x3fffc35758, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35758, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35758, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35758, paddr 0x816fe758, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xe2052, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2052, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2052, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2052, paddr 0xf8be3052, rdata 0xe263
[NEMU] ptw: level 2, vaddr 0xe2054, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2054, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2054, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2054, paddr 0xf8be3054, rdata 0x3ab7
(3513620) [NEMU] pc = 0xe2052 inst 3ab7e263
[NEMU] ptw: level 2, vaddr 0xe2056, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2056, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2056, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2056, paddr 0xf8be3056, rdata 0xf793
[NEMU] ptw: level 2, vaddr 0xe2058, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2058, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2058, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2058, paddr 0xf8be3058, rdata 0xf5
(3513620) [NEMU] pc = 0xe2056 inst f5f793
[NEMU] ptw: level 2, vaddr 0xe205a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe205a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe205a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe205a, paddr 0xf8be305a, rdata 0x842e
(3513620) [NEMU] pc = 0xe205a inst 842e
[NEMU] ptw: level 2, vaddr 0xe205c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe205c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe205c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe205c, paddr 0xf8be305c, rdata 0x9d63
[NEMU] ptw: level 2, vaddr 0xe205e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe205e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe205e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe205e, paddr 0xf8be305e, rdata 0x3807
(3513620) [NEMU] pc = 0xe205c inst 38079d63
[NEMU] ptw: level 2, vaddr 0xe2060, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2060, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2060, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2060, paddr 0xf8be3060, rdata 0x47fd
(3513620) [NEMU] pc = 0xe2060 inst 47fd
[NEMU] ptw: level 2, vaddr 0xe2062, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2062, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2062, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2062, paddr 0xf8be3062, rdata 0xf063
[NEMU] ptw: level 2, vaddr 0xe2064, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2064, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2064, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2064, paddr 0xf8be3064, rdata 0x3a97
(3513620) [NEMU] pc = 0xe2062 inst 3a97f063
[NEMU] ptw: level 2, vaddr 0xe2066, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2066, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2066, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2066, paddr 0xf8be3066, rdata 0x7693
[NEMU] ptw: level 2, vaddr 0xe2068, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2068, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2068, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2068, paddr 0xf8be3068, rdata 0x87
(3513620) [NEMU] pc = 0xe2066 inst 877693
[NEMU] ptw: level 2, vaddr 0xe206a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe206a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe206a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe206a, paddr 0xf8be306a, rdata 0x9c63
[NEMU] ptw: level 2, vaddr 0xe206c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe206c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe206c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe206c, paddr 0xf8be306c, rdata 0x3806
(3513620) [NEMU] pc = 0xe206a inst 38069c63
[NEMU] ptw: level 2, vaddr 0xe206e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe206e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe206e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe206e, paddr 0xf8be306e, rdata 0x793
[NEMU] ptw: level 2, vaddr 0xe2070, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2070, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2070, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2070, paddr 0xf8be3070, rdata 0x382
(3513620) [NEMU] pc = 0xe206e inst 3820793
[NEMU] ptw: level 2, vaddr 0xe2072, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2072, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2072, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2072, paddr 0xf8be3072, rdata 0x6790
(3513620) [NEMU] pc = 0xe2072 inst 6790
[NEMU] ptw: level 2, vaddr 0x17b7a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17b7a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17b7a0, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_read: vaddr 0x17b7a0, paddr 0x817127a0, rdata 0x17bb10
[NEMU] ptw: level 2, vaddr 0xe2074, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2074, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2074, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2074, paddr 0xf8be3074, rdata 0x8c2a
(3513620) [NEMU] pc = 0xe2074 inst 8c2a
[NEMU] ptw: level 2, vaddr 0xe2076, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2076, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2076, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2076, paddr 0xf8be3076, rdata 0x8d97
[NEMU] ptw: level 2, vaddr 0xe2078, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2078, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2078, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2078, paddr 0xf8be3078, rdata 0x9
(3513620) [NEMU] pc = 0xe2076 inst 98d97
[NEMU] ptw: level 2, vaddr 0xe207a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe207a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe207a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe207a, paddr 0xf8be307a, rdata 0x8d93
[NEMU] ptw: level 2, vaddr 0xe207c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe207c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe207c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe207c, paddr 0xf8be307c, rdata 0x8e2d
(3513620) [NEMU] pc = 0xe207a inst 8e2d8d93
[NEMU] ptw: level 2, vaddr 0xe207e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe207e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe207e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe207e, paddr 0xf8be307e, rdata 0xce15
(3513620) [NEMU] pc = 0xe207e inst ce15
[NEMU] ptw: level 2, vaddr 0xe2080, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2080, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2080, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2080, paddr 0xf8be3080, rdata 0xe597
[NEMU] ptw: level 2, vaddr 0xe2082, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2082, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2082, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2082, paddr 0xf8be3082, rdata 0x8
(3513620) [NEMU] pc = 0xe2080 inst 8e597
[NEMU] ptw: level 2, vaddr 0xe2084, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2084, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2084, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2084, paddr 0xf8be3084, rdata 0x8593
[NEMU] ptw: level 2, vaddr 0xe2086, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2086, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2086, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2086, paddr 0xf8be3086, rdata 0xb585
(3513620) [NEMU] pc = 0xe2084 inst b5858593
[NEMU] ptw: level 2, vaddr 0xe2088, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2088, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2088, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2088, paddr 0xf8be3088, rdata 0x75a8
(3513620) [NEMU] pc = 0xe2088 inst 75a8
[NEMU] ptw: level 2, vaddr 0x16fc40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x16fc40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x16fc40, pg_base 0x80281000, p_pte 0x80281b78, pte.val 0x205c18d7
[NEMU] mmu_read: vaddr 0x16fc40, paddr 0x81706c40, rdata 0x40
[NEMU] ptw: level 2, vaddr 0xe208a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe208a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe208a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe208a, paddr 0xf8be308a, rdata 0x8793
[NEMU] ptw: level 2, vaddr 0xe208c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe208c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe208c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe208c, paddr 0xf8be308c, rdata 0xfef4
(3513620) [NEMU] pc = 0xe208a inst fef48793
[NEMU] ptw: level 2, vaddr 0xe208e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe208e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe208e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe208e, paddr 0xf8be308e, rdata 0x8391
(3513620) [NEMU] pc = 0xe208e inst 8391
[NEMU] ptw: level 2, vaddr 0xe2090, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2090, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2090, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2090, paddr 0xf8be3090, rdata 0x8d97
[NEMU] ptw: level 2, vaddr 0xe2092, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2092, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2092, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2092, paddr 0xf8be3092, rdata 0x9
(3513620) [NEMU] pc = 0xe2090 inst 98d97
[NEMU] ptw: level 2, vaddr 0xe2094, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2094, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2094, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2094, paddr 0xf8be3094, rdata 0x8d93
[NEMU] ptw: level 2, vaddr 0xe2096, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2096, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2096, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2096, paddr 0xf8be3096, rdata 0x8c8d
(3513620) [NEMU] pc = 0xe2094 inst 8c8d8d93
[NEMU] ptw: level 2, vaddr 0xe2098, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2098, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2098, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2098, paddr 0xf8be3098, rdata 0xf163
[NEMU] ptw: level 2, vaddr 0xe209a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe209a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe209a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe209a, paddr 0xf8be309a, rdata 0x2a7
(3513620) [NEMU] pc = 0xe2098 inst 2a7f163
[NEMU] ptw: level 2, vaddr 0xe209c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe209c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe209c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe209c, paddr 0xf8be309c, rdata 0xb883
[NEMU] ptw: level 2, vaddr 0xe209e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe209e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe209e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe209e, paddr 0xf8be309e, rdata 0x8d
(3513620) [NEMU] pc = 0xe209c inst 8db883
[NEMU] ptw: level 2, vaddr 0x179960, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x179960, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x179960, pg_base 0x80281000, p_pte 0x80281bc8, pte.val 0x205c14d7
[NEMU] mmu_read: vaddr 0x179960, paddr 0x81705960, rdata 0xcffb81b5bff91b5d
[NEMU] ptw: level 2, vaddr 0xe20a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20a0, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20a0, paddr 0xf8be30a0, rdata 0x3303
[NEMU] ptw: level 2, vaddr 0xe20a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20a2, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20a2, paddr 0xf8be30a2, rdata 0x184
(3513620) [NEMU] pc = 0xe20a0 inst 1843303
[NEMU] ptw: level 2, vaddr 0x6617598, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x6617598, pg_base 0x8028a000, p_pte 0x8028a198, pte.val 0x200bf801
[NEMU] ptw: level 0, vaddr 0x6617598, pg_base 0x802fe000, p_pte 0x802fe0b8, pte.val 0x3be85cd7
[NEMU] mmu_read: vaddr 0x6617598, paddr 0xefa17598, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xe20a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20a4, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20a4, paddr 0xf8be30a4, rdata 0x7da8
(3513620) [NEMU] pc = 0xe20a4 inst 7da8
[NEMU] ptw: level 2, vaddr 0x16fc50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x16fc50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x16fc50, pg_base 0x80281000, p_pte 0x80281b78, pte.val 0x205c18d7
[NEMU] mmu_read: vaddr 0x16fc50, paddr 0x81706c50, rdata 0x7
[NEMU] ptw: level 2, vaddr 0xe20a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20a6, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20a6, paddr 0xf8be30a6, rdata 0x813
[NEMU] ptw: level 2, vaddr 0xe20a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20a8, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20a8, paddr 0xf8be30a8, rdata 0x104
(3513620) [NEMU] pc = 0xe20a6 inst 1040813
[NEMU] ptw: level 2, vaddr 0xe20aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20aa, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20aa, paddr 0xf8be30aa, rdata 0xb63
[NEMU] ptw: level 2, vaddr 0xe20ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20ac, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20ac, paddr 0xf8be30ac, rdata 0x4b13
(3513620) [NEMU] pc = 0xe20aa inst 4b130b63
[NEMU] ptw: level 2, vaddr 0xe20ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20ae, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20ae, paddr 0xf8be30ae, rdata 0xa5b3
[NEMU] ptw: level 2, vaddr 0xe20b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20b0, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20b0, paddr 0xf8be30b0, rdata 0x20c7
(3513620) [NEMU] pc = 0xe20ae inst 20c7a5b3
[NEMU] ptw: level 2, vaddr 0xe20b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20b2, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20b2, paddr 0xf8be30b2, rdata 0xd683
[NEMU] ptw: level 2, vaddr 0xe20b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20b4, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20b4, paddr 0xf8be30b4, rdata 0x5
(3513620) [NEMU] pc = 0xe20b2 inst 5d683
[NEMU] ptw: level 2, vaddr 0x17bb10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17bb10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17bb10, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_read: vaddr 0x17bb10, paddr 0x81712b10, rdata 0x6
[NEMU] ptw: level 2, vaddr 0xe20b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20b6, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20b6, paddr 0xf8be30b6, rdata 0xe163
[NEMU] ptw: level 2, vaddr 0xe20b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe20b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe20b8, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe20b8, paddr 0xf8be30b8, rdata 0x32a6
(3513620) [NEMU] pc = 0xe20b6 inst 32a6e163
[NEMU] ptw: level 2, vaddr 0xe23d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23d8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23d8, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23d8, paddr 0xf8be33d8, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0xe23da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23da, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23da, paddr 0xf8be33da, rdata 0x20c7
(3513620) [NEMU] pc = 0xe23d8 inst 20c7e7b3
[NEMU] ptw: level 2, vaddr 0xe23dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23dc, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23dc, paddr 0xf8be33dc, rdata 0x63d8
(3513620) [NEMU] pc = 0xe23dc inst 63d8
[NEMU] ptw: level 2, vaddr 0x17bb90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17bb90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17bb90, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_read: vaddr 0x17bb90, paddr 0x81712b90, rdata 0x25c60c0
[NEMU] ptw: level 2, vaddr 0xe23de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23de, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23de, paddr 0xf8be33de, rdata 0x5613
[NEMU] ptw: level 2, vaddr 0xe23e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23e0, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23e0, paddr 0xf8be33e0, rdata 0xc8
(3513620) [NEMU] pc = 0xe23de inst c85613
[NEMU] ptw: level 2, vaddr 0xe23e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23e2, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23e2, paddr 0xf8be33e2, rdata 0x3c23
[NEMU] ptw: level 2, vaddr 0xe23e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23e4, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23e4, paddr 0xf8be33e4, rdata 0x114
(3513620) [NEMU] pc = 0xe23e2 inst 1143c23
[NEMU] ptw: level 2, vaddr 0x6617598, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x6617598, pg_base 0x8028a000, p_pte 0x8028a198, pte.val 0x200bf801
[NEMU] ptw: level 0, vaddr 0x6617598, pg_base 0x802fe000, p_pte 0x802fe0b8, pte.val 0x3be85cd7
[NEMU] mmu_write: vaddr 0x6617598, paddr 0xefa17598, len 8, data 0xcffb81b5bff91b5d
[NEMU] ptw: level 2, vaddr 0xe23e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23e6, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23e6, paddr 0xf8be33e6, rdata 0x8f31
(3513620) [NEMU] pc = 0xe23e6 inst 8f31
[NEMU] ptw: level 2, vaddr 0xe23e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23e8, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23e8, paddr 0xf8be33e8, rdata 0xe818
(3513620) [NEMU] pc = 0xe23e8 inst e818
[NEMU] ptw: level 2, vaddr 0x6617590, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x6617590, pg_base 0x8028a000, p_pte 0x8028a198, pte.val 0x200bf801
[NEMU] ptw: level 0, vaddr 0x6617590, pg_base 0x802fe000, p_pte 0x802fe0b8, pte.val 0x3be85cd7
[NEMU] mmu_write: vaddr 0x6617590, paddr 0xefa17590, len 8, data 0x25c06d7
[NEMU] ptw: level 2, vaddr 0xe23ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23ea, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23ea, paddr 0xf8be33ea, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0xe23ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23ec, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23ec, paddr 0xf8be33ec, rdata 0x907
(3513620) [NEMU] pc = 0xe23ea inst 907b023
[NEMU] ptw: level 2, vaddr 0x17bb90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17bb90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17bb90, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_write: vaddr 0x17bb90, paddr 0x81712b90, len 8, data 0x6617590
[NEMU] ptw: level 2, vaddr 0xe23ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23ee, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23ee, paddr 0xf8be33ee, rdata 0x2685
(3513620) [NEMU] pc = 0xe23ee inst 2685
[NEMU] ptw: level 2, vaddr 0xe23f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23f0, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23f0, paddr 0xf8be33f0, rdata 0x9023
[NEMU] ptw: level 2, vaddr 0xe23f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23f2, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23f2, paddr 0xf8be33f2, rdata 0xd5
(3513620) [NEMU] pc = 0xe23f0 inst d59023
[NEMU] ptw: level 2, vaddr 0x17bb10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17bb10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17bb10, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_write: vaddr 0x17bb10, paddr 0x81712b10, len 2, data 0x7
[NEMU] ptw: level 2, vaddr 0xe23f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe23f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe23f4, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe23f4, paddr 0xf8be33f4, rdata 0xbb1d
(3513620) [NEMU] pc = 0xe23f4 inst bb1d
[NEMU] ptw: level 2, vaddr 0xe212a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe212a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe212a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe212a, paddr 0xf8be312a, rdata 0x60aa
(3513620) [NEMU] pc = 0xe212a inst 60aa
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d8, paddr 0x816fe7d8, rdata 0xe431c
[NEMU] ptw: level 2, vaddr 0xe212c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe212c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe212c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe212c, paddr 0xf8be312c, rdata 0x640a
(3513620) [NEMU] pc = 0xe212c inst 640a
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d0, paddr 0x816fe7d0, rdata 0x7330280
[NEMU] ptw: level 2, vaddr 0xe212e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe212e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe212e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe212e, paddr 0xf8be312e, rdata 0x74e6
(3513620) [NEMU] pc = 0xe212e inst 74e6
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c8, paddr 0x816fe7c8, rdata 0x18
[NEMU] ptw: level 2, vaddr 0xe2130, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2130, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2130, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2130, paddr 0xf8be3130, rdata 0x7946
(3513620) [NEMU] pc = 0xe2130 inst 7946
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c0, paddr 0x816fe7c0, rdata 0x2
[NEMU] ptw: level 2, vaddr 0xe2132, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2132, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2132, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2132, paddr 0xf8be3132, rdata 0x79a6
(3513620) [NEMU] pc = 0xe2132 inst 79a6
[NEMU] ptw: level 2, vaddr 0x3fffc357b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357b8, paddr 0x816fe7b8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xe2134, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2134, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2134, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2134, paddr 0xf8be3134, rdata 0x7a06
(3513620) [NEMU] pc = 0xe2134 inst 7a06
[NEMU] ptw: level 2, vaddr 0x3fffc357b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357b0, paddr 0x816fe7b0, rdata 0x172568
[NEMU] ptw: level 2, vaddr 0xe2136, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2136, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2136, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2136, paddr 0xf8be3136, rdata 0x6ae6
(3513620) [NEMU] pc = 0xe2136 inst 6ae6
[NEMU] ptw: level 2, vaddr 0x3fffc357a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357a8, paddr 0x816fe7a8, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0xe2138, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2138, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2138, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2138, paddr 0xf8be3138, rdata 0x6b46
(3513620) [NEMU] pc = 0xe2138 inst 6b46
[NEMU] ptw: level 2, vaddr 0x3fffc357a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357a0, paddr 0x816fe7a0, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0xe213a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe213a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe213a, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe213a, paddr 0xf8be313a, rdata 0x6ba6
(3513620) [NEMU] pc = 0xe213a inst 6ba6
[NEMU] ptw: level 2, vaddr 0x3fffc35798, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35798, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35798, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35798, paddr 0x816fe798, rdata 0x400000
[NEMU] ptw: level 2, vaddr 0xe213c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe213c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe213c, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe213c, paddr 0xf8be313c, rdata 0x6c06
(3513620) [NEMU] pc = 0xe213c inst 6c06
[NEMU] ptw: level 2, vaddr 0x3fffc35790, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35790, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35790, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35790, paddr 0x816fe790, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xe213e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe213e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe213e, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe213e, paddr 0xf8be313e, rdata 0x7ce2
(3513620) [NEMU] pc = 0xe213e inst 7ce2
[NEMU] ptw: level 2, vaddr 0x3fffc35788, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35788, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35788, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35788, paddr 0x816fe788, rdata 0x80
[NEMU] ptw: level 2, vaddr 0xe2140, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2140, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2140, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2140, paddr 0xf8be3140, rdata 0x7d42
(3513620) [NEMU] pc = 0xe2140 inst 7d42
[NEMU] ptw: level 2, vaddr 0x3fffc35780, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35780, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35780, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35780, paddr 0x816fe780, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xe2142, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2142, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2142, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2142, paddr 0xf8be3142, rdata 0x7da2
(3513620) [NEMU] pc = 0xe2142 inst 7da2
[NEMU] ptw: level 2, vaddr 0x3fffc35778, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35778, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35778, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35778, paddr 0x816fe778, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xe2144, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2144, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2144, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2144, paddr 0xf8be3144, rdata 0x6149
(3513620) [NEMU] pc = 0xe2144 inst 6149
[NEMU] ptw: level 2, vaddr 0xe2146, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe2146, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe2146, pg_base 0x80281000, p_pte 0x80281710, pte.val 0x3e2f8c5b
[NEMU] mmu_read: vaddr 0xe2146, paddr 0xf8be3146, rdata 0x8082
(3513620) [NEMU] pc = 0xe2146 inst 8082
[NEMU] ptw: level 2, vaddr 0xe431c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe431c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe431c, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe431c, paddr 0xf8be531c, rdata 0x70a2
(3513620) [NEMU] pc = 0xe431c inst 70a2
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35808, paddr 0x816fe808, rdata 0x1d2a6
[NEMU] ptw: level 2, vaddr 0xe431e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe431e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe431e, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe431e, paddr 0xf8be531e, rdata 0x9492
(3513620) [NEMU] pc = 0xe431e inst 9492
[NEMU] ptw: level 2, vaddr 0xe4320, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4320, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4320, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4320, paddr 0xf8be5320, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0xe4322, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4322, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4322, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4322, paddr 0xf8be5322, rdata 0x124
(3513620) [NEMU] pc = 0xe4320 inst 124a023
[NEMU] ptw: level 2, vaddr 0x17b778, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17b778, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17b778, pg_base 0x80281000, p_pte 0x80281bd8, pte.val 0x205c48d7
[NEMU] mmu_write: vaddr 0x17b778, paddr 0x81712778, len 4, data 0x2
[NEMU] ptw: level 2, vaddr 0xe4324, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4324, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4324, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4324, paddr 0xf8be5324, rdata 0x7482
(3513620) [NEMU] pc = 0xe4324 inst 7482
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35800, paddr 0x816fe800, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xe4326, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4326, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4326, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4326, paddr 0xf8be5326, rdata 0x6962
(3513620) [NEMU] pc = 0xe4326 inst 6962
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357f8, paddr 0x816fe7f8, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0xe4328, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe4328, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe4328, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe4328, paddr 0xf8be5328, rdata 0x6145
(3513620) [NEMU] pc = 0xe4328 inst 6145
[NEMU] ptw: level 2, vaddr 0xe432a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xe432a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xe432a, pg_base 0x80281000, p_pte 0x80281720, pte.val 0x3e2f945b
[NEMU] mmu_read: vaddr 0xe432a, paddr 0xf8be532a, rdata 0x8082
(3513620) [NEMU] pc = 0xe432a inst 8082
[NEMU] ptw: level 2, vaddr 0x1d2a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2a6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2a6, paddr 0xf812b2a6, rdata 0x445c
(3513620) [NEMU] pc = 0x1d2a6 inst 445c
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x733028c, paddr 0xeef2028c, rdata 0x7070006
[NEMU] ptw: level 2, vaddr 0x1d2a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2a8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2a8, paddr 0xf812b2a8, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x1d2aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2aa, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2aa, paddr 0xf812b2aa, rdata 0xff7
(3513620) [NEMU] pc = 0x1d2a8 inst ff7f713
[NEMU] ptw: level 2, vaddr 0x1d2ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d2ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d2ac, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d2ac, paddr 0xf812b2ac, rdata 0xb1a9
(3513620) [NEMU] pc = 0x1d2ac inst b1a9
[NEMU] ptw: level 2, vaddr 0x1cef6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cef6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cef6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cef6, paddr 0xf812aef6, rdata 0x46bd
(3513620) [NEMU] pc = 0x1cef6 inst 46bd
[NEMU] ptw: level 2, vaddr 0x1cef8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cef8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cef8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cef8, paddr 0xf812aef8, rdata 0xe463
[NEMU] ptw: level 2, vaddr 0x1cefa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cefa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cefa, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cefa, paddr 0xf812aefa, rdata 0x2ae6
(3513620) [NEMU] pc = 0x1cef8 inst 2ae6e463
[NEMU] ptw: level 2, vaddr 0x1cefc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cefc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cefc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cefc, paddr 0xf812aefc, rdata 0x86b7
[NEMU] ptw: level 2, vaddr 0x1cefe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cefe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cefe, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cefe, paddr 0xf812aefe, rdata 0x12
(3513620) [NEMU] pc = 0x1cefc inst 1286b7
[NEMU] ptw: level 2, vaddr 0x1cf00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cf00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cf00, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cf00, paddr 0xf812af00, rdata 0x8693
[NEMU] ptw: level 2, vaddr 0x1cf02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cf02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cf02, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cf02, paddr 0xf812af02, rdata 0x7f46
(3513620) [NEMU] pc = 0x1cf00 inst 7f468693
[NEMU] ptw: level 2, vaddr 0x1cf04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cf04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cf04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cf04, paddr 0xf812af04, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x1cf06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cf06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cf06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cf06, paddr 0xf812af06, rdata 0x20d7
(3513620) [NEMU] pc = 0x1cf04 inst 20d74733
[NEMU] ptw: level 2, vaddr 0x1cf08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cf08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cf08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cf08, paddr 0xf812af08, rdata 0x4318
(3513620) [NEMU] pc = 0x1cf08 inst 4318
[NEMU] ptw: level 2, vaddr 0x12880c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12880c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12880c, pg_base 0x80281000, p_pte 0x80281940, pte.val 0x3e00a45b
[NEMU] mmu_read: vaddr 0x12880c, paddr 0xf802980c, rdata 0x1d344
[NEMU] ptw: level 2, vaddr 0x1cf0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cf0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cf0a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cf0a, paddr 0xf812af0a, rdata 0x8702
(3513620) [NEMU] pc = 0x1cf0a inst 8702
[NEMU] ptw: level 2, vaddr 0x1d344, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d344, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d344, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d344, paddr 0xf812b344, rdata 0x6008
(3513620) [NEMU] pc = 0x1d344 inst 6008
[NEMU] ptw: level 2, vaddr 0x7330280, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x7330280, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x7330280, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x7330280, paddr 0xeef20280, rdata 0x8fb8a58
[NEMU] ptw: level 2, vaddr 0x1d346, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d346, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d346, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d346, paddr 0xf812b346, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x1d348, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d348, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d348, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d348, paddr 0xf812b348, rdata 0xb681
(3513620) [NEMU] pc = 0x1d346 inst b681b783
[NEMU] ptw: level 2, vaddr 0x171cc0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171cc0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171cc0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171cc0, paddr 0x81725cc0, rdata 0x8fb89e0
[NEMU] ptw: level 2, vaddr 0x1d34a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d34a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d34a, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d34a, paddr 0xf812b34a, rdata 0xe11c
(3513620) [NEMU] pc = 0x1d34a inst e11c
[NEMU] ptw: level 2, vaddr 0x8fb8a58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x8fb8a58, pg_base 0x8028a000, p_pte 0x8028a238, pte.val 0x200c4801
[NEMU] ptw: level 0, vaddr 0x8fb8a58, pg_base 0x80312000, p_pte 0x80312dc0, pte.val 0x3b4e50d7
[NEMU] mmu_write: vaddr 0x8fb8a58, paddr 0xed394a58, len 8, data 0x8fb89e0
[NEMU] ptw: level 2, vaddr 0x1d34c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d34c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d34c, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d34c, paddr 0xf812b34c, rdata 0x445c
(3513620) [NEMU] pc = 0x1d34c inst 445c
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x733028c, paddr 0xeef2028c, rdata 0x7070006
[NEMU] ptw: level 2, vaddr 0x1d34e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d34e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d34e, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d34e, paddr 0xf812b34e, rdata 0xb423
[NEMU] ptw: level 2, vaddr 0x1d350, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d350, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d350, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d350, paddr 0xf812b350, rdata 0xb6a1
(3513620) [NEMU] pc = 0x1d34e inst b6a1b423
[NEMU] ptw: level 2, vaddr 0x171cc0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171cc0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171cc0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171cc0, paddr 0x81725cc0, len 8, data 0x8fb8a58
[NEMU] ptw: level 2, vaddr 0x1d352, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d352, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d352, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d352, paddr 0xf812b352, rdata 0xb5b9
(3513620) [NEMU] pc = 0x1d352 inst b5b9
[NEMU] ptw: level 2, vaddr 0x1d1a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a0, paddr 0xf812b1a0, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x1d1a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a2, paddr 0xf812b1a2, rdata 0x40
(3513620) [NEMU] pc = 0x1d1a0 inst 400737
[NEMU] ptw: level 2, vaddr 0x1d1a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a4, paddr 0xf812b1a4, rdata 0x8ff9
(3513620) [NEMU] pc = 0x1d1a4 inst 8ff9
[NEMU] ptw: level 2, vaddr 0x1d1a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a6, paddr 0xf812b1a6, rdata 0xe793
[NEMU] ptw: level 2, vaddr 0x1d1a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a8, paddr 0xf812b1a8, rdata 0xff7
(3513620) [NEMU] pc = 0x1d1a6 inst ff7e793
[NEMU] ptw: level 2, vaddr 0x1d1aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1aa, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1aa, paddr 0xf812b1aa, rdata 0xc45c
(3513620) [NEMU] pc = 0x1d1aa inst c45c
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_write: vaddr 0x733028c, paddr 0xeef2028c, len 4, data 0xff
[NEMU] ptw: level 2, vaddr 0x1d1ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1ac, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1ac, paddr 0xf812b1ac, rdata 0x70e6
(3513620) [NEMU] pc = 0x1d1ac inst 70e6
[NEMU] ptw: level 2, vaddr 0x3fffc35888, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35888, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35888, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35888, paddr 0x816fe888, rdata 0x5dd3a
[NEMU] ptw: level 2, vaddr 0x1d1ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1ae, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1ae, paddr 0xf812b1ae, rdata 0x7446
(3513620) [NEMU] pc = 0x1d1ae inst 7446
[NEMU] ptw: level 2, vaddr 0x3fffc35880, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35880, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35880, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35880, paddr 0x816fe880, rdata 0x7330280
[NEMU] ptw: level 2, vaddr 0x1d1b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b0, paddr 0xf812b1b0, rdata 0x74a6
(3513620) [NEMU] pc = 0x1d1b0 inst 74a6
[NEMU] ptw: level 2, vaddr 0x3fffc35878, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35878, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35878, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35878, paddr 0x816fe878, rdata 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x1d1b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b2, paddr 0xf812b1b2, rdata 0x7906
(3513620) [NEMU] pc = 0x1d1b2 inst 7906
[NEMU] ptw: level 2, vaddr 0x3fffc35870, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35870, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35870, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35870, paddr 0x816fe870, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0x1d1b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b4, paddr 0xf812b1b4, rdata 0x69e6
(3513620) [NEMU] pc = 0x1d1b4 inst 69e6
[NEMU] ptw: level 2, vaddr 0x3fffc35868, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35868, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35868, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35868, paddr 0x816fe868, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x1d1b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b6, paddr 0xf812b1b6, rdata 0x6a46
(3513620) [NEMU] pc = 0x1d1b6 inst 6a46
[NEMU] ptw: level 2, vaddr 0x3fffc35860, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35860, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35860, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35860, paddr 0x816fe860, rdata 0x172568
[NEMU] ptw: level 2, vaddr 0x1d1b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b8, paddr 0xf812b1b8, rdata 0x6aa6
(3513620) [NEMU] pc = 0x1d1b8 inst 6aa6
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35858, paddr 0x816fe858, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0x1d1ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1ba, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1ba, paddr 0xf812b1ba, rdata 0x6b06
(3513620) [NEMU] pc = 0x1d1ba inst 6b06
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35850, paddr 0x816fe850, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0x1d1bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1bc, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1bc, paddr 0xf812b1bc, rdata 0x7be2
(3513620) [NEMU] pc = 0x1d1bc inst 7be2
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35848, paddr 0x816fe848, rdata 0x400000
[NEMU] ptw: level 2, vaddr 0x1d1be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1be, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1be, paddr 0xf812b1be, rdata 0x7c42
(3513620) [NEMU] pc = 0x1d1be inst 7c42
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35840, paddr 0x816fe840, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1d1c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c0, paddr 0xf812b1c0, rdata 0x7ca2
(3513620) [NEMU] pc = 0x1d1c0 inst 7ca2
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35838, paddr 0x816fe838, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x1d1c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c2, paddr 0xf812b1c2, rdata 0x7d02
(3513620) [NEMU] pc = 0x1d1c2 inst 7d02
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35830, paddr 0x816fe830, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x1d1c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c4, paddr 0xf812b1c4, rdata 0x6de2
(3513620) [NEMU] pc = 0x1d1c4 inst 6de2
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35828, paddr 0x816fe828, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1d1c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c6, paddr 0xf812b1c6, rdata 0x6109
(3513620) [NEMU] pc = 0x1d1c6 inst 6109
[NEMU] ptw: level 2, vaddr 0x1d1c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c8, paddr 0xf812b1c8, rdata 0x8082
(3513620) [NEMU] pc = 0x1d1c8 inst 8082
[NEMU] ptw: level 2, vaddr 0x5dd3a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd3a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd3a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd3a, paddr 0xf80d5d3a, rdata 0x441c
(3513620) [NEMU] pc = 0x5dd3a inst 441c
[NEMU] ptw: level 2, vaddr 0x7330288, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x7330288, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x7330288, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_read: vaddr 0x7330288, paddr 0xeef20288, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x5dd3c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd3c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd3c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd3c, paddr 0xf80d5d3c, rdata 0xcf89
(3513620) [NEMU] pc = 0x5dd3c inst cf89
[NEMU] ptw: level 2, vaddr 0x5dd56, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd56, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd56, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd56, paddr 0xf80d5d56, rdata 0xb583
[NEMU] ptw: level 2, vaddr 0x5dd58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd58, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd58, paddr 0xf80d5d58, rdata 0xbe81
(3513620) [NEMU] pc = 0x5dd56 inst be81b583
[NEMU] ptw: level 2, vaddr 0x171d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d40, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d40, paddr 0x81725d40, rdata 0x3f45bf0
[NEMU] ptw: level 2, vaddr 0x5dd5a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd5a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd5a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd5a, paddr 0xf80d5d5a, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x5dd5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd5c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd5c, paddr 0xf80d5d5c, rdata 0xbe01
(3513620) [NEMU] pc = 0x5dd5a inst be01a783
[NEMU] ptw: level 2, vaddr 0x171d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d38, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d38, paddr 0x81725d38, rdata 0x136853
[NEMU] ptw: level 2, vaddr 0x5dd5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd5e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd5e, paddr 0xf80d5d5e, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x5dd60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd60, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd60, paddr 0xf80d5d60, rdata 0x9c81
(3513620) [NEMU] pc = 0x5dd5e inst 9c81a703
[NEMU] ptw: level 2, vaddr 0x171b20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b20, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171b20, paddr 0x81725b20, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0x5dd62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd62, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd62, paddr 0xf80d5d62, rdata 0xe00c
(3513620) [NEMU] pc = 0x5dd62 inst e00c
[NEMU] ptw: level 2, vaddr 0x7330280, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x7330280, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x7330280, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_write: vaddr 0x7330280, paddr 0xeef20280, len 8, data 0x3f45bf0
[NEMU] ptw: level 2, vaddr 0x5dd64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd64, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd64, paddr 0xf80d5d64, rdata 0x37fd
(3513620) [NEMU] pc = 0x5dd64 inst 37fd
[NEMU] ptw: level 2, vaddr 0x5dd66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd66, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd66, paddr 0xf80d5d66, rdata 0x593
[NEMU] ptw: level 2, vaddr 0x5dd68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd68, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd68, paddr 0xf80d5d68, rdata 0xff0
(3513620) [NEMU] pc = 0x5dd66 inst ff00593
[NEMU] ptw: level 2, vaddr 0x5dd6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd6a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd6a, paddr 0xf80d5d6a, rdata 0xc44c
(3513620) [NEMU] pc = 0x5dd6a inst c44c
[NEMU] ptw: level 2, vaddr 0x733028c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x733028c, pg_base 0x8028a000, p_pte 0x8028a1c8, pte.val 0x200c1001
[NEMU] ptw: level 0, vaddr 0x733028c, pg_base 0x80304000, p_pte 0x80304980, pte.val 0x3bbc80d7
[NEMU] mmu_write: vaddr 0x733028c, paddr 0xeef2028c, len 4, data 0xff
[NEMU] ptw: level 2, vaddr 0x5dd6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd6c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd6c, paddr 0xf80d5d6c, rdata 0xb423
[NEMU] ptw: level 2, vaddr 0x5dd6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd6e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd6e, paddr 0xf80d5d6e, rdata 0xbe81
(3513620) [NEMU] pc = 0x5dd6c inst be81b423
[NEMU] ptw: level 2, vaddr 0x171d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d40, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d40, paddr 0x81725d40, len 8, data 0x7330280
[NEMU] ptw: level 2, vaddr 0x5dd70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd70, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd70, paddr 0xf80d5d70, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0x5dd72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd72, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd72, paddr 0xf80d5d72, rdata 0xbef1
(3513620) [NEMU] pc = 0x5dd70 inst bef1a023
[NEMU] ptw: level 2, vaddr 0x171d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d38, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d38, paddr 0x81725d38, len 4, data 0x136852
[NEMU] ptw: level 2, vaddr 0x5dd74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd74, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd74, paddr 0xf80d5d74, rdata 0x48e3
[NEMU] ptw: level 2, vaddr 0x5dd76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd76, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd76, paddr 0xf80d5d76, rdata 0xeee9
(3513620) [NEMU] pc = 0x5dd74 inst eee948e3
[NEMU] ptw: level 2, vaddr 0x5dd78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd78, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd78, paddr 0xf80d5d78, rdata 0xbf41
(3513620) [NEMU] pc = 0x5dd78 inst bf41
[NEMU] ptw: level 2, vaddr 0x5dd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd08, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd08, paddr 0xf80d5d08, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x5dd0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd0a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd0a, paddr 0xf80d5d0a, rdata 0xc001
(3513620) [NEMU] pc = 0x5dd08 inst c001b683
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d58, paddr 0x81725d58, rdata 0x75c8c0
[NEMU] ptw: level 2, vaddr 0x5dd0c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dd0c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dd0c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dd0c, paddr 0xf80d5d0c, rdata 0xbf25
(3513620) [NEMU] pc = 0x5dd0c inst bf25
[NEMU] ptw: level 2, vaddr 0x5dc44, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc44, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc44, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc44, paddr 0xf80d5c44, rdata 0x60a6
(3513620) [NEMU] pc = 0x5dc44 inst 60a6
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d8, paddr 0x816fe8d8, rdata 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x5dc46, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc46, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc46, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc46, paddr 0xf80d5c46, rdata 0x6406
(3513620) [NEMU] pc = 0x5dc46 inst 6406
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d0, paddr 0x816fe8d0, rdata 0xc
[NEMU] ptw: level 2, vaddr 0x5dc48, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc48, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc48, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc48, paddr 0xf80d5c48, rdata 0x6288
(3513620) [NEMU] pc = 0x5dc48 inst 6288
[NEMU] ptw: level 2, vaddr 0x75c8c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x75c8c0, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x75c8c0, pg_base 0x8028b000, p_pte 0x8028bae0, pte.val 0x205268d7
[NEMU] mmu_read: vaddr 0x75c8c0, paddr 0x8149a8c0, rdata 0x75c890
[NEMU] ptw: level 2, vaddr 0x5dc4a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc4a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc4a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc4a, paddr 0xf80d5c4a, rdata 0x74e2
(3513620) [NEMU] pc = 0x5dc4a inst 74e2
[NEMU] ptw: level 2, vaddr 0x3fffc358c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358c8, paddr 0x816fe8c8, rdata 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0x5dc4c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc4c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc4c, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc4c, paddr 0xf80d5c4c, rdata 0x7942
(3513620) [NEMU] pc = 0x5dc4c inst 7942
[NEMU] ptw: level 2, vaddr 0x3fffc358c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358c0, paddr 0x816fe8c0, rdata 0x1749b0
[NEMU] ptw: level 2, vaddr 0x5dc4e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc4e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc4e, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc4e, paddr 0xf80d5c4e, rdata 0x79a2
(3513620) [NEMU] pc = 0x5dc4e inst 79a2
[NEMU] ptw: level 2, vaddr 0x3fffc358b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358b8, paddr 0x816fe8b8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x5dc50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc50, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc50, paddr 0xf80d5c50, rdata 0x7a02
(3513620) [NEMU] pc = 0x5dc50 inst 7a02
[NEMU] ptw: level 2, vaddr 0x3fffc358b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358b0, paddr 0x816fe8b0, rdata 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x5dc52, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc52, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc52, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc52, paddr 0xf80d5c52, rdata 0x6ae2
(3513620) [NEMU] pc = 0x5dc52 inst 6ae2
[NEMU] ptw: level 2, vaddr 0x3fffc358a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358a8, paddr 0x816fe8a8, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0x5dc54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc54, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc54, paddr 0xf80d5c54, rdata 0x6b42
(3513620) [NEMU] pc = 0x5dc54 inst 6b42
[NEMU] ptw: level 2, vaddr 0x3fffc358a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358a0, paddr 0x816fe8a0, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0x5dc56, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc56, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc56, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc56, paddr 0xf80d5c56, rdata 0x6ba2
(3513620) [NEMU] pc = 0x5dc56 inst 6ba2
[NEMU] ptw: level 2, vaddr 0x3fffc35898, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35898, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35898, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35898, paddr 0x816fe898, rdata 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x5dc58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc58, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc58, paddr 0xf80d5c58, rdata 0x6161
(3513620) [NEMU] pc = 0x5dc58 inst 6161
[NEMU] ptw: level 2, vaddr 0x5dc5a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5dc5a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5dc5a, pg_base 0x80281000, p_pte 0x802812e8, pte.val 0x3e03545b
[NEMU] mmu_read: vaddr 0x5dc5a, paddr 0xf80d5c5a, rdata 0x8082
(3513620) [NEMU] pc = 0x5dc5a inst 8082
[NEMU] ptw: level 2, vaddr 0x9d3ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ce, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ce, paddr 0xf809d3ce, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x9d3d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d0, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d0, paddr 0xf809d3d0, rdata 0xc0a1
(3513620) [NEMU] pc = 0x9d3ce inst c0a1b023
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d58, paddr 0x81725d58, len 8, data 0x75c890
[NEMU] ptw: level 2, vaddr 0x9d3d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d2, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d2, paddr 0xf809d3d2, rdata 0x87aa
(3513620) [NEMU] pc = 0x9d3d2 inst 87aa
[NEMU] ptw: level 2, vaddr 0x9d3d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d4, paddr 0xf809d3d4, rdata 0xf965
(3513620) [NEMU] pc = 0x9d3d4 inst f965
[NEMU] ptw: level 2, vaddr 0x9d3c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c4, paddr 0xf809d3c4, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x9d3c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c6, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c6, paddr 0xf809d3c6, rdata 0xd081
(3513620) [NEMU] pc = 0x9d3c4 inst d081a703
[NEMU] ptw: level 2, vaddr 0x171e60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e60, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171e60, paddr 0x81725e60, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x9d3c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c8, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c8, paddr 0xf809d3c8, rdata 0xe31d
(3513620) [NEMU] pc = 0x9d3c8 inst e31d
[NEMU] ptw: level 2, vaddr 0x9d3ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ca, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ca, paddr 0xf809d3ca, rdata 0x6b9c
(3513620) [NEMU] pc = 0x9d3ca inst 6b9c
[NEMU] ptw: level 2, vaddr 0x75c8a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x75c8a0, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x75c8a0, pg_base 0x8028b000, p_pte 0x8028bae0, pte.val 0x205268d7
[NEMU] mmu_read: vaddr 0x75c8a0, paddr 0x8149a8a0, rdata 0x5c9d4
[NEMU] ptw: level 2, vaddr 0x9d3cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3cc, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3cc, paddr 0xf809d3cc, rdata 0x9782
(3513620) [NEMU] pc = 0x9d3cc inst 9782
[NEMU] ptw: level 2, vaddr 0x5c9d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9d4, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9d4, paddr 0xf80d49d4, rdata 0x1141
(3513620) [NEMU] pc = 0x5c9d4 inst 1141
[NEMU] ptw: level 2, vaddr 0x5c9d6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9d6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9d6, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9d6, paddr 0xf80d49d6, rdata 0xe022
(3513620) [NEMU] pc = 0x5c9d6 inst e022
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d0, paddr 0x816fe8d0, len 8, data 0xc
[NEMU] ptw: level 2, vaddr 0x5c9d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9d8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9d8, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9d8, paddr 0xf80d49d8, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x5c9da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9da, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9da, paddr 0xf80d49da, rdata 0xc201
(3513620) [NEMU] pc = 0x5c9d8 inst c201b783
[NEMU] ptw: level 2, vaddr 0x171d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d78, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d78, paddr 0x81725d78, rdata 0x184bb0
[NEMU] ptw: level 2, vaddr 0x5c9dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9dc, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9dc, paddr 0xf80d49dc, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x5c9de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9de, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9de, paddr 0xf80d49de, rdata 0xdc01
(3513620) [NEMU] pc = 0x5c9dc inst dc01b703
[NEMU] ptw: level 2, vaddr 0x171f18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171f18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171f18, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171f18, paddr 0x81725f18, rdata 0x184c30
[NEMU] ptw: level 2, vaddr 0x5c9e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9e0, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9e0, paddr 0xf80d49e0, rdata 0x791
(3513620) [NEMU] pc = 0x5c9e0 inst 791
[NEMU] ptw: level 2, vaddr 0x5c9e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9e2, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9e2, paddr 0xf80d49e2, rdata 0xe406
(3513620) [NEMU] pc = 0x5c9e2 inst e406
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d8, paddr 0x816fe8d8, len 8, data 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x5c9e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9e4, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9e4, paddr 0xf80d49e4, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x5c9e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9e6, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9e6, paddr 0xf80d49e6, rdata 0xc2f1
(3513620) [NEMU] pc = 0x5c9e4 inst c2f1b023
[NEMU] ptw: level 2, vaddr 0x171d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d78, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d78, paddr 0x81725d78, len 8, data 0x184bb4
[NEMU] ptw: level 2, vaddr 0x5c9e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9e8, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9e8, paddr 0xf80d49e8, rdata 0x8063
[NEMU] ptw: level 2, vaddr 0x5c9ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9ea, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9ea, paddr 0xf80d49ea, rdata 0x2e7
(3513620) [NEMU] pc = 0x5c9e8 inst 2e78063
[NEMU] ptw: level 2, vaddr 0x5c9ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9ec, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9ec, paddr 0xf80d49ec, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x5c9ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9ee, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9ee, paddr 0xf80d49ee, rdata 0xc301
(3513620) [NEMU] pc = 0x5c9ec inst c301b703
[NEMU] ptw: level 2, vaddr 0x171d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d88, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d88, paddr 0x81725d88, rdata 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x5c9f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9f0, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9f0, paddr 0xf80d49f0, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x5c9f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9f2, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9f2, paddr 0xf80d49f2, rdata 0xc281
(3513620) [NEMU] pc = 0x5c9f0 inst c281b683
[NEMU] ptw: level 2, vaddr 0x171d80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d80, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d80, paddr 0x81725d80, rdata 0x2000023010
[NEMU] ptw: level 2, vaddr 0x5c9f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9f4, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9f4, paddr 0xf80d49f4, rdata 0x8f15
(3513620) [NEMU] pc = 0x5c9f4 inst 8f15
[NEMU] ptw: level 2, vaddr 0x5c9f6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9f6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9f6, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9f6, paddr 0xf80d49f6, rdata 0x870d
(3513620) [NEMU] pc = 0x5c9f6 inst 870d
[NEMU] ptw: level 2, vaddr 0x5c9f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9f8, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9f8, paddr 0xf80d49f8, rdata 0xc398
(3513620) [NEMU] pc = 0x5c9f8 inst c398
[NEMU] ptw: level 2, vaddr 0x184bb4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x184bb4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x184bb4, pg_base 0x80281000, p_pte 0x80281c20, pte.val 0x205bf0d7
[NEMU] mmu_write: vaddr 0x184bb4, paddr 0x816fcbb4, len 4, data 0x21a1
[NEMU] ptw: level 2, vaddr 0x5c9fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9fa, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9fa, paddr 0xf80d49fa, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x5c9fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9fc, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9fc, paddr 0xf80d49fc, rdata 0xc001
(3513620) [NEMU] pc = 0x5c9fa inst c001b783
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d58, paddr 0x81725d58, rdata 0x75c890
[NEMU] ptw: level 2, vaddr 0x5c9fe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5c9fe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5c9fe, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5c9fe, paddr 0xf80d49fe, rdata 0x60a2
(3513620) [NEMU] pc = 0x5c9fe inst 60a2
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d8, paddr 0x816fe8d8, rdata 0x9d3ce
[NEMU] ptw: level 2, vaddr 0x5ca00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5ca00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5ca00, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5ca00, paddr 0xf80d4a00, rdata 0x6402
(3513620) [NEMU] pc = 0x5ca00 inst 6402
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc358d0, paddr 0x816fe8d0, rdata 0xc
[NEMU] ptw: level 2, vaddr 0x5ca02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5ca02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5ca02, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5ca02, paddr 0xf80d4a02, rdata 0x6388
(3513620) [NEMU] pc = 0x5ca02 inst 6388
[NEMU] ptw: level 2, vaddr 0x75c890, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x75c890, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x75c890, pg_base 0x8028b000, p_pte 0x8028bae0, pte.val 0x205268d7
[NEMU] mmu_read: vaddr 0x75c890, paddr 0x8149a890, rdata 0x75c850
[NEMU] ptw: level 2, vaddr 0x5ca04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5ca04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5ca04, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5ca04, paddr 0xf80d4a04, rdata 0x141
(3513620) [NEMU] pc = 0x5ca04 inst 141
[NEMU] ptw: level 2, vaddr 0x5ca06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x5ca06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x5ca06, pg_base 0x80281000, p_pte 0x802812e0, pte.val 0x3e03505b
[NEMU] mmu_read: vaddr 0x5ca06, paddr 0xf80d4a06, rdata 0x8082
(3513620) [NEMU] pc = 0x5ca06 inst 8082
[NEMU] ptw: level 2, vaddr 0x9d3ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ce, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ce, paddr 0xf809d3ce, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x9d3d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d0, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d0, paddr 0xf809d3d0, rdata 0xc0a1
(3513620) [NEMU] pc = 0x9d3ce inst c0a1b023
[NEMU] ptw: level 2, vaddr 0x171d58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d58, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d58, paddr 0x81725d58, len 8, data 0x75c850
[NEMU] ptw: level 2, vaddr 0x9d3d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d2, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d2, paddr 0xf809d3d2, rdata 0x87aa
(3513620) [NEMU] pc = 0x9d3d2 inst 87aa
[NEMU] ptw: level 2, vaddr 0x9d3d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3d4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3d4, paddr 0xf809d3d4, rdata 0xf965
(3513620) [NEMU] pc = 0x9d3d4 inst f965
[NEMU] ptw: level 2, vaddr 0x9d3c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c4, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c4, paddr 0xf809d3c4, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x9d3c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c6, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c6, paddr 0xf809d3c6, rdata 0xd081
(3513620) [NEMU] pc = 0x9d3c4 inst d081a703
[NEMU] ptw: level 2, vaddr 0x171e60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e60, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171e60, paddr 0x81725e60, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x9d3c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3c8, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3c8, paddr 0xf809d3c8, rdata 0xe31d
(3513620) [NEMU] pc = 0x9d3c8 inst e31d
[NEMU] ptw: level 2, vaddr 0x9d3ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3ca, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3ca, paddr 0xf809d3ca, rdata 0x6b9c
(3513620) [NEMU] pc = 0x9d3ca inst 6b9c
[NEMU] ptw: level 2, vaddr 0x75c860, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x75c860, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x75c860, pg_base 0x8028b000, p_pte 0x8028bae0, pte.val 0x205268d7
[NEMU] mmu_read: vaddr 0x75c860, paddr 0x8149a860, rdata 0xb84ea
[NEMU] ptw: level 2, vaddr 0x9d3cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d3cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x9d3cc, pg_base 0x80281000, p_pte 0x802814e8, pte.val 0x3e02745b
[NEMU] mmu_read: vaddr 0x9d3cc, paddr 0xf809d3cc, rdata 0x9782
(3513620) [NEMU] pc = 0x9d3cc inst 9782
[NEMU] ptw: level 2, vaddr 0xb84ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84ea, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84ea, paddr 0xf80914ea, rdata 0x7119
(3513620) [NEMU] pc = 0xb84ea inst 7119
[NEMU] ptw: level 2, vaddr 0xb84ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84ec, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84ec, paddr 0xf80914ec, rdata 0xe4d6
(3513620) [NEMU] pc = 0xb84ec inst e4d6
[NEMU] ptw: level 2, vaddr 0x3fffc358a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358a8, paddr 0x816fe8a8, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0xb84ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84ee, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84ee, paddr 0xf80914ee, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0xb84f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84f0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84f0, paddr 0xf80914f0, rdata 0xc201
(3513620) [NEMU] pc = 0xb84ee inst c201b783
[NEMU] ptw: level 2, vaddr 0x171d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d78, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d78, paddr 0x81725d78, rdata 0x184bb4
[NEMU] ptw: level 2, vaddr 0xb84f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84f2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84f2, paddr 0xf80914f2, rdata 0xe8d2
(3513620) [NEMU] pc = 0xb84f2 inst e8d2
[NEMU] ptw: level 2, vaddr 0x3fffc358b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358b0, paddr 0x816fe8b0, len 8, data 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0xb84f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84f4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84f4, paddr 0xf80914f4, rdata 0xb583
[NEMU] ptw: level 2, vaddr 0xb84f6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84f6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84f6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84f6, paddr 0xf80914f6, rdata 0xab81
(3513620) [NEMU] pc = 0xb84f4 inst ab81b583
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0xb84f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84f8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84f8, paddr 0xf80914f8, rdata 0x8713
[NEMU] ptw: level 2, vaddr 0xb84fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84fa, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84fa, paddr 0xf80914fa, rdata 0xffc7
(3513620) [NEMU] pc = 0xb84f8 inst ffc78713
[NEMU] ptw: level 2, vaddr 0xb84fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84fc, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84fc, paddr 0xf80914fc, rdata 0xf0ca
(3513620) [NEMU] pc = 0xb84fc inst f0ca
[NEMU] ptw: level 2, vaddr 0x3fffc358c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358c0, paddr 0x816fe8c0, len 8, data 0x1749b0
[NEMU] ptw: level 2, vaddr 0xb84fe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb84fe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb84fe, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb84fe, paddr 0xf80914fe, rdata 0xecce
(3513620) [NEMU] pc = 0xb84fe inst ecce
[NEMU] ptw: level 2, vaddr 0x3fffc358b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358b8, paddr 0x816fe8b8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xb8500, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8500, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8500, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8500, paddr 0xf8091500, rdata 0xe0da
(3513620) [NEMU] pc = 0xb8500 inst e0da
[NEMU] ptw: level 2, vaddr 0x3fffc358a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358a0, paddr 0x816fe8a0, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0xb8502, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8502, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8502, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8502, paddr 0xf8091502, rdata 0xfc86
(3513620) [NEMU] pc = 0xb8502 inst fc86
[NEMU] ptw: level 2, vaddr 0x3fffc358d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d8, paddr 0x816fe8d8, len 8, data 0x9d3ce
[NEMU] ptw: level 2, vaddr 0xb8504, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8504, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8504, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8504, paddr 0xf8091504, rdata 0xf8a2
(3513620) [NEMU] pc = 0xb8504 inst f8a2
[NEMU] ptw: level 2, vaddr 0x3fffc358d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358d0, paddr 0x816fe8d0, len 8, data 0xc
[NEMU] ptw: level 2, vaddr 0xb8506, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8506, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8506, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8506, paddr 0xf8091506, rdata 0xf4a6
(3513620) [NEMU] pc = 0xb8506 inst f4a6
[NEMU] ptw: level 2, vaddr 0x3fffc358c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc358c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc358c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc358c8, paddr 0x816fe8c8, len 8, data 0x3fffc35d08
[NEMU] ptw: level 2, vaddr 0xb8508, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8508, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8508, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8508, paddr 0xf8091508, rdata 0xfc5e
(3513620) [NEMU] pc = 0xb8508 inst fc5e
[NEMU] ptw: level 2, vaddr 0x3fffc35898, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35898, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35898, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35898, paddr 0x816fe898, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0xb850a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb850a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb850a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb850a, paddr 0xf809150a, rdata 0xf862
(3513620) [NEMU] pc = 0xb850a inst f862
[NEMU] ptw: level 2, vaddr 0x3fffc35890, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35890, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35890, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35890, paddr 0x816fe890, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xb850c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb850c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb850c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb850c, paddr 0xf809150c, rdata 0xf466
(3513620) [NEMU] pc = 0xb850c inst f466
[NEMU] ptw: level 2, vaddr 0x3fffc35888, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35888, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35888, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35888, paddr 0x816fe888, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0xb850e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb850e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb850e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb850e, paddr 0xf809150e, rdata 0xf06a
(3513620) [NEMU] pc = 0xb850e inst f06a
[NEMU] ptw: level 2, vaddr 0x3fffc35880, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35880, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35880, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35880, paddr 0x816fe880, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xb8510, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8510, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8510, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8510, paddr 0xf8091510, rdata 0xec6e
(3513620) [NEMU] pc = 0xb8510 inst ec6e
[NEMU] ptw: level 2, vaddr 0x3fffc35878, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35878, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35878, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35878, paddr 0x816fe878, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xb8512, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8512, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8512, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8512, paddr 0xf8091512, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0xb8514, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8514, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8514, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8514, paddr 0xf8091514, rdata 0xc2e1
(3513620) [NEMU] pc = 0xb8512 inst c2e1b023
[NEMU] ptw: level 2, vaddr 0x171d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d78, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d78, paddr 0x81725d78, len 8, data 0x184bb0
[NEMU] ptw: level 2, vaddr 0xb8516, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8516, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8516, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8516, paddr 0xf8091516, rdata 0x4384
(3513620) [NEMU] pc = 0xb8516 inst 4384
[NEMU] ptw: level 2, vaddr 0x184bb4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x184bb4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x184bb4, pg_base 0x80281000, p_pte 0x80281c20, pte.val 0x205bf0d7
[NEMU] mmu_read: vaddr 0x184bb4, paddr 0x816fcbb4, rdata 0x21a1
[NEMU] ptw: level 2, vaddr 0xb8518, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8518, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8518, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8518, paddr 0xf8091518, rdata 0xb803
[NEMU] ptw: level 2, vaddr 0xb851a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb851a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb851a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb851a, paddr 0xf809151a, rdata 0xc281
(3513620) [NEMU] pc = 0xb8518 inst c281b803
[NEMU] ptw: level 2, vaddr 0x171d80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d80, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d80, paddr 0x81725d80, rdata 0x2000023010
[NEMU] ptw: level 2, vaddr 0xb851c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb851c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb851c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb851c, paddr 0xf809151c, rdata 0x4d98
(3513620) [NEMU] pc = 0xb851c inst 4d98
[NEMU] ptw: level 2, vaddr 0x181468, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181468, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181468, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181468, paddr 0x8170d468, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xb851e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb851e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb851e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb851e, paddr 0xf809151e, rdata 0x478d
(3513620) [NEMU] pc = 0xb851e inst 478d
[NEMU] ptw: level 2, vaddr 0xb8520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8520, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8520, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8520, paddr 0xf8091520, rdata 0xb903
[NEMU] ptw: level 2, vaddr 0xb8522, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8522, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8522, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8522, paddr 0xf8091522, rdata 0xc301
(3513620) [NEMU] pc = 0xb8520 inst c301b903
[NEMU] ptw: level 2, vaddr 0x171d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d88, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d88, paddr 0x81725d88, rdata 0x2000033d18
[NEMU] ptw: level 2, vaddr 0xb8524, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8524, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8524, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8524, paddr 0xf8091524, rdata 0x4990
(3513620) [NEMU] pc = 0xb8524 inst 4990
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x7
[NEMU] ptw: level 2, vaddr 0xb8526, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8526, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8526, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8526, paddr 0xf8091526, rdata 0xe4b3
[NEMU] ptw: level 2, vaddr 0xb8528, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8528, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8528, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8528, paddr 0xf8091528, rdata 0x2104
(3513620) [NEMU] pc = 0xb8526 inst 2104e4b3
[NEMU] ptw: level 2, vaddr 0xb852a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb852a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb852a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb852a, paddr 0xf809152a, rdata 0x263
[NEMU] ptw: level 2, vaddr 0xb852c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb852c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb852c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb852c, paddr 0xf809152c, rdata 0xcf7
(3513620) [NEMU] pc = 0xb852a inst cf70263
[NEMU] ptw: level 2, vaddr 0xb852e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb852e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb852e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb852e, paddr 0xf809152e, rdata 0x6580
(3513620) [NEMU] pc = 0xb852e inst 6580
[NEMU] ptw: level 2, vaddr 0x181458, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181458, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181458, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181458, paddr 0x8170d458, rdata 0x1828a0
[NEMU] ptw: level 2, vaddr 0xb8530, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8530, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8530, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8530, paddr 0xf8091530, rdata 0x4663
[NEMU] ptw: level 2, vaddr 0xb8532, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8532, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8532, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8532, paddr 0xf8091532, rdata 0x206
(3513620) [NEMU] pc = 0xb8530 inst 2064663
[NEMU] ptw: level 2, vaddr 0xb8534, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8534, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8534, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8534, paddr 0xf8091534, rdata 0x1713
[NEMU] ptw: level 2, vaddr 0xb8536, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8536, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8536, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8536, paddr 0xf8091536, rdata 0x36
(3513620) [NEMU] pc = 0xb8534 inst 361713
[NEMU] ptw: level 2, vaddr 0xb8538, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8538, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8538, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8538, paddr 0xf8091538, rdata 0x7b3
[NEMU] ptw: level 2, vaddr 0xb853a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb853a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb853a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb853a, paddr 0xf809153a, rdata 0xc7
(3513620) [NEMU] pc = 0xb8538 inst c707b3
[NEMU] ptw: level 2, vaddr 0xb853c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb853c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb853c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb853c, paddr 0xf809153c, rdata 0x792
(3513620) [NEMU] pc = 0xb853c inst 792
[NEMU] ptw: level 2, vaddr 0xb853e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb853e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb853e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb853e, paddr 0xf809153e, rdata 0x97a2
(3513620) [NEMU] pc = 0xb853e inst 97a2
[NEMU] ptw: level 2, vaddr 0xb8540, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8540, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8540, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8540, paddr 0xf8091540, rdata 0x8532
(3513620) [NEMU] pc = 0xb8540 inst 8532
[NEMU] ptw: level 2, vaddr 0xb8542, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8542, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8542, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8542, paddr 0xf8091542, rdata 0x4309
(3513620) [NEMU] pc = 0xb8542 inst 4309
[NEMU] ptw: level 2, vaddr 0xb8544, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8544, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8544, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8544, paddr 0xf8091544, rdata 0x4899
(3513620) [NEMU] pc = 0xb8544 inst 4899
[NEMU] ptw: level 2, vaddr 0xb8546, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8546, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8546, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8546, paddr 0xf8091546, rdata 0xc683
[NEMU] ptw: level 2, vaddr 0xb8548, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8548, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8548, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8548, paddr 0xf8091548, rdata 0x7
(3513620) [NEMU] pc = 0xb8546 inst 7c683
[NEMU] ptw: level 2, vaddr 0x182c90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c90, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c90, paddr 0x816ffc90, rdata 0x5
[NEMU] ptw: level 2, vaddr 0xb854a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb854a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb854a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb854a, paddr 0xf809154a, rdata 0x5e7d
(3513620) [NEMU] pc = 0xb854a inst 5e7d
[NEMU] ptw: level 2, vaddr 0xb854c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb854c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb854c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb854c, paddr 0xf809154c, rdata 0x8793
[NEMU] ptw: level 2, vaddr 0xb854e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb854e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb854e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb854e, paddr 0xf809154e, rdata 0xf707
(3513620) [NEMU] pc = 0xb854c inst f7078793
[NEMU] ptw: level 2, vaddr 0xb8550, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8550, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8550, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8550, paddr 0xf8091550, rdata 0x6a63
[NEMU] ptw: level 2, vaddr 0xb8552, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8552, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8552, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8552, paddr 0xf8091552, rdata 0x2d3
(3513620) [NEMU] pc = 0xb8550 inst 2d36a63
[NEMU] ptw: level 2, vaddr 0xb8584, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8584, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8584, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8584, paddr 0xf8091584, rdata 0x99e3
[NEMU] ptw: level 2, vaddr 0xb8586, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8586, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8586, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8586, paddr 0xf8091586, rdata 0xfd16
(3513620) [NEMU] pc = 0xb8584 inst fd1699e3
[NEMU] ptw: level 2, vaddr 0xb8556, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8556, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8556, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8556, paddr 0xf8091556, rdata 0x357d
(3513620) [NEMU] pc = 0xb8556 inst 357d
[NEMU] ptw: level 2, vaddr 0xb8558, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8558, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8558, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8558, paddr 0xf8091558, rdata 0x17e3
[NEMU] ptw: level 2, vaddr 0xb855a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb855a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb855a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb855a, paddr 0xf809155a, rdata 0xffc5
(3513620) [NEMU] pc = 0xb8558 inst ffc517e3
[NEMU] ptw: level 2, vaddr 0xb8546, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8546, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8546, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8546, paddr 0xf8091546, rdata 0xc683
[NEMU] ptw: level 2, vaddr 0xb8548, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8548, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8548, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8548, paddr 0xf8091548, rdata 0x7
(3513620) [NEMU] pc = 0xb8546 inst 7c683
[NEMU] ptw: level 2, vaddr 0x182c00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c00, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c00, paddr 0x816ffc00, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xb854a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb854a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb854a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb854a, paddr 0xf809154a, rdata 0x5e7d
(3513620) [NEMU] pc = 0xb854a inst 5e7d
[NEMU] ptw: level 2, vaddr 0xb854c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb854c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb854c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb854c, paddr 0xf809154c, rdata 0x8793
[NEMU] ptw: level 2, vaddr 0xb854e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb854e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb854e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb854e, paddr 0xf809154e, rdata 0xf707
(3513620) [NEMU] pc = 0xb854c inst f7078793
[NEMU] ptw: level 2, vaddr 0xb8550, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8550, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8550, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8550, paddr 0xf8091550, rdata 0x6a63
[NEMU] ptw: level 2, vaddr 0xb8552, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8552, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8552, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8552, paddr 0xf8091552, rdata 0x2d3
(3513620) [NEMU] pc = 0xb8550 inst 2d36a63
[NEMU] ptw: level 2, vaddr 0xb8554, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8554, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8554, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8554, paddr 0xf8091554, rdata 0xea95
(3513620) [NEMU] pc = 0xb8554 inst ea95
[NEMU] ptw: level 2, vaddr 0xb8588, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8588, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8588, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8588, paddr 0xf8091588, rdata 0x4ae3
[NEMU] ptw: level 2, vaddr 0xb858a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb858a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb858a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb858a, paddr 0xf809158a, rdata 0xfc05
(3513620) [NEMU] pc = 0xb8588 inst fc054ae3
[NEMU] ptw: level 2, vaddr 0xb858c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb858c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb858c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb858c, paddr 0xf809158c, rdata 0x4363
[NEMU] ptw: level 2, vaddr 0xb858e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb858e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb858e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb858e, paddr 0xf809158e, rdata 0xec5
(3513620) [NEMU] pc = 0xb858c inst ec54363
[NEMU] ptw: level 2, vaddr 0xb8672, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8672, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8672, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8672, paddr 0xf8091672, rdata 0xf0ef
[NEMU] ptw: level 2, vaddr 0xb8674, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8674, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8674, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8674, paddr 0xf8091674, rdata 0xc71f
(3513620) [NEMU] pc = 0xb8672 inst c71ff0ef
[NEMU] ptw: level 2, vaddr 0xb82e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82e2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82e2, paddr 0xf80912e2, rdata 0x7159
(3513620) [NEMU] pc = 0xb82e2 inst 7159
[NEMU] ptw: level 2, vaddr 0xb82e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82e4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82e4, paddr 0xf80912e4, rdata 0xe0d2
(3513620) [NEMU] pc = 0xb82e4 inst e0d2
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35830, paddr 0x816fe830, len 8, data 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0xb82e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82e6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82e6, paddr 0xf80912e6, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0xb82e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82e8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82e8, paddr 0xf80912e8, rdata 0xab81
(3513620) [NEMU] pc = 0xb82e6 inst ab81b683
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0xb82ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82ea, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82ea, paddr 0xf80912ea, rdata 0xf486
(3513620) [NEMU] pc = 0xb82ea inst f486
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35858, paddr 0x816fe858, len 8, data 0xb8676
[NEMU] ptw: level 2, vaddr 0xb82ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82ec, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82ec, paddr 0xf80912ec, rdata 0xf0a2
(3513620) [NEMU] pc = 0xb82ec inst f0a2
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35850, paddr 0x816fe850, len 8, data 0x1828a0
[NEMU] ptw: level 2, vaddr 0xb82ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82ee, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82ee, paddr 0xf80912ee, rdata 0xeca6
(3513620) [NEMU] pc = 0xb82ee inst eca6
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35848, paddr 0x816fe848, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0xb82f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82f0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82f0, paddr 0xf80912f0, rdata 0xe8ca
(3513620) [NEMU] pc = 0xb82f0 inst e8ca
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35840, paddr 0x816fe840, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0xb82f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82f2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82f2, paddr 0xf80912f2, rdata 0xe4ce
(3513620) [NEMU] pc = 0xb82f2 inst e4ce
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35838, paddr 0x816fe838, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xb82f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82f4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82f4, paddr 0xf80912f4, rdata 0xfc56
(3513620) [NEMU] pc = 0xb82f4 inst fc56
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35828, paddr 0x816fe828, len 8, data 0x150000
[NEMU] ptw: level 2, vaddr 0xb82f6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82f6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82f6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82f6, paddr 0xf80912f6, rdata 0xf85a
(3513620) [NEMU] pc = 0xb82f6 inst f85a
[NEMU] ptw: level 2, vaddr 0x3fffc35820, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35820, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35820, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35820, paddr 0x816fe820, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0xb82f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82f8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82f8, paddr 0xf80912f8, rdata 0xf45e
(3513620) [NEMU] pc = 0xb82f8 inst f45e
[NEMU] ptw: level 2, vaddr 0x3fffc35818, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35818, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35818, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35818, paddr 0x816fe818, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0xb82fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82fa, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82fa, paddr 0xf80912fa, rdata 0xf062
(3513620) [NEMU] pc = 0xb82fa inst f062
[NEMU] ptw: level 2, vaddr 0x3fffc35810, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35810, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35810, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35810, paddr 0x816fe810, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xb82fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82fc, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82fc, paddr 0xf80912fc, rdata 0xec66
(3513620) [NEMU] pc = 0xb82fc inst ec66
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35808, paddr 0x816fe808, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0xb82fe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb82fe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb82fe, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb82fe, paddr 0xf80912fe, rdata 0xe86a
(3513620) [NEMU] pc = 0xb82fe inst e86a
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35800, paddr 0x816fe800, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xb8300, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8300, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8300, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8300, paddr 0xf8091300, rdata 0xe46e
(3513620) [NEMU] pc = 0xb8300 inst e46e
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357f8, paddr 0x816fe7f8, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xb8302, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8302, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8302, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8302, paddr 0xf8091302, rdata 0x4a9c
(3513620) [NEMU] pc = 0xb8302 inst 4a9c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x7
[NEMU] ptw: level 2, vaddr 0xb8304, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8304, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8304, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8304, paddr 0xf8091304, rdata 0x5163
[NEMU] ptw: level 2, vaddr 0xb8306, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8306, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8306, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8306, paddr 0xf8091306, rdata 0x6f5
(3513620) [NEMU] pc = 0xb8304 inst 6f55163
[NEMU] ptw: level 2, vaddr 0xb8308, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8308, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8308, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8308, paddr 0xf8091308, rdata 0xf937
[NEMU] ptw: level 2, vaddr 0xb830a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb830a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb830a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb830a, paddr 0xf809130a, rdata 0x13
(3513620) [NEMU] pc = 0xb8308 inst 13f937
[NEMU] ptw: level 2, vaddr 0xb830c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb830c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb830c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb830c, paddr 0xf809130c, rdata 0x84aa
(3513620) [NEMU] pc = 0xb830c inst 84aa
[NEMU] ptw: level 2, vaddr 0xb830e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb830e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb830e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb830e, paddr 0xf809130e, rdata 0x4999
(3513620) [NEMU] pc = 0xb830e inst 4999
[NEMU] ptw: level 2, vaddr 0xb8310, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8310, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8310, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8310, paddr 0xf8091310, rdata 0x913
[NEMU] ptw: level 2, vaddr 0xb8312, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8312, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8312, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8312, paddr 0xf8091312, rdata 0xd6c9
(3513620) [NEMU] pc = 0xb8310 inst d6c90913
[NEMU] ptw: level 2, vaddr 0xb8314, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8314, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8314, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8314, paddr 0xf8091314, rdata 0x6680
(3513620) [NEMU] pc = 0xb8314 inst 6680
[NEMU] ptw: level 2, vaddr 0x181458, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181458, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181458, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181458, paddr 0x8170d458, rdata 0x1828a0
[NEMU] ptw: level 2, vaddr 0xb8316, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8316, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8316, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8316, paddr 0xf8091316, rdata 0xe733
[NEMU] ptw: level 2, vaddr 0xb8318, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8318, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8318, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8318, paddr 0xf8091318, rdata 0x20f7
(3513620) [NEMU] pc = 0xb8316 inst 20f7e733
[NEMU] ptw: level 2, vaddr 0xb831a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb831a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb831a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb831a, paddr 0xf809131a, rdata 0x712
(3513620) [NEMU] pc = 0xb831a inst 712
[NEMU] ptw: level 2, vaddr 0xb831c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb831c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb831c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb831c, paddr 0xf809131c, rdata 0x943a
(3513620) [NEMU] pc = 0xb831c inst 943a
[NEMU] ptw: level 2, vaddr 0xb831e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb831e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb831e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb831e, paddr 0xf809131e, rdata 0x4703
[NEMU] ptw: level 2, vaddr 0xb8320, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8320, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8320, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8320, paddr 0xf8091320, rdata 0x4
(3513620) [NEMU] pc = 0xb831e inst 44703
[NEMU] ptw: level 2, vaddr 0x182c90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c90, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c90, paddr 0x816ffc90, rdata 0x5
[NEMU] ptw: level 2, vaddr 0xb8322, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8322, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8322, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8322, paddr 0xf8091322, rdata 0xee63
[NEMU] ptw: level 2, vaddr 0xb8324, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8324, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8324, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8324, paddr 0xf8091324, rdata 0x2e9
(3513620) [NEMU] pc = 0xb8322 inst 2e9ee63
[NEMU] ptw: level 2, vaddr 0xb8326, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8326, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8326, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8326, paddr 0xf8091326, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0xb8328, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8328, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8328, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8328, paddr 0xf8091328, rdata 0x2127
(3513620) [NEMU] pc = 0xb8326 inst 21274733
[NEMU] ptw: level 2, vaddr 0xb832a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb832a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb832a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb832a, paddr 0xf809132a, rdata 0x4318
(3513620) [NEMU] pc = 0xb832a inst 4318
[NEMU] ptw: level 2, vaddr 0x13ed80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x13ed80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x13ed80, pg_base 0x80281000, p_pte 0x802819f0, pte.val 0x3e00fc5b
[NEMU] mmu_read: vaddr 0x13ed80, paddr 0xf803fd80, rdata 0xb835e
[NEMU] ptw: level 2, vaddr 0xb832c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb832c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb832c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb832c, paddr 0xf809132c, rdata 0x8702
(3513620) [NEMU] pc = 0xb832c inst 8702
[NEMU] ptw: level 2, vaddr 0xb835e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb835e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb835e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb835e, paddr 0xf809135e, rdata 0x37fd
(3513620) [NEMU] pc = 0xb835e inst 37fd
[NEMU] ptw: level 2, vaddr 0xb8360, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8360, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8360, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8360, paddr 0xf8091360, rdata 0xca9c
(3513620) [NEMU] pc = 0xb8360 inst ca9c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x6
[NEMU] ptw: level 2, vaddr 0xb8362, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8362, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8362, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8362, paddr 0xf8091362, rdata 0xc9e3
[NEMU] ptw: level 2, vaddr 0xb8364, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8364, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8364, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8364, paddr 0xf8091364, rdata 0xfaf4
(3513620) [NEMU] pc = 0xb8362 inst faf4c9e3
[NEMU] ptw: level 2, vaddr 0xb8366, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8366, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8366, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8366, paddr 0xf8091366, rdata 0x70a6
(3513620) [NEMU] pc = 0xb8366 inst 70a6
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35858, paddr 0x816fe858, rdata 0xb8676
[NEMU] ptw: level 2, vaddr 0xb8368, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8368, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8368, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8368, paddr 0xf8091368, rdata 0x7406
(3513620) [NEMU] pc = 0xb8368 inst 7406
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35850, paddr 0x816fe850, rdata 0x1828a0
[NEMU] ptw: level 2, vaddr 0xb836a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb836a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb836a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb836a, paddr 0xf809136a, rdata 0x64e6
(3513620) [NEMU] pc = 0xb836a inst 64e6
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35848, paddr 0x816fe848, rdata 0x2000033d18
[NEMU] ptw: level 2, vaddr 0xb836c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb836c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb836c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb836c, paddr 0xf809136c, rdata 0x6946
(3513620) [NEMU] pc = 0xb836c inst 6946
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35840, paddr 0x816fe840, rdata 0x2000033d18
[NEMU] ptw: level 2, vaddr 0xb836e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb836e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb836e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb836e, paddr 0xf809136e, rdata 0x69a6
(3513620) [NEMU] pc = 0xb836e inst 69a6
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35838, paddr 0x816fe838, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xb8370, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8370, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8370, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8370, paddr 0xf8091370, rdata 0x6a06
(3513620) [NEMU] pc = 0xb8370 inst 6a06
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35830, paddr 0x816fe830, rdata 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0xb8372, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8372, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8372, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8372, paddr 0xf8091372, rdata 0x7ae2
(3513620) [NEMU] pc = 0xb8372 inst 7ae2
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35828, paddr 0x816fe828, rdata 0x150000
[NEMU] ptw: level 2, vaddr 0xb8374, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8374, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8374, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8374, paddr 0xf8091374, rdata 0x7b42
(3513620) [NEMU] pc = 0xb8374 inst 7b42
[NEMU] ptw: level 2, vaddr 0x3fffc35820, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35820, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35820, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35820, paddr 0x816fe820, rdata 0x10530
[NEMU] ptw: level 2, vaddr 0xb8376, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8376, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8376, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8376, paddr 0xf8091376, rdata 0x7ba2
(3513620) [NEMU] pc = 0xb8376 inst 7ba2
[NEMU] ptw: level 2, vaddr 0x3fffc35818, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35818, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35818, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35818, paddr 0x816fe818, rdata 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0xb8378, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8378, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8378, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8378, paddr 0xf8091378, rdata 0x7c02
(3513620) [NEMU] pc = 0xb8378 inst 7c02
[NEMU] ptw: level 2, vaddr 0x3fffc35810, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35810, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35810, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35810, paddr 0x816fe810, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xb837a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb837a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb837a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb837a, paddr 0xf809137a, rdata 0x6ce2
(3513620) [NEMU] pc = 0xb837a inst 6ce2
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35808, paddr 0x816fe808, rdata 0x80
[NEMU] ptw: level 2, vaddr 0xb837c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb837c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb837c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb837c, paddr 0xf809137c, rdata 0x6d42
(3513620) [NEMU] pc = 0xb837c inst 6d42
[NEMU] ptw: level 2, vaddr 0x3fffc35800, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35800, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35800, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35800, paddr 0x816fe800, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xb837e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb837e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb837e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb837e, paddr 0xf809137e, rdata 0x6da2
(3513620) [NEMU] pc = 0xb837e inst 6da2
[NEMU] ptw: level 2, vaddr 0x3fffc357f8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357f8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357f8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357f8, paddr 0x816fe7f8, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xb8380, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8380, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8380, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8380, paddr 0xf8091380, rdata 0x6165
(3513620) [NEMU] pc = 0xb8380 inst 6165
[NEMU] ptw: level 2, vaddr 0xb8382, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8382, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8382, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8382, paddr 0xf8091382, rdata 0x8082
(3513620) [NEMU] pc = 0xb8382 inst 8082
[NEMU] ptw: level 2, vaddr 0xb8676, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8676, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8676, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8676, paddr 0xf8091676, rdata 0xb583
[NEMU] ptw: level 2, vaddr 0xb8678, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8678, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8678, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8678, paddr 0xf8091678, rdata 0xab81
(3513620) [NEMU] pc = 0xb8676 inst ab81b583
[NEMU] ptw: level 2, vaddr 0x171c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c10, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171c10, paddr 0x81725c10, rdata 0x181450
[NEMU] ptw: level 2, vaddr 0xb867a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb867a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb867a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb867a, paddr 0xf809167a, rdata 0xb803
[NEMU] ptw: level 2, vaddr 0xb867c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb867c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb867c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb867c, paddr 0xf809167c, rdata 0xc281
(3513620) [NEMU] pc = 0xb867a inst c281b803
[NEMU] ptw: level 2, vaddr 0x171d80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d80, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d80, paddr 0x81725d80, rdata 0x2000023010
[NEMU] ptw: level 2, vaddr 0xb867e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb867e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb867e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb867e, paddr 0xf809167e, rdata 0x4990
(3513620) [NEMU] pc = 0xb867e inst 4990
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181460, paddr 0x8170d460, rdata 0x6
[NEMU] ptw: level 2, vaddr 0xb8680, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8680, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8680, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8680, paddr 0xf8091680, rdata 0x6580
(3513620) [NEMU] pc = 0xb8680 inst 6580
[NEMU] ptw: level 2, vaddr 0x181458, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181458, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181458, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_read: vaddr 0x181458, paddr 0x8170d458, rdata 0x1828a0
[NEMU] ptw: level 2, vaddr 0xb8682, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8682, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8682, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8682, paddr 0xf8091682, rdata 0x1713
[NEMU] ptw: level 2, vaddr 0xb8684, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8684, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8684, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8684, paddr 0xf8091684, rdata 0x36
(3513620) [NEMU] pc = 0xb8682 inst 361713
[NEMU] ptw: level 2, vaddr 0xb8686, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8686, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8686, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8686, paddr 0xf8091686, rdata 0xb729
(3513620) [NEMU] pc = 0xb8686 inst b729
[NEMU] ptw: level 2, vaddr 0xb8590, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8590, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8590, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8590, paddr 0xf8091590, rdata 0x9732
(3513620) [NEMU] pc = 0xb8590 inst 9732
[NEMU] ptw: level 2, vaddr 0xb8592, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8592, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8592, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8592, paddr 0xf8091592, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0xb8594, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8594, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8594, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8594, paddr 0xf8091594, rdata 0xfff6
(3513620) [NEMU] pc = 0xb8592 inst fff6079b
[NEMU] ptw: level 2, vaddr 0xb8596, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8596, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8596, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8596, paddr 0xf8091596, rdata 0x712
(3513620) [NEMU] pc = 0xb8596 inst 712
[NEMU] ptw: level 2, vaddr 0xb8598, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8598, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8598, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8598, paddr 0xf8091598, rdata 0xc99c
(3513620) [NEMU] pc = 0xb8598 inst c99c
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x5
[NEMU] ptw: level 2, vaddr 0xb859a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb859a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb859a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb859a, paddr 0xf809159a, rdata 0x943a
(3513620) [NEMU] pc = 0xb859a inst 943a
[NEMU] ptw: level 2, vaddr 0xb859c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb859c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb859c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb859c, paddr 0xf809159c, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0xb859e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb859e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb859e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb859e, paddr 0xf809159e, rdata 0xe501
(3513620) [NEMU] pc = 0xb859c inst e501b683
[NEMU] ptw: level 2, vaddr 0x171fa8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171fa8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171fa8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171fa8, paddr 0x81725fa8, rdata 0x184bb0
[NEMU] ptw: level 2, vaddr 0xb85a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85a0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85a0, paddr 0xf80915a0, rdata 0x4c08
(3513620) [NEMU] pc = 0xb85a0 inst 4c08
[NEMU] ptw: level 2, vaddr 0x182c18, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c18, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c18, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c18, paddr 0x816ffc18, rdata 0x3
[NEMU] ptw: level 2, vaddr 0xb85a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85a2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85a2, paddr 0xf80915a2, rdata 0x3303
[NEMU] ptw: level 2, vaddr 0xb85a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85a4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85a4, paddr 0xf80915a4, rdata 0x104
(3513620) [NEMU] pc = 0xb85a2 inst 1043303
[NEMU] ptw: level 2, vaddr 0x182c10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c10, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c10, paddr 0x816ffc10, rdata 0x6d1710
[NEMU] ptw: level 2, vaddr 0xb85a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85a6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85a6, paddr 0xf80915a6, rdata 0x4c58
(3513620) [NEMU] pc = 0xb85a6 inst 4c58
[NEMU] ptw: level 2, vaddr 0x182c1c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c1c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c1c, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c1c, paddr 0x816ffc1c, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xb85a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85a8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85a8, paddr 0xf80915a8, rdata 0x501c
(3513620) [NEMU] pc = 0xb85a8 inst 501c
[NEMU] ptw: level 2, vaddr 0x182c20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c20, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c20, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c20, paddr 0x816ffc20, rdata 0xb
[NEMU] ptw: level 2, vaddr 0xb85aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85aa, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85aa, paddr 0xf80915aa, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0xb85ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85ac, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85ac, paddr 0xf80915ac, rdata 0x20d7
(3513620) [NEMU] pc = 0xb85aa inst 20d74733
[NEMU] ptw: level 2, vaddr 0xb85ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85ae, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85ae, paddr 0xf80915ae, rdata 0xac23
[NEMU] ptw: level 2, vaddr 0xb85b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85b0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85b0, paddr 0xf80915b0, rdata 0xfaa1
(3513620) [NEMU] pc = 0xb85ae inst faa1ac23
[NEMU] ptw: level 2, vaddr 0x172110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x172110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x172110, pg_base 0x80281000, p_pte 0x80281b90, pte.val 0x205c00d7
[NEMU] mmu_write: vaddr 0x172110, paddr 0x81700110, len 4, data 0x3
[NEMU] ptw: level 2, vaddr 0xb85b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85b2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85b2, paddr 0xf80915b2, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0xb85b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85b4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85b4, paddr 0xf80915b4, rdata 0xc2e1
(3513620) [NEMU] pc = 0xb85b2 inst c2e1b023
[NEMU] ptw: level 2, vaddr 0x171d78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d78, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d78, paddr 0x81725d78, len 8, data 0x184bb0
[NEMU] ptw: level 2, vaddr 0xb85b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85b6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85b6, paddr 0xf80915b6, rdata 0x7408
(3513620) [NEMU] pc = 0xb85b6 inst 7408
[NEMU] ptw: level 2, vaddr 0x182c28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c28, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c28, paddr 0x816ffc28, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xb85b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85b8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85b8, paddr 0xf80915b8, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0xb85ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85ba, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85ba, paddr 0xf80915ba, rdata 0x9c61
(3513620) [NEMU] pc = 0xb85b8 inst 9c61b823
[NEMU] ptw: level 2, vaddr 0x171b28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b28, paddr 0x81725b28, len 8, data 0x6d1710
[NEMU] ptw: level 2, vaddr 0xb85bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85bc, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85bc, paddr 0xf80915bc, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0xb85be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85be, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85be, paddr 0xf80915be, rdata 0xdaf1
(3513620) [NEMU] pc = 0xb85bc inst daf1a023
[NEMU] ptw: level 2, vaddr 0x171ef8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef8, paddr 0x81725ef8, len 4, data 0xb
[NEMU] ptw: level 2, vaddr 0xb85c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85c0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85c0, paddr 0xf80915c0, rdata 0x2a83
[NEMU] ptw: level 2, vaddr 0xb85c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85c2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85c2, paddr 0xf80915c2, rdata 0x84
(3513620) [NEMU] pc = 0xb85c0 inst 842a83
[NEMU] ptw: level 2, vaddr 0x182c08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c08, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c08, paddr 0x816ffc08, rdata 0x21a1
[NEMU] ptw: level 2, vaddr 0xb85c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85c4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85c4, paddr 0xf80915c4, rdata 0x4703
[NEMU] ptw: level 2, vaddr 0xb85c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85c6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85c6, paddr 0xf80915c6, rdata 0x4
(3513620) [NEMU] pc = 0xb85c4 inst 44703
[NEMU] ptw: level 2, vaddr 0x182c00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c00, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c00, paddr 0x816ffc00, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xb85c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85c8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85c8, paddr 0xf80915c8, rdata 0x4689
(3513620) [NEMU] pc = 0xb85c8 inst 4689
[NEMU] ptw: level 2, vaddr 0xb85ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85ca, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85ca, paddr 0xf80915ca, rdata 0xe02a
(3513620) [NEMU] pc = 0xb85ca inst e02a
[NEMU] ptw: level 2, vaddr 0x3fffc35860, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35860, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35860, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35860, paddr 0x816fe860, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xb85cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85cc, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85cc, paddr 0xf80915cc, rdata 0x4c03
[NEMU] ptw: level 2, vaddr 0xb85ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85ce, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85ce, paddr 0xf80915ce, rdata 0x304
(3513620) [NEMU] pc = 0xb85cc inst 3044c03
[NEMU] ptw: level 2, vaddr 0x182c30, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x182c30, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x182c30, pg_base 0x80281000, p_pte 0x80281c10, pte.val 0x205bfcd7
[NEMU] mmu_read: vaddr 0x182c30, paddr 0x816ffc30, rdata 0x80
[NEMU] ptw: level 2, vaddr 0xb85d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85d0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85d0, paddr 0xf80915d0, rdata 0xeab3
[NEMU] ptw: level 2, vaddr 0xb85d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85d2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85d2, paddr 0xf80915d2, rdata 0x210a
(3513620) [NEMU] pc = 0xb85d0 inst 210aeab3
[NEMU] ptw: level 2, vaddr 0xb85d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85d4, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85d4, paddr 0xf80915d4, rdata 0x163
[NEMU] ptw: level 2, vaddr 0xb85d6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85d6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85d6, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85d6, paddr 0xf80915d6, rdata 0x1cd7
(3513620) [NEMU] pc = 0xb85d4 inst 1cd70163
[NEMU] ptw: level 2, vaddr 0xb85d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85d8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85d8, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85d8, paddr 0xf80915d8, rdata 0x4699
(3513620) [NEMU] pc = 0xb85d8 inst 4699
[NEMU] ptw: level 2, vaddr 0xb85da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85da, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85da, paddr 0xf80915da, rdata 0x763
[NEMU] ptw: level 2, vaddr 0xb85dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85dc, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85dc, paddr 0xf80915dc, rdata 0xad7
(3513620) [NEMU] pc = 0xb85da inst ad70763
[NEMU] ptw: level 2, vaddr 0xb85de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85de, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85de, paddr 0xf80915de, rdata 0x4685
(3513620) [NEMU] pc = 0xb85de inst 4685
[NEMU] ptw: level 2, vaddr 0xb85e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85e0, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85e0, paddr 0xf80915e0, rdata 0xd63
[NEMU] ptw: level 2, vaddr 0xb85e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb85e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb85e2, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb85e2, paddr 0xf80915e2, rdata 0x10d7
(3513620) [NEMU] pc = 0xb85e0 inst 10d70d63
[NEMU] ptw: level 2, vaddr 0xb86fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb86fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb86fa, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb86fa, paddr 0xf80916fa, rdata 0xc990
(3513620) [NEMU] pc = 0xb86fa inst c990
[NEMU] ptw: level 2, vaddr 0x181460, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x181460, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x181460, pg_base 0x80281000, p_pte 0x80281c08, pte.val 0x205c34d7
[NEMU] mmu_write: vaddr 0x181460, paddr 0x8170d460, len 4, data 0x6
[NEMU] ptw: level 2, vaddr 0xb86fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb86fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb86fc, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb86fc, paddr 0xf80916fc, rdata 0x8823
[NEMU] ptw: level 2, vaddr 0xb86fe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb86fe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb86fe, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb86fe, paddr 0xf80916fe, rdata 0xac01
(3513620) [NEMU] pc = 0xb86fc inst ac018823
[NEMU] ptw: level 2, vaddr 0x171c28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171c28, paddr 0x81725c28, len 1, data 0x0
[NEMU] ptw: level 2, vaddr 0xb8700, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8700, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8700, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8700, paddr 0xf8091700, rdata 0x163
[NEMU] ptw: level 2, vaddr 0xb8702, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8702, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8702, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8702, paddr 0xf8091702, rdata 0x120c
(3513620) [NEMU] pc = 0xb8700 inst 120c0163
[NEMU] ptw: level 2, vaddr 0xb8704, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8704, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8704, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8704, paddr 0xf8091704, rdata 0x4605
(3513620) [NEMU] pc = 0xb8704 inst 4605
[NEMU] ptw: level 2, vaddr 0xb8706, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8706, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8706, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8706, paddr 0xf8091706, rdata 0x4d01
(3513620) [NEMU] pc = 0xb8706 inst 4d01
[NEMU] ptw: level 2, vaddr 0xb8708, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8708, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8708, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8708, paddr 0xf8091708, rdata 0x463
[NEMU] ptw: level 2, vaddr 0xb870a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb870a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb870a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb870a, paddr 0xf809170a, rdata 0x28cc
(3513620) [NEMU] pc = 0xb8708 inst 28cc0463
[NEMU] ptw: level 2, vaddr 0xb870c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb870c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb870c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb870c, paddr 0xf809170c, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0xb870e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb870e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb870e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb870e, paddr 0xf809170e, rdata 0xda01
(3513620) [NEMU] pc = 0xb870c inst da01a783
[NEMU] ptw: level 2, vaddr 0x171ef8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef8, paddr 0x81725ef8, rdata 0xb
[NEMU] ptw: level 2, vaddr 0xb8710, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8710, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8710, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8710, paddr 0xf8091710, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0xb8712, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8712, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8712, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8712, paddr 0xf8091712, rdata 0xda81
(3513620) [NEMU] pc = 0xb8710 inst da81b683
[NEMU] ptw: level 2, vaddr 0x171f00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171f00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171f00, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171f00, paddr 0x81725f00, rdata 0xdcb7e0
[NEMU] ptw: level 2, vaddr 0xb8714, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8714, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8714, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8714, paddr 0xf8091714, rdata 0x37fd
(3513620) [NEMU] pc = 0xb8714 inst 37fd
[NEMU] ptw: level 2, vaddr 0xb8716, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8716, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8716, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8716, paddr 0xf8091716, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0xb8718, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8718, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8718, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8718, paddr 0xf8091718, rdata 0xdaf1
(3513620) [NEMU] pc = 0xb8716 inst daf1a023
[NEMU] ptw: level 2, vaddr 0x171ef8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef8, paddr 0x81725ef8, len 4, data 0xa
[NEMU] ptw: level 2, vaddr 0xb871a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb871a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb871a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb871a, paddr 0xf809171a, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0xb871c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb871c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb871c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb871c, paddr 0xf809171c, rdata 0xc351
(3513620) [NEMU] pc = 0xb871a inst c351b823
[NEMU] ptw: level 2, vaddr 0x171d88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d88, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d88, paddr 0x81725d88, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0xb871e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb871e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb871e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb871e, paddr 0xf809171e, rdata 0xc7b3
[NEMU] ptw: level 2, vaddr 0xb8720, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8720, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8720, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8720, paddr 0xf8091720, rdata 0x20d7
(3513620) [NEMU] pc = 0xb871e inst 20d7c7b3
[NEMU] ptw: level 2, vaddr 0xb8722, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8722, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8722, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8722, paddr 0xf8091722, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0xb8724, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8724, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8724, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8724, paddr 0xf8091724, rdata 0xd9c1
(3513620) [NEMU] pc = 0xb8722 inst d9c1a703
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7f
[NEMU] ptw: level 2, vaddr 0xb8726, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8726, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8726, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8726, paddr 0xf8091726, rdata 0x4388
(3513620) [NEMU] pc = 0xb8726 inst 4388
[NEMU] ptw: level 2, vaddr 0xdcb808, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xdcb808, pg_base 0x8028a000, p_pte 0x8028a030, pte.val 0x200a4001
[NEMU] ptw: level 0, vaddr 0xdcb808, pg_base 0x80290000, p_pte 0x80290e58, pte.val 0x203424d7
[NEMU] mmu_read: vaddr 0xdcb808, paddr 0x80d09808, rdata 0x6c
[NEMU] ptw: level 2, vaddr 0xb8728, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8728, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8728, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8728, paddr 0xf8091728, rdata 0x4263
[NEMU] ptw: level 2, vaddr 0xb872a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb872a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb872a, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb872a, paddr 0xf809172a, rdata 0x6e5
(3513620) [NEMU] pc = 0xb8728 inst 6e54263
[NEMU] ptw: level 2, vaddr 0xb878c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb878c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb878c, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb878c, paddr 0xf809178c, rdata 0xe432
(3513620) [NEMU] pc = 0xb878c inst e432
[NEMU] ptw: level 2, vaddr 0x3fffc35868, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35868, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35868, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35868, paddr 0x816fe868, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xb878e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb878e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb878e, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb878e, paddr 0xf809178e, rdata 0x50ef
[NEMU] ptw: level 2, vaddr 0xb8790, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xb8790, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xb8790, pg_base 0x80281000, p_pte 0x802815c0, pte.val 0x3e02445b
[NEMU] mmu_read: vaddr 0xb8790, paddr 0xf8091790, rdata 0xdc87
(3513620) [NEMU] pc = 0xb878e inst dc8750ef
[NEMU] ptw: level 2, vaddr 0x2dd56, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd56, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd56, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd56, paddr 0xf811dd56, rdata 0x7159
(3513620) [NEMU] pc = 0x2dd56 inst 7159
[NEMU] ptw: level 2, vaddr 0x2dd58, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd58, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd58, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd58, paddr 0xf811dd58, rdata 0xeca6
(3513620) [NEMU] pc = 0x2dd58 inst eca6
[NEMU] ptw: level 2, vaddr 0x3fffc35848, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35848, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35848, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35848, paddr 0x816fe848, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x2dd5a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd5a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd5a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd5a, paddr 0xf811dd5a, rdata 0xf486
(3513620) [NEMU] pc = 0x2dd5a inst f486
[NEMU] ptw: level 2, vaddr 0x3fffc35858, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35858, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35858, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35858, paddr 0x816fe858, len 8, data 0xb8792
[NEMU] ptw: level 2, vaddr 0x2dd5c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd5c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd5c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd5c, paddr 0xf811dd5c, rdata 0xf0a2
(3513620) [NEMU] pc = 0x2dd5c inst f0a2
[NEMU] ptw: level 2, vaddr 0x3fffc35850, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35850, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35850, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35850, paddr 0x816fe850, len 8, data 0x182c00
[NEMU] ptw: level 2, vaddr 0x2dd5e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd5e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd5e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd5e, paddr 0xf811dd5e, rdata 0xe8ca
(3513620) [NEMU] pc = 0x2dd5e inst e8ca
[NEMU] ptw: level 2, vaddr 0x3fffc35840, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35840, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35840, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35840, paddr 0x816fe840, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x2dd60, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd60, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd60, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd60, paddr 0xf811dd60, rdata 0xe4ce
(3513620) [NEMU] pc = 0x2dd60 inst e4ce
[NEMU] ptw: level 2, vaddr 0x3fffc35838, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35838, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35838, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35838, paddr 0x816fe838, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x2dd62, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd62, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd62, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd62, paddr 0xf811dd62, rdata 0xe0d2
(3513620) [NEMU] pc = 0x2dd62 inst e0d2
[NEMU] ptw: level 2, vaddr 0x3fffc35830, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35830, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35830, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35830, paddr 0x816fe830, len 8, data 0x3fffc35d70
[NEMU] ptw: level 2, vaddr 0x2dd64, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd64, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd64, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd64, paddr 0xf811dd64, rdata 0xfc56
(3513620) [NEMU] pc = 0x2dd64 inst fc56
[NEMU] ptw: level 2, vaddr 0x3fffc35828, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35828, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35828, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35828, paddr 0x816fe828, len 8, data 0x2000033d18
[NEMU] ptw: level 2, vaddr 0x2dd66, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd66, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd66, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd66, paddr 0xf811dd66, rdata 0xf85a
(3513620) [NEMU] pc = 0x2dd66 inst f85a
[NEMU] ptw: level 2, vaddr 0x3fffc35820, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35820, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35820, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35820, paddr 0x816fe820, len 8, data 0x10530
[NEMU] ptw: level 2, vaddr 0x2dd68, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd68, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd68, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd68, paddr 0xf811dd68, rdata 0xf45e
(3513620) [NEMU] pc = 0x2dd68 inst f45e
[NEMU] ptw: level 2, vaddr 0x3fffc35818, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35818, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35818, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35818, paddr 0x816fe818, len 8, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0x2dd6a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd6a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd6a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd6a, paddr 0xf811dd6a, rdata 0xf062
(3513620) [NEMU] pc = 0x2dd6a inst f062
[NEMU] ptw: level 2, vaddr 0x3fffc35810, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35810, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35810, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35810, paddr 0x816fe810, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0x2dd6c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd6c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd6c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd6c, paddr 0xf811dd6c, rdata 0xec66
(3513620) [NEMU] pc = 0x2dd6c inst ec66
[NEMU] ptw: level 2, vaddr 0x3fffc35808, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35808, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35808, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35808, paddr 0x816fe808, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0x2dd6e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd6e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd6e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd6e, paddr 0xf811dd6e, rdata 0x57fd
(3513620) [NEMU] pc = 0x2dd6e inst 57fd
[NEMU] ptw: level 2, vaddr 0x2dd70, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd70, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd70, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd70, paddr 0xf811dd70, rdata 0x84aa
(3513620) [NEMU] pc = 0x2dd70 inst 84aa
[NEMU] ptw: level 2, vaddr 0x2dd72, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd72, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd72, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd72, paddr 0xf811dd72, rdata 0x40e3
[NEMU] ptw: level 2, vaddr 0x2dd74, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd74, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd74, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd74, paddr 0xf811dd74, rdata 0xef5
(3513620) [NEMU] pc = 0x2dd72 inst ef540e3
[NEMU] ptw: level 2, vaddr 0x2dd76, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd76, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd76, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd76, paddr 0xf811dd76, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2dd78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd78, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd78, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd78, paddr 0xf811dd78, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2dd76 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7f
[NEMU] ptw: level 2, vaddr 0x2dd7a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd7a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd7a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd7a, paddr 0xf811dd7a, rdata 0xd663
[NEMU] ptw: level 2, vaddr 0x2dd7c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd7c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd7c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd7c, paddr 0xf811dd7c, rdata 0x4f4
(3513620) [NEMU] pc = 0x2dd7a inst 4f4d663
[NEMU] ptw: level 2, vaddr 0x2dd7e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd7e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd7e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd7e, paddr 0xf811dd7e, rdata 0xc937
[NEMU] ptw: level 2, vaddr 0x2dd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd80, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd80, paddr 0xf811dd80, rdata 0x12
(3513620) [NEMU] pc = 0x2dd7e inst 12c937
[NEMU] ptw: level 2, vaddr 0x2dd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd82, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd82, paddr 0xf811dd82, rdata 0xa13
[NEMU] ptw: level 2, vaddr 0x2dd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd84, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd84, paddr 0xf811dd84, rdata 0x280
(3513620) [NEMU] pc = 0x2dd82 inst 2800a13
[NEMU] ptw: level 2, vaddr 0x2dd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd86, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd86, paddr 0xf811dd86, rdata 0x913
[NEMU] ptw: level 2, vaddr 0x2dd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd88, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd88, paddr 0xf811dd88, rdata 0x9749
(3513620) [NEMU] pc = 0x2dd86 inst 97490913
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7e
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8820, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8820, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8820, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8820, paddr 0xeca94820, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8820, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8820, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8820, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8820, paddr 0xeca94820, rdata 0x4
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b984, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b984, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b984, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b984, paddr 0xf802c984, rdata 0x2dde0
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dde0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde0, paddr 0xf811dde0, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dde2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde2, paddr 0xf811dde2, rdata 0xffd7
(3513620) [NEMU] pc = 0x2dde0 inst ffd7871b
[NEMU] ptw: level 2, vaddr 0x2dde4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde4, paddr 0xf811dde4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dde6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde6, paddr 0xf811dde6, rdata 0xd8e1
(3513620) [NEMU] pc = 0x2dde4 inst d8e1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7c
[NEMU] ptw: level 2, vaddr 0x2dde8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dde8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dde8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dde8, paddr 0xf811dde8, rdata 0x37f9
(3513620) [NEMU] pc = 0x2dde8 inst 37f9
[NEMU] ptw: level 2, vaddr 0x2ddea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddea, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddea, paddr 0xf811ddea, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x2ddec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddec, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddec, paddr 0xf811ddec, rdata 0x20c7
(3513620) [NEMU] pc = 0x2ddea inst 20c7e7b3
[NEMU] ptw: level 2, vaddr 0x2ddee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddee, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddee, paddr 0xf811ddee, rdata 0x6398
(3513620) [NEMU] pc = 0x2ddee inst 6398
[NEMU] ptw: level 2, vaddr 0x96c8818, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8818, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8818, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8818, paddr 0xeca94818, rdata 0x171b54
[NEMU] ptw: level 2, vaddr 0x2ddf0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf0, paddr 0xf811ddf0, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2ddf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf2, paddr 0xf811ddf2, rdata 0xff87
(3513620) [NEMU] pc = 0x2ddf0 inst ff87a783
[NEMU] ptw: level 2, vaddr 0x96c8810, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8810, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8810, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8810, paddr 0xeca94810, rdata 0x21a0
[NEMU] ptw: level 2, vaddr 0x2ddf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf4, paddr 0xf811ddf4, rdata 0xc31c
(3513620) [NEMU] pc = 0x2ddf4 inst c31c
[NEMU] ptw: level 2, vaddr 0x171b54, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171b54, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171b54, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171b54, paddr 0x81725b54, len 4, data 0x21a0
[NEMU] ptw: level 2, vaddr 0x2ddf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf6, paddr 0xf811ddf6, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2ddf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddf8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddf8, paddr 0xf811ddf8, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2ddf6 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7c
[NEMU] ptw: level 2, vaddr 0x2ddfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfa, paddr 0xf811ddfa, rdata 0xc8e3
[NEMU] ptw: level 2, vaddr 0x2ddfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddfc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddfc, paddr 0xf811ddfc, rdata 0xf8f4
(3513620) [NEMU] pc = 0x2ddfa inst f8f4c8e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7b
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c8808, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8808, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8808, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8808, paddr 0xeca94808, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c8808, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8808, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8808, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8808, paddr 0xeca94808, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9bc, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9bc, paddr 0xf802c9bc, rdata 0x2dec2
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dec2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec2, paddr 0xf811dec2, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dec4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec4, paddr 0xf811dec4, rdata 0xffe7
(3513620) [NEMU] pc = 0x2dec2 inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2dec6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec6, paddr 0xf811dec6, rdata 0x87ba
(3513620) [NEMU] pc = 0x2dec6 inst 87ba
[NEMU] ptw: level 2, vaddr 0x2dec8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec8, paddr 0xf811dec8, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x2deca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deca, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deca, paddr 0xf811deca, rdata 0xbf81
(3513620) [NEMU] pc = 0x2dec8 inst bf81b683
[NEMU] ptw: level 2, vaddr 0x171d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d50, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d50, paddr 0x81725d50, rdata 0x756e40
[NEMU] ptw: level 2, vaddr 0x2decc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2decc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2decc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2decc, paddr 0xf811decc, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2dece, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dece, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dece, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dece, paddr 0xf811dece, rdata 0x20c7
(3513620) [NEMU] pc = 0x2decc inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2ded0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded0, paddr 0xf811ded0, rdata 0x3b03
[NEMU] ptw: level 2, vaddr 0x2ded2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded2, paddr 0xf811ded2, rdata 0x7
(3513620) [NEMU] pc = 0x2ded0 inst 73b03
[NEMU] ptw: level 2, vaddr 0x96c8800, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8800, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8800, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c8800, paddr 0xeca94800, rdata 0x8
[NEMU] ptw: level 2, vaddr 0x2ded4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded4, paddr 0xf811ded4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2ded6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded6, paddr 0xf811ded6, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2ded4 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7a
[NEMU] ptw: level 2, vaddr 0x2ded8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded8, paddr 0xf811ded8, rdata 0x4785
(3513620) [NEMU] pc = 0x2ded8 inst 4785
[NEMU] ptw: level 2, vaddr 0x2deda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deda, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deda, paddr 0xf811deda, rdata 0x6b33
[NEMU] ptw: level 2, vaddr 0x2dedc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dedc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dedc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dedc, paddr 0xf811dedc, rdata 0x20db
(3513620) [NEMU] pc = 0x2deda inst 20db6b33
[NEMU] ptw: level 2, vaddr 0x2dede, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dede, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dede, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dede, paddr 0xf811dede, rdata 0x3c03
[NEMU] ptw: level 2, vaddr 0x2dee0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee0, paddr 0xf811dee0, rdata 0xb
(3513620) [NEMU] pc = 0x2dede inst b3c03
[NEMU] ptw: level 2, vaddr 0x756e80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x756e80, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x756e80, pg_base 0x8028b000, p_pte 0x8028bab0, pte.val 0x205250d7
[NEMU] mmu_read: vaddr 0x756e80, paddr 0x81494e80, rdata 0x74f750
[NEMU] ptw: level 2, vaddr 0x2dee2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee2, paddr 0xf811dee2, rdata 0x2703
[NEMU] ptw: level 2, vaddr 0x2dee4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee4, paddr 0xf811dee4, rdata 0x8c
(3513620) [NEMU] pc = 0x2dee2 inst 8c2703
[NEMU] ptw: level 2, vaddr 0x74f758, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f758, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f758, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f758, paddr 0x8148d758, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2dee6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee6, paddr 0xf811dee6, rdata 0xf363
[NEMU] ptw: level 2, vaddr 0x2dee8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee8, paddr 0xf811dee8, rdata 0x78e7
(3513620) [NEMU] pc = 0x2dee6 inst 78e7f363
[NEMU] ptw: level 2, vaddr 0x2e66c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66c, paddr 0xf810066c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e66e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66e, paddr 0xf810066e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e66c inst cc2783
[NEMU] ptw: level 2, vaddr 0x74f75c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f75c, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f75c, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f75c, paddr 0x8148d75c, rdata 0x500
[NEMU] ptw: level 2, vaddr 0x2e670, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e670, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e670, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e670, paddr 0xf8100670, rdata 0x863e
(3513620) [NEMU] pc = 0x2e670 inst 863e
[NEMU] ptw: level 2, vaddr 0x2e672, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e672, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e672, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e672, paddr 0xf8100672, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x2e674, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e674, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e674, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e674, paddr 0xf8100674, rdata 0x48c7
(3513620) [NEMU] pc = 0x2e672 inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x2e676, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e676, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e676, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e676, paddr 0xf8100676, rdata 0x1ce3
[NEMU] ptw: level 2, vaddr 0x2e678, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e678, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e678, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e678, paddr 0xf8100678, rdata 0x8607
(3513620) [NEMU] pc = 0x2e676 inst 86071ce3
[NEMU] ptw: level 2, vaddr 0x2e67a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67a, paddr 0xf810067a, rdata 0x3703
[NEMU] ptw: level 2, vaddr 0x2e67c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67c, paddr 0xf810067c, rdata 0x8c
(3513620) [NEMU] pc = 0x2e67a inst 8c3703
[NEMU] ptw: level 2, vaddr 0x74f758, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f758, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f758, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f758, paddr 0x8148d758, rdata 0x50000000001
[NEMU] ptw: level 2, vaddr 0x2e67e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67e, paddr 0xf810067e, rdata 0x693
[NEMU] ptw: level 2, vaddr 0x2e680, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e680, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e680, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e680, paddr 0xf8100680, rdata 0x4010
(3513620) [NEMU] pc = 0x2e67e inst 40100693
[NEMU] ptw: level 2, vaddr 0x2e682, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e682, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e682, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e682, paddr 0xf8100682, rdata 0x16aa
(3513620) [NEMU] pc = 0x2e682 inst 16aa
[NEMU] ptw: level 2, vaddr 0x2e684, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e684, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e684, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e684, paddr 0xf8100684, rdata 0x8f75
(3513620) [NEMU] pc = 0x2e684 inst 8f75
[NEMU] ptw: level 2, vaddr 0x2e686, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e686, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e686, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e686, paddr 0xf8100686, rdata 0x1693
[NEMU] ptw: level 2, vaddr 0x2e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e688, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e688, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e688, paddr 0xf8100688, rdata 0x2aa0
(3513620) [NEMU] pc = 0x2e686 inst 2aa01693
[NEMU] ptw: level 2, vaddr 0x2e68a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68a, paddr 0xf810068a, rdata 0x1863
[NEMU] ptw: level 2, vaddr 0x2e68c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68c, paddr 0xf810068c, rdata 0xd7
(3513620) [NEMU] pc = 0x2e68a inst d71863
[NEMU] ptw: level 2, vaddr 0x2e68e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68e, paddr 0xf810068e, rdata 0x1613
[NEMU] ptw: level 2, vaddr 0x2e690, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e690, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e690, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e690, paddr 0xf8100690, rdata 0x4976
(3513620) [NEMU] pc = 0x2e68e inst 49761613
[NEMU] ptw: level 2, vaddr 0x2e692, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e692, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e692, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e692, paddr 0xf8100692, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0x2e694, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e694, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e694, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e694, paddr 0xf8100694, rdata 0x6
(3513620) [NEMU] pc = 0x2e692 inst 6079b
[NEMU] ptw: level 2, vaddr 0x2e696, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e696, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e696, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e696, paddr 0xf8100696, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e698, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e698, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e698, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e698, paddr 0xf8100698, rdata 0xfc
(3513620) [NEMU] pc = 0x2e696 inst fc2623
[NEMU] ptw: level 2, vaddr 0x74f75c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f75c, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f75c, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f75c, paddr 0x8148d75c, len 4, data 0x500
[NEMU] ptw: level 2, vaddr 0x2e69a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69a, paddr 0xf810069a, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e69c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69c, paddr 0xf810069c, rdata 0x98
(3513620) [NEMU] pc = 0x2e69a inst 980737
[NEMU] ptw: level 2, vaddr 0x2e69e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69e, paddr 0xf810069e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e69e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a0, paddr 0xf81006a0, rdata 0x1a63
[NEMU] ptw: level 2, vaddr 0x2e6a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a2, paddr 0xf81006a2, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a0 inst 1c071a63
[NEMU] ptw: level 2, vaddr 0x2e6a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a4, paddr 0xf81006a4, rdata 0x6739
(3513620) [NEMU] pc = 0x2e6a4 inst 6739
[NEMU] ptw: level 2, vaddr 0x2e6a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a6, paddr 0xf81006a6, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e6a6 inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a8, paddr 0xf81006a8, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x2e6aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6aa, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6aa, paddr 0xf81006aa, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a8 inst 1c071063
[NEMU] ptw: level 2, vaddr 0x2e6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ac, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ac, paddr 0xf81006ac, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x2e6ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ae, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ae, paddr 0xf81006ae, rdata 0xff7
(3513620) [NEMU] pc = 0x2e6ac inst ff7f713
[NEMU] ptw: level 2, vaddr 0x2e6b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b0, paddr 0xf81006b0, rdata 0x46ad
(3513620) [NEMU] pc = 0x2e6b0 inst 46ad
[NEMU] ptw: level 2, vaddr 0x2e6b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b2, paddr 0xf81006b2, rdata 0x863
[NEMU] ptw: level 2, vaddr 0x2e6b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b4, paddr 0xf81006b4, rdata 0x1cd7
(3513620) [NEMU] pc = 0x2e6b2 inst 1cd70863
[NEMU] ptw: level 2, vaddr 0x2e6b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b6, paddr 0xf81006b6, rdata 0xee63
[NEMU] ptw: level 2, vaddr 0x2e6b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b8, paddr 0xf81006b8, rdata 0x14e6
(3513620) [NEMU] pc = 0x2e6b6 inst 14e6ee63
[NEMU] ptw: level 2, vaddr 0x2e6ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ba, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ba, paddr 0xf81006ba, rdata 0xf63
[NEMU] ptw: level 2, vaddr 0x2e6bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6bc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6bc, paddr 0xf81006bc, rdata 0xfe07
(3513620) [NEMU] pc = 0x2e6ba inst fe070f63
[NEMU] ptw: level 2, vaddr 0x2deb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deb8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deb8, paddr 0xf811deb8, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2deba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deba, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deba, paddr 0xf811deba, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2deb8 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7a
[NEMU] ptw: level 2, vaddr 0x2debc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debc, paddr 0xf811debc, rdata 0xc7e3
[NEMU] ptw: level 2, vaddr 0x2debe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debe, paddr 0xf811debe, rdata 0xecf4
(3513620) [NEMU] pc = 0x2debc inst ecf4c7e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x79
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c87f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87f8, paddr 0xeca947f8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c87f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87f8, paddr 0xeca947f8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b978, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b978, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b978, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b978, paddr 0xf802c978, rdata 0x2e2b6
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2e2b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2b6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2b6, paddr 0xf81002b6, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2e2b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2b8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2b8, paddr 0xf81002b8, rdata 0xffe7
(3513620) [NEMU] pc = 0x2e2b6 inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2e2ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2ba, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2ba, paddr 0xf81002ba, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2e2bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2bc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2bc, paddr 0xf81002bc, rdata 0x20c7
(3513620) [NEMU] pc = 0x2e2ba inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2e2be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2be, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2be, paddr 0xf81002be, rdata 0x3b03
[NEMU] ptw: level 2, vaddr 0x2e2c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2c0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2c0, paddr 0xf81002c0, rdata 0xff87
(3513620) [NEMU] pc = 0x2e2be inst ff873b03
[NEMU] ptw: level 2, vaddr 0x96c87e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87e8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87e8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87e8, paddr 0xeca947e8, rdata 0x17c520
[NEMU] ptw: level 2, vaddr 0x2e2c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2c2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2c2, paddr 0xf81002c2, rdata 0x3a83
[NEMU] ptw: level 2, vaddr 0x2e2c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2c4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2c4, paddr 0xf81002c4, rdata 0x7
(3513620) [NEMU] pc = 0x2e2c2 inst 73a83
[NEMU] ptw: level 2, vaddr 0x96c87f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87f0, paddr 0xeca947f0, rdata 0x53b6d20
[NEMU] ptw: level 2, vaddr 0x2e2c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2c6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2c6, paddr 0xf81002c6, rdata 0x37f5
(3513620) [NEMU] pc = 0x2e2c6 inst 37f5
[NEMU] ptw: level 2, vaddr 0x2e2c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2c8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2c8, paddr 0xf81002c8, rdata 0x3703
[NEMU] ptw: level 2, vaddr 0x2e2ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2ca, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2ca, paddr 0xf81002ca, rdata 0xb
(3513620) [NEMU] pc = 0x2e2c8 inst b3703
[NEMU] ptw: level 2, vaddr 0x17c520, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c520, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c520, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_read: vaddr 0x17c520, paddr 0x8170f520, rdata 0x189890
[NEMU] ptw: level 2, vaddr 0x2e2cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2cc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2cc, paddr 0xf81002cc, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2e2ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2ce, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2ce, paddr 0xf81002ce, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2e2cc inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x77
[NEMU] ptw: level 2, vaddr 0x2e2d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2d0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2d0, paddr 0xf81002d0, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2e2d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2d2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2d2, paddr 0xf81002d2, rdata 0xca
(3513620) [NEMU] pc = 0x2e2d0 inst caa783
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0x2e2d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2d4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2d4, paddr 0xf81002d4, rdata 0x3c03
[NEMU] ptw: level 2, vaddr 0x2e2d6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2d6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2d6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2d6, paddr 0xf81002d6, rdata 0x387
(3513620) [NEMU] pc = 0x2e2d4 inst 3873c03
[NEMU] ptw: level 2, vaddr 0x1898c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1898c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1898c8, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x1898c8, paddr 0x817098c8, rdata 0x189900
[NEMU] ptw: level 2, vaddr 0x2e2d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2d8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2d8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2d8, paddr 0xf81002d8, rdata 0x4699
(3513620) [NEMU] pc = 0x2e2d8 inst 4699
[NEMU] ptw: level 2, vaddr 0x2e2da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2da, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2da, paddr 0xf81002da, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x2e2dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2dc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2dc, paddr 0xf81002dc, rdata 0xff7
(3513620) [NEMU] pc = 0x2e2da inst ff7f713
[NEMU] ptw: level 2, vaddr 0x2e2de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2de, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2de, paddr 0xf81002de, rdata 0x3b83
[NEMU] ptw: level 2, vaddr 0x2e2e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2e0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2e0, paddr 0xf81002e0, rdata 0xc
(3513620) [NEMU] pc = 0x2e2de inst c3b83
[NEMU] ptw: level 2, vaddr 0x189900, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x189900, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x189900, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_read: vaddr 0x189900, paddr 0x81709900, rdata 0x9d08020
[NEMU] ptw: level 2, vaddr 0x2e2e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2e2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2e2, paddr 0xf81002e2, rdata 0xc583
[NEMU] ptw: level 2, vaddr 0x2e2e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2e4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2e4, paddr 0xf81002e4, rdata 0xcb
(3513620) [NEMU] pc = 0x2e2e2 inst cbc583
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d0802c, paddr 0xec13102c, rdata 0x7
[NEMU] ptw: level 2, vaddr 0x2e2e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2e6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2e6, paddr 0xf81002e6, rdata 0xe1e3
[NEMU] ptw: level 2, vaddr 0x2e2e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e2e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e2e8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e2e8, paddr 0xf81002e8, rdata 0xd4b6
(3513620) [NEMU] pc = 0x2e2e6 inst d4b6e1e3
[NEMU] ptw: level 2, vaddr 0x2e028, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e028, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e028, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e028, paddr 0xf8100028, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x2e02a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e02a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e02a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e02a, paddr 0xf810002a, rdata 0xb
(3513620) [NEMU] pc = 0x2e028 inst bb683
[NEMU] ptw: level 2, vaddr 0x9d08020, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08020, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08020, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08020, paddr 0xec131020, rdata 0xa963988
[NEMU] ptw: level 2, vaddr 0x2e02c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e02c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e02c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e02c, paddr 0xf810002c, rdata 0x7694
(3513620) [NEMU] pc = 0x2e02c inst 7694
[NEMU] ptw: level 2, vaddr 0xa9639b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xa9639b0, pg_base 0x8028a000, p_pte 0x8028a2a0, pte.val 0x200df801
[NEMU] ptw: level 0, vaddr 0xa9639b0, pg_base 0x8037e000, p_pte 0x8037eb18, pte.val 0x3ad8d8d7
[NEMU] mmu_read: vaddr 0xa9639b0, paddr 0xeb6369b0, rdata 0xea8fa0
[NEMU] ptw: level 2, vaddr 0x2e02e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e02e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e02e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e02e, paddr 0xf810002e, rdata 0x8e63
[NEMU] ptw: level 2, vaddr 0x2e030, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e030, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e030, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e030, paddr 0xf8100030, rdata 0x2a06
(3513620) [NEMU] pc = 0x2e02e inst 2a068e63
[NEMU] ptw: level 2, vaddr 0x2e032, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e032, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e032, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e032, paddr 0xf8100032, rdata 0x4635
(3513620) [NEMU] pc = 0x2e032 inst 4635
[NEMU] ptw: level 2, vaddr 0x2e034, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e034, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e034, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e034, paddr 0xf8100034, rdata 0x8b63
[NEMU] ptw: level 2, vaddr 0x2e036, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e036, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e036, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e036, paddr 0xf8100036, rdata 0x2ac5
(3513620) [NEMU] pc = 0x2e034 inst 2ac58b63
[NEMU] ptw: level 2, vaddr 0x2e038, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e038, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e038, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e038, paddr 0xf8100038, rdata 0x60e3
[NEMU] ptw: level 2, vaddr 0x2e03a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e03a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e03a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e03a, paddr 0xf810003a, rdata 0x2b7
(3513620) [NEMU] pc = 0x2e038 inst 2b760e3
[NEMU] ptw: level 2, vaddr 0x2e03c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e03c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e03c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e03c, paddr 0xf810003c, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x2e03e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e03e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e03e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e03e, paddr 0xf810003e, rdata 0xa
(3513620) [NEMU] pc = 0x2e03c inst ab783
[NEMU] ptw: level 2, vaddr 0x53b6d20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d20, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d20, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d20, paddr 0xf0fd6d20, rdata 0x936ab50
[NEMU] ptw: level 2, vaddr 0x2e040, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e040, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e040, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e040, paddr 0xf8100040, rdata 0xf794
(3513620) [NEMU] pc = 0x2e040 inst f794
[NEMU] ptw: level 2, vaddr 0x936ab78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x936ab78, pg_base 0x8028a000, p_pte 0x8028a248, pte.val 0x200c6401
[NEMU] ptw: level 0, vaddr 0x936ab78, pg_base 0x80319000, p_pte 0x80319b50, pte.val 0x3b3cf4d7
[NEMU] mmu_write: vaddr 0x936ab78, paddr 0xecf3db78, len 8, data 0xea8fa0
[NEMU] ptw: level 2, vaddr 0x2e042, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e042, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e042, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e042, paddr 0xf8100042, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2e044, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e044, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e044, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e044, paddr 0xf8100044, rdata 0xcb
(3513620) [NEMU] pc = 0x2e042 inst cba783
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d0802c, paddr 0xec13102c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0x2e046, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e046, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e046, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e046, paddr 0xf8100046, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0x2e048, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e048, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e048, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e048, paddr 0xf8100048, rdata 0xca
(3513620) [NEMU] pc = 0x2e046 inst caa703
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0x2e04a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e04a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e04a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e04a, paddr 0xf810004a, rdata 0x66b9
(3513620) [NEMU] pc = 0x2e04a inst 66b9
[NEMU] ptw: level 2, vaddr 0x2e04c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e04c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e04c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e04c, paddr 0xf810004c, rdata 0x8ff5
(3513620) [NEMU] pc = 0x2e04c inst 8ff5
[NEMU] ptw: level 2, vaddr 0x2e04e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e04e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e04e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e04e, paddr 0xf810004e, rdata 0x8fd9
(3513620) [NEMU] pc = 0x2e04e inst 8fd9
[NEMU] ptw: level 2, vaddr 0x2e050, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e050, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e050, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e050, paddr 0xf8100050, rdata 0xa623
[NEMU] ptw: level 2, vaddr 0x2e052, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e052, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e052, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e052, paddr 0xf8100052, rdata 0xfa
(3513620) [NEMU] pc = 0x2e050 inst faa623
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_write: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, len 4, data 0x4007
[NEMU] ptw: level 2, vaddr 0x2e054, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e054, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e054, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e054, paddr 0xf8100054, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2e056, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e056, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e056, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e056, paddr 0xf8100056, rdata 0xcb
(3513620) [NEMU] pc = 0x2e054 inst cba783
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d0802c, paddr 0xec13102c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0x2e058, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e058, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e058, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e058, paddr 0xf8100058, rdata 0x7749
(3513620) [NEMU] pc = 0x2e058 inst 7749
[NEMU] ptw: level 2, vaddr 0x2e05a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e05a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e05a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e05a, paddr 0xf810005a, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x2e05c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e05c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e05c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e05c, paddr 0xf810005c, rdata 0xb
(3513620) [NEMU] pc = 0x2e05a inst bb683
[NEMU] ptw: level 2, vaddr 0x9d08020, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08020, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08020, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08020, paddr 0xec131020, rdata 0xa963988
[NEMU] ptw: level 2, vaddr 0x2e05e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e05e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e05e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e05e, paddr 0xf810005e, rdata 0x177d
(3513620) [NEMU] pc = 0x2e05e inst 177d
[NEMU] ptw: level 2, vaddr 0x2e060, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e060, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e060, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e060, paddr 0xf8100060, rdata 0x8ff9
(3513620) [NEMU] pc = 0x2e060 inst 8ff9
[NEMU] ptw: level 2, vaddr 0x2e062, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e062, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e062, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e062, paddr 0xf8100062, rdata 0xa623
[NEMU] ptw: level 2, vaddr 0x2e064, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e064, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e064, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e064, paddr 0xf8100064, rdata 0xfb
(3513620) [NEMU] pc = 0x2e062 inst fba623
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_write: vaddr 0x9d0802c, paddr 0xec13102c, len 4, data 0x7
[NEMU] ptw: level 2, vaddr 0x2e066, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e066, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e066, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e066, paddr 0xf8100066, rdata 0xb423
[NEMU] ptw: level 2, vaddr 0x2e068, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e068, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e068, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e068, paddr 0xf8100068, rdata 0x206
(3513620) [NEMU] pc = 0x2e066 inst 206b423
[NEMU] ptw: level 2, vaddr 0xa9639b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xa9639b0, pg_base 0x8028a000, p_pte 0x8028a2a0, pte.val 0x200df801
[NEMU] ptw: level 0, vaddr 0xa9639b0, pg_base 0x8037e000, p_pte 0x8037eb18, pte.val 0x3ad8d8d7
[NEMU] mmu_write: vaddr 0xa9639b0, paddr 0xeb6369b0, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x2e06a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e06a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e06a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e06a, paddr 0xf810006a, rdata 0x855e
(3513620) [NEMU] pc = 0x2e06a inst 855e
[NEMU] ptw: level 2, vaddr 0x2e06c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e06c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e06c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e06c, paddr 0xf810006c, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0x2e06e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e06e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e06e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e06e, paddr 0xf810006e, rdata 0x15c
(3513620) [NEMU] pc = 0x2e06c inst 15c3023
[NEMU] ptw: level 2, vaddr 0x189900, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x189900, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x189900, pg_base 0x80281000, p_pte 0x80281c48, pte.val 0x205c24d7
[NEMU] mmu_write: vaddr 0x189900, paddr 0x81709900, len 8, data 0x53b6d20
[NEMU] ptw: level 2, vaddr 0x2e070, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e070, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e070, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e070, paddr 0xf8100070, rdata 0xe0ef
[NEMU] ptw: level 2, vaddr 0x2e072, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e072, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e072, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e072, paddr 0xf8100072, rdata 0xc95e
(3513620) [NEMU] pc = 0x2e070 inst c95ee0ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x9d08028, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08028, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08028, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08028, paddr 0xec131028, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x9d08028, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08028, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08028, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_write: vaddr 0x9d08028, paddr 0xec131028, len 4, data 0x0
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd8a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd8a, paddr 0xf812ad8a, rdata 0x455c
(3513620) [NEMU] pc = 0x1cd8a inst 455c
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d0802c, paddr 0xec13102c, rdata 0x7
[NEMU] ptw: level 2, vaddr 0x1cd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd8c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd8c, paddr 0xf812ad8c, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x1cd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd8e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd8e, paddr 0xf812ad8e, rdata 0x4977
(3513620) [NEMU] pc = 0x1cd8c inst 4977d793
[NEMU] ptw: level 2, vaddr 0x1cd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd90, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd90, paddr 0xf812ad90, rdata 0xc38d
(3513620) [NEMU] pc = 0x1cd90 inst c38d
[NEMU] ptw: level 2, vaddr 0x1cdb2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdb2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdb2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdb2, paddr 0xf812adb2, rdata 0x1101
(3513620) [NEMU] pc = 0x1cdb2 inst 1101
[NEMU] ptw: level 2, vaddr 0x1cdb4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdb4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdb4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdb4, paddr 0xf812adb4, rdata 0xe42a
(3513620) [NEMU] pc = 0x1cdb4 inst e42a
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d8, paddr 0x816fe7d8, len 8, data 0x9d08020
[NEMU] ptw: level 2, vaddr 0x1cdb6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdb6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdb6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdb6, paddr 0xf812adb6, rdata 0xec06
(3513620) [NEMU] pc = 0x1cdb6 inst ec06
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e8, paddr 0x816fe7e8, len 8, data 0x2e074
[NEMU] ptw: level 2, vaddr 0x1cdb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdb8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdb8, paddr 0xf812adb8, rdata 0xef
[NEMU] ptw: level 2, vaddr 0x1cdba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdba, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdba, paddr 0xf812adba, rdata 0x340
(3513620) [NEMU] pc = 0x1cdb8 inst 34000ef
[NEMU] ptw: level 2, vaddr 0x1cdec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdec, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdec, paddr 0xf812adec, rdata 0x7119
(3513620) [NEMU] pc = 0x1cdec inst 7119
[NEMU] ptw: level 2, vaddr 0x1cdee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdee, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdee, paddr 0xf812adee, rdata 0xf8a2
(3513620) [NEMU] pc = 0x1cdee inst f8a2
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c0, paddr 0x816fe7c0, len 8, data 0x182c00
[NEMU] ptw: level 2, vaddr 0x1cdf0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf0, paddr 0xf812adf0, rdata 0xfc86
(3513620) [NEMU] pc = 0x1cdf0 inst fc86
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c8, paddr 0x816fe7c8, len 8, data 0x1cdbc
[NEMU] ptw: level 2, vaddr 0x1cdf2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf2, paddr 0xf812adf2, rdata 0xf4a6
(3513620) [NEMU] pc = 0x1cdf2 inst f4a6
[NEMU] ptw: level 2, vaddr 0x3fffc357b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357b8, paddr 0x816fe7b8, len 8, data 0x6c
[NEMU] ptw: level 2, vaddr 0x1cdf4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf4, paddr 0xf812adf4, rdata 0xf0ca
(3513620) [NEMU] pc = 0x1cdf4 inst f0ca
[NEMU] ptw: level 2, vaddr 0x3fffc357b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357b0, paddr 0x816fe7b0, len 8, data 0x12b974
[NEMU] ptw: level 2, vaddr 0x1cdf6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf6, paddr 0xf812adf6, rdata 0xecce
(3513620) [NEMU] pc = 0x1cdf6 inst ecce
[NEMU] ptw: level 2, vaddr 0x3fffc357a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357a8, paddr 0x816fe7a8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cdf8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdf8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdf8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdf8, paddr 0xf812adf8, rdata 0xe8d2
(3513620) [NEMU] pc = 0x1cdf8 inst e8d2
[NEMU] ptw: level 2, vaddr 0x3fffc357a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357a0, paddr 0x816fe7a0, len 8, data 0x28
[NEMU] ptw: level 2, vaddr 0x1cdfa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdfa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdfa, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdfa, paddr 0xf812adfa, rdata 0xe4d6
(3513620) [NEMU] pc = 0x1cdfa inst e4d6
[NEMU] ptw: level 2, vaddr 0x3fffc35798, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35798, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35798, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35798, paddr 0x816fe798, len 8, data 0x53b6d20
[NEMU] ptw: level 2, vaddr 0x1cdfc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdfc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdfc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdfc, paddr 0xf812adfc, rdata 0xe0da
(3513620) [NEMU] pc = 0x1cdfc inst e0da
[NEMU] ptw: level 2, vaddr 0x3fffc35790, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35790, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35790, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35790, paddr 0x816fe790, len 8, data 0x17c520
[NEMU] ptw: level 2, vaddr 0x1cdfe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdfe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdfe, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdfe, paddr 0xf812adfe, rdata 0xfc5e
(3513620) [NEMU] pc = 0x1cdfe inst fc5e
[NEMU] ptw: level 2, vaddr 0x3fffc35788, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35788, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35788, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35788, paddr 0x816fe788, len 8, data 0x9d08020
[NEMU] ptw: level 2, vaddr 0x1ce00, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce00, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce00, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce00, paddr 0xf812ae00, rdata 0xf862
(3513620) [NEMU] pc = 0x1ce00 inst f862
[NEMU] ptw: level 2, vaddr 0x3fffc35780, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35780, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35780, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35780, paddr 0x816fe780, len 8, data 0x189900
[NEMU] ptw: level 2, vaddr 0x1ce02, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce02, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce02, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce02, paddr 0xf812ae02, rdata 0xf466
(3513620) [NEMU] pc = 0x1ce02 inst f466
[NEMU] ptw: level 2, vaddr 0x3fffc35778, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35778, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35778, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35778, paddr 0x816fe778, len 8, data 0x80
[NEMU] ptw: level 2, vaddr 0x1ce04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce04, paddr 0xf812ae04, rdata 0xf06a
(3513620) [NEMU] pc = 0x1ce04 inst f06a
[NEMU] ptw: level 2, vaddr 0x3fffc35770, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35770, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35770, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35770, paddr 0x816fe770, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x1ce06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce06, paddr 0xf812ae06, rdata 0xec6e
(3513620) [NEMU] pc = 0x1ce06 inst ec6e
[NEMU] ptw: level 2, vaddr 0x3fffc35768, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35768, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35768, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35768, paddr 0x816fe768, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x1ce08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce08, paddr 0xf812ae08, rdata 0x455c
(3513620) [NEMU] pc = 0x1ce08 inst 455c
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d0802c, paddr 0xec13102c, rdata 0x7
[NEMU] ptw: level 2, vaddr 0x1ce0a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce0a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce0a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce0a, paddr 0xf812ae0a, rdata 0x842a
(3513620) [NEMU] pc = 0x1ce0a inst 842a
[NEMU] ptw: level 2, vaddr 0x1ce0c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce0c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce0c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce0c, paddr 0xf812ae0c, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1ce0e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce0e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce0e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce0e, paddr 0xf812ae0e, rdata 0x48c7
(3513620) [NEMU] pc = 0x1ce0c inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x1ce10, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce10, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce10, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce10, paddr 0xf812ae10, rdata 0xcb3d
(3513620) [NEMU] pc = 0x1ce10 inst cb3d
[NEMU] ptw: level 2, vaddr 0x1ce86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce86, paddr 0xf812ae86, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x1ce88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce88, paddr 0xf812ae88, rdata 0xff7
(3513620) [NEMU] pc = 0x1ce86 inst ff7f713
[NEMU] ptw: level 2, vaddr 0x1ce8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce8a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce8a, paddr 0xf812ae8a, rdata 0x4699
(3513620) [NEMU] pc = 0x1ce8a inst 4699
[NEMU] ptw: level 2, vaddr 0x1ce8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce8c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce8c, paddr 0xf812ae8c, rdata 0xe163
[NEMU] ptw: level 2, vaddr 0x1ce8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce8e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce8e, paddr 0xf812ae8e, rdata 0x2e6
(3513620) [NEMU] pc = 0x1ce8c inst 2e6e163
[NEMU] ptw: level 2, vaddr 0x1ceae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceae, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceae, paddr 0xf812aeae, rdata 0x6018
(3513620) [NEMU] pc = 0x1ceae inst 6018
[NEMU] ptw: level 2, vaddr 0x9d08020, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08020, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08020, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08020, paddr 0xec131020, rdata 0xa963988
[NEMU] ptw: level 2, vaddr 0x1ceb0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceb0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceb0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceb0, paddr 0xf812aeb0, rdata 0x7718
(3513620) [NEMU] pc = 0x1ceb0 inst 7718
[NEMU] ptw: level 2, vaddr 0xa9639b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xa9639b0, pg_base 0x8028a000, p_pte 0x8028a2a0, pte.val 0x200df801
[NEMU] ptw: level 0, vaddr 0xa9639b0, pg_base 0x8037e000, p_pte 0x8037eb18, pte.val 0x3ad8d8d7
[NEMU] mmu_read: vaddr 0xa9639b0, paddr 0xeb6369b0, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1ceb2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceb2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceb2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceb2, paddr 0xf812aeb2, rdata 0xc709
(3513620) [NEMU] pc = 0x1ceb2 inst c709
[NEMU] ptw: level 2, vaddr 0x1cebc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cebc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cebc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cebc, paddr 0xf812aebc, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1cebe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cebe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cebe, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cebe, paddr 0xf812aebe, rdata 0x49e7
(3513620) [NEMU] pc = 0x1cebc inst 49e7d713
[NEMU] ptw: level 2, vaddr 0x1cec0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cec0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cec0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cec0, paddr 0xf812aec0, rdata 0x1663
[NEMU] ptw: level 2, vaddr 0x1cec2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cec2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cec2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cec2, paddr 0xf812aec2, rdata 0x2a07
(3513620) [NEMU] pc = 0x1cec0 inst 2a071663
[NEMU] ptw: level 2, vaddr 0x1cec4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cec4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cec4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cec4, paddr 0xf812aec4, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x1cec6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cec6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cec6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cec6, paddr 0xf812aec6, rdata 0xff7
(3513620) [NEMU] pc = 0x1cec4 inst ff7f713
[NEMU] ptw: level 2, vaddr 0x1cec8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cec8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cec8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cec8, paddr 0xf812aec8, rdata 0xb7e1
(3513620) [NEMU] pc = 0x1cec8 inst b7e1
[NEMU] ptw: level 2, vaddr 0x1ce90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce90, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce90, paddr 0xf812ae90, rdata 0x69b
[NEMU] ptw: level 2, vaddr 0x1ce92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce92, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce92, paddr 0xf812ae92, rdata 0xffd7
(3513620) [NEMU] pc = 0x1ce90 inst ffd7069b
[NEMU] ptw: level 2, vaddr 0x1ce94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce94, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce94, paddr 0xf812ae94, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x1ce96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce96, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce96, paddr 0xf812ae96, rdata 0x6
(3513620) [NEMU] pc = 0x1ce94 inst 6859b
[NEMU] ptw: level 2, vaddr 0x1ce98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce98, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce98, paddr 0xf812ae98, rdata 0x4631
(3513620) [NEMU] pc = 0x1ce98 inst 4631
[NEMU] ptw: level 2, vaddr 0x1ce9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce9a, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce9a, paddr 0xf812ae9a, rdata 0x6263
[NEMU] ptw: level 2, vaddr 0x1ce9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce9c, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce9c, paddr 0xf812ae9c, rdata 0x6eb6
(3513620) [NEMU] pc = 0x1ce9a inst 6eb66263
[NEMU] ptw: level 2, vaddr 0x1ce9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ce9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ce9e, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ce9e, paddr 0xf812ae9e, rdata 0x8737
[NEMU] ptw: level 2, vaddr 0x1cea0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea0, paddr 0xf812aea0, rdata 0x12
(3513620) [NEMU] pc = 0x1ce9e inst 128737
[NEMU] ptw: level 2, vaddr 0x1cea2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea2, paddr 0xf812aea2, rdata 0x713
[NEMU] ptw: level 2, vaddr 0x1cea4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea4, paddr 0xf812aea4, rdata 0x7c07
(3513620) [NEMU] pc = 0x1cea2 inst 7c070713
[NEMU] ptw: level 2, vaddr 0x1cea6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea6, paddr 0xf812aea6, rdata 0xc6bb
[NEMU] ptw: level 2, vaddr 0x1cea8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cea8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cea8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cea8, paddr 0xf812aea8, rdata 0x20e6
(3513620) [NEMU] pc = 0x1cea6 inst 20e6c6bb
[NEMU] ptw: level 2, vaddr 0x1ceaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceaa, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceaa, paddr 0xf812aeaa, rdata 0x4298
(3513620) [NEMU] pc = 0x1ceaa inst 4298
[NEMU] ptw: level 2, vaddr 0x1287d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1287d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1287d0, pg_base 0x80281000, p_pte 0x80281940, pte.val 0x3e00a45b
[NEMU] mmu_read: vaddr 0x1287d0, paddr 0xf80297d0, rdata 0x1ceca
[NEMU] ptw: level 2, vaddr 0x1ceac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceac, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceac, paddr 0xf812aeac, rdata 0x8702
(3513620) [NEMU] pc = 0x1ceac inst 8702
[NEMU] ptw: level 2, vaddr 0x1ceca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceca, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceca, paddr 0xf812aeca, rdata 0x4481
(3513620) [NEMU] pc = 0x1ceca inst 4481
[NEMU] ptw: level 2, vaddr 0x1cecc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cecc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cecc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cecc, paddr 0xf812aecc, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1cece, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cece, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cece, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cece, paddr 0xf812aece, rdata 0x4957
(3513620) [NEMU] pc = 0x1cecc inst 4957d713
[NEMU] ptw: level 2, vaddr 0x1ced0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced0, paddr 0xf812aed0, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x1ced2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced2, paddr 0xf812aed2, rdata 0x3c07
(3513620) [NEMU] pc = 0x1ced0 inst 3c071063
[NEMU] ptw: level 2, vaddr 0x1ced4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced4, paddr 0xf812aed4, rdata 0x86be
(3513620) [NEMU] pc = 0x1ced4 inst 86be
[NEMU] ptw: level 2, vaddr 0x1ced6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced6, paddr 0xf812aed6, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x1ced8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ced8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ced8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ced8, paddr 0xf812aed8, rdata 0x4937
(3513620) [NEMU] pc = 0x1ced6 inst 4937d713
[NEMU] ptw: level 2, vaddr 0x1ceda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1ceda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1ceda, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1ceda, paddr 0xf812aeda, rdata 0x963
[NEMU] ptw: level 2, vaddr 0x1cedc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cedc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cedc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cedc, paddr 0xf812aedc, rdata 0x2207
(3513620) [NEMU] pc = 0x1ceda inst 22070963
[NEMU] ptw: level 2, vaddr 0x1d10c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d10c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d10c, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d10c, paddr 0xf812b10c, rdata 0x6008
(3513620) [NEMU] pc = 0x1d10c inst 6008
[NEMU] ptw: level 2, vaddr 0x9d08020, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08020, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08020, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08020, paddr 0xec131020, rdata 0xa963988
[NEMU] ptw: level 2, vaddr 0x1d10e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d10e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d10e, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d10e, paddr 0xf812b10e, rdata 0x610c
(3513620) [NEMU] pc = 0x1d10e inst 610c
[NEMU] ptw: level 2, vaddr 0xa963988, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xa963988, pg_base 0x8028a000, p_pte 0x8028a2a0, pte.val 0x200df801
[NEMU] ptw: level 0, vaddr 0xa963988, pg_base 0x8037e000, p_pte 0x8037eb18, pte.val 0x3ad8d8d7
[NEMU] mmu_read: vaddr 0xa963988, paddr 0xeb636988, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1d110, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d110, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d110, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d110, paddr 0xf812b110, rdata 0xc991
(3513620) [NEMU] pc = 0x1d110 inst c991
[NEMU] ptw: level 2, vaddr 0x1d124, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d124, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d124, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d124, paddr 0xf812b124, rdata 0xf693
[NEMU] ptw: level 2, vaddr 0x1d126, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d126, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d126, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d126, paddr 0xf812b126, rdata 0xff7
(3513620) [NEMU] pc = 0x1d124 inst ff7f693
[NEMU] ptw: level 2, vaddr 0x1d128, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d128, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d128, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d128, paddr 0xf812b128, rdata 0x463d
(3513620) [NEMU] pc = 0x1d128 inst 463d
[NEMU] ptw: level 2, vaddr 0x1d12a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d12a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d12a, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d12a, paddr 0xf812b12a, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x1d12c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d12c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d12c, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d12c, paddr 0xf812b12c, rdata 0xff7
(3513620) [NEMU] pc = 0x1d12a inst ff7f713
[NEMU] ptw: level 2, vaddr 0x1d12e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d12e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d12e, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d12e, paddr 0xf812b12e, rdata 0x6963
[NEMU] ptw: level 2, vaddr 0x1d130, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d130, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d130, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d130, paddr 0xf812b130, rdata 0x6d6
(3513620) [NEMU] pc = 0x1d12e inst 6d66963
[NEMU] ptw: level 2, vaddr 0x1d132, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d132, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d132, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d132, paddr 0xf812b132, rdata 0x96b7
[NEMU] ptw: level 2, vaddr 0x1d134, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d134, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d134, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d134, paddr 0xf812b134, rdata 0x12
(3513620) [NEMU] pc = 0x1d132 inst 1296b7
[NEMU] ptw: level 2, vaddr 0x1d136, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d136, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d136, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d136, paddr 0xf812b136, rdata 0x8693
[NEMU] ptw: level 2, vaddr 0x1d138, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d138, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d138, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d138, paddr 0xf812b138, rdata 0x8346
(3513620) [NEMU] pc = 0x1d136 inst 83468693
[NEMU] ptw: level 2, vaddr 0x1d13a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d13a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d13a, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d13a, paddr 0xf812b13a, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x1d13c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d13c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d13c, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d13c, paddr 0xf812b13c, rdata 0x20d7
(3513620) [NEMU] pc = 0x1d13a inst 20d74733
[NEMU] ptw: level 2, vaddr 0x1d13e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d13e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d13e, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d13e, paddr 0xf812b13e, rdata 0x4318
(3513620) [NEMU] pc = 0x1d13e inst 4318
[NEMU] ptw: level 2, vaddr 0x128850, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x128850, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x128850, pg_base 0x80281000, p_pte 0x80281940, pte.val 0x3e00a45b
[NEMU] mmu_read: vaddr 0x128850, paddr 0xf8029850, rdata 0x1d336
[NEMU] ptw: level 2, vaddr 0x1d140, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d140, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d140, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d140, paddr 0xf812b140, rdata 0x8702
(3513620) [NEMU] pc = 0x1d140 inst 8702
[NEMU] ptw: level 2, vaddr 0x1d336, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d336, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d336, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d336, paddr 0xf812b336, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x1d338, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d338, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d338, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d338, paddr 0xf812b338, rdata 0xb601
(3513620) [NEMU] pc = 0x1d336 inst b601b783
[NEMU] ptw: level 2, vaddr 0x171cb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171cb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171cb8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171cb8, paddr 0x81725cb8, rdata 0xa8f4e50
[NEMU] ptw: level 2, vaddr 0x1d33a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d33a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d33a, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d33a, paddr 0xf812b33a, rdata 0xe11c
(3513620) [NEMU] pc = 0x1d33a inst e11c
[NEMU] ptw: level 2, vaddr 0xa963988, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xa963988, pg_base 0x8028a000, p_pte 0x8028a2a0, pte.val 0x200df801
[NEMU] ptw: level 0, vaddr 0xa963988, pg_base 0x8037e000, p_pte 0x8037eb18, pte.val 0x3ad8d8d7
[NEMU] mmu_write: vaddr 0xa963988, paddr 0xeb636988, len 8, data 0xa8f4e50
[NEMU] ptw: level 2, vaddr 0x1d33c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d33c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d33c, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d33c, paddr 0xf812b33c, rdata 0x445c
(3513620) [NEMU] pc = 0x1d33c inst 445c
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d0802c, paddr 0xec13102c, rdata 0x7
[NEMU] ptw: level 2, vaddr 0x1d33e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d33e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d33e, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d33e, paddr 0xf812b33e, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0x1d340, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d340, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d340, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d340, paddr 0xf812b340, rdata 0xb6a1
(3513620) [NEMU] pc = 0x1d33e inst b6a1b023
[NEMU] ptw: level 2, vaddr 0x171cb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171cb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171cb8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171cb8, paddr 0x81725cb8, len 8, data 0xa963988
[NEMU] ptw: level 2, vaddr 0x1d342, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d342, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d342, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d342, paddr 0xf812b342, rdata 0xbdb9
(3513620) [NEMU] pc = 0x1d342 inst bdb9
[NEMU] ptw: level 2, vaddr 0x1d1a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a0, paddr 0xf812b1a0, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x1d1a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a2, paddr 0xf812b1a2, rdata 0x40
(3513620) [NEMU] pc = 0x1d1a0 inst 400737
[NEMU] ptw: level 2, vaddr 0x1d1a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a4, paddr 0xf812b1a4, rdata 0x8ff9
(3513620) [NEMU] pc = 0x1d1a4 inst 8ff9
[NEMU] ptw: level 2, vaddr 0x1d1a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a6, paddr 0xf812b1a6, rdata 0xe793
[NEMU] ptw: level 2, vaddr 0x1d1a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1a8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1a8, paddr 0xf812b1a8, rdata 0xff7
(3513620) [NEMU] pc = 0x1d1a6 inst ff7e793
[NEMU] ptw: level 2, vaddr 0x1d1aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1aa, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1aa, paddr 0xf812b1aa, rdata 0xc45c
(3513620) [NEMU] pc = 0x1d1aa inst c45c
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_write: vaddr 0x9d0802c, paddr 0xec13102c, len 4, data 0xff
[NEMU] ptw: level 2, vaddr 0x1d1ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1ac, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1ac, paddr 0xf812b1ac, rdata 0x70e6
(3513620) [NEMU] pc = 0x1d1ac inst 70e6
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c8, paddr 0x816fe7c8, rdata 0x1cdbc
[NEMU] ptw: level 2, vaddr 0x1d1ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1ae, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1ae, paddr 0xf812b1ae, rdata 0x7446
(3513620) [NEMU] pc = 0x1d1ae inst 7446
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c0, paddr 0x816fe7c0, rdata 0x182c00
[NEMU] ptw: level 2, vaddr 0x1d1b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b0, paddr 0xf812b1b0, rdata 0x74a6
(3513620) [NEMU] pc = 0x1d1b0 inst 74a6
[NEMU] ptw: level 2, vaddr 0x3fffc357b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357b8, paddr 0x816fe7b8, rdata 0x6c
[NEMU] ptw: level 2, vaddr 0x1d1b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b2, paddr 0xf812b1b2, rdata 0x7906
(3513620) [NEMU] pc = 0x1d1b2 inst 7906
[NEMU] ptw: level 2, vaddr 0x3fffc357b0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357b0, paddr 0x816fe7b0, rdata 0x12b974
[NEMU] ptw: level 2, vaddr 0x1d1b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b4, paddr 0xf812b1b4, rdata 0x69e6
(3513620) [NEMU] pc = 0x1d1b4 inst 69e6
[NEMU] ptw: level 2, vaddr 0x3fffc357a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357a8, paddr 0x816fe7a8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x1d1b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b6, paddr 0xf812b1b6, rdata 0x6a46
(3513620) [NEMU] pc = 0x1d1b6 inst 6a46
[NEMU] ptw: level 2, vaddr 0x3fffc357a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357a0, paddr 0x816fe7a0, rdata 0x28
[NEMU] ptw: level 2, vaddr 0x1d1b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1b8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1b8, paddr 0xf812b1b8, rdata 0x6aa6
(3513620) [NEMU] pc = 0x1d1b8 inst 6aa6
[NEMU] ptw: level 2, vaddr 0x3fffc35798, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35798, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35798, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35798, paddr 0x816fe798, rdata 0x53b6d20
[NEMU] ptw: level 2, vaddr 0x1d1ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1ba, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1ba, paddr 0xf812b1ba, rdata 0x6b06
(3513620) [NEMU] pc = 0x1d1ba inst 6b06
[NEMU] ptw: level 2, vaddr 0x3fffc35790, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35790, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35790, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35790, paddr 0x816fe790, rdata 0x17c520
[NEMU] ptw: level 2, vaddr 0x1d1bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1bc, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1bc, paddr 0xf812b1bc, rdata 0x7be2
(3513620) [NEMU] pc = 0x1d1bc inst 7be2
[NEMU] ptw: level 2, vaddr 0x3fffc35788, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35788, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35788, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35788, paddr 0x816fe788, rdata 0x9d08020
[NEMU] ptw: level 2, vaddr 0x1d1be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1be, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1be, paddr 0xf812b1be, rdata 0x7c42
(3513620) [NEMU] pc = 0x1d1be inst 7c42
[NEMU] ptw: level 2, vaddr 0x3fffc35780, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35780, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35780, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35780, paddr 0x816fe780, rdata 0x189900
[NEMU] ptw: level 2, vaddr 0x1d1c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c0, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c0, paddr 0xf812b1c0, rdata 0x7ca2
(3513620) [NEMU] pc = 0x1d1c0 inst 7ca2
[NEMU] ptw: level 2, vaddr 0x3fffc35778, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35778, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35778, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35778, paddr 0x816fe778, rdata 0x80
[NEMU] ptw: level 2, vaddr 0x1d1c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c2, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c2, paddr 0xf812b1c2, rdata 0x7d02
(3513620) [NEMU] pc = 0x1d1c2 inst 7d02
[NEMU] ptw: level 2, vaddr 0x3fffc35770, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35770, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35770, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35770, paddr 0x816fe770, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1d1c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c4, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c4, paddr 0xf812b1c4, rdata 0x6de2
(3513620) [NEMU] pc = 0x1d1c4 inst 6de2
[NEMU] ptw: level 2, vaddr 0x3fffc35768, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35768, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35768, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35768, paddr 0x816fe768, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1d1c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c6, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c6, paddr 0xf812b1c6, rdata 0x6109
(3513620) [NEMU] pc = 0x1d1c6 inst 6109
[NEMU] ptw: level 2, vaddr 0x1d1c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1d1c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1d1c8, pg_base 0x80281000, p_pte 0x802810e8, pte.val 0x3e04ac5b
[NEMU] mmu_read: vaddr 0x1d1c8, paddr 0xf812b1c8, rdata 0x8082
(3513620) [NEMU] pc = 0x1d1c8 inst 8082
[NEMU] ptw: level 2, vaddr 0x1cdbc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdbc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdbc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdbc, paddr 0xf812adbc, rdata 0x6522
(3513620) [NEMU] pc = 0x1cdbc inst 6522
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d8, paddr 0x816fe7d8, rdata 0x9d08020
[NEMU] ptw: level 2, vaddr 0x1cdbe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdbe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdbe, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdbe, paddr 0xf812adbe, rdata 0x451c
(3513620) [NEMU] pc = 0x1cdbe inst 451c
[NEMU] ptw: level 2, vaddr 0x9d08028, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08028, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08028, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08028, paddr 0xec131028, rdata 0x0
[NEMU] ptw: level 2, vaddr 0x1cdc0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdc0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdc0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdc0, paddr 0xf812adc0, rdata 0xef91
(3513620) [NEMU] pc = 0x1cdc0 inst ef91
[NEMU] ptw: level 2, vaddr 0x1cdc2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdc2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdc2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdc2, paddr 0xf812adc2, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x1cdc4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdc4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdc4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdc4, paddr 0xf812adc4, rdata 0xbe81
(3513620) [NEMU] pc = 0x1cdc2 inst be81b603
[NEMU] ptw: level 2, vaddr 0x171d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d40, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d40, paddr 0x81725d40, rdata 0x7330280
[NEMU] ptw: level 2, vaddr 0x1cdc6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdc6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdc6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdc6, paddr 0xf812adc6, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x1cdc8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdc8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdc8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdc8, paddr 0xf812adc8, rdata 0xbe01
(3513620) [NEMU] pc = 0x1cdc6 inst be01a783
[NEMU] ptw: level 2, vaddr 0x171d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d38, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d38, paddr 0x81725d38, rdata 0x136852
[NEMU] ptw: level 2, vaddr 0x1cdca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdca, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdca, paddr 0xf812adca, rdata 0xe110
(3513620) [NEMU] pc = 0x1cdca inst e110
[NEMU] ptw: level 2, vaddr 0x9d08020, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08020, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08020, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_write: vaddr 0x9d08020, paddr 0xec131020, len 8, data 0x7330280
[NEMU] ptw: level 2, vaddr 0x1cdcc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdcc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdcc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdcc, paddr 0xf812adcc, rdata 0x37fd
(3513620) [NEMU] pc = 0x1cdcc inst 37fd
[NEMU] ptw: level 2, vaddr 0x1cdce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdce, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdce, paddr 0xf812adce, rdata 0x613
[NEMU] ptw: level 2, vaddr 0x1cdd0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdd0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdd0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdd0, paddr 0xf812add0, rdata 0xff0
(3513620) [NEMU] pc = 0x1cdce inst ff00613
[NEMU] ptw: level 2, vaddr 0x1cdd2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdd2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdd2, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdd2, paddr 0xf812add2, rdata 0xc550
(3513620) [NEMU] pc = 0x1cdd2 inst c550
[NEMU] ptw: level 2, vaddr 0x9d0802c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d0802c, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d0802c, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_write: vaddr 0x9d0802c, paddr 0xec13102c, len 4, data 0xff
[NEMU] ptw: level 2, vaddr 0x1cdd4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdd4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdd4, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdd4, paddr 0xf812add4, rdata 0xb423
[NEMU] ptw: level 2, vaddr 0x1cdd6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdd6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdd6, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdd6, paddr 0xf812add6, rdata 0xbea1
(3513620) [NEMU] pc = 0x1cdd4 inst bea1b423
[NEMU] ptw: level 2, vaddr 0x171d40, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d40, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d40, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d40, paddr 0x81725d40, len 8, data 0x9d08020
[NEMU] ptw: level 2, vaddr 0x1cdd8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdd8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdd8, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdd8, paddr 0xf812add8, rdata 0xa023
[NEMU] ptw: level 2, vaddr 0x1cdda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdda, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdda, paddr 0xf812adda, rdata 0xbef1
(3513620) [NEMU] pc = 0x1cdd8 inst bef1a023
[NEMU] ptw: level 2, vaddr 0x171d38, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d38, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d38, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171d38, paddr 0x81725d38, len 4, data 0x136851
[NEMU] ptw: level 2, vaddr 0x1cddc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cddc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cddc, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cddc, paddr 0xf812addc, rdata 0x60e2
(3513620) [NEMU] pc = 0x1cddc inst 60e2
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e8, paddr 0x816fe7e8, rdata 0x2e074
[NEMU] ptw: level 2, vaddr 0x1cdde, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cdde, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cdde, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cdde, paddr 0xf812adde, rdata 0x6105
(3513620) [NEMU] pc = 0x1cdde inst 6105
[NEMU] ptw: level 2, vaddr 0x1cde0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cde0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cde0, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cde0, paddr 0xf812ade0, rdata 0x8082
(3513620) [NEMU] pc = 0x1cde0 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e074, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e074, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e074, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e074, paddr 0xf8100074, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2e076, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e076, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e076, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e076, paddr 0xf8100076, rdata 0xca
(3513620) [NEMU] pc = 0x2e074 inst caa783
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0x2e078, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e078, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e078, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e078, paddr 0xf8100078, rdata 0x4709
(3513620) [NEMU] pc = 0x2e078 inst 4709
[NEMU] ptw: level 2, vaddr 0x2e07a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e07a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e07a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e07a, paddr 0xf810007a, rdata 0xa623
[NEMU] ptw: level 2, vaddr 0x2e07c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e07c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e07c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e07c, paddr 0xf810007c, rdata 0xace1
(3513620) [NEMU] pc = 0x2e07a inst ace1a623
[NEMU] ptw: level 2, vaddr 0x171c24, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c24, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c24, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171c24, paddr 0x81725c24, len 4, data 0x2
[NEMU] ptw: level 2, vaddr 0x2e07e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e07e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e07e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e07e, paddr 0xf810007e, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x2e080, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e080, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e080, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e080, paddr 0xf8100080, rdata 0x48e7
(3513620) [NEMU] pc = 0x2e07e inst 48e7d793
[NEMU] ptw: level 2, vaddr 0x2e082, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e082, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e082, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e082, paddr 0xf8100082, rdata 0x9f63
[NEMU] ptw: level 2, vaddr 0x2e084, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e084, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e084, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e084, paddr 0xf8100084, rdata 0x6807
(3513620) [NEMU] pc = 0x2e082 inst 68079f63
[NEMU] ptw: level 2, vaddr 0x2e720, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e720, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e720, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e720, paddr 0xf8100720, rdata 0x8556
(3513620) [NEMU] pc = 0x2e720 inst 8556
[NEMU] ptw: level 2, vaddr 0x2e722, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e722, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e722, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e722, paddr 0xf8100722, rdata 0x30ef
[NEMU] ptw: level 2, vaddr 0x2e724, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e724, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e724, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e724, paddr 0xf8100724, rdata 0xb8a
(3513620) [NEMU] pc = 0x2e722 inst b8a30ef
[NEMU] ptw: level 2, vaddr 0xd17da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17da, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17da, paddr 0xf8bd27da, rdata 0x7139
(3513620) [NEMU] pc = 0xd17da inst 7139
[NEMU] ptw: level 2, vaddr 0xd17dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17dc, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17dc, paddr 0xf8bd27dc, rdata 0xe852
(3513620) [NEMU] pc = 0xd17dc inst e852
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c0, paddr 0x816fe7c0, len 8, data 0x28
[NEMU] ptw: level 2, vaddr 0xd17de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17de, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17de, paddr 0xf8bd27de, rdata 0xa683
[NEMU] ptw: level 2, vaddr 0xd17e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17e0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17e0, paddr 0xf8bd27e0, rdata 0xd9c1
(3513620) [NEMU] pc = 0xd17de inst d9c1a683
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x77
[NEMU] ptw: level 2, vaddr 0xd17e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17e2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17e2, paddr 0xf8bd27e2, rdata 0xe456
(3513620) [NEMU] pc = 0xd17e2 inst e456
[NEMU] ptw: level 2, vaddr 0x3fffc357b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357b8, paddr 0x816fe7b8, len 8, data 0x53b6d20
[NEMU] ptw: level 2, vaddr 0xd17e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17e4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17e4, paddr 0xf8bd27e4, rdata 0xa703
[NEMU] ptw: level 2, vaddr 0xd17e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17e6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17e6, paddr 0xf8bd27e6, rdata 0xc981
(3513620) [NEMU] pc = 0xd17e4 inst c981a703
[NEMU] ptw: level 2, vaddr 0x171df0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171df0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171df0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171df0, paddr 0x81725df0, rdata 0xf66
[NEMU] ptw: level 2, vaddr 0xd17e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17e8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17e8, paddr 0xf8bd27e8, rdata 0xf822
(3513620) [NEMU] pc = 0xd17e8 inst f822
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e0, paddr 0x816fe7e0, len 8, data 0x182c00
[NEMU] ptw: level 2, vaddr 0xd17ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17ea, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17ea, paddr 0xf8bd27ea, rdata 0xf426
(3513620) [NEMU] pc = 0xd17ea inst f426
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d8, paddr 0x816fe7d8, len 8, data 0x6c
[NEMU] ptw: level 2, vaddr 0xd17ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17ec, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17ec, paddr 0xf8bd27ec, rdata 0xf04a
(3513620) [NEMU] pc = 0xd17ec inst f04a
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d0, paddr 0x816fe7d0, len 8, data 0x12b974
[NEMU] ptw: level 2, vaddr 0xd17ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17ee, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17ee, paddr 0xf8bd27ee, rdata 0xec4e
(3513620) [NEMU] pc = 0xd17ee inst ec4e
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c8, paddr 0x816fe7c8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0xd17f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17f0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17f0, paddr 0xf8bd27f0, rdata 0x9993
[NEMU] ptw: level 2, vaddr 0xd17f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17f2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17f2, paddr 0xf8bd27f2, rdata 0x36
(3513620) [NEMU] pc = 0xd17f0 inst 369993
[NEMU] ptw: level 2, vaddr 0xd17f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17f4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17f4, paddr 0xf8bd27f4, rdata 0xfc06
(3513620) [NEMU] pc = 0xd17f4 inst fc06
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e8, paddr 0x816fe7e8, len 8, data 0x2e726
[NEMU] ptw: level 2, vaddr 0xd17f6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17f6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17f6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17f6, paddr 0xf8bd27f6, rdata 0x879b
[NEMU] ptw: level 2, vaddr 0xd17f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17f8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17f8, paddr 0xf8bd27f8, rdata 0x36
(3513620) [NEMU] pc = 0xd17f6 inst 36879b
[NEMU] ptw: level 2, vaddr 0xd17fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17fa, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17fa, paddr 0xf8bd27fa, rdata 0xb403
[NEMU] ptw: level 2, vaddr 0xd17fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17fc, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17fc, paddr 0xf8bd27fc, rdata 0xc901
(3513620) [NEMU] pc = 0xd17fa inst c901b403
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0xd17fe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd17fe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd17fe, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd17fe, paddr 0xf8bd27fe, rdata 0x892a
(3513620) [NEMU] pc = 0xd17fe inst 892a
[NEMU] ptw: level 2, vaddr 0xd1800, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1800, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1800, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1800, paddr 0xf8bd2800, rdata 0x2981
(3513620) [NEMU] pc = 0xd1800 inst 2981
[NEMU] ptw: level 2, vaddr 0xd1802, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1802, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1802, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1802, paddr 0xf8bd2802, rdata 0xc863
[NEMU] ptw: level 2, vaddr 0xd1804, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1804, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1804, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1804, paddr 0xf8bd2804, rdata 0x6e7
(3513620) [NEMU] pc = 0xd1802 inst 6e7c863
[NEMU] ptw: level 2, vaddr 0xd1872, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1872, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1872, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1872, paddr 0xf8bd2872, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0xd1874, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1874, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1874, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1874, paddr 0xf8bd2874, rdata 0xd8f1
(3513620) [NEMU] pc = 0xd1872 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7a
[NEMU] ptw: level 2, vaddr 0xd1876, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1876, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1876, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1876, paddr 0xf8bd2876, rdata 0x2689
(3513620) [NEMU] pc = 0xd1876 inst 2689
[NEMU] ptw: level 2, vaddr 0xd1878, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1878, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1878, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1878, paddr 0xf8bd2878, rdata 0x4789
(3513620) [NEMU] pc = 0xd1878 inst 4789
[NEMU] ptw: level 2, vaddr 0xd187a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd187a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd187a, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd187a, paddr 0xf8bd287a, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0xd187c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd187c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd187c, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd187c, paddr 0xf8bd287c, rdata 0x2086
(3513620) [NEMU] pc = 0xd187a inst 2086e6b3
[NEMU] ptw: level 2, vaddr 0xd187e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd187e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd187e, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd187e, paddr 0xf8bd287e, rdata 0xc29c
(3513620) [NEMU] pc = 0xd187e inst c29c
[NEMU] ptw: level 2, vaddr 0x96c87f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c87f8, paddr 0xeca947f8, len 4, data 0x2
[NEMU] ptw: level 2, vaddr 0xd1880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1880, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1880, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1880, paddr 0xf8bd2880, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0xd1882, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1882, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1882, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1882, paddr 0xf8bd2882, rdata 0xd9c1
(3513620) [NEMU] pc = 0xd1880 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7a
[NEMU] ptw: level 2, vaddr 0xd1884, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1884, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1884, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1884, paddr 0xf8bd2884, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0xd1886, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1886, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1886, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1886, paddr 0xf8bd2886, rdata 0xc901
(3513620) [NEMU] pc = 0xd1884 inst c901b703
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0xd1888, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1888, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1888, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1888, paddr 0xf8bd2888, rdata 0x537
[NEMU] ptw: level 2, vaddr 0xd188a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd188a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd188a, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd188a, paddr 0xf8bd288a, rdata 0xc
(3513620) [NEMU] pc = 0xd1888 inst c0537
[NEMU] ptw: level 2, vaddr 0xd188c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd188c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd188c, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd188c, paddr 0xf8bd288c, rdata 0x869b
[NEMU] ptw: level 2, vaddr 0xd188e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd188e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd188e, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd188e, paddr 0xf8bd288e, rdata 0x17
(3513620) [NEMU] pc = 0xd188c inst 17869b
[NEMU] ptw: level 2, vaddr 0xd1890, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1890, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1890, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1890, paddr 0xf8bd2890, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0xd1892, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1892, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1892, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1892, paddr 0xf8bd2892, rdata 0xd8d1
(3513620) [NEMU] pc = 0xd1890 inst d8d1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7b
[NEMU] ptw: level 2, vaddr 0xd1894, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1894, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1894, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1894, paddr 0xf8bd2894, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0xd1896, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1896, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1896, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1896, paddr 0xf8bd2896, rdata 0x20e7
(3513620) [NEMU] pc = 0xd1894 inst 20e7e7b3
[NEMU] ptw: level 2, vaddr 0xd1898, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1898, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1898, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1898, paddr 0xf8bd2898, rdata 0x4771
(3513620) [NEMU] pc = 0xd1898 inst 4771
[NEMU] ptw: level 2, vaddr 0xd189a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd189a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd189a, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd189a, paddr 0xf8bd289a, rdata 0xc398
(3513620) [NEMU] pc = 0xd189a inst c398
[NEMU] ptw: level 2, vaddr 0x96c8800, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8800, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8800, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c8800, paddr 0xeca94800, len 4, data 0x1c
[NEMU] ptw: level 2, vaddr 0xd189c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd189c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd189c, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd189c, paddr 0xf8bd289c, rdata 0x85ce
(3513620) [NEMU] pc = 0xd189c inst 85ce
[NEMU] ptw: level 2, vaddr 0xd189e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd189e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd189e, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd189e, paddr 0xf8bd289e, rdata 0x513
[NEMU] ptw: level 2, vaddr 0xd18a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18a0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18a0, paddr 0xf8bd28a0, rdata 0x5665
(3513620) [NEMU] pc = 0xd189e inst 56650513
[NEMU] ptw: level 2, vaddr 0xd18a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18a2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18a2, paddr 0xf8bd28a2, rdata 0xb0ef
[NEMU] ptw: level 2, vaddr 0xd18a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18a4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18a4, paddr 0xf8bd28a4, rdata 0xf7d5
(3513620) [NEMU] pc = 0xd18a2 inst f7d5b0ef
[NEMU] ptw: level 2, vaddr 0x2d81e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d81e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d81e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d81e, paddr 0xf811d81e, rdata 0x7179
(3513620) [NEMU] pc = 0x2d81e inst 7179
[NEMU] ptw: level 2, vaddr 0x2d820, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d820, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d820, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d820, paddr 0xf811d820, rdata 0xe44e
(3513620) [NEMU] pc = 0x2d820 inst e44e
[NEMU] ptw: level 2, vaddr 0x3fffc35788, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35788, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35788, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35788, paddr 0x816fe788, len 8, data 0x3b8
[NEMU] ptw: level 2, vaddr 0x2d822, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d822, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d822, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d822, paddr 0xf811d822, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2d824, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d824, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d824, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d824, paddr 0xf811d824, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2d822 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7b
[NEMU] ptw: level 2, vaddr 0x2d826, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d826, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d826, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d826, paddr 0xf811d826, rdata 0xa603
[NEMU] ptw: level 2, vaddr 0x2d828, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d828, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d828, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d828, paddr 0xf811d828, rdata 0xc981
(3513620) [NEMU] pc = 0x2d826 inst c981a603
[NEMU] ptw: level 2, vaddr 0x171df0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171df0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171df0, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171df0, paddr 0x81725df0, rdata 0xf66
[NEMU] ptw: level 2, vaddr 0x2d82a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d82a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d82a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d82a, paddr 0xf811d82a, rdata 0xf022
(3513620) [NEMU] pc = 0x2d82a inst f022
[NEMU] ptw: level 2, vaddr 0x3fffc357a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357a0, paddr 0x816fe7a0, len 8, data 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2d82c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d82c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d82c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d82c, paddr 0xf811d82c, rdata 0xec26
(3513620) [NEMU] pc = 0x2d82c inst ec26
[NEMU] ptw: level 2, vaddr 0x3fffc35798, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35798, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35798, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35798, paddr 0x816fe798, len 8, data 0x6c
[NEMU] ptw: level 2, vaddr 0x2d82e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d82e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d82e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d82e, paddr 0xf811d82e, rdata 0xe84a
(3513620) [NEMU] pc = 0x2d82e inst e84a
[NEMU] ptw: level 2, vaddr 0x3fffc35790, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35790, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35790, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc35790, paddr 0x816fe790, len 8, data 0x53b6d20
[NEMU] ptw: level 2, vaddr 0x2d830, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d830, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d830, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d830, paddr 0xf811d830, rdata 0xf406
(3513620) [NEMU] pc = 0x2d830 inst f406
[NEMU] ptw: level 2, vaddr 0x3fffc357a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357a8, paddr 0x816fe7a8, len 8, data 0xd18a6
[NEMU] ptw: level 2, vaddr 0x2d832, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d832, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d832, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d832, paddr 0xf811d832, rdata 0x869b
[NEMU] ptw: level 2, vaddr 0x2d834, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d834, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d834, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d834, paddr 0xf811d834, rdata 0x27
(3513620) [NEMU] pc = 0x2d832 inst 27869b
[NEMU] ptw: level 2, vaddr 0x2d836, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d836, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d836, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d836, paddr 0xf811d836, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x2d838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d838, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d838, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d838, paddr 0xf811d838, rdata 0xc901
(3513620) [NEMU] pc = 0x2d836 inst c901b703
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2d83a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d83a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d83a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d83a, paddr 0xf811d83a, rdata 0x892a
(3513620) [NEMU] pc = 0x2d83a inst 892a
[NEMU] ptw: level 2, vaddr 0x2d83c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d83c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d83c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d83c, paddr 0xf811d83c, rdata 0x84ae
(3513620) [NEMU] pc = 0x2d83c inst 84ae
[NEMU] ptw: level 2, vaddr 0x2d83e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d83e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d83e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d83e, paddr 0xf811d83e, rdata 0xdc63
[NEMU] ptw: level 2, vaddr 0x2d840, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d840, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d840, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d840, paddr 0xf811d840, rdata 0x2c6
(3513620) [NEMU] pc = 0x2d83e inst 2c6dc63
[NEMU] ptw: level 2, vaddr 0x2d842, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d842, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d842, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d842, paddr 0xf811d842, rdata 0xe733
[NEMU] ptw: level 2, vaddr 0x2d844, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d844, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d844, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d844, paddr 0xf811d844, rdata 0x20e7
(3513620) [NEMU] pc = 0x2d842 inst 20e7e733
[NEMU] ptw: level 2, vaddr 0x2d846, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d846, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d846, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d846, paddr 0xf811d846, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0x2d848, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d848, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d848, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d848, paddr 0xf811d848, rdata 0x127
(3513620) [NEMU] pc = 0x2d846 inst 1273023
[NEMU] ptw: level 2, vaddr 0x96c8808, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8808, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8808, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c8808, paddr 0xeca94808, len 8, data 0xc0566
[NEMU] ptw: level 2, vaddr 0x2d84a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d84a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d84a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d84a, paddr 0xf811d84a, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x2d84c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d84c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d84c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d84c, paddr 0xf811d84c, rdata 0xc901
(3513620) [NEMU] pc = 0x2d84a inst c901b703
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2d84e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d84e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d84e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d84e, paddr 0xf811d84e, rdata 0x861b
[NEMU] ptw: level 2, vaddr 0x2d850, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d850, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d850, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d850, paddr 0xf811d850, rdata 0x37
(3513620) [NEMU] pc = 0x2d84e inst 37861b
[NEMU] ptw: level 2, vaddr 0x2d852, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d852, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d852, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d852, paddr 0xf811d852, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2d854, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d854, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d854, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d854, paddr 0xf811d854, rdata 0xd8c1
(3513620) [NEMU] pc = 0x2d852 inst d8c1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x7e
[NEMU] ptw: level 2, vaddr 0x2d856, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d856, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d856, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d856, paddr 0xf811d856, rdata 0xe7b3
[NEMU] ptw: level 2, vaddr 0x2d858, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d858, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d858, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d858, paddr 0xf811d858, rdata 0x20e7
(3513620) [NEMU] pc = 0x2d856 inst 20e7e7b3
[NEMU] ptw: level 2, vaddr 0x2d85a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d85a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d85a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d85a, paddr 0xf811d85a, rdata 0xe784
(3513620) [NEMU] pc = 0x2d85a inst e784
[NEMU] ptw: level 2, vaddr 0x96c8810, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8810, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8810, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c8810, paddr 0xeca94810, len 8, data 0x3b8
[NEMU] ptw: level 2, vaddr 0x2d85c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d85c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d85c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d85c, paddr 0xf811d85c, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0x2d85e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d85e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d85e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d85e, paddr 0xf811d85e, rdata 0xc901
(3513620) [NEMU] pc = 0x2d85c inst c901b783
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2d860, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d860, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d860, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d860, paddr 0xf811d860, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2d862, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d862, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d862, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d862, paddr 0xf811d862, rdata 0x20f6
(3513620) [NEMU] pc = 0x2d860 inst 20f6e6b3
[NEMU] ptw: level 2, vaddr 0x2d864, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d864, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d864, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d864, paddr 0xf811d864, rdata 0x47f9
(3513620) [NEMU] pc = 0x2d864 inst 47f9
[NEMU] ptw: level 2, vaddr 0x2d866, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d866, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d866, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d866, paddr 0xf811d866, rdata 0xc29c
(3513620) [NEMU] pc = 0x2d866 inst c29c
[NEMU] ptw: level 2, vaddr 0x96c8818, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c8818, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c8818, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c8818, paddr 0xeca94818, len 4, data 0x1e
[NEMU] ptw: level 2, vaddr 0x2d868, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d868, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d868, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d868, paddr 0xf811d868, rdata 0x70a2
(3513620) [NEMU] pc = 0x2d868 inst 70a2
[NEMU] ptw: level 2, vaddr 0x3fffc357a8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357a8, paddr 0x816fe7a8, rdata 0xd18a6
[NEMU] ptw: level 2, vaddr 0x2d86a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d86a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d86a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d86a, paddr 0xf811d86a, rdata 0x7402
(3513620) [NEMU] pc = 0x2d86a inst 7402
[NEMU] ptw: level 2, vaddr 0x3fffc357a0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357a0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357a0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357a0, paddr 0x816fe7a0, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2d86c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d86c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d86c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d86c, paddr 0xf811d86c, rdata 0x64e2
(3513620) [NEMU] pc = 0x2d86c inst 64e2
[NEMU] ptw: level 2, vaddr 0x3fffc35798, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35798, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35798, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35798, paddr 0x816fe798, rdata 0x6c
[NEMU] ptw: level 2, vaddr 0x2d86e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d86e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d86e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d86e, paddr 0xf811d86e, rdata 0x6942
(3513620) [NEMU] pc = 0x2d86e inst 6942
[NEMU] ptw: level 2, vaddr 0x3fffc35790, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35790, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35790, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35790, paddr 0x816fe790, rdata 0x53b6d20
[NEMU] ptw: level 2, vaddr 0x2d870, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d870, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d870, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d870, paddr 0xf811d870, rdata 0x69a2
(3513620) [NEMU] pc = 0x2d870 inst 69a2
[NEMU] ptw: level 2, vaddr 0x3fffc35788, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc35788, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc35788, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc35788, paddr 0x816fe788, rdata 0x3b8
[NEMU] ptw: level 2, vaddr 0x2d872, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d872, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d872, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d872, paddr 0xf811d872, rdata 0x6145
(3513620) [NEMU] pc = 0x2d872 inst 6145
[NEMU] ptw: level 2, vaddr 0x2d874, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2d874, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2d874, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2d874, paddr 0xf811d874, rdata 0x8082
(3513620) [NEMU] pc = 0x2d874 inst 8082
[NEMU] ptw: level 2, vaddr 0xd18a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18a6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18a6, paddr 0xf8bd28a6, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0xd18a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18a8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18a8, paddr 0xf8bd28a8, rdata 0xc901
(3513620) [NEMU] pc = 0xd18a6 inst c901b783
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0xd18aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18aa, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18aa, paddr 0xf8bd28aa, rdata 0xa683
[NEMU] ptw: level 2, vaddr 0xd18ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ac, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ac, paddr 0xf8bd28ac, rdata 0xd9c1
(3513620) [NEMU] pc = 0xd18aa inst d9c1a683
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7e
[NEMU] ptw: level 2, vaddr 0xd18ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ae, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ae, paddr 0xf8bd28ae, rdata 0x637
[NEMU] ptw: level 2, vaddr 0xd18b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18b0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18b0, paddr 0xf8bd28b0, rdata 0x6
(3513620) [NEMU] pc = 0xd18ae inst 60637
[NEMU] ptw: level 2, vaddr 0xd18b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18b2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18b2, paddr 0xf8bd28b2, rdata 0x97ce
(3513620) [NEMU] pc = 0xd18b2 inst 97ce
[NEMU] ptw: level 2, vaddr 0xd18b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18b4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18b4, paddr 0xf8bd28b4, rdata 0xb023
[NEMU] ptw: level 2, vaddr 0xd18b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18b6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18b6, paddr 0xf8bd28b6, rdata 0x127
(3513620) [NEMU] pc = 0xd18b4 inst 127b023
[NEMU] ptw: level 2, vaddr 0x96c87e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87e8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87e8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c87e8, paddr 0xeca947e8, len 8, data 0x53b6d20
[NEMU] ptw: level 2, vaddr 0xd18b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18b8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18b8, paddr 0xf8bd28b8, rdata 0x2703
[NEMU] ptw: level 2, vaddr 0xd18ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ba, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ba, paddr 0xf8bd28ba, rdata 0xc9
(3513620) [NEMU] pc = 0xd18b8 inst c92703
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0xd18bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18bc, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18bc, paddr 0xf8bd28bc, rdata 0xc7d4
(3513620) [NEMU] pc = 0xd18bc inst c7d4
[NEMU] ptw: level 2, vaddr 0x96c87f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f4, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f4, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c87f4, paddr 0xeca947f4, len 4, data 0x7e
[NEMU] ptw: level 2, vaddr 0xd18be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18be, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18be, paddr 0xf8bd28be, rdata 0xe6b7
[NEMU] ptw: level 2, vaddr 0xd18c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18c0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18c0, paddr 0xf8bd28c0, rdata 0x80
(3513620) [NEMU] pc = 0xd18be inst 80e6b7
[NEMU] ptw: level 2, vaddr 0xd18c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18c2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18c2, paddr 0xf8bd28c2, rdata 0x8f75
(3513620) [NEMU] pc = 0xd18c2 inst 8f75
[NEMU] ptw: level 2, vaddr 0xd18c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18c4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18c4, paddr 0xf8bd28c4, rdata 0xc798
(3513620) [NEMU] pc = 0xd18c4 inst c798
[NEMU] ptw: level 2, vaddr 0x96c87f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c87f0, paddr 0xeca947f0, len 4, data 0x4000
[NEMU] ptw: level 2, vaddr 0xd18c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18c6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18c6, paddr 0xf8bd28c6, rdata 0x2703
[NEMU] ptw: level 2, vaddr 0xd18c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18c8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18c8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18c8, paddr 0xf8bd28c8, rdata 0xc9
(3513620) [NEMU] pc = 0xd18c6 inst c92703
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x4007
[NEMU] ptw: level 2, vaddr 0xd18ca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ca, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ca, paddr 0xf8bd28ca, rdata 0x27b7
[NEMU] ptw: level 2, vaddr 0xd18cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18cc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18cc, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18cc, paddr 0xf8bd28cc, rdata 0xff7f
(3513620) [NEMU] pc = 0xd18ca inst ff7f27b7
[NEMU] ptw: level 2, vaddr 0xd18ce, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ce, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ce, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ce, paddr 0xf8bd28ce, rdata 0x17fd
(3513620) [NEMU] pc = 0xd18ce inst 17fd
[NEMU] ptw: level 2, vaddr 0xd18d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18d0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18d0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18d0, paddr 0xf8bd28d0, rdata 0x8f7d
(3513620) [NEMU] pc = 0xd18d0 inst 8f7d
[NEMU] ptw: level 2, vaddr 0xd18d2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18d2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18d2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18d2, paddr 0xf8bd28d2, rdata 0x579b
[NEMU] ptw: level 2, vaddr 0xd18d4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18d4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18d4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18d4, paddr 0xf8bd28d4, rdata 0x87
(3513620) [NEMU] pc = 0xd18d2 inst 87579b
[NEMU] ptw: level 2, vaddr 0xd18d6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18d6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18d6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18d6, paddr 0xf8bd28d6, rdata 0x3683
[NEMU] ptw: level 2, vaddr 0xd18d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18d8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18d8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18d8, paddr 0xf8bd28d8, rdata 0x9
(3513620) [NEMU] pc = 0xd18d6 inst 93683
[NEMU] ptw: level 2, vaddr 0x53b6d20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d20, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d20, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d20, paddr 0xf0fd6d20, rdata 0x936ab50
[NEMU] ptw: level 2, vaddr 0xd18da, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18da, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18da, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18da, paddr 0xf8bd28da, rdata 0x8ff1
(3513620) [NEMU] pc = 0xd18da inst 8ff1
[NEMU] ptw: level 2, vaddr 0xd18dc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18dc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18dc, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18dc, paddr 0xf8bd28dc, rdata 0x8fd9
(3513620) [NEMU] pc = 0xd18dc inst 8fd9
[NEMU] ptw: level 2, vaddr 0xd18de, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18de, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18de, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18de, paddr 0xf8bd28de, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0xd18e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18e0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18e0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18e0, paddr 0xf8bd28e0, rdata 0xf9
(3513620) [NEMU] pc = 0xd18de inst f92623
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_write: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, len 4, data 0x7
[NEMU] ptw: level 2, vaddr 0xd18e2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18e2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18e2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18e2, paddr 0xf8bd28e2, rdata 0x7680
(3513620) [NEMU] pc = 0xd18e2 inst 7680
[NEMU] ptw: level 2, vaddr 0x936ab78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x936ab78, pg_base 0x8028a000, p_pte 0x8028a248, pte.val 0x200c6401
[NEMU] ptw: level 0, vaddr 0x936ab78, pg_base 0x80319000, p_pte 0x80319b50, pte.val 0x3b3cf4d7
[NEMU] mmu_read: vaddr 0x936ab78, paddr 0xecf3db78, rdata 0xea8fa0
[NEMU] ptw: level 2, vaddr 0xd18e4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18e4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18e4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18e4, paddr 0xf8bd28e4, rdata 0xc805
(3513620) [NEMU] pc = 0xd18e4 inst c805
[NEMU] ptw: level 2, vaddr 0xd18e6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18e6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18e6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18e6, paddr 0xf8bd28e6, rdata 0x4783
[NEMU] ptw: level 2, vaddr 0xd18e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18e8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18e8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18e8, paddr 0xf8bd28e8, rdata 0x134
(3513620) [NEMU] pc = 0xd18e6 inst 1344783
[NEMU] ptw: level 2, vaddr 0xea8fb3, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xea8fb3, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xea8fb3, pg_base 0x80291000, p_pte 0x80291540, pte.val 0x203798d7
[NEMU] mmu_read: vaddr 0xea8fb3, paddr 0x80de6fb3, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xd18ea, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ea, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ea, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ea, paddr 0xf8bd28ea, rdata 0x6414
(3513620) [NEMU] pc = 0xd18ea inst 6414
[NEMU] ptw: level 2, vaddr 0xea8fa8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xea8fa8, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xea8fa8, pg_base 0x80291000, p_pte 0x80291540, pte.val 0x203798d7
[NEMU] mmu_read: vaddr 0xea8fa8, paddr 0x80de6fa8, rdata 0x16c230
[NEMU] ptw: level 2, vaddr 0xd18ec, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ec, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ec, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ec, paddr 0xf8bd28ec, rdata 0x8722
(3513620) [NEMU] pc = 0xd18ec inst 8722
[NEMU] ptw: level 2, vaddr 0xd18ee, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18ee, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18ee, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18ee, paddr 0xf8bd28ee, rdata 0xf613
[NEMU] ptw: level 2, vaddr 0xd18f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18f0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18f0, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18f0, paddr 0xf8bd28f0, rdata 0xffb7
(3513620) [NEMU] pc = 0xd18ee inst ffb7f613
[NEMU] ptw: level 2, vaddr 0xd18f2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18f2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18f2, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18f2, paddr 0xf8bd28f2, rdata 0x8b91
(3513620) [NEMU] pc = 0xd18f2 inst 8b91
[NEMU] ptw: level 2, vaddr 0xd18f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18f4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18f4, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18f4, paddr 0xf8bd28f4, rdata 0x85a2
(3513620) [NEMU] pc = 0xd18f4 inst 85a2
[NEMU] ptw: level 2, vaddr 0xd18f6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18f6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18f6, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18f6, paddr 0xf8bd28f6, rdata 0x854a
(3513620) [NEMU] pc = 0xd18f6 inst 854a
[NEMU] ptw: level 2, vaddr 0xd18f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18f8, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18f8, paddr 0xf8bd28f8, rdata 0x6000
(3513620) [NEMU] pc = 0xd18f8 inst 6000
[NEMU] ptw: level 2, vaddr 0xea8fa0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xea8fa0, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xea8fa0, pg_base 0x80291000, p_pte 0x80291540, pte.val 0x203798d7
[NEMU] mmu_read: vaddr 0xea8fa0, paddr 0x80de6fa0, rdata 0x0
[NEMU] ptw: level 2, vaddr 0xd18fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd18fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd18fa, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd18fa, paddr 0xf8bd28fa, rdata 0xcb81
(3513620) [NEMU] pc = 0xd18fa inst cb81
[NEMU] ptw: level 2, vaddr 0xd190a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd190a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd190a, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd190a, paddr 0xf8bd290a, rdata 0xdee9
(3513620) [NEMU] pc = 0xd190a inst dee9
[NEMU] ptw: level 2, vaddr 0xd190c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd190c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd190c, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd190c, paddr 0xf8bd290c, rdata 0x669c
(3513620) [NEMU] pc = 0xd190c inst 669c
[NEMU] ptw: level 2, vaddr 0x16c238, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x16c238, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x16c238, pg_base 0x80281000, p_pte 0x80281b60, pte.val 0x3e01b053
[NEMU] mmu_read: vaddr 0x16c238, paddr 0xf806c238, rdata 0xc0522
[NEMU] ptw: level 2, vaddr 0xd190e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd190e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd190e, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd190e, paddr 0xf8bd290e, rdata 0xdbf9
(3513620) [NEMU] pc = 0xd190e inst dbf9
[NEMU] ptw: level 2, vaddr 0xd1910, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1910, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1910, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1910, paddr 0xf8bd2910, rdata 0x9782
(3513620) [NEMU] pc = 0xd1910 inst 9782
[NEMU] ptw: level 2, vaddr 0xc0522, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0522, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0522, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0522, paddr 0xf8081522, rdata 0x577d
(3513620) [NEMU] pc = 0xc0522 inst 577d
[NEMU] ptw: level 2, vaddr 0xc0524, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0524, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0524, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0524, paddr 0xf8081524, rdata 0xd598
(3513620) [NEMU] pc = 0xc0524 inst d598
[NEMU] ptw: level 2, vaddr 0xea8fc8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xea8fc8, pg_base 0x8028a000, p_pte 0x8028a038, pte.val 0x200a4401
[NEMU] ptw: level 0, vaddr 0xea8fc8, pg_base 0x80291000, p_pte 0x80291540, pte.val 0x203798d7
[NEMU] mmu_write: vaddr 0xea8fc8, paddr 0x80de6fc8, len 4, data 0xffffffffffffffff
[NEMU] ptw: level 2, vaddr 0xc0526, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0526, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0526, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0526, paddr 0xf8081526, rdata 0x4558
(3513620) [NEMU] pc = 0xc0526 inst 4558
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x7
[NEMU] ptw: level 2, vaddr 0xc0528, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0528, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0528, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0528, paddr 0xf8081528, rdata 0x87aa
(3513620) [NEMU] pc = 0xc0528 inst 87aa
[NEMU] ptw: level 2, vaddr 0xc052a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc052a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc052a, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc052a, paddr 0xf808152a, rdata 0x4501
(3513620) [NEMU] pc = 0xc052a inst 4501
[NEMU] ptw: level 2, vaddr 0xc052c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc052c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc052c, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc052c, paddr 0xf808152c, rdata 0x1713
[NEMU] ptw: level 2, vaddr 0xc052e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc052e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc052e, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc052e, paddr 0xf808152e, rdata 0x49b7
(3513620) [NEMU] pc = 0xc052c inst 49b71713
[NEMU] ptw: level 2, vaddr 0xc0530, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0530, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0530, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0530, paddr 0xf8081530, rdata 0xc7d8
(3513620) [NEMU] pc = 0xc0530 inst c7d8
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_write: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, len 4, data 0x7
[NEMU] ptw: level 2, vaddr 0xc0532, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0532, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0532, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0532, paddr 0xf8081532, rdata 0x8082
(3513620) [NEMU] pc = 0xc0532 inst 8082
[NEMU] ptw: level 2, vaddr 0xd1912, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1912, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1912, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1912, paddr 0xf8bd2912, rdata 0xf871
(3513620) [NEMU] pc = 0xd1912 inst f871
[NEMU] ptw: level 2, vaddr 0xd1914, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1914, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1914, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1914, paddr 0xf8bd2914, rdata 0x7442
(3513620) [NEMU] pc = 0xd1914 inst 7442
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e0, paddr 0x816fe7e0, rdata 0x182c00
[NEMU] ptw: level 2, vaddr 0xd1916, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1916, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1916, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1916, paddr 0xf8bd2916, rdata 0x70e2
(3513620) [NEMU] pc = 0xd1916 inst 70e2
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e8, paddr 0x816fe7e8, rdata 0x2e726
[NEMU] ptw: level 2, vaddr 0xd1918, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1918, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1918, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1918, paddr 0xf8bd2918, rdata 0x74a2
(3513620) [NEMU] pc = 0xd1918 inst 74a2
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d8, paddr 0x816fe7d8, rdata 0x6c
[NEMU] ptw: level 2, vaddr 0xd191a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd191a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd191a, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd191a, paddr 0xf8bd291a, rdata 0x7902
(3513620) [NEMU] pc = 0xd191a inst 7902
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d0, paddr 0x816fe7d0, rdata 0x12b974
[NEMU] ptw: level 2, vaddr 0xd191c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd191c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd191c, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd191c, paddr 0xf8bd291c, rdata 0x6a42
(3513620) [NEMU] pc = 0xd191c inst 6a42
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c0, paddr 0x816fe7c0, rdata 0x28
[NEMU] ptw: level 2, vaddr 0xd191e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd191e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd191e, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd191e, paddr 0xf8bd291e, rdata 0x6aa2
(3513620) [NEMU] pc = 0xd191e inst 6aa2
[NEMU] ptw: level 2, vaddr 0x3fffc357b8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357b8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357b8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357b8, paddr 0x816fe7b8, rdata 0x53b6d20
[NEMU] ptw: level 2, vaddr 0xd1920, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1920, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1920, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1920, paddr 0xf8bd2920, rdata 0x854e
(3513620) [NEMU] pc = 0xd1920 inst 854e
[NEMU] ptw: level 2, vaddr 0xd1922, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1922, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1922, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1922, paddr 0xf8bd2922, rdata 0x69e2
(3513620) [NEMU] pc = 0xd1922 inst 69e2
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c8, paddr 0x816fe7c8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0xd1924, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1924, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1924, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1924, paddr 0xf8bd2924, rdata 0x6121
(3513620) [NEMU] pc = 0xd1924 inst 6121
[NEMU] ptw: level 2, vaddr 0xd1926, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1926, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1926, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1926, paddr 0xf8bd2926, rdata 0xe06f
[NEMU] ptw: level 2, vaddr 0xd1928, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xd1928, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xd1928, pg_base 0x80281000, p_pte 0x80281688, pte.val 0x3e2f485b
[NEMU] mmu_read: vaddr 0xd1928, paddr 0xf8bd2928, rdata 0xc41e
(3513620) [NEMU] pc = 0xd1926 inst c41ee06f
[NEMU] ptw: level 2, vaddr 0xc0566, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0566, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0566, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0566, paddr 0xf8081566, rdata 0xb783
[NEMU] ptw: level 2, vaddr 0xc0568, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0568, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0568, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0568, paddr 0xf8081568, rdata 0xc901
(3513620) [NEMU] pc = 0xc0566 inst c901b783
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0xc056a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc056a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc056a, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc056a, paddr 0xf808156a, rdata 0x953e
(3513620) [NEMU] pc = 0xc056a inst 953e
[NEMU] ptw: level 2, vaddr 0xc056c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc056c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc056c, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc056c, paddr 0xf808156c, rdata 0x6118
(3513620) [NEMU] pc = 0xc056c inst 6118
[NEMU] ptw: level 2, vaddr 0x96c87e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87e8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87e8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87e8, paddr 0xeca947e8, rdata 0x53b6d20
[NEMU] ptw: level 2, vaddr 0xc056e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc056e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc056e, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc056e, paddr 0xf808156e, rdata 0xc331
(3513620) [NEMU] pc = 0xc056e inst c331
[NEMU] ptw: level 2, vaddr 0xc0570, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0570, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0570, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0570, paddr 0xf8081570, rdata 0x475c
(3513620) [NEMU] pc = 0xc0570 inst 475c
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, rdata 0x7
[NEMU] ptw: level 2, vaddr 0xc0572, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0572, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0572, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0572, paddr 0xf8081572, rdata 0x4699
(3513620) [NEMU] pc = 0xc0572 inst 4699
[NEMU] ptw: level 2, vaddr 0xc0574, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0574, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0574, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0574, paddr 0xf8081574, rdata 0xf613
[NEMU] ptw: level 2, vaddr 0xc0576, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0576, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0576, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0576, paddr 0xf8081576, rdata 0xff7
(3513620) [NEMU] pc = 0xc0574 inst ff7f613
[NEMU] ptw: level 2, vaddr 0xc0578, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0578, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0578, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0578, paddr 0xf8081578, rdata 0x883e
(3513620) [NEMU] pc = 0xc0578 inst 883e
[NEMU] ptw: level 2, vaddr 0xc057a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc057a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc057a, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc057a, paddr 0xf808157a, rdata 0xf563
[NEMU] ptw: level 2, vaddr 0xc057c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc057c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc057c, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc057c, paddr 0xf808157c, rdata 0x2c6
(3513620) [NEMU] pc = 0xc057a inst 2c6f563
[NEMU] ptw: level 2, vaddr 0xc057e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc057e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc057e, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc057e, paddr 0xf808157e, rdata 0x6314
(3513620) [NEMU] pc = 0xc057e inst 6314
[NEMU] ptw: level 2, vaddr 0x53b6d20, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d20, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d20, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d20, paddr 0xf0fd6d20, rdata 0x936ab50
[NEMU] ptw: level 2, vaddr 0xc0580, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0580, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0580, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0580, paddr 0xf8081580, rdata 0x7694
(3513620) [NEMU] pc = 0xc0580 inst 7694
[NEMU] ptw: level 2, vaddr 0x936ab78, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x936ab78, pg_base 0x8028a000, p_pte 0x8028a248, pte.val 0x200c6401
[NEMU] ptw: level 0, vaddr 0x936ab78, pg_base 0x80319000, p_pte 0x80319b50, pte.val 0x3b3cf4d7
[NEMU] mmu_read: vaddr 0x936ab78, paddr 0xecf3db78, rdata 0xea8fa0
[NEMU] ptw: level 2, vaddr 0xc0582, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0582, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0582, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0582, paddr 0xf8081582, rdata 0xc28d
(3513620) [NEMU] pc = 0xc0582 inst c28d
[NEMU] ptw: level 2, vaddr 0xc0584, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0584, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0584, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0584, paddr 0xf8081584, rdata 0x4510
(3513620) [NEMU] pc = 0xc0584 inst 4510
[NEMU] ptw: level 2, vaddr 0x96c87f0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87f0, paddr 0xeca947f0, rdata 0x4000
[NEMU] ptw: level 2, vaddr 0xc0586, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0586, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0586, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0586, paddr 0xf8081586, rdata 0x6899
(3513620) [NEMU] pc = 0xc0586 inst 6899
[NEMU] ptw: level 2, vaddr 0xc0588, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0588, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0588, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0588, paddr 0xf8081588, rdata 0xce21
(3513620) [NEMU] pc = 0xc0588 inst ce21
[NEMU] ptw: level 2, vaddr 0xc058a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc058a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc058a, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc058a, paddr 0xf808158a, rdata 0x6633
[NEMU] ptw: level 2, vaddr 0xc058c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc058c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc058c, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc058c, paddr 0xf808158c, rdata 0x106
(3513620) [NEMU] pc = 0xc058a inst 1066633
[NEMU] ptw: level 2, vaddr 0xc058e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc058e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc058e, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc058e, paddr 0xf808158e, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0xc0590, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0590, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0590, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0590, paddr 0xf8081590, rdata 0x6
(3513620) [NEMU] pc = 0xc058e inst 6079b
[NEMU] ptw: level 2, vaddr 0xc0592, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0592, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0592, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0592, paddr 0xf8081592, rdata 0xc75c
(3513620) [NEMU] pc = 0xc0592 inst c75c
[NEMU] ptw: level 2, vaddr 0x53b6d2c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d2c, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d2c, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_write: vaddr 0x53b6d2c, paddr 0xf0fd6d2c, len 4, data 0x4007
[NEMU] ptw: level 2, vaddr 0xc0594, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0594, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0594, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0594, paddr 0xf8081594, rdata 0xd693
[NEMU] ptw: level 2, vaddr 0xc0596, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0596, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0596, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0596, paddr 0xf8081596, rdata 0x48d7
(3513620) [NEMU] pc = 0xc0594 inst 48d7d693
[NEMU] ptw: level 2, vaddr 0xc0598, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0598, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0598, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0598, paddr 0xf8081598, rdata 0xc691
(3513620) [NEMU] pc = 0xc0598 inst c691
[NEMU] ptw: level 2, vaddr 0xc05a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05a4, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05a4, paddr 0xf80815a4, rdata 0xa683
[NEMU] ptw: level 2, vaddr 0xc05a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05a6, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05a6, paddr 0xf80815a6, rdata 0xd9c1
(3513620) [NEMU] pc = 0xc05a4 inst d9c1a683
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x7e
[NEMU] ptw: level 2, vaddr 0xc05a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05a8, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05a8, paddr 0xf80815a8, rdata 0x455c
(3513620) [NEMU] pc = 0xc05a8 inst 455c
[NEMU] ptw: level 2, vaddr 0x96c87f4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f4, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f4, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87f4, paddr 0xeca947f4, rdata 0x7e
[NEMU] ptw: level 2, vaddr 0xc05aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05aa, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05aa, paddr 0xf80815aa, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0xc05ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05ac, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05ac, paddr 0xf80815ac, rdata 0x5
(3513620) [NEMU] pc = 0xc05aa inst 53023
[NEMU] ptw: level 2, vaddr 0x96c87e8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87e8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87e8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_write: vaddr 0x96c87e8, paddr 0xeca947e8, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0xc05ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05ae, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05ae, paddr 0xf80815ae, rdata 0x8663
[NEMU] ptw: level 2, vaddr 0xc05b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05b0, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05b0, paddr 0xf80815b0, rdata 0x4d7
(3513620) [NEMU] pc = 0xc05ae inst 4d78663
[NEMU] ptw: level 2, vaddr 0xc05fa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05fa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05fa, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05fa, paddr 0xf80815fa, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0xc05fc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05fc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05fc, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05fc, paddr 0xf80815fc, rdata 0xc901
(3513620) [NEMU] pc = 0xc05fa inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0xc05fe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc05fe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc05fe, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc05fe, paddr 0xf80815fe, rdata 0x869b
[NEMU] ptw: level 2, vaddr 0xc0600, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0600, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0600, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0600, paddr 0xf8081600, rdata 0xffb7
(3513620) [NEMU] pc = 0xc05fe inst ffb7869b
[NEMU] ptw: level 2, vaddr 0xc0602, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0602, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0602, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0602, paddr 0xf8081602, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0xc0604, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0604, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0604, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0604, paddr 0xf8081604, rdata 0xd8d1
(3513620) [NEMU] pc = 0xc0602 inst d8d1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x79
[NEMU] ptw: level 2, vaddr 0xc0606, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0606, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0606, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0606, paddr 0xf8081606, rdata 0x87b6
(3513620) [NEMU] pc = 0xc0606 inst 87b6
[NEMU] ptw: level 2, vaddr 0xc0608, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0608, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0608, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0608, paddr 0xf8081608, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0xc060a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc060a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc060a, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc060a, paddr 0xf808160a, rdata 0x20c6
(3513620) [NEMU] pc = 0xc0608 inst 20c6e6b3
[NEMU] ptw: level 2, vaddr 0xc060c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc060c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc060c, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc060c, paddr 0xf808160c, rdata 0x4294
(3513620) [NEMU] pc = 0xc060c inst 4294
[NEMU] ptw: level 2, vaddr 0x96c87f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87f8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87f8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87f8, paddr 0xeca947f8, rdata 0x2
[NEMU] ptw: level 2, vaddr 0xc060e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc060e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc060e, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc060e, paddr 0xf808160e, rdata 0x9f95
(3513620) [NEMU] pc = 0xc060e inst 9f95
[NEMU] ptw: level 2, vaddr 0xc0610, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0610, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0610, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0610, paddr 0xf8081610, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0xc0612, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0612, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0612, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0612, paddr 0xf8081612, rdata 0xd8f1
(3513620) [NEMU] pc = 0xc0610 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x77
[NEMU] ptw: level 2, vaddr 0xc0614, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0xc0614, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0xc0614, pg_base 0x80281000, p_pte 0x80281600, pte.val 0x3e02045b
[NEMU] mmu_read: vaddr 0xc0614, paddr 0xf8081614, rdata 0x8082
(3513620) [NEMU] pc = 0xc0614 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e726, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e726, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e726, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e726, paddr 0xf8100726, rdata 0xb285
(3513620) [NEMU] pc = 0x2e726 inst b285
[NEMU] ptw: level 2, vaddr 0x2e086, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e086, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e086, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e086, paddr 0xf8100086, rdata 0x8556
(3513620) [NEMU] pc = 0x2e086 inst 8556
[NEMU] ptw: level 2, vaddr 0x2e088, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e088, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e088, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e088, paddr 0xf8100088, rdata 0xa623
[NEMU] ptw: level 2, vaddr 0x2e08a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e08a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e08a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e08a, paddr 0xf810008a, rdata 0xac01
(3513620) [NEMU] pc = 0x2e088 inst ac01a623
[NEMU] ptw: level 2, vaddr 0x171c24, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171c24, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171c24, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171c24, paddr 0x81725c24, len 4, data 0x0
[NEMU] ptw: level 2, vaddr 0x2e08c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e08c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e08c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e08c, paddr 0xf810008c, rdata 0xe0ef
[NEMU] ptw: level 2, vaddr 0x2e08e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e08e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e08e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e08e, paddr 0xf810008e, rdata 0xc79e
(3513620) [NEMU] pc = 0x2e08c inst c79ee0ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x53b6d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d28, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d28, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_read: vaddr 0x53b6d28, paddr 0xf0fd6d28, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x53b6d28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x53b6d28, pg_base 0x8028a000, p_pte 0x8028a148, pte.val 0x200bd001
[NEMU] ptw: level 0, vaddr 0x53b6d28, pg_base 0x802f4000, p_pte 0x802f4db0, pte.val 0x3c3f58d7
[NEMU] mmu_write: vaddr 0x53b6d28, paddr 0xf0fd6d28, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e090, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e090, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e090, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e090, paddr 0xf8100090, rdata 0x4e3
[NEMU] ptw: level 2, vaddr 0x2e092, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e092, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e092, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e092, paddr 0xf8100092, rdata 0xe20b
(3513620) [NEMU] pc = 0x2e090 inst e20b04e3
[NEMU] ptw: level 2, vaddr 0x2e094, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e094, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e094, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e094, paddr 0xf8100094, rdata 0x855a
(3513620) [NEMU] pc = 0x2e094 inst 855a
[NEMU] ptw: level 2, vaddr 0x2e096, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e096, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e096, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e096, paddr 0xf8100096, rdata 0xe0ef
[NEMU] ptw: level 2, vaddr 0x2e098, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e098, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e098, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e098, paddr 0xf8100098, rdata 0xc6fe
(3513620) [NEMU] pc = 0x2e096 inst c6fee0ef
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x17c528, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c528, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c528, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_read: vaddr 0x17c528, paddr 0x8170f528, rdata 0x103c
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x17c528, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x17c528, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x17c528, pg_base 0x80281000, p_pte 0x80281be0, pte.val 0x205c3cd7
[NEMU] mmu_write: vaddr 0x17c528, paddr 0x8170f528, len 4, data 0x103b
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e09a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e09a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e09a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e09a, paddr 0xf810009a, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2e09c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e09c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e09c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e09c, paddr 0xf810009c, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2e09a inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x77
[NEMU] ptw: level 2, vaddr 0x2e09e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e09e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e09e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e09e, paddr 0xf810009e, rdata 0xc6e3
[NEMU] ptw: level 2, vaddr 0x2e0a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e0a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e0a0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e0a0, paddr 0xf81000a0, rdata 0xcef4
(3513620) [NEMU] pc = 0x2e09e inst cef4c6e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x76
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c87e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87e0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87e0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87e0, paddr 0xeca947e0, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c87e0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87e0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87e0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87e0, paddr 0xeca947e0, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9bc, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9bc, paddr 0xf802c9bc, rdata 0x2dec2
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dec2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec2, paddr 0xf811dec2, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dec4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec4, paddr 0xf811dec4, rdata 0xffe7
(3513620) [NEMU] pc = 0x2dec2 inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2dec6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec6, paddr 0xf811dec6, rdata 0x87ba
(3513620) [NEMU] pc = 0x2dec6 inst 87ba
[NEMU] ptw: level 2, vaddr 0x2dec8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec8, paddr 0xf811dec8, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x2deca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deca, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deca, paddr 0xf811deca, rdata 0xbf81
(3513620) [NEMU] pc = 0x2dec8 inst bf81b683
[NEMU] ptw: level 2, vaddr 0x171d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d50, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d50, paddr 0x81725d50, rdata 0x756e40
[NEMU] ptw: level 2, vaddr 0x2decc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2decc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2decc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2decc, paddr 0xf811decc, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2dece, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dece, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dece, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dece, paddr 0xf811dece, rdata 0x20c7
(3513620) [NEMU] pc = 0x2decc inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2ded0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded0, paddr 0xf811ded0, rdata 0x3b03
[NEMU] ptw: level 2, vaddr 0x2ded2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded2, paddr 0xf811ded2, rdata 0x7
(3513620) [NEMU] pc = 0x2ded0 inst 73b03
[NEMU] ptw: level 2, vaddr 0x96c87d8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87d8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87d8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87d8, paddr 0xeca947d8, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x2ded4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded4, paddr 0xf811ded4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2ded6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded6, paddr 0xf811ded6, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2ded4 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x75
[NEMU] ptw: level 2, vaddr 0x2ded8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded8, paddr 0xf811ded8, rdata 0x4785
(3513620) [NEMU] pc = 0x2ded8 inst 4785
[NEMU] ptw: level 2, vaddr 0x2deda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deda, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deda, paddr 0xf811deda, rdata 0x6b33
[NEMU] ptw: level 2, vaddr 0x2dedc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dedc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dedc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dedc, paddr 0xf811dedc, rdata 0x20db
(3513620) [NEMU] pc = 0x2deda inst 20db6b33
[NEMU] ptw: level 2, vaddr 0x2dede, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dede, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dede, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dede, paddr 0xf811dede, rdata 0x3c03
[NEMU] ptw: level 2, vaddr 0x2dee0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee0, paddr 0xf811dee0, rdata 0xb
(3513620) [NEMU] pc = 0x2dede inst b3c03
[NEMU] ptw: level 2, vaddr 0x756e50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x756e50, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x756e50, pg_base 0x8028b000, p_pte 0x8028bab0, pte.val 0x205250d7
[NEMU] mmu_read: vaddr 0x756e50, paddr 0x81494e50, rdata 0x74f6c0
[NEMU] ptw: level 2, vaddr 0x2dee2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee2, paddr 0xf811dee2, rdata 0x2703
[NEMU] ptw: level 2, vaddr 0x2dee4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee4, paddr 0xf811dee4, rdata 0x8c
(3513620) [NEMU] pc = 0x2dee2 inst 8c2703
[NEMU] ptw: level 2, vaddr 0x74f6c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6c8, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6c8, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6c8, paddr 0x8148d6c8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2dee6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee6, paddr 0xf811dee6, rdata 0xf363
[NEMU] ptw: level 2, vaddr 0x2dee8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee8, paddr 0xf811dee8, rdata 0x78e7
(3513620) [NEMU] pc = 0x2dee6 inst 78e7f363
[NEMU] ptw: level 2, vaddr 0x2e66c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66c, paddr 0xf810066c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e66e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66e, paddr 0xf810066e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e66c inst cc2783
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6cc, paddr 0x8148d6cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x2e670, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e670, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e670, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e670, paddr 0xf8100670, rdata 0x863e
(3513620) [NEMU] pc = 0x2e670 inst 863e
[NEMU] ptw: level 2, vaddr 0x2e672, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e672, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e672, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e672, paddr 0xf8100672, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x2e674, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e674, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e674, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e674, paddr 0xf8100674, rdata 0x48c7
(3513620) [NEMU] pc = 0x2e672 inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x2e676, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e676, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e676, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e676, paddr 0xf8100676, rdata 0x1ce3
[NEMU] ptw: level 2, vaddr 0x2e678, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e678, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e678, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e678, paddr 0xf8100678, rdata 0x8607
(3513620) [NEMU] pc = 0x2e676 inst 86071ce3
[NEMU] ptw: level 2, vaddr 0x2e67a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67a, paddr 0xf810067a, rdata 0x3703
[NEMU] ptw: level 2, vaddr 0x2e67c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67c, paddr 0xf810067c, rdata 0x8c
(3513620) [NEMU] pc = 0x2e67a inst 8c3703
[NEMU] ptw: level 2, vaddr 0x74f6c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6c8, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6c8, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6c8, paddr 0x8148d6c8, rdata 0x8050300000001
[NEMU] ptw: level 2, vaddr 0x2e67e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67e, paddr 0xf810067e, rdata 0x693
[NEMU] ptw: level 2, vaddr 0x2e680, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e680, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e680, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e680, paddr 0xf8100680, rdata 0x4010
(3513620) [NEMU] pc = 0x2e67e inst 40100693
[NEMU] ptw: level 2, vaddr 0x2e682, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e682, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e682, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e682, paddr 0xf8100682, rdata 0x16aa
(3513620) [NEMU] pc = 0x2e682 inst 16aa
[NEMU] ptw: level 2, vaddr 0x2e684, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e684, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e684, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e684, paddr 0xf8100684, rdata 0x8f75
(3513620) [NEMU] pc = 0x2e684 inst 8f75
[NEMU] ptw: level 2, vaddr 0x2e686, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e686, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e686, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e686, paddr 0xf8100686, rdata 0x1693
[NEMU] ptw: level 2, vaddr 0x2e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e688, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e688, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e688, paddr 0xf8100688, rdata 0x2aa0
(3513620) [NEMU] pc = 0x2e686 inst 2aa01693
[NEMU] ptw: level 2, vaddr 0x2e68a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68a, paddr 0xf810068a, rdata 0x1863
[NEMU] ptw: level 2, vaddr 0x2e68c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68c, paddr 0xf810068c, rdata 0xd7
(3513620) [NEMU] pc = 0x2e68a inst d71863
[NEMU] ptw: level 2, vaddr 0x2e68e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68e, paddr 0xf810068e, rdata 0x1613
[NEMU] ptw: level 2, vaddr 0x2e690, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e690, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e690, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e690, paddr 0xf8100690, rdata 0x4976
(3513620) [NEMU] pc = 0x2e68e inst 49761613
[NEMU] ptw: level 2, vaddr 0x2e692, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e692, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e692, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e692, paddr 0xf8100692, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0x2e694, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e694, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e694, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e694, paddr 0xf8100694, rdata 0x6
(3513620) [NEMU] pc = 0x2e692 inst 6079b
[NEMU] ptw: level 2, vaddr 0x2e696, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e696, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e696, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e696, paddr 0xf8100696, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e698, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e698, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e698, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e698, paddr 0xf8100698, rdata 0xfc
(3513620) [NEMU] pc = 0x2e696 inst fc2623
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f6cc, paddr 0x8148d6cc, len 4, data 0x80503
[NEMU] ptw: level 2, vaddr 0x2e69a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69a, paddr 0xf810069a, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e69c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69c, paddr 0xf810069c, rdata 0x98
(3513620) [NEMU] pc = 0x2e69a inst 980737
[NEMU] ptw: level 2, vaddr 0x2e69e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69e, paddr 0xf810069e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e69e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a0, paddr 0xf81006a0, rdata 0x1a63
[NEMU] ptw: level 2, vaddr 0x2e6a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a2, paddr 0xf81006a2, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a0 inst 1c071a63
[NEMU] ptw: level 2, vaddr 0x2e874, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e874, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e874, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e874, paddr 0xf8100874, rdata 0x4585
(3513620) [NEMU] pc = 0x2e874 inst 4585
[NEMU] ptw: level 2, vaddr 0x2e876, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e876, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e876, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e876, paddr 0xf8100876, rdata 0x8562
(3513620) [NEMU] pc = 0x2e876 inst 8562
[NEMU] ptw: level 2, vaddr 0x2e878, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e878, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e878, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e878, paddr 0xf8100878, rdata 0x20ef
[NEMU] ptw: level 2, vaddr 0x2e87a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87a, paddr 0xf810087a, rdata 0xe37e
(3513620) [NEMU] pc = 0x2e878 inst e37e20ef
[NEMU] ptw: level 2, vaddr 0x116ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ae, paddr 0xf811f6ae, rdata 0x7179
(3513620) [NEMU] pc = 0x116ae inst 7179
[NEMU] ptw: level 2, vaddr 0x116b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b0, paddr 0xf811f6b0, rdata 0xf022
(3513620) [NEMU] pc = 0x116b0 inst f022
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e0, paddr 0x816fe7e0, len 8, data 0x182c00
[NEMU] ptw: level 2, vaddr 0x116b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b2, paddr 0xf811f6b2, rdata 0xec26
(3513620) [NEMU] pc = 0x116b2 inst ec26
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d8, paddr 0x816fe7d8, len 8, data 0x6c
[NEMU] ptw: level 2, vaddr 0x116b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b4, paddr 0xf811f6b4, rdata 0xf406
(3513620) [NEMU] pc = 0x116b4 inst f406
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e8, paddr 0x816fe7e8, len 8, data 0x2e87c
[NEMU] ptw: level 2, vaddr 0x116b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b6, paddr 0xf811f6b6, rdata 0xe84a
(3513620) [NEMU] pc = 0x116b6 inst e84a
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d0, paddr 0x816fe7d0, len 8, data 0x12b974
[NEMU] ptw: level 2, vaddr 0x116b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b8, paddr 0xf811f6b8, rdata 0xe44e
(3513620) [NEMU] pc = 0x116b8 inst e44e
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c8, paddr 0x816fe7c8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x116ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ba, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ba, paddr 0xf811f6ba, rdata 0xe052
(3513620) [NEMU] pc = 0x116ba inst e052
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c0, paddr 0x816fe7c0, len 8, data 0x28
[NEMU] ptw: level 2, vaddr 0x116bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116bc, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116bc, paddr 0xf811f6bc, rdata 0x455c
(3513620) [NEMU] pc = 0x116bc inst 455c
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6cc, paddr 0x8148d6cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x116be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116be, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116be, paddr 0xf811f6be, rdata 0x842a
(3513620) [NEMU] pc = 0x116be inst 842a
[NEMU] ptw: level 2, vaddr 0x116c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c0, paddr 0xf811f6c0, rdata 0x84ae
(3513620) [NEMU] pc = 0x116c0 inst 84ae
[NEMU] ptw: level 2, vaddr 0x116c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c2, paddr 0xf811f6c2, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x116c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c4, paddr 0xf811f6c4, rdata 0x4977
(3513620) [NEMU] pc = 0x116c2 inst 4977d713
[NEMU] ptw: level 2, vaddr 0x116c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c6, paddr 0xf811f6c6, rdata 0xcf39
(3513620) [NEMU] pc = 0x116c6 inst cf39
[NEMU] ptw: level 2, vaddr 0x11724, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11724, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11724, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11724, paddr 0xf811f724, rdata 0x863e
(3513620) [NEMU] pc = 0x11724 inst 863e
[NEMU] ptw: level 2, vaddr 0x11726, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11726, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11726, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11726, paddr 0xf811f726, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x11728, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11728, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11728, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11728, paddr 0xf811f728, rdata 0x4937
(3513620) [NEMU] pc = 0x11726 inst 4937d713
[NEMU] ptw: level 2, vaddr 0x1172a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1172a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1172a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1172a, paddr 0xf811f72a, rdata 0xe729
(3513620) [NEMU] pc = 0x1172a inst e729
[NEMU] ptw: level 2, vaddr 0x11774, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11774, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11774, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11774, paddr 0xf811f774, rdata 0x6018
(3513620) [NEMU] pc = 0x11774 inst 6018
[NEMU] ptw: level 2, vaddr 0x74f6c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6c0, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6c0, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6c0, paddr 0x8148d6c0, rdata 0x10183c0
[NEMU] ptw: level 2, vaddr 0x11776, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11776, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11776, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11776, paddr 0xf811f776, rdata 0x6b7
[NEMU] ptw: level 2, vaddr 0x11778, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11778, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11778, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11778, paddr 0xf811f778, rdata 0x8008
(3513620) [NEMU] pc = 0x11776 inst 800806b7
[NEMU] ptw: level 2, vaddr 0x1177a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177a, paddr 0xf811f77a, rdata 0x8ff5
(3513620) [NEMU] pc = 0x1177a inst 8ff5
[NEMU] ptw: level 2, vaddr 0x1177c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177c, paddr 0xf811f77c, rdata 0x6308
(3513620) [NEMU] pc = 0x1177c inst 6308
[NEMU] ptw: level 2, vaddr 0x10183c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10183c0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10183c0, pg_base 0x80292000, p_pte 0x802920c0, pte.val 0x203d58d7
[NEMU] mmu_read: vaddr 0x10183c0, paddr 0x80f563c0, rdata 0x9d08000
[NEMU] ptw: level 2, vaddr 0x1177e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177e, paddr 0xf811f77e, rdata 0x8b63
[NEMU] ptw: level 2, vaddr 0x11780, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11780, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11780, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11780, paddr 0xf811f780, rdata 0xed7
(3513620) [NEMU] pc = 0x1177e inst ed78b63
[NEMU] ptw: level 2, vaddr 0x11782, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11782, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11782, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11782, paddr 0xf811f782, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0x11784, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11784, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11784, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11784, paddr 0xf811f784, rdata 0x7
(3513620) [NEMU] pc = 0x11782 inst 73023
[NEMU] ptw: level 2, vaddr 0x10183c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10183c0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10183c0, pg_base 0x80292000, p_pte 0x802920c0, pte.val 0x203d58d7
[NEMU] mmu_write: vaddr 0x10183c0, paddr 0x80f563c0, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x11786, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11786, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11786, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11786, paddr 0xf811f786, rdata 0x445c
(3513620) [NEMU] pc = 0x11786 inst 445c
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6cc, paddr 0x8148d6cc, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x11788, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11788, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11788, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11788, paddr 0xf811f788, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x1178a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178a, paddr 0xf811f78a, rdata 0xeff8
(3513620) [NEMU] pc = 0x11788 inst eff80737
[NEMU] ptw: level 2, vaddr 0x1178c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178c, paddr 0xf811f78c, rdata 0x177d
(3513620) [NEMU] pc = 0x1178c inst 177d
[NEMU] ptw: level 2, vaddr 0x1178e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178e, paddr 0xf811f78e, rdata 0x8ff9
(3513620) [NEMU] pc = 0x1178e inst 8ff9
[NEMU] ptw: level 2, vaddr 0x11790, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11790, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11790, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11790, paddr 0xf811f790, rdata 0xc45c
(3513620) [NEMU] pc = 0x11790 inst c45c
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f6cc, paddr 0x8148d6cc, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x11792, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11792, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11792, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11792, paddr 0xf811f792, rdata 0x4518
(3513620) [NEMU] pc = 0x11792 inst 4518
[NEMU] ptw: level 2, vaddr 0x9d08008, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08008, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08008, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08008, paddr 0xec131008, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x11794, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11794, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11794, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11794, paddr 0xf811f794, rdata 0x4785
(3513620) [NEMU] pc = 0x11794 inst 4785
[NEMU] ptw: level 2, vaddr 0x11796, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11796, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11796, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11796, paddr 0xf811f796, rdata 0x1563
[NEMU] ptw: level 2, vaddr 0x11798, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11798, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11798, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11798, paddr 0xf811f798, rdata 0xf7
(3513620) [NEMU] pc = 0x11796 inst f71563
[NEMU] ptw: level 2, vaddr 0x117a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a0, paddr 0xf811f7a0, rdata 0x7402
(3513620) [NEMU] pc = 0x117a0 inst 7402
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e0, paddr 0x816fe7e0, rdata 0x182c00
[NEMU] ptw: level 2, vaddr 0x117a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a2, paddr 0xf811f7a2, rdata 0x70a2
(3513620) [NEMU] pc = 0x117a2 inst 70a2
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e8, paddr 0x816fe7e8, rdata 0x2e87c
[NEMU] ptw: level 2, vaddr 0x117a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a4, paddr 0xf811f7a4, rdata 0x64e2
(3513620) [NEMU] pc = 0x117a4 inst 64e2
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d8, paddr 0x816fe7d8, rdata 0x6c
[NEMU] ptw: level 2, vaddr 0x117a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a6, paddr 0xf811f7a6, rdata 0x6942
(3513620) [NEMU] pc = 0x117a6 inst 6942
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d0, paddr 0x816fe7d0, rdata 0x12b974
[NEMU] ptw: level 2, vaddr 0x117a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a8, paddr 0xf811f7a8, rdata 0x69a2
(3513620) [NEMU] pc = 0x117a8 inst 69a2
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c8, paddr 0x816fe7c8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x117aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117aa, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117aa, paddr 0xf811f7aa, rdata 0x6a02
(3513620) [NEMU] pc = 0x117aa inst 6a02
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c0, paddr 0x816fe7c0, rdata 0x28
[NEMU] ptw: level 2, vaddr 0x117ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ac, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ac, paddr 0xf811f7ac, rdata 0x6145
(3513620) [NEMU] pc = 0x117ac inst 6145
[NEMU] ptw: level 2, vaddr 0x117ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ae, paddr 0xf811f7ae, rdata 0xb06f
[NEMU] ptw: level 2, vaddr 0x117b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117b0, paddr 0xf811f7b0, rdata 0x5560
(3513620) [NEMU] pc = 0x117ae inst 5560b06f
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x9d08008, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08008, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08008, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_read: vaddr 0x9d08008, paddr 0xec131008, rdata 0x2
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x9d08008, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x9d08008, pg_base 0x8028a000, p_pte 0x8028a270, pte.val 0x200d1c01
[NEMU] ptw: level 0, vaddr 0x9d08008, pg_base 0x80347000, p_pte 0x80347840, pte.val 0x3b04c4d7
[NEMU] mmu_write: vaddr 0x9d08008, paddr 0xec131008, len 4, data 0x1
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e87c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87c, paddr 0xf810087c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e87e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87e, paddr 0xf810087e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e87c inst cc2783
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6cc, paddr 0x8148d6cc, rdata 0x503
[NEMU] ptw: level 2, vaddr 0x2e880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e880, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e880, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e880, paddr 0xf8100880, rdata 0xb515
(3513620) [NEMU] pc = 0x2e880 inst b515
[NEMU] ptw: level 2, vaddr 0x2e6a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a4, paddr 0xf81006a4, rdata 0x6739
(3513620) [NEMU] pc = 0x2e6a4 inst 6739
[NEMU] ptw: level 2, vaddr 0x2e6a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a6, paddr 0xf81006a6, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e6a6 inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a8, paddr 0xf81006a8, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x2e6aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6aa, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6aa, paddr 0xf81006aa, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a8 inst 1c071063
[NEMU] ptw: level 2, vaddr 0x2e6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ac, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ac, paddr 0xf81006ac, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x2e6ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ae, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ae, paddr 0xf81006ae, rdata 0xff7
(3513620) [NEMU] pc = 0x2e6ac inst ff7f713
[NEMU] ptw: level 2, vaddr 0x2e6b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b0, paddr 0xf81006b0, rdata 0x46ad
(3513620) [NEMU] pc = 0x2e6b0 inst 46ad
[NEMU] ptw: level 2, vaddr 0x2e6b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b2, paddr 0xf81006b2, rdata 0x863
[NEMU] ptw: level 2, vaddr 0x2e6b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b4, paddr 0xf81006b4, rdata 0x1cd7
(3513620) [NEMU] pc = 0x2e6b2 inst 1cd70863
[NEMU] ptw: level 2, vaddr 0x2e6b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b6, paddr 0xf81006b6, rdata 0xee63
[NEMU] ptw: level 2, vaddr 0x2e6b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b8, paddr 0xf81006b8, rdata 0x14e6
(3513620) [NEMU] pc = 0x2e6b6 inst 14e6ee63
[NEMU] ptw: level 2, vaddr 0x2e6ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ba, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ba, paddr 0xf81006ba, rdata 0xf63
[NEMU] ptw: level 2, vaddr 0x2e6bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6bc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6bc, paddr 0xf81006bc, rdata 0xfe07
(3513620) [NEMU] pc = 0x2e6ba inst fe070f63
[NEMU] ptw: level 2, vaddr 0x2e6be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6be, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6be, paddr 0xf81006be, rdata 0x46a9
(3513620) [NEMU] pc = 0x2e6be inst 46a9
[NEMU] ptw: level 2, vaddr 0x2e6c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c0, paddr 0xf81006c0, rdata 0x1463
[NEMU] ptw: level 2, vaddr 0x2e6c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c2, paddr 0xf81006c2, rdata 0x16d7
(3513620) [NEMU] pc = 0x2e6c0 inst 16d71463
[NEMU] ptw: level 2, vaddr 0x2e828, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e828, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e828, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e828, paddr 0xf8100828, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e82a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82a, paddr 0xf810082a, rdata 0x48f1
(3513620) [NEMU] pc = 0x2e828 inst 48f10737
[NEMU] ptw: level 2, vaddr 0x2e82c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82c, paddr 0xf810082c, rdata 0x177d
(3513620) [NEMU] pc = 0x2e82c inst 177d
[NEMU] ptw: level 2, vaddr 0x2e82e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82e, paddr 0xf810082e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e82e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e830, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e830, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e830, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e830, paddr 0xf8100830, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e832, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e832, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e832, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e832, paddr 0xf8100832, rdata 0xec
(3513620) [NEMU] pc = 0x2e830 inst ec2623
[NEMU] ptw: level 2, vaddr 0x74f6cc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6cc, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6cc, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f6cc, paddr 0x8148d6cc, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x2e834, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e834, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e834, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e834, paddr 0xf8100834, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x2e836, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e836, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e836, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e836, paddr 0xf8100836, rdata 0x4957
(3513620) [NEMU] pc = 0x2e834 inst 4957d793
[NEMU] ptw: level 2, vaddr 0x2e838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e838, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e838, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e838, paddr 0xf8100838, rdata 0x8063
[NEMU] ptw: level 2, vaddr 0x2e83a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e83a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e83a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e83a, paddr 0xf810083a, rdata 0xe807
(3513620) [NEMU] pc = 0x2e838 inst e8078063
[NEMU] ptw: level 2, vaddr 0x2deb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deb8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deb8, paddr 0xf811deb8, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2deba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deba, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deba, paddr 0xf811deba, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2deb8 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x75
[NEMU] ptw: level 2, vaddr 0x2debc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debc, paddr 0xf811debc, rdata 0xc7e3
[NEMU] ptw: level 2, vaddr 0x2debe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debe, paddr 0xf811debe, rdata 0xecf4
(3513620) [NEMU] pc = 0x2debc inst ecf4c7e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x74
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c87d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87d0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87d0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87d0, paddr 0xeca947d0, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c87d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87d0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87d0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87d0, paddr 0xeca947d0, rdata 0x12
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9bc, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9bc, paddr 0xf802c9bc, rdata 0x2dec2
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2dec2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec2, paddr 0xf811dec2, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x2dec4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec4, paddr 0xf811dec4, rdata 0xffe7
(3513620) [NEMU] pc = 0x2dec2 inst ffe7871b
[NEMU] ptw: level 2, vaddr 0x2dec6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec6, paddr 0xf811dec6, rdata 0x87ba
(3513620) [NEMU] pc = 0x2dec6 inst 87ba
[NEMU] ptw: level 2, vaddr 0x2dec8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dec8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dec8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dec8, paddr 0xf811dec8, rdata 0xb683
[NEMU] ptw: level 2, vaddr 0x2deca, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deca, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deca, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deca, paddr 0xf811deca, rdata 0xbf81
(3513620) [NEMU] pc = 0x2dec8 inst bf81b683
[NEMU] ptw: level 2, vaddr 0x171d50, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171d50, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171d50, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171d50, paddr 0x81725d50, rdata 0x756e40
[NEMU] ptw: level 2, vaddr 0x2decc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2decc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2decc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2decc, paddr 0xf811decc, rdata 0x6733
[NEMU] ptw: level 2, vaddr 0x2dece, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dece, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dece, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dece, paddr 0xf811dece, rdata 0x20c7
(3513620) [NEMU] pc = 0x2decc inst 20c76733
[NEMU] ptw: level 2, vaddr 0x2ded0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded0, paddr 0xf811ded0, rdata 0x3b03
[NEMU] ptw: level 2, vaddr 0x2ded2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded2, paddr 0xf811ded2, rdata 0x7
(3513620) [NEMU] pc = 0x2ded0 inst 73b03
[NEMU] ptw: level 2, vaddr 0x96c87c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87c8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87c8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87c8, paddr 0xeca947c8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2ded4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded4, paddr 0xf811ded4, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2ded6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded6, paddr 0xf811ded6, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2ded4 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x73
[NEMU] ptw: level 2, vaddr 0x2ded8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ded8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ded8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ded8, paddr 0xf811ded8, rdata 0x4785
(3513620) [NEMU] pc = 0x2ded8 inst 4785
[NEMU] ptw: level 2, vaddr 0x2deda, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deda, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deda, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deda, paddr 0xf811deda, rdata 0x6b33
[NEMU] ptw: level 2, vaddr 0x2dedc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dedc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dedc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dedc, paddr 0xf811dedc, rdata 0x20db
(3513620) [NEMU] pc = 0x2deda inst 20db6b33
[NEMU] ptw: level 2, vaddr 0x2dede, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dede, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dede, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dede, paddr 0xf811dede, rdata 0x3c03
[NEMU] ptw: level 2, vaddr 0x2dee0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee0, paddr 0xf811dee0, rdata 0xb
(3513620) [NEMU] pc = 0x2dede inst b3c03
[NEMU] ptw: level 2, vaddr 0x756e48, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x756e48, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x756e48, pg_base 0x8028b000, p_pte 0x8028bab0, pte.val 0x205250d7
[NEMU] mmu_read: vaddr 0x756e48, paddr 0x81494e48, rdata 0x74f6a0
[NEMU] ptw: level 2, vaddr 0x2dee2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee2, paddr 0xf811dee2, rdata 0x2703
[NEMU] ptw: level 2, vaddr 0x2dee4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee4, paddr 0xf811dee4, rdata 0x8c
(3513620) [NEMU] pc = 0x2dee2 inst 8c2703
[NEMU] ptw: level 2, vaddr 0x74f6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6a8, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6a8, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6a8, paddr 0x8148d6a8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x2dee6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee6, paddr 0xf811dee6, rdata 0xf363
[NEMU] ptw: level 2, vaddr 0x2dee8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dee8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dee8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dee8, paddr 0xf811dee8, rdata 0x78e7
(3513620) [NEMU] pc = 0x2dee6 inst 78e7f363
[NEMU] ptw: level 2, vaddr 0x2e66c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66c, paddr 0xf810066c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e66e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e66e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e66e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e66e, paddr 0xf810066e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e66c inst cc2783
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6ac, paddr 0x8148d6ac, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x2e670, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e670, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e670, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e670, paddr 0xf8100670, rdata 0x863e
(3513620) [NEMU] pc = 0x2e670 inst 863e
[NEMU] ptw: level 2, vaddr 0x2e672, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e672, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e672, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e672, paddr 0xf8100672, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x2e674, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e674, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e674, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e674, paddr 0xf8100674, rdata 0x48c7
(3513620) [NEMU] pc = 0x2e672 inst 48c7d713
[NEMU] ptw: level 2, vaddr 0x2e676, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e676, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e676, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e676, paddr 0xf8100676, rdata 0x1ce3
[NEMU] ptw: level 2, vaddr 0x2e678, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e678, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e678, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e678, paddr 0xf8100678, rdata 0x8607
(3513620) [NEMU] pc = 0x2e676 inst 86071ce3
[NEMU] ptw: level 2, vaddr 0x2e67a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67a, paddr 0xf810067a, rdata 0x3703
[NEMU] ptw: level 2, vaddr 0x2e67c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67c, paddr 0xf810067c, rdata 0x8c
(3513620) [NEMU] pc = 0x2e67a inst 8c3703
[NEMU] ptw: level 2, vaddr 0x74f6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6a8, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6a8, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6a8, paddr 0x8148d6a8, rdata 0x8050300000001
[NEMU] ptw: level 2, vaddr 0x2e67e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e67e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e67e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e67e, paddr 0xf810067e, rdata 0x693
[NEMU] ptw: level 2, vaddr 0x2e680, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e680, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e680, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e680, paddr 0xf8100680, rdata 0x4010
(3513620) [NEMU] pc = 0x2e67e inst 40100693
[NEMU] ptw: level 2, vaddr 0x2e682, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e682, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e682, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e682, paddr 0xf8100682, rdata 0x16aa
(3513620) [NEMU] pc = 0x2e682 inst 16aa
[NEMU] ptw: level 2, vaddr 0x2e684, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e684, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e684, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e684, paddr 0xf8100684, rdata 0x8f75
(3513620) [NEMU] pc = 0x2e684 inst 8f75
[NEMU] ptw: level 2, vaddr 0x2e686, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e686, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e686, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e686, paddr 0xf8100686, rdata 0x1693
[NEMU] ptw: level 2, vaddr 0x2e688, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e688, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e688, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e688, paddr 0xf8100688, rdata 0x2aa0
(3513620) [NEMU] pc = 0x2e686 inst 2aa01693
[NEMU] ptw: level 2, vaddr 0x2e68a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68a, paddr 0xf810068a, rdata 0x1863
[NEMU] ptw: level 2, vaddr 0x2e68c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68c, paddr 0xf810068c, rdata 0xd7
(3513620) [NEMU] pc = 0x2e68a inst d71863
[NEMU] ptw: level 2, vaddr 0x2e68e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e68e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e68e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e68e, paddr 0xf810068e, rdata 0x1613
[NEMU] ptw: level 2, vaddr 0x2e690, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e690, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e690, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e690, paddr 0xf8100690, rdata 0x4976
(3513620) [NEMU] pc = 0x2e68e inst 49761613
[NEMU] ptw: level 2, vaddr 0x2e692, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e692, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e692, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e692, paddr 0xf8100692, rdata 0x79b
[NEMU] ptw: level 2, vaddr 0x2e694, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e694, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e694, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e694, paddr 0xf8100694, rdata 0x6
(3513620) [NEMU] pc = 0x2e692 inst 6079b
[NEMU] ptw: level 2, vaddr 0x2e696, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e696, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e696, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e696, paddr 0xf8100696, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e698, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e698, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e698, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e698, paddr 0xf8100698, rdata 0xfc
(3513620) [NEMU] pc = 0x2e696 inst fc2623
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f6ac, paddr 0x8148d6ac, len 4, data 0x80503
[NEMU] ptw: level 2, vaddr 0x2e69a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69a, paddr 0xf810069a, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e69c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69c, paddr 0xf810069c, rdata 0x98
(3513620) [NEMU] pc = 0x2e69a inst 980737
[NEMU] ptw: level 2, vaddr 0x2e69e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e69e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e69e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e69e, paddr 0xf810069e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e69e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a0, paddr 0xf81006a0, rdata 0x1a63
[NEMU] ptw: level 2, vaddr 0x2e6a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a2, paddr 0xf81006a2, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a0 inst 1c071a63
[NEMU] ptw: level 2, vaddr 0x2e874, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e874, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e874, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e874, paddr 0xf8100874, rdata 0x4585
(3513620) [NEMU] pc = 0x2e874 inst 4585
[NEMU] ptw: level 2, vaddr 0x2e876, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e876, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e876, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e876, paddr 0xf8100876, rdata 0x8562
(3513620) [NEMU] pc = 0x2e876 inst 8562
[NEMU] ptw: level 2, vaddr 0x2e878, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e878, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e878, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e878, paddr 0xf8100878, rdata 0x20ef
[NEMU] ptw: level 2, vaddr 0x2e87a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87a, paddr 0xf810087a, rdata 0xe37e
(3513620) [NEMU] pc = 0x2e878 inst e37e20ef
[NEMU] ptw: level 2, vaddr 0x116ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ae, paddr 0xf811f6ae, rdata 0x7179
(3513620) [NEMU] pc = 0x116ae inst 7179
[NEMU] ptw: level 2, vaddr 0x116b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b0, paddr 0xf811f6b0, rdata 0xf022
(3513620) [NEMU] pc = 0x116b0 inst f022
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e0, paddr 0x816fe7e0, len 8, data 0x182c00
[NEMU] ptw: level 2, vaddr 0x116b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b2, paddr 0xf811f6b2, rdata 0xec26
(3513620) [NEMU] pc = 0x116b2 inst ec26
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d8, paddr 0x816fe7d8, len 8, data 0x6c
[NEMU] ptw: level 2, vaddr 0x116b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b4, paddr 0xf811f6b4, rdata 0xf406
(3513620) [NEMU] pc = 0x116b4 inst f406
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357e8, paddr 0x816fe7e8, len 8, data 0x2e87c
[NEMU] ptw: level 2, vaddr 0x116b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b6, paddr 0xf811f6b6, rdata 0xe84a
(3513620) [NEMU] pc = 0x116b6 inst e84a
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357d0, paddr 0x816fe7d0, len 8, data 0x12b974
[NEMU] ptw: level 2, vaddr 0x116b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116b8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116b8, paddr 0xf811f6b8, rdata 0xe44e
(3513620) [NEMU] pc = 0x116b8 inst e44e
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c8, paddr 0x816fe7c8, len 8, data 0x1
[NEMU] ptw: level 2, vaddr 0x116ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116ba, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116ba, paddr 0xf811f6ba, rdata 0xe052
(3513620) [NEMU] pc = 0x116ba inst e052
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_write: vaddr 0x3fffc357c0, paddr 0x816fe7c0, len 8, data 0x28
[NEMU] ptw: level 2, vaddr 0x116bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116bc, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116bc, paddr 0xf811f6bc, rdata 0x455c
(3513620) [NEMU] pc = 0x116bc inst 455c
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6ac, paddr 0x8148d6ac, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x116be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116be, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116be, paddr 0xf811f6be, rdata 0x842a
(3513620) [NEMU] pc = 0x116be inst 842a
[NEMU] ptw: level 2, vaddr 0x116c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c0, paddr 0xf811f6c0, rdata 0x84ae
(3513620) [NEMU] pc = 0x116c0 inst 84ae
[NEMU] ptw: level 2, vaddr 0x116c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c2, paddr 0xf811f6c2, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x116c4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c4, paddr 0xf811f6c4, rdata 0x4977
(3513620) [NEMU] pc = 0x116c2 inst 4977d713
[NEMU] ptw: level 2, vaddr 0x116c6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x116c6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x116c6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x116c6, paddr 0xf811f6c6, rdata 0xcf39
(3513620) [NEMU] pc = 0x116c6 inst cf39
[NEMU] ptw: level 2, vaddr 0x11724, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11724, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11724, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11724, paddr 0xf811f724, rdata 0x863e
(3513620) [NEMU] pc = 0x11724 inst 863e
[NEMU] ptw: level 2, vaddr 0x11726, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11726, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11726, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11726, paddr 0xf811f726, rdata 0xd713
[NEMU] ptw: level 2, vaddr 0x11728, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11728, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11728, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11728, paddr 0xf811f728, rdata 0x4937
(3513620) [NEMU] pc = 0x11726 inst 4937d713
[NEMU] ptw: level 2, vaddr 0x1172a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1172a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1172a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1172a, paddr 0xf811f72a, rdata 0xe729
(3513620) [NEMU] pc = 0x1172a inst e729
[NEMU] ptw: level 2, vaddr 0x11774, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11774, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11774, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11774, paddr 0xf811f774, rdata 0x6018
(3513620) [NEMU] pc = 0x11774 inst 6018
[NEMU] ptw: level 2, vaddr 0x74f6a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6a0, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6a0, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6a0, paddr 0x8148d6a0, rdata 0x10183b0
[NEMU] ptw: level 2, vaddr 0x11776, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11776, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11776, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11776, paddr 0xf811f776, rdata 0x6b7
[NEMU] ptw: level 2, vaddr 0x11778, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11778, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11778, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11778, paddr 0xf811f778, rdata 0x8008
(3513620) [NEMU] pc = 0x11776 inst 800806b7
[NEMU] ptw: level 2, vaddr 0x1177a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177a, paddr 0xf811f77a, rdata 0x8ff5
(3513620) [NEMU] pc = 0x1177a inst 8ff5
[NEMU] ptw: level 2, vaddr 0x1177c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177c, paddr 0xf811f77c, rdata 0x6308
(3513620) [NEMU] pc = 0x1177c inst 6308
[NEMU] ptw: level 2, vaddr 0x10183b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10183b0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10183b0, pg_base 0x80292000, p_pte 0x802920c0, pte.val 0x203d58d7
[NEMU] mmu_read: vaddr 0x10183b0, paddr 0x80f563b0, rdata 0x214d4c0
[NEMU] ptw: level 2, vaddr 0x1177e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1177e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1177e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1177e, paddr 0xf811f77e, rdata 0x8b63
[NEMU] ptw: level 2, vaddr 0x11780, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11780, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11780, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11780, paddr 0xf811f780, rdata 0xed7
(3513620) [NEMU] pc = 0x1177e inst ed78b63
[NEMU] ptw: level 2, vaddr 0x11782, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11782, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11782, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11782, paddr 0xf811f782, rdata 0x3023
[NEMU] ptw: level 2, vaddr 0x11784, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11784, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11784, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11784, paddr 0xf811f784, rdata 0x7
(3513620) [NEMU] pc = 0x11782 inst 73023
[NEMU] ptw: level 2, vaddr 0x10183b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x10183b0, pg_base 0x8028a000, p_pte 0x8028a040, pte.val 0x200a4801
[NEMU] ptw: level 0, vaddr 0x10183b0, pg_base 0x80292000, p_pte 0x802920c0, pte.val 0x203d58d7
[NEMU] mmu_write: vaddr 0x10183b0, paddr 0x80f563b0, len 8, data 0x0
[NEMU] ptw: level 2, vaddr 0x11786, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11786, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11786, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11786, paddr 0xf811f786, rdata 0x445c
(3513620) [NEMU] pc = 0x11786 inst 445c
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6ac, paddr 0x8148d6ac, rdata 0x80503
[NEMU] ptw: level 2, vaddr 0x11788, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11788, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11788, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11788, paddr 0xf811f788, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x1178a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178a, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178a, paddr 0xf811f78a, rdata 0xeff8
(3513620) [NEMU] pc = 0x11788 inst eff80737
[NEMU] ptw: level 2, vaddr 0x1178c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178c, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178c, paddr 0xf811f78c, rdata 0x177d
(3513620) [NEMU] pc = 0x1178c inst 177d
[NEMU] ptw: level 2, vaddr 0x1178e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1178e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1178e, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x1178e, paddr 0xf811f78e, rdata 0x8ff9
(3513620) [NEMU] pc = 0x1178e inst 8ff9
[NEMU] ptw: level 2, vaddr 0x11790, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11790, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11790, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11790, paddr 0xf811f790, rdata 0xc45c
(3513620) [NEMU] pc = 0x11790 inst c45c
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f6ac, paddr 0x8148d6ac, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x11792, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11792, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11792, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11792, paddr 0xf811f792, rdata 0x4518
(3513620) [NEMU] pc = 0x11792 inst 4518
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_read: vaddr 0x214d4c8, paddr 0xf3d7b4c8, rdata 0x3
[NEMU] ptw: level 2, vaddr 0x11794, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11794, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11794, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11794, paddr 0xf811f794, rdata 0x4785
(3513620) [NEMU] pc = 0x11794 inst 4785
[NEMU] ptw: level 2, vaddr 0x11796, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11796, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11796, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11796, paddr 0xf811f796, rdata 0x1563
[NEMU] ptw: level 2, vaddr 0x11798, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x11798, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x11798, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x11798, paddr 0xf811f798, rdata 0xf7
(3513620) [NEMU] pc = 0x11796 inst f71563
[NEMU] ptw: level 2, vaddr 0x117a0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a0, paddr 0xf811f7a0, rdata 0x7402
(3513620) [NEMU] pc = 0x117a0 inst 7402
[NEMU] ptw: level 2, vaddr 0x3fffc357e0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e0, paddr 0x816fe7e0, rdata 0x182c00
[NEMU] ptw: level 2, vaddr 0x117a2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a2, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a2, paddr 0xf811f7a2, rdata 0x70a2
(3513620) [NEMU] pc = 0x117a2 inst 70a2
[NEMU] ptw: level 2, vaddr 0x3fffc357e8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357e8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357e8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357e8, paddr 0x816fe7e8, rdata 0x2e87c
[NEMU] ptw: level 2, vaddr 0x117a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a4, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a4, paddr 0xf811f7a4, rdata 0x64e2
(3513620) [NEMU] pc = 0x117a4 inst 64e2
[NEMU] ptw: level 2, vaddr 0x3fffc357d8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d8, paddr 0x816fe7d8, rdata 0x6c
[NEMU] ptw: level 2, vaddr 0x117a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a6, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a6, paddr 0xf811f7a6, rdata 0x6942
(3513620) [NEMU] pc = 0x117a6 inst 6942
[NEMU] ptw: level 2, vaddr 0x3fffc357d0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357d0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357d0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357d0, paddr 0x816fe7d0, rdata 0x12b974
[NEMU] ptw: level 2, vaddr 0x117a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117a8, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117a8, paddr 0xf811f7a8, rdata 0x69a2
(3513620) [NEMU] pc = 0x117a8 inst 69a2
[NEMU] ptw: level 2, vaddr 0x3fffc357c8, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c8, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c8, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c8, paddr 0x816fe7c8, rdata 0x1
[NEMU] ptw: level 2, vaddr 0x117aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117aa, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117aa, paddr 0xf811f7aa, rdata 0x6a02
(3513620) [NEMU] pc = 0x117aa inst 6a02
[NEMU] ptw: level 2, vaddr 0x3fffc357c0, pg_base 0x80284000, p_pte 0x802847f8, pte.val 0x200a1801
[NEMU] ptw: level 1, vaddr 0x3fffc357c0, pg_base 0x80286000, p_pte 0x80286ff0, pte.val 0x200a0c01
[NEMU] ptw: level 0, vaddr 0x3fffc357c0, pg_base 0x80283000, p_pte 0x802831a8, pte.val 0x205bf8d7
[NEMU] mmu_read: vaddr 0x3fffc357c0, paddr 0x816fe7c0, rdata 0x28
[NEMU] ptw: level 2, vaddr 0x117ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ac, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ac, paddr 0xf811f7ac, rdata 0x6145
(3513620) [NEMU] pc = 0x117ac inst 6145
[NEMU] ptw: level 2, vaddr 0x117ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117ae, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117ae, paddr 0xf811f7ae, rdata 0xb06f
[NEMU] ptw: level 2, vaddr 0x117b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x117b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x117b0, pg_base 0x80281000, p_pte 0x80281088, pte.val 0x3e047c5b
[NEMU] mmu_read: vaddr 0x117b0, paddr 0xf811f7b0, rdata 0x5560
(3513620) [NEMU] pc = 0x117ae inst 5560b06f
[NEMU] ptw: level 2, vaddr 0x1cd04, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd04, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd04, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd04, paddr 0xf812ad04, rdata 0xcd35
(3513620) [NEMU] pc = 0x1cd04 inst cd35
[NEMU] ptw: level 2, vaddr 0x1cd06, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd06, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd06, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd06, paddr 0xf812ad06, rdata 0x451c
(3513620) [NEMU] pc = 0x1cd06 inst 451c
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_read: vaddr 0x214d4c8, paddr 0xf3d7b4c8, rdata 0x3
[NEMU] ptw: level 2, vaddr 0x1cd08, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd08, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd08, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd08, paddr 0xf812ad08, rdata 0xefad
(3513620) [NEMU] pc = 0x1cd08 inst efad
[NEMU] ptw: level 2, vaddr 0x1cd82, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd82, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd82, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd82, paddr 0xf812ad82, rdata 0x871b
[NEMU] ptw: level 2, vaddr 0x1cd84, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd84, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd84, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd84, paddr 0xf812ad84, rdata 0xfff7
(3513620) [NEMU] pc = 0x1cd82 inst fff7871b
[NEMU] ptw: level 2, vaddr 0x1cd86, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd86, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd86, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd86, paddr 0xf812ad86, rdata 0xc518
(3513620) [NEMU] pc = 0x1cd86 inst c518
[NEMU] ptw: level 2, vaddr 0x214d4c8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x214d4c8, pg_base 0x8028a000, p_pte 0x8028a080, pte.val 0x200a9001
[NEMU] ptw: level 0, vaddr 0x214d4c8, pg_base 0x802a4000, p_pte 0x802a4a68, pte.val 0x3cf5ecd7
[NEMU] mmu_write: vaddr 0x214d4c8, paddr 0xf3d7b4c8, len 4, data 0x2
[NEMU] ptw: level 2, vaddr 0x1cd88, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd88, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd88, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd88, paddr 0xf812ad88, rdata 0xff65
(3513620) [NEMU] pc = 0x1cd88 inst ff65
[NEMU] ptw: level 2, vaddr 0x1cd80, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x1cd80, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x1cd80, pg_base 0x80281000, p_pte 0x802810e0, pte.val 0x3e04a85b
[NEMU] mmu_read: vaddr 0x1cd80, paddr 0xf812ad80, rdata 0x8082
(3513620) [NEMU] pc = 0x1cd80 inst 8082
[NEMU] ptw: level 2, vaddr 0x2e87c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87c, paddr 0xf810087c, rdata 0x2783
[NEMU] ptw: level 2, vaddr 0x2e87e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e87e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e87e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e87e, paddr 0xf810087e, rdata 0xcc
(3513620) [NEMU] pc = 0x2e87c inst cc2783
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_read: vaddr 0x74f6ac, paddr 0x8148d6ac, rdata 0x503
[NEMU] ptw: level 2, vaddr 0x2e880, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e880, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e880, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e880, paddr 0xf8100880, rdata 0xb515
(3513620) [NEMU] pc = 0x2e880 inst b515
[NEMU] ptw: level 2, vaddr 0x2e6a4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a4, paddr 0xf81006a4, rdata 0x6739
(3513620) [NEMU] pc = 0x2e6a4 inst 6739
[NEMU] ptw: level 2, vaddr 0x2e6a6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a6, paddr 0xf81006a6, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e6a6 inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e6a8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6a8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6a8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6a8, paddr 0xf81006a8, rdata 0x1063
[NEMU] ptw: level 2, vaddr 0x2e6aa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6aa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6aa, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6aa, paddr 0xf81006aa, rdata 0x1c07
(3513620) [NEMU] pc = 0x2e6a8 inst 1c071063
[NEMU] ptw: level 2, vaddr 0x2e6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ac, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ac, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ac, paddr 0xf81006ac, rdata 0xf713
[NEMU] ptw: level 2, vaddr 0x2e6ae, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ae, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ae, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ae, paddr 0xf81006ae, rdata 0xff7
(3513620) [NEMU] pc = 0x2e6ac inst ff7f713
[NEMU] ptw: level 2, vaddr 0x2e6b0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b0, paddr 0xf81006b0, rdata 0x46ad
(3513620) [NEMU] pc = 0x2e6b0 inst 46ad
[NEMU] ptw: level 2, vaddr 0x2e6b2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b2, paddr 0xf81006b2, rdata 0x863
[NEMU] ptw: level 2, vaddr 0x2e6b4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b4, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b4, paddr 0xf81006b4, rdata 0x1cd7
(3513620) [NEMU] pc = 0x2e6b2 inst 1cd70863
[NEMU] ptw: level 2, vaddr 0x2e6b6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b6, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b6, paddr 0xf81006b6, rdata 0xee63
[NEMU] ptw: level 2, vaddr 0x2e6b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6b8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6b8, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6b8, paddr 0xf81006b8, rdata 0x14e6
(3513620) [NEMU] pc = 0x2e6b6 inst 14e6ee63
[NEMU] ptw: level 2, vaddr 0x2e6ba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6ba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6ba, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6ba, paddr 0xf81006ba, rdata 0xf63
[NEMU] ptw: level 2, vaddr 0x2e6bc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6bc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6bc, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6bc, paddr 0xf81006bc, rdata 0xfe07
(3513620) [NEMU] pc = 0x2e6ba inst fe070f63
[NEMU] ptw: level 2, vaddr 0x2e6be, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6be, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6be, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6be, paddr 0xf81006be, rdata 0x46a9
(3513620) [NEMU] pc = 0x2e6be inst 46a9
[NEMU] ptw: level 2, vaddr 0x2e6c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c0, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c0, paddr 0xf81006c0, rdata 0x1463
[NEMU] ptw: level 2, vaddr 0x2e6c2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e6c2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e6c2, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e6c2, paddr 0xf81006c2, rdata 0x16d7
(3513620) [NEMU] pc = 0x2e6c0 inst 16d71463
[NEMU] ptw: level 2, vaddr 0x2e828, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e828, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e828, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e828, paddr 0xf8100828, rdata 0x737
[NEMU] ptw: level 2, vaddr 0x2e82a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82a, paddr 0xf810082a, rdata 0x48f1
(3513620) [NEMU] pc = 0x2e828 inst 48f10737
[NEMU] ptw: level 2, vaddr 0x2e82c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82c, paddr 0xf810082c, rdata 0x177d
(3513620) [NEMU] pc = 0x2e82c inst 177d
[NEMU] ptw: level 2, vaddr 0x2e82e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e82e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e82e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e82e, paddr 0xf810082e, rdata 0x8f7d
(3513620) [NEMU] pc = 0x2e82e inst 8f7d
[NEMU] ptw: level 2, vaddr 0x2e830, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e830, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e830, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e830, paddr 0xf8100830, rdata 0x2623
[NEMU] ptw: level 2, vaddr 0x2e832, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e832, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e832, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e832, paddr 0xf8100832, rdata 0xec
(3513620) [NEMU] pc = 0x2e830 inst ec2623
[NEMU] ptw: level 2, vaddr 0x74f6ac, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x74f6ac, pg_base 0x8028a000, p_pte 0x8028a018, pte.val 0x200a2c01
[NEMU] ptw: level 0, vaddr 0x74f6ac, pg_base 0x8028b000, p_pte 0x8028ba78, pte.val 0x205234d7
[NEMU] mmu_write: vaddr 0x74f6ac, paddr 0x8148d6ac, len 4, data 0x503
[NEMU] ptw: level 2, vaddr 0x2e834, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e834, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e834, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e834, paddr 0xf8100834, rdata 0xd793
[NEMU] ptw: level 2, vaddr 0x2e836, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e836, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e836, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e836, paddr 0xf8100836, rdata 0x4957
(3513620) [NEMU] pc = 0x2e834 inst 4957d793
[NEMU] ptw: level 2, vaddr 0x2e838, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e838, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e838, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e838, paddr 0xf8100838, rdata 0x8063
[NEMU] ptw: level 2, vaddr 0x2e83a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e83a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e83a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e83a, paddr 0xf810083a, rdata 0xe807
(3513620) [NEMU] pc = 0x2e838 inst e8078063
[NEMU] ptw: level 2, vaddr 0x2deb8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deb8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deb8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deb8, paddr 0xf811deb8, rdata 0xa783
[NEMU] ptw: level 2, vaddr 0x2deba, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2deba, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2deba, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2deba, paddr 0xf811deba, rdata 0xd9c1
(3513620) [NEMU] pc = 0x2deb8 inst d9c1a783
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171ef4, paddr 0x81725ef4, rdata 0x73
[NEMU] ptw: level 2, vaddr 0x2debc, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debc, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debc, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debc, paddr 0xf811debc, rdata 0xc7e3
[NEMU] ptw: level 2, vaddr 0x2debe, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2debe, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2debe, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2debe, paddr 0xf811debe, rdata 0xecf4
(3513620) [NEMU] pc = 0x2debc inst ecf4c7e3
[NEMU] ptw: level 2, vaddr 0x2dd8a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8a, paddr 0xf811dd8a, rdata 0xb603
[NEMU] ptw: level 2, vaddr 0x2dd8c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8c, paddr 0xf811dd8c, rdata 0xc901
(3513620) [NEMU] pc = 0x2dd8a inst c901b603
[NEMU] ptw: level 2, vaddr 0x171de8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171de8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171de8, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_read: vaddr 0x171de8, paddr 0x81725de8, rdata 0x96c8430
[NEMU] ptw: level 2, vaddr 0x2dd8e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd8e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd8e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd8e, paddr 0xf811dd8e, rdata 0x859b
[NEMU] ptw: level 2, vaddr 0x2dd90, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd90, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd90, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd90, paddr 0xf811dd90, rdata 0xfff7
(3513620) [NEMU] pc = 0x2dd8e inst fff7859b
[NEMU] ptw: level 2, vaddr 0x2dd92, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd92, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd92, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd92, paddr 0xf811dd92, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2dd94, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd94, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd94, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd94, paddr 0xf811dd94, rdata 0xd8b1
(3513620) [NEMU] pc = 0x2dd92 inst d8b1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x72
[NEMU] ptw: level 2, vaddr 0x2dd96, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd96, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd96, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd96, paddr 0xf811dd96, rdata 0xe6b3
[NEMU] ptw: level 2, vaddr 0x2dd98, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd98, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd98, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd98, paddr 0xf811dd98, rdata 0x20c5
(3513620) [NEMU] pc = 0x2dd96 inst 20c5e6b3
[NEMU] ptw: level 2, vaddr 0x2dd9a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9a, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9a, paddr 0xf811dd9a, rdata 0x4298
(3513620) [NEMU] pc = 0x2dd9a inst 4298
[NEMU] ptw: level 2, vaddr 0x96c87c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87c0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87c0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87c0, paddr 0xeca947c0, rdata 0x21
[NEMU] ptw: level 2, vaddr 0x2dd9c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9c, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9c, paddr 0xf811dd9c, rdata 0x63e3
[NEMU] ptw: level 2, vaddr 0x2dd9e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dd9e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dd9e, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dd9e, paddr 0xf811dd9e, rdata 0xaea
(3513620) [NEMU] pc = 0x2dd9c inst aea63e3
[NEMU] ptw: level 2, vaddr 0x2dda0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda0, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda0, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda0, paddr 0xf811dda0, rdata 0xe703
[NEMU] ptw: level 2, vaddr 0x2dda2, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda2, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda2, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda2, paddr 0xf811dda2, rdata 0x6
(3513620) [NEMU] pc = 0x2dda0 inst 6e703
[NEMU] ptw: level 2, vaddr 0x96c87c0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87c0, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87c0, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87c0, paddr 0xeca947c0, rdata 0x21
[NEMU] ptw: level 2, vaddr 0x2dda4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda4, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda4, paddr 0xf811dda4, rdata 0x4733
[NEMU] ptw: level 2, vaddr 0x2dda6, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda6, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda6, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda6, paddr 0xf811dda6, rdata 0x2127
(3513620) [NEMU] pc = 0x2dda4 inst 21274733
[NEMU] ptw: level 2, vaddr 0x2dda8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2dda8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2dda8, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2dda8, paddr 0xf811dda8, rdata 0x4318
(3513620) [NEMU] pc = 0x2dda8 inst 4318
[NEMU] ptw: level 2, vaddr 0x12b9f8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x12b9f8, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x12b9f8, pg_base 0x80281000, p_pte 0x80281958, pte.val 0x3e00b05b
[NEMU] mmu_read: vaddr 0x12b9f8, paddr 0xf802c9f8, rdata 0x2e31c
[NEMU] ptw: level 2, vaddr 0x2ddaa, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2ddaa, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2ddaa, pg_base 0x80281000, p_pte 0x80281168, pte.val 0x3e04745b
[NEMU] mmu_read: vaddr 0x2ddaa, paddr 0xf811ddaa, rdata 0x8702
(3513620) [NEMU] pc = 0x2ddaa inst 8702
[NEMU] ptw: level 2, vaddr 0x2e31c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e31c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e31c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e31c, paddr 0xf810031c, rdata 0xb703
[NEMU] ptw: level 2, vaddr 0x2e31e, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e31e, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e31e, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e31e, paddr 0xf810031e, rdata 0xff86
(3513620) [NEMU] pc = 0x2e31c inst ff86b703
[NEMU] ptw: level 2, vaddr 0x96c87b8, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x96c87b8, pg_base 0x8028a000, p_pte 0x8028a258, pte.val 0x200ca801
[NEMU] ptw: level 0, vaddr 0x96c87b8, pg_base 0x8032a000, p_pte 0x8032a640, pte.val 0x3b2a50d7
[NEMU] mmu_read: vaddr 0x96c87b8, paddr 0xeca947b8, rdata 0x4825d0
[NEMU] ptw: level 2, vaddr 0x2e320, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e320, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e320, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e320, paddr 0xf8100320, rdata 0x37f9
(3513620) [NEMU] pc = 0x2e320 inst 37f9
[NEMU] ptw: level 2, vaddr 0x2e322, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e322, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e322, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e322, paddr 0xf8100322, rdata 0xae23
[NEMU] ptw: level 2, vaddr 0x2e324, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e324, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e324, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e324, paddr 0xf8100324, rdata 0xd8f1
(3513620) [NEMU] pc = 0x2e322 inst d8f1ae23
[NEMU] ptw: level 2, vaddr 0x171ef4, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171ef4, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171ef4, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171ef4, paddr 0x81725ef4, len 4, data 0x71
[NEMU] ptw: level 2, vaddr 0x2e326, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e326, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e326, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e326, paddr 0xf8100326, rdata 0xb823
[NEMU] ptw: level 2, vaddr 0x2e328, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e328, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e328, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e328, paddr 0xf8100328, rdata 0xcce1
(3513620) [NEMU] pc = 0x2e326 inst cce1b823
[NEMU] ptw: level 2, vaddr 0x171e28, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x171e28, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x171e28, pg_base 0x80281000, p_pte 0x80281b88, pte.val 0x205c94d7
[NEMU] mmu_write: vaddr 0x171e28, paddr 0x81725e28, len 8, data 0x4825d0
[NEMU] ptw: level 2, vaddr 0x2e32a, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32a, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32a, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32a, paddr 0xf810032a, rdata 0xc319
(3513620) [NEMU] pc = 0x2e32a inst c319
[NEMU] ptw: level 2, vaddr 0x2e32c, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x2e32c, pg_base 0x8028a000, p_pte 0x8028a000, pte.val 0x200a0401
[NEMU] ptw: level 0, vaddr 0x2e32c, pg_base 0x80281000, p_pte 0x80281170, pte.val 0x3e04005b
[NEMU] mmu_read: vaddr 0x2e32c, paddr 0xf810032c, rdata 0x6318
(3513620) [NEMU] pc = 0x2e32c inst 6318
[NEMU] ptw: level 2, vaddr 0x4825d0, pg_base 0x80284000, p_pte 0x80284000, pte.val 0x200a2801
[NEMU] ptw: level 1, vaddr 0x4825d0, pg_base 0x8028a000, p_pte 0x8028a010, pte.val 0x200a2001
[NEMU] ptw: level 0, vaddr 0x4825d0, pg_base 0x80288000, p_pte 0x80288410, pte.val 0x20731cd7
[NEMU] mmu_read: vaddr 0x4825d0, paddr 0x81cc75d0, rdata 0x669d00
y_15_80_90,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_90_100,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_100_110,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_110_120,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_120_130,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_130_140,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_140_150,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_150_160,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_160_170,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_170_180,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_180_190,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_190_200,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_200_210,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_210_220,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_220_230,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_230_240,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_240_250,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_250_260,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_260_270,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_270_280,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_280_290,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_15_290_300,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.l2top.l2cache.slices_3.mshrCtl: mshr_latency_max,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: canNotEnqueue,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: prefetch_train_fire,                    0
[PERF ][time=             6088405] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer.prefetcher.serializer: full,                    0
