# 6502 Instruction Set - Detailed instruction entries: ADC (Add with carry) opcodes by addressing mode and cycle counts; AND (logical AND with accumulator) opcodes by addressing mode; ASL (arithmetic shift left) operation semantics and opcodes for accumulator, zpg, zpg,X, absolute, absolute,X. Flags affected are listed (N Z C etc.) and cycle/byte counts provided.

          ADC  Add Memory to Accumulator with Carry
               A + M + C -> A, C                   N Z C I D V
                                                   + + + - - +
               addressing    assembler      opc   bytes cycles
               immediate     ADC #oper      69      2      2
               zeropage      ADC oper       65      2      3
               zeropage,X    ADC oper,X     75      2      4
               absolute      ADC oper       6D      3      4
               absolute,X    ADC oper,X     7D      3      4*
               absolute,Y    ADC oper,Y     79      3      4*
               (indirect,X)  ADC (oper,X)   61      2      6
               (indirect),Y  ADC (oper),Y   71      2      5*
          AND  AND Memory with Accumulator
               A AND M -> A                        N Z C I D V
                                                   + + - - - -
               addressing    assembler      opc   bytes cycles
               immediate     AND #oper      29      2      2
               zeropage      AND oper       25      2      3
               zeropage,X    AND oper,X     35      2      4
               absolute      AND oper       2D      3      4
               absolute,X    AND oper,X     3D      3      4*
               absolute,Y    AND oper,Y     39      3      4*
               (indirect,X)  AND (oper,X)   21      2      6
               (indirect),Y  AND (oper),Y   31      2      5*
                                                                6502 Instruction Set
          ASL Shift Left One Bit (Memory or Accumulator)
              C <- [76543210] <- 0                 N Z C I D V
                                                   + + + - - -
              addressing    assembler       opc   bytes cycles
              accumulator   ASL A           0A       1      2
              zeropage      ASL oper        06       2      5
              zeropage,X    ASL oper,X      16       2      6
              absolute      ASL oper        0E       3      6
              absolute,X    ASL oper,X      1E       3      7
          BCC Branch on Carry Clear
              branch on C = 0                      N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              relative      BCC oper        90       2      2**
          BCS Branch on Carry Set
              branch on C = 1                      N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              relative      BCS oper        B0       2      2**
          BEQ Branch on Result Zero
              branch on Z = 1                      N Z C I D V
                                                   - - - - - -
              addressing    assembler       opc   bytes cycles
              relative      BEQ oper        F0       2      2**
          BIT Test Bits in Memory with Accumulator
              bits 7 and 6 of operand are transfered to bit 7 and 6 of SR (N,V);
              the zero-flag is set according to the result of the operand AND
              the accumulator (set, if the result is zero, unset otherwise).
              This allows a quick check of a few bits at once without affecting
              any of the registers, other than the status register (SR).
              â†’ Further details.
              A AND M -> Z, M7 -> N, M6 -> V       N Z C I D V
                                                   M7 + - - - M6
              addressing    assembler       opc   bytes cycles
              zeropage      BIT oper        24       2      3

---
Additional information can be found by searching:
- "shift_and_rotate_instructions" which expands on ASL relates to other shift/rotate instructions ROL/ROR/LSR
- "adc_and_and_instructions" which expands on ADC/AND further usage in arithmetic/logic
