viewName "module"
libDirs ""
langName "Verilog"
libFiles ""
libName ""
extDirs ".v"
