Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Fri Mar 17 00:10:54 2017
| Host         : Aoide-ThinkPad-T410 running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo1_bars_top_timing_summary_routed.rpt -rpx vgademo1_bars_top_timing_summary_routed.rpx
| Design       : vgademo1_bars_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: v1/VS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.607     -229.791                     37                  451        0.081        0.000                      0                  451        3.000        0.000                       0                   237  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -6.607     -229.791                     37                  451        0.081        0.000                      0                  451       19.020        0.000                       0                   233  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -6.607ns,  Total Violation     -229.791ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.607ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.114ns  (logic 28.996ns (62.878%)  route 17.118ns (37.122%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.483    45.167    S1/SS[0]
    SLICE_X5Y48          FDSE                                         r  S1/Blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X5Y48          FDSE                                         r  S1/Blue_reg[2]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y48          FDSE (Setup_fdse_C_S)       -0.429    38.560    S1/Blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -45.167    
  -------------------------------------------------------------------
                         slack                                 -6.607    

Slack (VIOLATED) :        -6.607ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.114ns  (logic 28.996ns (62.878%)  route 17.118ns (37.122%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.483    45.167    S1/SS[0]
    SLICE_X5Y48          FDSE                                         r  S1/Red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X5Y48          FDSE                                         r  S1/Red_reg[0]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y48          FDSE (Setup_fdse_C_S)       -0.429    38.560    S1/Red_reg[0]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -45.167    
  -------------------------------------------------------------------
                         slack                                 -6.607    

Slack (VIOLATED) :        -6.607ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.114ns  (logic 28.996ns (62.878%)  route 17.118ns (37.122%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.483    45.167    S1/SS[0]
    SLICE_X5Y48          FDSE                                         r  S1/Red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X5Y48          FDSE                                         r  S1/Red_reg[2]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y48          FDSE (Setup_fdse_C_S)       -0.429    38.560    S1/Red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -45.167    
  -------------------------------------------------------------------
                         slack                                 -6.607    

Slack (VIOLATED) :        -6.607ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.114ns  (logic 28.996ns (62.878%)  route 17.118ns (37.122%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.483    45.167    S1/SS[0]
    SLICE_X5Y48          FDSE                                         r  S1/Red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X5Y48          FDSE                                         r  S1/Red_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X5Y48          FDSE (Setup_fdse_C_S)       -0.429    38.560    S1/Red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -45.167    
  -------------------------------------------------------------------
                         slack                                 -6.607    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.990ns  (logic 28.996ns (63.048%)  route 16.994ns (36.951%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.359    45.042    S1/SS[0]
    SLICE_X6Y48          FDSE                                         r  S1/Blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X6Y48          FDSE                                         r  S1/Blue_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X6Y48          FDSE (Setup_fdse_C_S)       -0.524    38.465    S1/Blue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -45.042    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.990ns  (logic 28.996ns (63.048%)  route 16.994ns (36.951%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.359    45.042    S1/SS[0]
    SLICE_X6Y48          FDSE                                         r  S1/Green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X6Y48          FDSE                                         r  S1/Green_reg[0]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X6Y48          FDSE (Setup_fdse_C_S)       -0.524    38.465    S1/Green_reg[0]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -45.042    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.990ns  (logic 28.996ns (63.048%)  route 16.994ns (36.951%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.359    45.042    S1/SS[0]
    SLICE_X6Y48          FDSE                                         r  S1/Green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X6Y48          FDSE                                         r  S1/Green_reg[3]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X6Y48          FDSE (Setup_fdse_C_S)       -0.524    38.465    S1/Green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -45.042    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.990ns  (logic 28.996ns (63.048%)  route 16.994ns (36.951%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.359    45.042    S1/SS[0]
    SLICE_X6Y48          FDSE                                         r  S1/Red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X6Y48          FDSE                                         r  S1/Red_reg[1]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X6Y48          FDSE (Setup_fdse_C_S)       -0.524    38.465    S1/Red_reg[1]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -45.042    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.483ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.990ns  (logic 28.996ns (63.048%)  route 16.994ns (36.951%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.359    45.042    S1/SS[0]
    SLICE_X7Y48          FDSE                                         r  S1/Blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X7Y48          FDSE                                         r  S1/Blue_reg[0]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X7Y48          FDSE (Setup_fdse_C_S)       -0.429    38.560    S1/Blue_reg[0]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -45.042    
  -------------------------------------------------------------------
                         slack                                 -6.483    

Slack (VIOLATED) :        -6.483ns  (required time - arrival time)
  Source:                 S1/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/Blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.990ns  (logic 28.996ns (63.048%)  route 16.994ns (36.951%))
  Logic Levels:           98  (CARRY4=74 DSP48E1=2 LUT1=1 LUT2=8 LUT3=11 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.564    -0.948    S1/clk_out1
    SLICE_X14Y14         FDRE                                         r  S1/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDRE (Prop_fdre_C_Q)         0.518    -0.430 r  S1/y_pos_reg[4]/Q
                         net (fo=8, routed)           0.609     0.179    v1/y_pos_reg[8]_11[4]
    SLICE_X11Y14         LUT2 (Prop_lut2_I1_O)        0.124     0.303 r  v1/d0_i_10/O
                         net (fo=1, routed)           0.000     0.303    v1/d0_i_10_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.835 r  v1/d0_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.835    v1/d0_i_2_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.148 r  v1/d0_i_1/O[3]
                         net (fo=60, routed)          0.840     1.988    S1/d1[11]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.218     6.206 r  S1/d0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.208    S1/d0__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.726 r  S1/d0__1/P[1]
                         net (fo=2, routed)           0.987     8.713    S1/d0__1_n_104
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.837 r  S1/circle_on_i_985/O
                         net (fo=1, routed)           0.000     8.837    S1/circle_on_i_985_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.217 r  S1/circle_on_reg_i_869/CO[3]
                         net (fo=1, routed)           0.000     9.217    S1/circle_on_reg_i_869_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.334 r  S1/circle_on_reg_i_731/CO[3]
                         net (fo=1, routed)           0.000     9.334    S1/circle_on_reg_i_731_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.657 f  S1/circle_on_reg_i_581/O[1]
                         net (fo=1, routed)           0.440    10.097    S1_n_65
    SLICE_X13Y16         LUT1 (Prop_lut1_I0_O)        0.306    10.403 r  circle_on_i_471/O
                         net (fo=1, routed)           0.000    10.403    S1/d0__1_3[0]
    SLICE_X13Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.935 r  S1/circle_on_reg_i_378/CO[3]
                         net (fo=1, routed)           0.000    10.935    S1/circle_on_reg_i_378_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.174 f  S1/circle_on_reg_i_306/O[2]
                         net (fo=20, routed)          0.760    11.934    p_0_in[1]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.302    12.236 r  circle_on_i_475/O
                         net (fo=1, routed)           0.000    12.236    circle_on_i_475_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.637 r  circle_on_reg_i_382/CO[3]
                         net (fo=1, routed)           0.000    12.637    circle_on_reg_i_382_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.908 r  circle_on_reg_i_307/CO[0]
                         net (fo=19, routed)          0.642    13.549    circle_on_reg_i_307_n_3
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.373    13.922 r  circle_on_i_480/O
                         net (fo=1, routed)           0.000    13.922    circle_on_i_480_n_0
    SLICE_X15Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.323 r  circle_on_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    14.323    circle_on_reg_i_383_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.437 r  circle_on_reg_i_308/CO[3]
                         net (fo=19, routed)          1.087    15.525    circle_on_reg_i_308_n_0
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.124    15.649 r  circle_on_i_489/O
                         net (fo=1, routed)           0.000    15.649    circle_on_i_489_n_0
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.162 r  circle_on_reg_i_387/CO[3]
                         net (fo=1, routed)           0.000    16.162    circle_on_reg_i_387_n_0
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.391 r  circle_on_reg_i_309/CO[2]
                         net (fo=19, routed)          0.649    17.040    circle_on_reg_i_309_n_1
    SLICE_X15Y15         LUT3 (Prop_lut3_I1_O)        0.310    17.350 r  circle_on_i_776/O
                         net (fo=1, routed)           0.000    17.350    circle_on_i_776_n_0
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.751 r  circle_on_reg_i_631/CO[3]
                         net (fo=1, routed)           0.000    17.751    circle_on_reg_i_631_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.865 r  circle_on_reg_i_506/CO[3]
                         net (fo=1, routed)           0.000    17.865    circle_on_reg_i_506_n_0
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.979 r  circle_on_reg_i_414/CO[3]
                         net (fo=1, routed)           0.000    17.979    circle_on_reg_i_414_n_0
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.136 r  circle_on_reg_i_330/CO[1]
                         net (fo=19, routed)          0.652    18.788    circle_on_reg_i_330_n_2
    SLICE_X12Y17         LUT3 (Prop_lut3_I1_O)        0.329    19.117 r  circle_on_i_780/O
                         net (fo=1, routed)           0.000    19.117    circle_on_i_780_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.493 r  circle_on_reg_i_637/CO[3]
                         net (fo=1, routed)           0.000    19.493    circle_on_reg_i_637_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.610 r  circle_on_reg_i_511/CO[3]
                         net (fo=1, routed)           0.000    19.610    circle_on_reg_i_511_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.727 r  circle_on_reg_i_416/CO[3]
                         net (fo=1, routed)           0.000    19.727    circle_on_reg_i_416_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.844 r  circle_on_reg_i_331/CO[3]
                         net (fo=17, routed)          1.156    21.000    circle_on_reg_i_331_n_0
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124    21.124 r  circle_on_i_786/O
                         net (fo=1, routed)           0.000    21.124    circle_on_i_786_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.500 r  circle_on_reg_i_643/CO[3]
                         net (fo=1, routed)           0.000    21.500    circle_on_reg_i_643_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.617 r  circle_on_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000    21.617    circle_on_reg_i_516_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.734 r  circle_on_reg_i_421/CO[3]
                         net (fo=1, routed)           0.000    21.734    circle_on_reg_i_421_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.953 r  circle_on_reg_i_332/O[0]
                         net (fo=18, routed)          0.682    22.635    circle_on_reg_i_332_n_7
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.295    22.930 r  circle_on_i_918/O
                         net (fo=1, routed)           0.000    22.930    circle_on_i_918_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.331 r  circle_on_reg_i_790/CO[3]
                         net (fo=1, routed)           0.000    23.331    circle_on_reg_i_790_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.445 r  circle_on_reg_i_648/CO[3]
                         net (fo=1, routed)           0.000    23.445    circle_on_reg_i_648_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.559 r  circle_on_reg_i_521/CO[3]
                         net (fo=1, routed)           0.000    23.559    circle_on_reg_i_521_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.673 r  circle_on_reg_i_423/CO[3]
                         net (fo=1, routed)           0.000    23.673    circle_on_reg_i_423_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.895 r  circle_on_reg_i_333/O[0]
                         net (fo=18, routed)          0.682    24.577    circle_on_reg_i_333_n_7
    SLICE_X12Y21         LUT3 (Prop_lut3_I1_O)        0.299    24.876 r  circle_on_i_988/O
                         net (fo=1, routed)           0.000    24.876    circle_on_i_988_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.252 r  circle_on_reg_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.252    circle_on_reg_i_874_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.369 r  circle_on_reg_i_736/CO[3]
                         net (fo=1, routed)           0.000    25.369    circle_on_reg_i_736_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.486 r  circle_on_reg_i_590/CO[3]
                         net (fo=1, routed)           0.000    25.486    circle_on_reg_i_590_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.603 r  circle_on_reg_i_490/CO[3]
                         net (fo=1, routed)           0.009    25.612    circle_on_reg_i_490_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.831 r  circle_on_reg_i_406/O[0]
                         net (fo=18, routed)          0.558    26.389    circle_on_reg_i_406_n_7
    SLICE_X14Y23         LUT3 (Prop_lut3_I1_O)        0.295    26.684 r  circle_on_i_992/O
                         net (fo=1, routed)           0.000    26.684    circle_on_i_992_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.060 r  circle_on_reg_i_879/CO[3]
                         net (fo=1, routed)           0.000    27.060    circle_on_reg_i_879_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.177 r  circle_on_reg_i_741/CO[3]
                         net (fo=1, routed)           0.009    27.186    circle_on_reg_i_741_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.303 r  circle_on_reg_i_595/CO[3]
                         net (fo=1, routed)           0.000    27.303    circle_on_reg_i_595_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.420 r  circle_on_reg_i_492/CO[3]
                         net (fo=1, routed)           0.000    27.420    circle_on_reg_i_492_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.639 r  circle_on_reg_i_407/O[0]
                         net (fo=18, routed)          0.657    28.296    circle_on_reg_i_407_n_7
    SLICE_X13Y26         LUT3 (Prop_lut3_I1_O)        0.295    28.591 r  circle_on_i_996/O
                         net (fo=1, routed)           0.000    28.591    circle_on_i_996_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.992 r  circle_on_reg_i_884/CO[3]
                         net (fo=1, routed)           0.000    28.992    circle_on_reg_i_884_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.106 r  circle_on_reg_i_746/CO[3]
                         net (fo=1, routed)           0.000    29.106    circle_on_reg_i_746_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.220 r  circle_on_reg_i_600/CO[3]
                         net (fo=1, routed)           0.000    29.220    circle_on_reg_i_600_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.334 r  circle_on_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000    29.334    circle_on_reg_i_494_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.556 r  circle_on_reg_i_408/O[0]
                         net (fo=18, routed)          0.740    30.296    circle_on_reg_i_408_n_7
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.299    30.595 r  circle_on_i_1000/O
                         net (fo=1, routed)           0.000    30.595    circle_on_i_1000_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.971 r  circle_on_reg_i_889/CO[3]
                         net (fo=1, routed)           0.000    30.971    circle_on_reg_i_889_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.088 r  circle_on_reg_i_751/CO[3]
                         net (fo=1, routed)           0.000    31.088    circle_on_reg_i_751_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.205 r  circle_on_reg_i_605/CO[3]
                         net (fo=1, routed)           0.000    31.205    circle_on_reg_i_605_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.322 r  circle_on_reg_i_496/CO[3]
                         net (fo=1, routed)           0.000    31.322    circle_on_reg_i_496_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.541 r  circle_on_reg_i_409/O[0]
                         net (fo=18, routed)          0.698    32.240    circle_on_reg_i_409_n_7
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.295    32.535 r  circle_on_i_1004/O
                         net (fo=1, routed)           0.000    32.535    circle_on_i_1004_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.911 r  circle_on_reg_i_894/CO[3]
                         net (fo=1, routed)           0.000    32.911    circle_on_reg_i_894_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.028 r  circle_on_reg_i_756/CO[3]
                         net (fo=1, routed)           0.000    33.028    circle_on_reg_i_756_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.145 r  circle_on_reg_i_610/CO[3]
                         net (fo=1, routed)           0.000    33.145    circle_on_reg_i_610_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.262 r  circle_on_reg_i_498/CO[3]
                         net (fo=1, routed)           0.000    33.262    circle_on_reg_i_498_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.481 r  circle_on_reg_i_410/O[0]
                         net (fo=18, routed)          0.645    34.125    circle_on_reg_i_410_n_7
    SLICE_X11Y30         LUT3 (Prop_lut3_I1_O)        0.295    34.420 r  circle_on_i_1010/O
                         net (fo=1, routed)           0.000    34.420    circle_on_i_1010_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.818 r  circle_on_reg_i_899/CO[3]
                         net (fo=1, routed)           0.000    34.818    circle_on_reg_i_899_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.932 r  circle_on_reg_i_761/CO[3]
                         net (fo=1, routed)           0.000    34.932    circle_on_reg_i_761_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.046 r  circle_on_reg_i_615/CO[3]
                         net (fo=1, routed)           0.000    35.046    circle_on_reg_i_615_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.160 r  circle_on_reg_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.160    circle_on_reg_i_500_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.382 r  circle_on_reg_i_411/O[0]
                         net (fo=17, routed)          0.513    35.895    circle_on_reg_i_411_n_7
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.299    36.194 r  circle_on_i_907/O
                         net (fo=1, routed)           0.000    36.194    circle_on_i_907_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.727 r  circle_on_reg_i_766/CO[3]
                         net (fo=1, routed)           0.000    36.727    circle_on_reg_i_766_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.844 r  circle_on_reg_i_620/CO[3]
                         net (fo=1, routed)           0.000    36.844    circle_on_reg_i_620_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.961 r  circle_on_reg_i_502/CO[3]
                         net (fo=1, routed)           0.000    36.961    circle_on_reg_i_502_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.180 r  circle_on_reg_i_412/O[0]
                         net (fo=17, routed)          0.670    37.850    circle_on_reg_i_412_n_7
    SLICE_X11Y37         LUT3 (Prop_lut3_I0_O)        0.295    38.145 r  circle_on_i_912/O
                         net (fo=1, routed)           0.000    38.145    S1/d0__0_3[1]
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.695 r  S1/circle_on_reg_i_771/CO[3]
                         net (fo=1, routed)           0.000    38.695    S1/circle_on_reg_i_771_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.809 r  S1/circle_on_reg_i_626/CO[3]
                         net (fo=1, routed)           0.000    38.809    S1/circle_on_reg_i_626_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.923 r  S1/circle_on_reg_i_504/CO[3]
                         net (fo=1, routed)           0.000    38.923    S1/circle_on_reg_i_504_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.145 r  S1/circle_on_reg_i_413/O[0]
                         net (fo=2, routed)           0.308    39.452    S1/circle_on_reg_i_413_n_7
    SLICE_X11Y41         LUT2 (Prop_lut2_I0_O)        0.299    39.751 r  S1/circle_on_i_397/O
                         net (fo=1, routed)           0.000    39.751    S1/circle_on_i_397_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.283 r  S1/circle_on_reg_i_311/CO[3]
                         net (fo=1, routed)           0.000    40.283    S1/circle_on_reg_i_311_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  S1/circle_on_reg_i_310/CO[3]
                         net (fo=1, routed)           0.000    40.397    S1/circle_on_reg_i_310_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.731 r  S1/circle_on_reg_i_228/O[1]
                         net (fo=7, routed)           0.945    41.676    S1/circle_on_reg_5[9]
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.303    41.979 r  S1/circle_on_i_189/O
                         net (fo=1, routed)           0.000    41.979    S1/circle_on_i_189_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.511 r  S1/circle_on_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    42.511    S1/circle_on_reg_i_100_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.625 r  S1/circle_on_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    42.625    S1/circle_on_reg_i_33_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.739 r  S1/circle_on_reg_i_8/CO[3]
                         net (fo=1, routed)           1.148    43.887    v1/x_pos_reg[8]_8[0]
    SLICE_X4Y48          LUT6 (Prop_lut6_I1_O)        0.124    44.011 r  v1/circle_on_i_2/O
                         net (fo=15, routed)          0.549    44.560    v1/circle_on_i_2_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I2_O)        0.124    44.684 r  v1/Red[3]_i_1/O
                         net (fo=12, routed)          0.359    45.042    S1/SS[0]
    SLICE_X7Y48          FDSE                                         r  S1/Blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         1.518    38.523    S1/clk_out1
    SLICE_X7Y48          FDSE                                         r  S1/Blue_reg[1]/C
                         clock pessimism              0.564    39.086    
                         clock uncertainty           -0.098    38.989    
    SLICE_X7Y48          FDSE (Setup_fdse_C_S)       -0.429    38.560    S1/Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                         -45.042    
  -------------------------------------------------------------------
                         slack                                 -6.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.305    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.980%)  route 0.158ns (49.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.158    -0.304    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[0]/Q
                         net (fo=2, routed)           0.156    -0.305    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.305    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.665%)  route 0.160ns (49.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.160    -0.302    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.386    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X8Y27          FDRE                                         r  W1/ROM_ADDRESS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.303    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.389    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.401%)  route 0.217ns (60.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X11Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.271    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.574%)  route 0.215ns (60.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.553    -0.628    W1/clk_out1
    SLICE_X11Y25         FDRE                                         r  W1/ROM_ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  W1/ROM_ADDRESS_reg[7]/Q
                         net (fo=2, routed)           0.215    -0.272    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.369    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.734%)  route 0.220ns (57.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X10Y27         FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.220    -0.242    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.866    -0.823    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.366    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 W1/ROM_ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.909%)  route 0.218ns (57.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.556    -0.625    W1/clk_out1
    SLICE_X10Y27         FDRE                                         r  W1/ROM_ADDRESS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  W1/ROM_ADDRESS_reg[4]/Q
                         net (fo=2, routed)           0.218    -0.243    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    c1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  c1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    c1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  c1/inst/clkout1_buf/O
                         net (fo=231, routed)         0.863    -0.826    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.369    W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y12     P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y7      P1/W1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10     W1/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    c1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X7Y48      S1/Blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X7Y48      S1/Blue_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[3]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      W1/ROM_ADDRESS_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     W1/ROM_ADDRESS_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y25      W1/col1_reg[3]_srl2/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X7Y48      S1/Blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X7Y48      S1/Blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



