// Seed: 3656646744
module module_0 ();
  logic id_1;
  assign module_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_2 = 32'd93
) (
    input wand id_0,
    input wand id_1,
    input supply1 _id_2,
    input tri id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 module_1
);
  wire [-1 : -1  ==  id_2] id_9;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd56
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  wire [1 : -1 'b0 ==  id_1] id_19;
endmodule
