{"vcs1":{"timestamp_begin":1754551491.169134954, "rt":14.07, "ut":14.15, "st":0.50}}
{"vcselab":{"timestamp_begin":1754551505.312826738, "rt":0.15, "ut":0.12, "st":0.02}}
{"link":{"timestamp_begin":1754551505.524554635, "rt":0.89, "ut":0.63, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754551490.476207154}
{"VCS_COMP_START_TIME": 1754551490.476207154}
{"VCS_COMP_END_TIME": 1754551506.550305595}
{"VCS_USER_OPTIONS": "-full64 -l bus_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top bus_tb -o bus_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab14/design/bus.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag"}
{"vcs1": {"peak_mem": 545852}}
{"vcselab": {"peak_mem": 162444}}
