Source Block: hdl/library/common/ad_mux.v@115:123@HdlStmAssign
    end
  end

endgenerate

assign data_out = mux_in[NUM_STAGES*DW+:CH_W];

endmodule


Diff Content:
- 120 assign data_out = mux_in[NUM_STAGES*DW+:CH_W];
+ 120   assign data_out = mux_in[NUM_STAGES*DW+:CH_W];

Clone Blocks:
