
Magisterka_normal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008094  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dc8  08008244  08008244  00018244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800900c  0800900c  0001900c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009014  08009014  00019014  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009018  08009018  00019018  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000a4  20000000  0800901c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
  8 .bss          00000e3c  200000a8  200000a8  000200a8  2**3
                  ALLOC
  9 ._user_heap_stack 00000600  20000ee4  20000ee4  000200a8  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 11 .debug_info   000173ea  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003751  00000000  00000000  000374be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000012f0  00000000  00000000  0003ac10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001138  00000000  00000000  0003bf00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00026b7e  00000000  00000000  0003d038  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000f06f  00000000  00000000  00063bb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000dc4ca  00000000  00000000  00072c25  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0014f0ef  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000562c  00000000  00000000  0014f16c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000a8 	.word	0x200000a8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800822c 	.word	0x0800822c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000ac 	.word	0x200000ac
 80001ec:	0800822c 	.word	0x0800822c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__aeabi_d2uiz>:
 8000a34:	004a      	lsls	r2, r1, #1
 8000a36:	d211      	bcs.n	8000a5c <__aeabi_d2uiz+0x28>
 8000a38:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a3c:	d211      	bcs.n	8000a62 <__aeabi_d2uiz+0x2e>
 8000a3e:	d50d      	bpl.n	8000a5c <__aeabi_d2uiz+0x28>
 8000a40:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a48:	d40e      	bmi.n	8000a68 <__aeabi_d2uiz+0x34>
 8000a4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d102      	bne.n	8000a6e <__aeabi_d2uiz+0x3a>
 8000a68:	f04f 30ff 	mov.w	r0, #4294967295
 8000a6c:	4770      	bx	lr
 8000a6e:	f04f 0000 	mov.w	r0, #0
 8000a72:	4770      	bx	lr

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295
 8000a88:	f000 b97a 	b.w	8000d80 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f806 	bl	8000aa4 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__udivmoddi4>:
 8000aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	460d      	mov	r5, r1
 8000aac:	4604      	mov	r4, r0
 8000aae:	9e08      	ldr	r6, [sp, #32]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d151      	bne.n	8000b58 <__udivmoddi4+0xb4>
 8000ab4:	428a      	cmp	r2, r1
 8000ab6:	4617      	mov	r7, r2
 8000ab8:	d96d      	bls.n	8000b96 <__udivmoddi4+0xf2>
 8000aba:	fab2 fe82 	clz	lr, r2
 8000abe:	f1be 0f00 	cmp.w	lr, #0
 8000ac2:	d00b      	beq.n	8000adc <__udivmoddi4+0x38>
 8000ac4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ac8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000acc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ad0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ad4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ad8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000adc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ae0:	0c25      	lsrs	r5, r4, #16
 8000ae2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ae6:	fa1f f987 	uxth.w	r9, r7
 8000aea:	fb0a cc18 	mls	ip, sl, r8, ip
 8000aee:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000af2:	fb08 f309 	mul.w	r3, r8, r9
 8000af6:	42ab      	cmp	r3, r5
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x6c>
 8000afa:	19ed      	adds	r5, r5, r7
 8000afc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000b00:	f080 8123 	bcs.w	8000d4a <__udivmoddi4+0x2a6>
 8000b04:	42ab      	cmp	r3, r5
 8000b06:	f240 8120 	bls.w	8000d4a <__udivmoddi4+0x2a6>
 8000b0a:	f1a8 0802 	sub.w	r8, r8, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aed      	subs	r5, r5, r3
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb5 f0fa 	udiv	r0, r5, sl
 8000b18:	fb0a 5510 	mls	r5, sl, r0, r5
 8000b1c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b20:	fb00 f909 	mul.w	r9, r0, r9
 8000b24:	45a1      	cmp	r9, r4
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x98>
 8000b28:	19e4      	adds	r4, r4, r7
 8000b2a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b2e:	f080 810a 	bcs.w	8000d46 <__udivmoddi4+0x2a2>
 8000b32:	45a1      	cmp	r9, r4
 8000b34:	f240 8107 	bls.w	8000d46 <__udivmoddi4+0x2a2>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	443c      	add	r4, r7
 8000b3c:	eba4 0409 	sub.w	r4, r4, r9
 8000b40:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b44:	2100      	movs	r1, #0
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d061      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b4a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b4e:	2300      	movs	r3, #0
 8000b50:	6034      	str	r4, [r6, #0]
 8000b52:	6073      	str	r3, [r6, #4]
 8000b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b58:	428b      	cmp	r3, r1
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0xc8>
 8000b5c:	2e00      	cmp	r6, #0
 8000b5e:	d054      	beq.n	8000c0a <__udivmoddi4+0x166>
 8000b60:	2100      	movs	r1, #0
 8000b62:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b66:	4608      	mov	r0, r1
 8000b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6c:	fab3 f183 	clz	r1, r3
 8000b70:	2900      	cmp	r1, #0
 8000b72:	f040 808e 	bne.w	8000c92 <__udivmoddi4+0x1ee>
 8000b76:	42ab      	cmp	r3, r5
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xdc>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80fa 	bhi.w	8000d74 <__udivmoddi4+0x2d0>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb65 0503 	sbc.w	r5, r5, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	46ac      	mov	ip, r5
 8000b8a:	2e00      	cmp	r6, #0
 8000b8c:	d03f      	beq.n	8000c0e <__udivmoddi4+0x16a>
 8000b8e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b96:	b912      	cbnz	r2, 8000b9e <__udivmoddi4+0xfa>
 8000b98:	2701      	movs	r7, #1
 8000b9a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b9e:	fab7 fe87 	clz	lr, r7
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d134      	bne.n	8000c12 <__udivmoddi4+0x16e>
 8000ba8:	1beb      	subs	r3, r5, r7
 8000baa:	0c3a      	lsrs	r2, r7, #16
 8000bac:	fa1f fc87 	uxth.w	ip, r7
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000bb6:	0c25      	lsrs	r5, r4, #16
 8000bb8:	fb02 3318 	mls	r3, r2, r8, r3
 8000bbc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000bc0:	fb0c f308 	mul.w	r3, ip, r8
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x134>
 8000bc8:	19ed      	adds	r5, r5, r7
 8000bca:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x132>
 8000bd0:	42ab      	cmp	r3, r5
 8000bd2:	f200 80d1 	bhi.w	8000d78 <__udivmoddi4+0x2d4>
 8000bd6:	4680      	mov	r8, r0
 8000bd8:	1aed      	subs	r5, r5, r3
 8000bda:	b2a3      	uxth	r3, r4
 8000bdc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000be0:	fb02 5510 	mls	r5, r2, r0, r5
 8000be4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000be8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bec:	45a4      	cmp	ip, r4
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x15c>
 8000bf0:	19e4      	adds	r4, r4, r7
 8000bf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x15a>
 8000bf8:	45a4      	cmp	ip, r4
 8000bfa:	f200 80b8 	bhi.w	8000d6e <__udivmoddi4+0x2ca>
 8000bfe:	4618      	mov	r0, r3
 8000c00:	eba4 040c 	sub.w	r4, r4, ip
 8000c04:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c08:	e79d      	b.n	8000b46 <__udivmoddi4+0xa2>
 8000c0a:	4631      	mov	r1, r6
 8000c0c:	4630      	mov	r0, r6
 8000c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c12:	f1ce 0420 	rsb	r4, lr, #32
 8000c16:	fa05 f30e 	lsl.w	r3, r5, lr
 8000c1a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c1e:	fa20 f804 	lsr.w	r8, r0, r4
 8000c22:	0c3a      	lsrs	r2, r7, #16
 8000c24:	fa25 f404 	lsr.w	r4, r5, r4
 8000c28:	ea48 0803 	orr.w	r8, r8, r3
 8000c2c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c30:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c34:	fb02 4411 	mls	r4, r2, r1, r4
 8000c38:	fa1f fc87 	uxth.w	ip, r7
 8000c3c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c40:	fb01 f30c 	mul.w	r3, r1, ip
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x1bc>
 8000c4c:	19ed      	adds	r5, r5, r7
 8000c4e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c52:	f080 808a 	bcs.w	8000d6a <__udivmoddi4+0x2c6>
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	f240 8087 	bls.w	8000d6a <__udivmoddi4+0x2c6>
 8000c5c:	3902      	subs	r1, #2
 8000c5e:	443d      	add	r5, r7
 8000c60:	1aeb      	subs	r3, r5, r3
 8000c62:	fa1f f588 	uxth.w	r5, r8
 8000c66:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c6a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c6e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c72:	fb00 f30c 	mul.w	r3, r0, ip
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d907      	bls.n	8000c8a <__udivmoddi4+0x1e6>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c80:	d26f      	bcs.n	8000d62 <__udivmoddi4+0x2be>
 8000c82:	42ab      	cmp	r3, r5
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0x2be>
 8000c86:	3802      	subs	r0, #2
 8000c88:	443d      	add	r5, r7
 8000c8a:	1aeb      	subs	r3, r5, r3
 8000c8c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c90:	e78f      	b.n	8000bb2 <__udivmoddi4+0x10e>
 8000c92:	f1c1 0720 	rsb	r7, r1, #32
 8000c96:	fa22 f807 	lsr.w	r8, r2, r7
 8000c9a:	408b      	lsls	r3, r1
 8000c9c:	fa05 f401 	lsl.w	r4, r5, r1
 8000ca0:	ea48 0303 	orr.w	r3, r8, r3
 8000ca4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000ca8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000cac:	40fd      	lsrs	r5, r7
 8000cae:	ea4e 0e04 	orr.w	lr, lr, r4
 8000cb2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000cb6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000cba:	fb0c 5519 	mls	r5, ip, r9, r5
 8000cbe:	fa1f f883 	uxth.w	r8, r3
 8000cc2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000cc6:	fb09 f408 	mul.w	r4, r9, r8
 8000cca:	42ac      	cmp	r4, r5
 8000ccc:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0x244>
 8000cd6:	18ed      	adds	r5, r5, r3
 8000cd8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cdc:	d243      	bcs.n	8000d66 <__udivmoddi4+0x2c2>
 8000cde:	42ac      	cmp	r4, r5
 8000ce0:	d941      	bls.n	8000d66 <__udivmoddi4+0x2c2>
 8000ce2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ce6:	441d      	add	r5, r3
 8000ce8:	1b2d      	subs	r5, r5, r4
 8000cea:	fa1f fe8e 	uxth.w	lr, lr
 8000cee:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cf2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cf6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cfa:	fb00 f808 	mul.w	r8, r0, r8
 8000cfe:	45a0      	cmp	r8, r4
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x26e>
 8000d02:	18e4      	adds	r4, r4, r3
 8000d04:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d08:	d229      	bcs.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0a:	45a0      	cmp	r8, r4
 8000d0c:	d927      	bls.n	8000d5e <__udivmoddi4+0x2ba>
 8000d0e:	3802      	subs	r0, #2
 8000d10:	441c      	add	r4, r3
 8000d12:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d16:	eba4 0408 	sub.w	r4, r4, r8
 8000d1a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d1e:	454c      	cmp	r4, r9
 8000d20:	46c6      	mov	lr, r8
 8000d22:	464d      	mov	r5, r9
 8000d24:	d315      	bcc.n	8000d52 <__udivmoddi4+0x2ae>
 8000d26:	d012      	beq.n	8000d4e <__udivmoddi4+0x2aa>
 8000d28:	b156      	cbz	r6, 8000d40 <__udivmoddi4+0x29c>
 8000d2a:	ebba 030e 	subs.w	r3, sl, lr
 8000d2e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d32:	fa04 f707 	lsl.w	r7, r4, r7
 8000d36:	40cb      	lsrs	r3, r1
 8000d38:	431f      	orrs	r7, r3
 8000d3a:	40cc      	lsrs	r4, r1
 8000d3c:	6037      	str	r7, [r6, #0]
 8000d3e:	6074      	str	r4, [r6, #4]
 8000d40:	2100      	movs	r1, #0
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	4618      	mov	r0, r3
 8000d48:	e6f8      	b.n	8000b3c <__udivmoddi4+0x98>
 8000d4a:	4690      	mov	r8, r2
 8000d4c:	e6e0      	b.n	8000b10 <__udivmoddi4+0x6c>
 8000d4e:	45c2      	cmp	sl, r8
 8000d50:	d2ea      	bcs.n	8000d28 <__udivmoddi4+0x284>
 8000d52:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d56:	eb69 0503 	sbc.w	r5, r9, r3
 8000d5a:	3801      	subs	r0, #1
 8000d5c:	e7e4      	b.n	8000d28 <__udivmoddi4+0x284>
 8000d5e:	4628      	mov	r0, r5
 8000d60:	e7d7      	b.n	8000d12 <__udivmoddi4+0x26e>
 8000d62:	4640      	mov	r0, r8
 8000d64:	e791      	b.n	8000c8a <__udivmoddi4+0x1e6>
 8000d66:	4681      	mov	r9, r0
 8000d68:	e7be      	b.n	8000ce8 <__udivmoddi4+0x244>
 8000d6a:	4601      	mov	r1, r0
 8000d6c:	e778      	b.n	8000c60 <__udivmoddi4+0x1bc>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	443c      	add	r4, r7
 8000d72:	e745      	b.n	8000c00 <__udivmoddi4+0x15c>
 8000d74:	4608      	mov	r0, r1
 8000d76:	e708      	b.n	8000b8a <__udivmoddi4+0xe6>
 8000d78:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7c:	443d      	add	r5, r7
 8000d7e:	e72b      	b.n	8000bd8 <__udivmoddi4+0x134>

08000d80 <__aeabi_idiv0>:
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop

08000d84 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d88:	4a0e      	ldr	r2, [pc, #56]	; (8000dc4 <HAL_Init+0x40>)
 8000d8a:	4b0e      	ldr	r3, [pc, #56]	; (8000dc4 <HAL_Init+0x40>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d92:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d94:	4a0b      	ldr	r2, [pc, #44]	; (8000dc4 <HAL_Init+0x40>)
 8000d96:	4b0b      	ldr	r3, [pc, #44]	; (8000dc4 <HAL_Init+0x40>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d9e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000da0:	4a08      	ldr	r2, [pc, #32]	; (8000dc4 <HAL_Init+0x40>)
 8000da2:	4b08      	ldr	r3, [pc, #32]	; (8000dc4 <HAL_Init+0x40>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dac:	2003      	movs	r0, #3
 8000dae:	f000 f94b 	bl	8001048 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f000 f808 	bl	8000dc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000db8:	f005 fc30 	bl	800661c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dbc:	2300      	movs	r3, #0
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40023c00 	.word	0x40023c00

08000dc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dd0:	4b12      	ldr	r3, [pc, #72]	; (8000e1c <HAL_InitTick+0x54>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	4b12      	ldr	r3, [pc, #72]	; (8000e20 <HAL_InitTick+0x58>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8000de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 f963 	bl	80010b2 <HAL_SYSTICK_Config>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	e00e      	b.n	8000e14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b0f      	cmp	r3, #15
 8000dfa:	d80a      	bhi.n	8000e12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	6879      	ldr	r1, [r7, #4]
 8000e00:	f04f 30ff 	mov.w	r0, #4294967295
 8000e04:	f000 f92b 	bl	800105e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e08:	4a06      	ldr	r2, [pc, #24]	; (8000e24 <HAL_InitTick+0x5c>)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e000      	b.n	8000e14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	2000003c 	.word	0x2000003c
 8000e20:	20000004 	.word	0x20000004
 8000e24:	20000000 	.word	0x20000000

08000e28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e2c:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x20>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	461a      	mov	r2, r3
 8000e32:	4b06      	ldr	r3, [pc, #24]	; (8000e4c <HAL_IncTick+0x24>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4413      	add	r3, r2
 8000e38:	4a04      	ldr	r2, [pc, #16]	; (8000e4c <HAL_IncTick+0x24>)
 8000e3a:	6013      	str	r3, [r2, #0]
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	20000004 	.word	0x20000004
 8000e4c:	200004d4 	.word	0x200004d4

08000e50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  return uwTick;
 8000e54:	4b03      	ldr	r3, [pc, #12]	; (8000e64 <HAL_GetTick+0x14>)
 8000e56:	681b      	ldr	r3, [r3, #0]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200004d4 	.word	0x200004d4

08000e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e70:	f7ff ffee 	bl	8000e50 <HAL_GetTick>
 8000e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e80:	d005      	beq.n	8000e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <HAL_Delay+0x40>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	461a      	mov	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e8e:	bf00      	nop
 8000e90:	f7ff ffde 	bl	8000e50 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	1ad2      	subs	r2, r2, r3
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d3f7      	bcc.n	8000e90 <HAL_Delay+0x28>
  {
  }
}
 8000ea0:	bf00      	nop
 8000ea2:	3710      	adds	r7, #16
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20000004 	.word	0x20000004

08000eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ec2:	68ba      	ldr	r2, [r7, #8]
 8000ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec8:	4013      	ands	r3, r2
 8000eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ede:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	60d3      	str	r3, [r2, #12]
}
 8000ee4:	bf00      	nop
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000ed00 	.word	0xe000ed00

08000ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef8:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <__NVIC_GetPriorityGrouping+0x18>)
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	0a1b      	lsrs	r3, r3, #8
 8000efe:	f003 0307 	and.w	r3, r3, #7
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	db0b      	blt.n	8000f3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f22:	4909      	ldr	r1, [pc, #36]	; (8000f48 <__NVIC_EnableIRQ+0x38>)
 8000f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f28:	095b      	lsrs	r3, r3, #5
 8000f2a:	79fa      	ldrb	r2, [r7, #7]
 8000f2c:	f002 021f 	and.w	r2, r2, #31
 8000f30:	2001      	movs	r0, #1
 8000f32:	fa00 f202 	lsl.w	r2, r0, r2
 8000f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f3a:	bf00      	nop
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	e000e100 	.word	0xe000e100

08000f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	6039      	str	r1, [r7, #0]
 8000f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	db0a      	blt.n	8000f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f60:	490d      	ldr	r1, [pc, #52]	; (8000f98 <__NVIC_SetPriority+0x4c>)
 8000f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	b2d2      	uxtb	r2, r2
 8000f6a:	0112      	lsls	r2, r2, #4
 8000f6c:	b2d2      	uxtb	r2, r2
 8000f6e:	440b      	add	r3, r1
 8000f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f74:	e00a      	b.n	8000f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f76:	4909      	ldr	r1, [pc, #36]	; (8000f9c <__NVIC_SetPriority+0x50>)
 8000f78:	79fb      	ldrb	r3, [r7, #7]
 8000f7a:	f003 030f 	and.w	r3, r3, #15
 8000f7e:	3b04      	subs	r3, #4
 8000f80:	683a      	ldr	r2, [r7, #0]
 8000f82:	b2d2      	uxtb	r2, r2
 8000f84:	0112      	lsls	r2, r2, #4
 8000f86:	b2d2      	uxtb	r2, r2
 8000f88:	440b      	add	r3, r1
 8000f8a:	761a      	strb	r2, [r3, #24]
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	e000e100 	.word	0xe000e100
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b089      	sub	sp, #36	; 0x24
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	60f8      	str	r0, [r7, #12]
 8000fa8:	60b9      	str	r1, [r7, #8]
 8000faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fb4:	69fb      	ldr	r3, [r7, #28]
 8000fb6:	f1c3 0307 	rsb	r3, r3, #7
 8000fba:	2b04      	cmp	r3, #4
 8000fbc:	bf28      	it	cs
 8000fbe:	2304      	movcs	r3, #4
 8000fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3304      	adds	r3, #4
 8000fc6:	2b06      	cmp	r3, #6
 8000fc8:	d902      	bls.n	8000fd0 <NVIC_EncodePriority+0x30>
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3b03      	subs	r3, #3
 8000fce:	e000      	b.n	8000fd2 <NVIC_EncodePriority+0x32>
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	1e5a      	subs	r2, r3, #1
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	401a      	ands	r2, r3
 8000fe2:	697b      	ldr	r3, [r7, #20]
 8000fe4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	fa01 f303 	lsl.w	r3, r1, r3
 8000fee:	1e59      	subs	r1, r3, #1
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff4:	4313      	orrs	r3, r2
         );
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3724      	adds	r7, #36	; 0x24
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
	...

08001004 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3b01      	subs	r3, #1
 8001010:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001014:	d301      	bcc.n	800101a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001016:	2301      	movs	r3, #1
 8001018:	e00f      	b.n	800103a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800101a:	4a0a      	ldr	r2, [pc, #40]	; (8001044 <SysTick_Config+0x40>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3b01      	subs	r3, #1
 8001020:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001022:	210f      	movs	r1, #15
 8001024:	f04f 30ff 	mov.w	r0, #4294967295
 8001028:	f7ff ff90 	bl	8000f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800102c:	4b05      	ldr	r3, [pc, #20]	; (8001044 <SysTick_Config+0x40>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001032:	4b04      	ldr	r3, [pc, #16]	; (8001044 <SysTick_Config+0x40>)
 8001034:	2207      	movs	r2, #7
 8001036:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	e000e010 	.word	0xe000e010

08001048 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ff2b 	bl	8000eac <__NVIC_SetPriorityGrouping>
}
 8001056:	bf00      	nop
 8001058:	3708      	adds	r7, #8
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105e:	b580      	push	{r7, lr}
 8001060:	b086      	sub	sp, #24
 8001062:	af00      	add	r7, sp, #0
 8001064:	4603      	mov	r3, r0
 8001066:	60b9      	str	r1, [r7, #8]
 8001068:	607a      	str	r2, [r7, #4]
 800106a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001070:	f7ff ff40 	bl	8000ef4 <__NVIC_GetPriorityGrouping>
 8001074:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	68b9      	ldr	r1, [r7, #8]
 800107a:	6978      	ldr	r0, [r7, #20]
 800107c:	f7ff ff90 	bl	8000fa0 <NVIC_EncodePriority>
 8001080:	4602      	mov	r2, r0
 8001082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001086:	4611      	mov	r1, r2
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff ff5f 	bl	8000f4c <__NVIC_SetPriority>
}
 800108e:	bf00      	nop
 8001090:	3718      	adds	r7, #24
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b082      	sub	sp, #8
 800109a:	af00      	add	r7, sp, #0
 800109c:	4603      	mov	r3, r0
 800109e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff33 	bl	8000f10 <__NVIC_EnableIRQ>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	f7ff ffa2 	bl	8001004 <SysTick_Config>
 80010c0:	4603      	mov	r3, r0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d004      	beq.n	80010e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2280      	movs	r2, #128	; 0x80
 80010e2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e00c      	b.n	8001102 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2205      	movs	r2, #5
 80010ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	6812      	ldr	r2, [r2, #0]
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	f022 0201 	bic.w	r2, r2, #1
 80010fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr
	...

08001110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001110:	b480      	push	{r7}
 8001112:	b089      	sub	sp, #36	; 0x24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800111e:	2300      	movs	r3, #0
 8001120:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001122:	2300      	movs	r3, #0
 8001124:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]
 800112a:	e177      	b.n	800141c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800112c:	2201      	movs	r2, #1
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	4013      	ands	r3, r2
 800113e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	429a      	cmp	r2, r3
 8001146:	f040 8166 	bne.w	8001416 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	2b02      	cmp	r3, #2
 8001150:	d003      	beq.n	800115a <HAL_GPIO_Init+0x4a>
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b12      	cmp	r3, #18
 8001158:	d123      	bne.n	80011a2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	08da      	lsrs	r2, r3, #3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3208      	adds	r2, #8
 8001162:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	f003 0307 	and.w	r3, r3, #7
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	220f      	movs	r2, #15
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43db      	mvns	r3, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4013      	ands	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	691a      	ldr	r2, [r3, #16]
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	f003 0307 	and.w	r3, r3, #7
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4313      	orrs	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	08da      	lsrs	r2, r3, #3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3208      	adds	r2, #8
 800119c:	69b9      	ldr	r1, [r7, #24]
 800119e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	2203      	movs	r2, #3
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f003 0203 	and.w	r2, r3, #3
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d00b      	beq.n	80011f6 <HAL_GPIO_Init+0xe6>
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d007      	beq.n	80011f6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80011ea:	2b11      	cmp	r3, #17
 80011ec:	d003      	beq.n	80011f6 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	2b12      	cmp	r3, #18
 80011f4:	d130      	bne.n	8001258 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	2203      	movs	r2, #3
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43db      	mvns	r3, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4013      	ands	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	68da      	ldr	r2, [r3, #12]
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	005b      	lsls	r3, r3, #1
 8001216:	fa02 f303 	lsl.w	r3, r2, r3
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	4313      	orrs	r3, r2
 800121e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800122c:	2201      	movs	r2, #1
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	091b      	lsrs	r3, r3, #4
 8001242:	f003 0201 	and.w	r2, r3, #1
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	2203      	movs	r2, #3
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001290:	2b00      	cmp	r3, #0
 8001292:	f000 80c0 	beq.w	8001416 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
 800129a:	4a65      	ldr	r2, [pc, #404]	; (8001430 <HAL_GPIO_Init+0x320>)
 800129c:	4b64      	ldr	r3, [pc, #400]	; (8001430 <HAL_GPIO_Init+0x320>)
 800129e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a4:	6453      	str	r3, [r2, #68]	; 0x44
 80012a6:	4b62      	ldr	r3, [pc, #392]	; (8001430 <HAL_GPIO_Init+0x320>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012b2:	4a60      	ldr	r2, [pc, #384]	; (8001434 <HAL_GPIO_Init+0x324>)
 80012b4:	69fb      	ldr	r3, [r7, #28]
 80012b6:	089b      	lsrs	r3, r3, #2
 80012b8:	3302      	adds	r3, #2
 80012ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f003 0303 	and.w	r3, r3, #3
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	220f      	movs	r2, #15
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43db      	mvns	r3, r3
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	4013      	ands	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a57      	ldr	r2, [pc, #348]	; (8001438 <HAL_GPIO_Init+0x328>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d037      	beq.n	800134e <HAL_GPIO_Init+0x23e>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a56      	ldr	r2, [pc, #344]	; (800143c <HAL_GPIO_Init+0x32c>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d031      	beq.n	800134a <HAL_GPIO_Init+0x23a>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a55      	ldr	r2, [pc, #340]	; (8001440 <HAL_GPIO_Init+0x330>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d02b      	beq.n	8001346 <HAL_GPIO_Init+0x236>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a54      	ldr	r2, [pc, #336]	; (8001444 <HAL_GPIO_Init+0x334>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d025      	beq.n	8001342 <HAL_GPIO_Init+0x232>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a53      	ldr	r2, [pc, #332]	; (8001448 <HAL_GPIO_Init+0x338>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d01f      	beq.n	800133e <HAL_GPIO_Init+0x22e>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a52      	ldr	r2, [pc, #328]	; (800144c <HAL_GPIO_Init+0x33c>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d019      	beq.n	800133a <HAL_GPIO_Init+0x22a>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a51      	ldr	r2, [pc, #324]	; (8001450 <HAL_GPIO_Init+0x340>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d013      	beq.n	8001336 <HAL_GPIO_Init+0x226>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a50      	ldr	r2, [pc, #320]	; (8001454 <HAL_GPIO_Init+0x344>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d00d      	beq.n	8001332 <HAL_GPIO_Init+0x222>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a4f      	ldr	r2, [pc, #316]	; (8001458 <HAL_GPIO_Init+0x348>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d007      	beq.n	800132e <HAL_GPIO_Init+0x21e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4e      	ldr	r2, [pc, #312]	; (800145c <HAL_GPIO_Init+0x34c>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d101      	bne.n	800132a <HAL_GPIO_Init+0x21a>
 8001326:	2309      	movs	r3, #9
 8001328:	e012      	b.n	8001350 <HAL_GPIO_Init+0x240>
 800132a:	230a      	movs	r3, #10
 800132c:	e010      	b.n	8001350 <HAL_GPIO_Init+0x240>
 800132e:	2308      	movs	r3, #8
 8001330:	e00e      	b.n	8001350 <HAL_GPIO_Init+0x240>
 8001332:	2307      	movs	r3, #7
 8001334:	e00c      	b.n	8001350 <HAL_GPIO_Init+0x240>
 8001336:	2306      	movs	r3, #6
 8001338:	e00a      	b.n	8001350 <HAL_GPIO_Init+0x240>
 800133a:	2305      	movs	r3, #5
 800133c:	e008      	b.n	8001350 <HAL_GPIO_Init+0x240>
 800133e:	2304      	movs	r3, #4
 8001340:	e006      	b.n	8001350 <HAL_GPIO_Init+0x240>
 8001342:	2303      	movs	r3, #3
 8001344:	e004      	b.n	8001350 <HAL_GPIO_Init+0x240>
 8001346:	2302      	movs	r3, #2
 8001348:	e002      	b.n	8001350 <HAL_GPIO_Init+0x240>
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <HAL_GPIO_Init+0x240>
 800134e:	2300      	movs	r3, #0
 8001350:	69fa      	ldr	r2, [r7, #28]
 8001352:	f002 0203 	and.w	r2, r2, #3
 8001356:	0092      	lsls	r2, r2, #2
 8001358:	4093      	lsls	r3, r2
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001360:	4934      	ldr	r1, [pc, #208]	; (8001434 <HAL_GPIO_Init+0x324>)
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	3302      	adds	r3, #2
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800136e:	4b3c      	ldr	r3, [pc, #240]	; (8001460 <HAL_GPIO_Init+0x350>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001392:	4a33      	ldr	r2, [pc, #204]	; (8001460 <HAL_GPIO_Init+0x350>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001398:	4b31      	ldr	r3, [pc, #196]	; (8001460 <HAL_GPIO_Init+0x350>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013bc:	4a28      	ldr	r2, [pc, #160]	; (8001460 <HAL_GPIO_Init+0x350>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013c2:	4b27      	ldr	r3, [pc, #156]	; (8001460 <HAL_GPIO_Init+0x350>)
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	4013      	ands	r3, r2
 80013d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80013de:	69ba      	ldr	r2, [r7, #24]
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013e6:	4a1e      	ldr	r2, [pc, #120]	; (8001460 <HAL_GPIO_Init+0x350>)
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013ec:	4b1c      	ldr	r3, [pc, #112]	; (8001460 <HAL_GPIO_Init+0x350>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	43db      	mvns	r3, r3
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	4013      	ands	r3, r2
 80013fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4313      	orrs	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001410:	4a13      	ldr	r2, [pc, #76]	; (8001460 <HAL_GPIO_Init+0x350>)
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3301      	adds	r3, #1
 800141a:	61fb      	str	r3, [r7, #28]
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	2b0f      	cmp	r3, #15
 8001420:	f67f ae84 	bls.w	800112c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001424:	bf00      	nop
 8001426:	3724      	adds	r7, #36	; 0x24
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40023800 	.word	0x40023800
 8001434:	40013800 	.word	0x40013800
 8001438:	40020000 	.word	0x40020000
 800143c:	40020400 	.word	0x40020400
 8001440:	40020800 	.word	0x40020800
 8001444:	40020c00 	.word	0x40020c00
 8001448:	40021000 	.word	0x40021000
 800144c:	40021400 	.word	0x40021400
 8001450:	40021800 	.word	0x40021800
 8001454:	40021c00 	.word	0x40021c00
 8001458:	40022000 	.word	0x40022000
 800145c:	40022400 	.word	0x40022400
 8001460:	40013c00 	.word	0x40013c00

08001464 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	460b      	mov	r3, r1
 800146e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691a      	ldr	r2, [r3, #16]
 8001474:	887b      	ldrh	r3, [r7, #2]
 8001476:	4013      	ands	r3, r2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d002      	beq.n	8001482 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800147c:	2301      	movs	r3, #1
 800147e:	73fb      	strb	r3, [r7, #15]
 8001480:	e001      	b.n	8001486 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001486:	7bfb      	ldrb	r3, [r7, #15]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	460b      	mov	r3, r1
 800149e:	807b      	strh	r3, [r7, #2]
 80014a0:	4613      	mov	r3, r2
 80014a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014a4:	787b      	ldrb	r3, [r7, #1]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014aa:	887a      	ldrh	r2, [r7, #2]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80014b0:	e003      	b.n	80014ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014b2:	887b      	ldrh	r3, [r7, #2]
 80014b4:	041a      	lsls	r2, r3, #16
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	619a      	str	r2, [r3, #24]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr

080014c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
 80014ce:	460b      	mov	r3, r1
 80014d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	695a      	ldr	r2, [r3, #20]
 80014d6:	887b      	ldrh	r3, [r7, #2]
 80014d8:	401a      	ands	r2, r3
 80014da:	887b      	ldrh	r3, [r7, #2]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d104      	bne.n	80014ea <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80014e0:	887b      	ldrh	r3, [r7, #2]
 80014e2:	041a      	lsls	r2, r3, #16
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80014e8:	e002      	b.n	80014f0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80014ea:	887a      	ldrh	r2, [r7, #2]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	619a      	str	r2, [r3, #24]
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]
 800150a:	4a20      	ldr	r2, [pc, #128]	; (800158c <HAL_PWREx_EnableOverDrive+0x90>)
 800150c:	4b1f      	ldr	r3, [pc, #124]	; (800158c <HAL_PWREx_EnableOverDrive+0x90>)
 800150e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001514:	6413      	str	r3, [r2, #64]	; 0x40
 8001516:	4b1d      	ldr	r3, [pc, #116]	; (800158c <HAL_PWREx_EnableOverDrive+0x90>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800151e:	603b      	str	r3, [r7, #0]
 8001520:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001522:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <HAL_PWREx_EnableOverDrive+0x94>)
 8001524:	2201      	movs	r2, #1
 8001526:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001528:	f7ff fc92 	bl	8000e50 <HAL_GetTick>
 800152c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800152e:	e009      	b.n	8001544 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001530:	f7ff fc8e 	bl	8000e50 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800153e:	d901      	bls.n	8001544 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e01f      	b.n	8001584 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001544:	4b13      	ldr	r3, [pc, #76]	; (8001594 <HAL_PWREx_EnableOverDrive+0x98>)
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001550:	d1ee      	bne.n	8001530 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001554:	2201      	movs	r2, #1
 8001556:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001558:	f7ff fc7a 	bl	8000e50 <HAL_GetTick>
 800155c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800155e:	e009      	b.n	8001574 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001560:	f7ff fc76 	bl	8000e50 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800156e:	d901      	bls.n	8001574 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e007      	b.n	8001584 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001574:	4b07      	ldr	r3, [pc, #28]	; (8001594 <HAL_PWREx_EnableOverDrive+0x98>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001580:	d1ee      	bne.n	8001560 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40023800 	.word	0x40023800
 8001590:	420e0040 	.word	0x420e0040
 8001594:	40007000 	.word	0x40007000
 8001598:	420e0044 	.word	0x420e0044

0800159c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b086      	sub	sp, #24
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e22d      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0301 	and.w	r3, r3, #1
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d075      	beq.n	80016a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ba:	4ba3      	ldr	r3, [pc, #652]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 030c 	and.w	r3, r3, #12
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	d00c      	beq.n	80015e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015c6:	4ba0      	ldr	r3, [pc, #640]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d112      	bne.n	80015f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015d2:	4b9d      	ldr	r3, [pc, #628]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015de:	d10b      	bne.n	80015f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e0:	4b99      	ldr	r3, [pc, #612]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d05b      	beq.n	80016a4 <HAL_RCC_OscConfig+0x108>
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d157      	bne.n	80016a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e208      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001600:	d106      	bne.n	8001610 <HAL_RCC_OscConfig+0x74>
 8001602:	4a91      	ldr	r2, [pc, #580]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001604:	4b90      	ldr	r3, [pc, #576]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	e01d      	b.n	800164c <HAL_RCC_OscConfig+0xb0>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001618:	d10c      	bne.n	8001634 <HAL_RCC_OscConfig+0x98>
 800161a:	4a8b      	ldr	r2, [pc, #556]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800161c:	4b8a      	ldr	r3, [pc, #552]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001624:	6013      	str	r3, [r2, #0]
 8001626:	4a88      	ldr	r2, [pc, #544]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001628:	4b87      	ldr	r3, [pc, #540]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001630:	6013      	str	r3, [r2, #0]
 8001632:	e00b      	b.n	800164c <HAL_RCC_OscConfig+0xb0>
 8001634:	4a84      	ldr	r2, [pc, #528]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001636:	4b84      	ldr	r3, [pc, #528]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	4a81      	ldr	r2, [pc, #516]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001642:	4b81      	ldr	r3, [pc, #516]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800164a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d013      	beq.n	800167c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff fbfc 	bl	8000e50 <HAL_GetTick>
 8001658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800165a:	e008      	b.n	800166e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800165c:	f7ff fbf8 	bl	8000e50 <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	2b64      	cmp	r3, #100	; 0x64
 8001668:	d901      	bls.n	800166e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800166a:	2303      	movs	r3, #3
 800166c:	e1cd      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166e:	4b76      	ldr	r3, [pc, #472]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d0f0      	beq.n	800165c <HAL_RCC_OscConfig+0xc0>
 800167a:	e014      	b.n	80016a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167c:	f7ff fbe8 	bl	8000e50 <HAL_GetTick>
 8001680:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001682:	e008      	b.n	8001696 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001684:	f7ff fbe4 	bl	8000e50 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b64      	cmp	r3, #100	; 0x64
 8001690:	d901      	bls.n	8001696 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001692:	2303      	movs	r3, #3
 8001694:	e1b9      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001696:	4b6c      	ldr	r3, [pc, #432]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1f0      	bne.n	8001684 <HAL_RCC_OscConfig+0xe8>
 80016a2:	e000      	b.n	80016a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d063      	beq.n	800177a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016b2:	4b65      	ldr	r3, [pc, #404]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d00b      	beq.n	80016d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016be:	4b62      	ldr	r3, [pc, #392]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016c6:	2b08      	cmp	r3, #8
 80016c8:	d11c      	bne.n	8001704 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ca:	4b5f      	ldr	r3, [pc, #380]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d116      	bne.n	8001704 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016d6:	4b5c      	ldr	r3, [pc, #368]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d005      	beq.n	80016ee <HAL_RCC_OscConfig+0x152>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d001      	beq.n	80016ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e18d      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ee:	4956      	ldr	r1, [pc, #344]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016f0:	4b55      	ldr	r3, [pc, #340]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	691b      	ldr	r3, [r3, #16]
 80016fc:	00db      	lsls	r3, r3, #3
 80016fe:	4313      	orrs	r3, r2
 8001700:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001702:	e03a      	b.n	800177a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d020      	beq.n	800174e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800170c:	4b4f      	ldr	r3, [pc, #316]	; (800184c <HAL_RCC_OscConfig+0x2b0>)
 800170e:	2201      	movs	r2, #1
 8001710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001712:	f7ff fb9d 	bl	8000e50 <HAL_GetTick>
 8001716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800171a:	f7ff fb99 	bl	8000e50 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e16e      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800172c:	4b46      	ldr	r3, [pc, #280]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0f0      	beq.n	800171a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001738:	4943      	ldr	r1, [pc, #268]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800173a:	4b43      	ldr	r3, [pc, #268]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	691b      	ldr	r3, [r3, #16]
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4313      	orrs	r3, r2
 800174a:	600b      	str	r3, [r1, #0]
 800174c:	e015      	b.n	800177a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800174e:	4b3f      	ldr	r3, [pc, #252]	; (800184c <HAL_RCC_OscConfig+0x2b0>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001754:	f7ff fb7c 	bl	8000e50 <HAL_GetTick>
 8001758:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800175c:	f7ff fb78 	bl	8000e50 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e14d      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800176e:	4b36      	ldr	r3, [pc, #216]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0308 	and.w	r3, r3, #8
 8001782:	2b00      	cmp	r3, #0
 8001784:	d030      	beq.n	80017e8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	695b      	ldr	r3, [r3, #20]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d016      	beq.n	80017bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800178e:	4b30      	ldr	r3, [pc, #192]	; (8001850 <HAL_RCC_OscConfig+0x2b4>)
 8001790:	2201      	movs	r2, #1
 8001792:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001794:	f7ff fb5c 	bl	8000e50 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800179c:	f7ff fb58 	bl	8000e50 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e12d      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ae:	4b26      	ldr	r3, [pc, #152]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80017b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d0f0      	beq.n	800179c <HAL_RCC_OscConfig+0x200>
 80017ba:	e015      	b.n	80017e8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017bc:	4b24      	ldr	r3, [pc, #144]	; (8001850 <HAL_RCC_OscConfig+0x2b4>)
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb45 	bl	8000e50 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017c8:	e008      	b.n	80017dc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ca:	f7ff fb41 	bl	8000e50 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d901      	bls.n	80017dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80017d8:	2303      	movs	r3, #3
 80017da:	e116      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017dc:	4b1a      	ldr	r3, [pc, #104]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80017de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1f0      	bne.n	80017ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	f000 80a0 	beq.w	8001936 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017f6:	2300      	movs	r3, #0
 80017f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d10f      	bne.n	8001826 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4a0f      	ldr	r2, [pc, #60]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800180c:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 800180e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001810:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001814:	6413      	str	r3, [r2, #64]	; 0x40
 8001816:	4b0c      	ldr	r3, [pc, #48]	; (8001848 <HAL_RCC_OscConfig+0x2ac>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001822:	2301      	movs	r3, #1
 8001824:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <HAL_RCC_OscConfig+0x2b8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182e:	2b00      	cmp	r3, #0
 8001830:	d121      	bne.n	8001876 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001832:	4a08      	ldr	r2, [pc, #32]	; (8001854 <HAL_RCC_OscConfig+0x2b8>)
 8001834:	4b07      	ldr	r3, [pc, #28]	; (8001854 <HAL_RCC_OscConfig+0x2b8>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800183c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800183e:	f7ff fb07 	bl	8000e50 <HAL_GetTick>
 8001842:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001844:	e011      	b.n	800186a <HAL_RCC_OscConfig+0x2ce>
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	42470000 	.word	0x42470000
 8001850:	42470e80 	.word	0x42470e80
 8001854:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001858:	f7ff fafa 	bl	8000e50 <HAL_GetTick>
 800185c:	4602      	mov	r2, r0
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	2b02      	cmp	r3, #2
 8001864:	d901      	bls.n	800186a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001866:	2303      	movs	r3, #3
 8001868:	e0cf      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800186a:	4b6a      	ldr	r3, [pc, #424]	; (8001a14 <HAL_RCC_OscConfig+0x478>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001872:	2b00      	cmp	r3, #0
 8001874:	d0f0      	beq.n	8001858 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d106      	bne.n	800188c <HAL_RCC_OscConfig+0x2f0>
 800187e:	4a66      	ldr	r2, [pc, #408]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001880:	4b65      	ldr	r3, [pc, #404]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001882:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6713      	str	r3, [r2, #112]	; 0x70
 800188a:	e01c      	b.n	80018c6 <HAL_RCC_OscConfig+0x32a>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	2b05      	cmp	r3, #5
 8001892:	d10c      	bne.n	80018ae <HAL_RCC_OscConfig+0x312>
 8001894:	4a60      	ldr	r2, [pc, #384]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001896:	4b60      	ldr	r3, [pc, #384]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001898:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800189a:	f043 0304 	orr.w	r3, r3, #4
 800189e:	6713      	str	r3, [r2, #112]	; 0x70
 80018a0:	4a5d      	ldr	r2, [pc, #372]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018a2:	4b5d      	ldr	r3, [pc, #372]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a6:	f043 0301 	orr.w	r3, r3, #1
 80018aa:	6713      	str	r3, [r2, #112]	; 0x70
 80018ac:	e00b      	b.n	80018c6 <HAL_RCC_OscConfig+0x32a>
 80018ae:	4a5a      	ldr	r2, [pc, #360]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018b0:	4b59      	ldr	r3, [pc, #356]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b4:	f023 0301 	bic.w	r3, r3, #1
 80018b8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ba:	4a57      	ldr	r2, [pc, #348]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018bc:	4b56      	ldr	r3, [pc, #344]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018c0:	f023 0304 	bic.w	r3, r3, #4
 80018c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d015      	beq.n	80018fa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018ce:	f7ff fabf 	bl	8000e50 <HAL_GetTick>
 80018d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d4:	e00a      	b.n	80018ec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018d6:	f7ff fabb 	bl	8000e50 <HAL_GetTick>
 80018da:	4602      	mov	r2, r0
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80018e4:	4293      	cmp	r3, r2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e08e      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ec:	4b4a      	ldr	r3, [pc, #296]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80018ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018f0:	f003 0302 	and.w	r3, r3, #2
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0ee      	beq.n	80018d6 <HAL_RCC_OscConfig+0x33a>
 80018f8:	e014      	b.n	8001924 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018fa:	f7ff faa9 	bl	8000e50 <HAL_GetTick>
 80018fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001900:	e00a      	b.n	8001918 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001902:	f7ff faa5 	bl	8000e50 <HAL_GetTick>
 8001906:	4602      	mov	r2, r0
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	1ad3      	subs	r3, r2, r3
 800190c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001910:	4293      	cmp	r3, r2
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e078      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001918:	4b3f      	ldr	r3, [pc, #252]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 800191a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1ee      	bne.n	8001902 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001924:	7dfb      	ldrb	r3, [r7, #23]
 8001926:	2b01      	cmp	r3, #1
 8001928:	d105      	bne.n	8001936 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800192a:	4a3b      	ldr	r2, [pc, #236]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 800192c:	4b3a      	ldr	r3, [pc, #232]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 800192e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001930:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001934:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d064      	beq.n	8001a08 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800193e:	4b36      	ldr	r3, [pc, #216]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
 8001946:	2b08      	cmp	r3, #8
 8001948:	d05c      	beq.n	8001a04 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	2b02      	cmp	r3, #2
 8001950:	d141      	bne.n	80019d6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001952:	4b32      	ldr	r3, [pc, #200]	; (8001a1c <HAL_RCC_OscConfig+0x480>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001958:	f7ff fa7a 	bl	8000e50 <HAL_GetTick>
 800195c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800195e:	e008      	b.n	8001972 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001960:	f7ff fa76 	bl	8000e50 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	2b02      	cmp	r3, #2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e04b      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001972:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1f0      	bne.n	8001960 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800197e:	4926      	ldr	r1, [pc, #152]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	69da      	ldr	r2, [r3, #28]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a1b      	ldr	r3, [r3, #32]
 8001988:	431a      	orrs	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	019b      	lsls	r3, r3, #6
 8001990:	431a      	orrs	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001996:	085b      	lsrs	r3, r3, #1
 8001998:	3b01      	subs	r3, #1
 800199a:	041b      	lsls	r3, r3, #16
 800199c:	431a      	orrs	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019a2:	061b      	lsls	r3, r3, #24
 80019a4:	4313      	orrs	r3, r2
 80019a6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019a8:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <HAL_RCC_OscConfig+0x480>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ae:	f7ff fa4f 	bl	8000e50 <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b4:	e008      	b.n	80019c8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b6:	f7ff fa4b 	bl	8000e50 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b02      	cmp	r3, #2
 80019c2:	d901      	bls.n	80019c8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80019c4:	2303      	movs	r3, #3
 80019c6:	e020      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019c8:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d0f0      	beq.n	80019b6 <HAL_RCC_OscConfig+0x41a>
 80019d4:	e018      	b.n	8001a08 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d6:	4b11      	ldr	r3, [pc, #68]	; (8001a1c <HAL_RCC_OscConfig+0x480>)
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019dc:	f7ff fa38 	bl	8000e50 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019e4:	f7ff fa34 	bl	8000e50 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e009      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <HAL_RCC_OscConfig+0x47c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1f0      	bne.n	80019e4 <HAL_RCC_OscConfig+0x448>
 8001a02:	e001      	b.n	8001a08 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e000      	b.n	8001a0a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3718      	adds	r7, #24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40007000 	.word	0x40007000
 8001a18:	40023800 	.word	0x40023800
 8001a1c:	42470060 	.word	0x42470060

08001a20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d101      	bne.n	8001a34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0ca      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a34:	4b67      	ldr	r3, [pc, #412]	; (8001bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 020f 	and.w	r2, r3, #15
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d20c      	bcs.n	8001a5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a42:	4b64      	ldr	r3, [pc, #400]	; (8001bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8001a44:	683a      	ldr	r2, [r7, #0]
 8001a46:	b2d2      	uxtb	r2, r2
 8001a48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a4a:	4b62      	ldr	r3, [pc, #392]	; (8001bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 020f 	and.w	r2, r3, #15
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d001      	beq.n	8001a5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	e0b6      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d020      	beq.n	8001aaa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d005      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a74:	4a58      	ldr	r2, [pc, #352]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a76:	4b58      	ldr	r3, [pc, #352]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0308 	and.w	r3, r3, #8
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d005      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a8c:	4a52      	ldr	r2, [pc, #328]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a8e:	4b52      	ldr	r3, [pc, #328]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a98:	494f      	ldr	r1, [pc, #316]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a9a:	4b4f      	ldr	r3, [pc, #316]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0301 	and.w	r3, r3, #1
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d044      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d107      	bne.n	8001ace <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001abe:	4b46      	ldr	r3, [pc, #280]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d119      	bne.n	8001afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e07d      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d003      	beq.n	8001ade <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ada:	2b03      	cmp	r3, #3
 8001adc:	d107      	bne.n	8001aee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ade:	4b3e      	ldr	r3, [pc, #248]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d109      	bne.n	8001afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e06d      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aee:	4b3a      	ldr	r3, [pc, #232]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e065      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001afe:	4936      	ldr	r1, [pc, #216]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b00:	4b35      	ldr	r3, [pc, #212]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f023 0203 	bic.w	r2, r3, #3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b10:	f7ff f99e 	bl	8000e50 <HAL_GetTick>
 8001b14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	e00a      	b.n	8001b2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b18:	f7ff f99a 	bl	8000e50 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e04d      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b2e:	4b2a      	ldr	r3, [pc, #168]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f003 020c 	and.w	r2, r3, #12
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d1eb      	bne.n	8001b18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b40:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 020f 	and.w	r2, r3, #15
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d90c      	bls.n	8001b68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b4e:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b56:	4b1f      	ldr	r3, [pc, #124]	; (8001bd4 <HAL_RCC_ClockConfig+0x1b4>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 020f 	and.w	r2, r3, #15
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d001      	beq.n	8001b68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e030      	b.n	8001bca <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d008      	beq.n	8001b86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b74:	4918      	ldr	r1, [pc, #96]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0308 	and.w	r3, r3, #8
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d009      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b92:	4911      	ldr	r1, [pc, #68]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b94:	4b10      	ldr	r3, [pc, #64]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ba6:	f000 f81d 	bl	8001be4 <HAL_RCC_GetSysClockFreq>
 8001baa:	4601      	mov	r1, r0
 8001bac:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <HAL_RCC_ClockConfig+0x1b8>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	091b      	lsrs	r3, r3, #4
 8001bb2:	f003 030f 	and.w	r3, r3, #15
 8001bb6:	4a09      	ldr	r2, [pc, #36]	; (8001bdc <HAL_RCC_ClockConfig+0x1bc>)
 8001bb8:	5cd3      	ldrb	r3, [r2, r3]
 8001bba:	fa21 f303 	lsr.w	r3, r1, r3
 8001bbe:	4a08      	ldr	r2, [pc, #32]	; (8001be0 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f7ff f900 	bl	8000dc8 <HAL_InitTick>

  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40023c00 	.word	0x40023c00
 8001bd8:	40023800 	.word	0x40023800
 8001bdc:	08008f5c 	.word	0x08008f5c
 8001be0:	2000003c 	.word	0x2000003c

08001be4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001be8:	b087      	sub	sp, #28
 8001bea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001bec:	2200      	movs	r2, #0
 8001bee:	60fa      	str	r2, [r7, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	617a      	str	r2, [r7, #20]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bfc:	4a51      	ldr	r2, [pc, #324]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001bfe:	6892      	ldr	r2, [r2, #8]
 8001c00:	f002 020c 	and.w	r2, r2, #12
 8001c04:	2a04      	cmp	r2, #4
 8001c06:	d007      	beq.n	8001c18 <HAL_RCC_GetSysClockFreq+0x34>
 8001c08:	2a08      	cmp	r2, #8
 8001c0a:	d008      	beq.n	8001c1e <HAL_RCC_GetSysClockFreq+0x3a>
 8001c0c:	2a00      	cmp	r2, #0
 8001c0e:	f040 8090 	bne.w	8001d32 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c12:	4b4d      	ldr	r3, [pc, #308]	; (8001d48 <HAL_RCC_GetSysClockFreq+0x164>)
 8001c14:	613b      	str	r3, [r7, #16]
       break;
 8001c16:	e08f      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c18:	4b4c      	ldr	r3, [pc, #304]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x168>)
 8001c1a:	613b      	str	r3, [r7, #16]
      break;
 8001c1c:	e08c      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c1e:	4a49      	ldr	r2, [pc, #292]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c20:	6852      	ldr	r2, [r2, #4]
 8001c22:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001c26:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c28:	4a46      	ldr	r2, [pc, #280]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c2a:	6852      	ldr	r2, [r2, #4]
 8001c2c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001c30:	2a00      	cmp	r2, #0
 8001c32:	d023      	beq.n	8001c7c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c34:	4b43      	ldr	r3, [pc, #268]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	099b      	lsrs	r3, r3, #6
 8001c3a:	f04f 0400 	mov.w	r4, #0
 8001c3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	ea03 0301 	and.w	r3, r3, r1
 8001c4a:	ea04 0402 	and.w	r4, r4, r2
 8001c4e:	4a3f      	ldr	r2, [pc, #252]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x168>)
 8001c50:	fb02 f104 	mul.w	r1, r2, r4
 8001c54:	2200      	movs	r2, #0
 8001c56:	fb02 f203 	mul.w	r2, r2, r3
 8001c5a:	440a      	add	r2, r1
 8001c5c:	493b      	ldr	r1, [pc, #236]	; (8001d4c <HAL_RCC_GetSysClockFreq+0x168>)
 8001c5e:	fba3 0101 	umull	r0, r1, r3, r1
 8001c62:	1853      	adds	r3, r2, r1
 8001c64:	4619      	mov	r1, r3
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	f04f 0400 	mov.w	r4, #0
 8001c6c:	461a      	mov	r2, r3
 8001c6e:	4623      	mov	r3, r4
 8001c70:	f7fe ff00 	bl	8000a74 <__aeabi_uldivmod>
 8001c74:	4603      	mov	r3, r0
 8001c76:	460c      	mov	r4, r1
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	e04c      	b.n	8001d16 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c7c:	4a31      	ldr	r2, [pc, #196]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001c7e:	6852      	ldr	r2, [r2, #4]
 8001c80:	0992      	lsrs	r2, r2, #6
 8001c82:	4611      	mov	r1, r2
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	f240 15ff 	movw	r5, #511	; 0x1ff
 8001c8c:	f04f 0600 	mov.w	r6, #0
 8001c90:	ea05 0501 	and.w	r5, r5, r1
 8001c94:	ea06 0602 	and.w	r6, r6, r2
 8001c98:	4629      	mov	r1, r5
 8001c9a:	4632      	mov	r2, r6
 8001c9c:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8001ca0:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8001ca4:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8001ca8:	4651      	mov	r1, sl
 8001caa:	465a      	mov	r2, fp
 8001cac:	46aa      	mov	sl, r5
 8001cae:	46b3      	mov	fp, r6
 8001cb0:	4655      	mov	r5, sl
 8001cb2:	465e      	mov	r6, fp
 8001cb4:	1b4d      	subs	r5, r1, r5
 8001cb6:	eb62 0606 	sbc.w	r6, r2, r6
 8001cba:	4629      	mov	r1, r5
 8001cbc:	4632      	mov	r2, r6
 8001cbe:	0194      	lsls	r4, r2, #6
 8001cc0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001cc4:	018b      	lsls	r3, r1, #6
 8001cc6:	1a5b      	subs	r3, r3, r1
 8001cc8:	eb64 0402 	sbc.w	r4, r4, r2
 8001ccc:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001cd0:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001cd4:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001cd8:	4643      	mov	r3, r8
 8001cda:	464c      	mov	r4, r9
 8001cdc:	4655      	mov	r5, sl
 8001cde:	465e      	mov	r6, fp
 8001ce0:	18ed      	adds	r5, r5, r3
 8001ce2:	eb46 0604 	adc.w	r6, r6, r4
 8001ce6:	462b      	mov	r3, r5
 8001ce8:	4634      	mov	r4, r6
 8001cea:	02a2      	lsls	r2, r4, #10
 8001cec:	607a      	str	r2, [r7, #4]
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001cf4:	607a      	str	r2, [r7, #4]
 8001cf6:	029b      	lsls	r3, r3, #10
 8001cf8:	603b      	str	r3, [r7, #0]
 8001cfa:	e897 0018 	ldmia.w	r7, {r3, r4}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	4621      	mov	r1, r4
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	f04f 0400 	mov.w	r4, #0
 8001d08:	461a      	mov	r2, r3
 8001d0a:	4623      	mov	r3, r4
 8001d0c:	f7fe feb2 	bl	8000a74 <__aeabi_uldivmod>
 8001d10:	4603      	mov	r3, r0
 8001d12:	460c      	mov	r4, r1
 8001d14:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d16:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <HAL_RCC_GetSysClockFreq+0x160>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	0c1b      	lsrs	r3, r3, #16
 8001d1c:	f003 0303 	and.w	r3, r3, #3
 8001d20:	3301      	adds	r3, #1
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001d26:	697a      	ldr	r2, [r7, #20]
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2e:	613b      	str	r3, [r7, #16]
      break;
 8001d30:	e002      	b.n	8001d38 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <HAL_RCC_GetSysClockFreq+0x164>)
 8001d34:	613b      	str	r3, [r7, #16]
      break;
 8001d36:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d38:	693b      	ldr	r3, [r7, #16]
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	371c      	adds	r7, #28
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d44:	40023800 	.word	0x40023800
 8001d48:	00f42400 	.word	0x00f42400
 8001d4c:	017d7840 	.word	0x017d7840

08001d50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d54:	4b03      	ldr	r3, [pc, #12]	; (8001d64 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d56:	681b      	ldr	r3, [r3, #0]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	2000003c 	.word	0x2000003c

08001d68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d6c:	f7ff fff0 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d70:	4601      	mov	r1, r0
 8001d72:	4b05      	ldr	r3, [pc, #20]	; (8001d88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	0a9b      	lsrs	r3, r3, #10
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	4a03      	ldr	r2, [pc, #12]	; (8001d8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d7e:	5cd3      	ldrb	r3, [r2, r3]
 8001d80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	08008f6c 	.word	0x08008f6c

08001d90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d94:	f7ff ffdc 	bl	8001d50 <HAL_RCC_GetHCLKFreq>
 8001d98:	4601      	mov	r1, r0
 8001d9a:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	0b5b      	lsrs	r3, r3, #13
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	4a03      	ldr	r2, [pc, #12]	; (8001db4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001da6:	5cd3      	ldrb	r3, [r2, r3]
 8001da8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40023800 	.word	0x40023800
 8001db4:	08008f6c 	.word	0x08008f6c

08001db8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e055      	b.n	8001e76 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d106      	bne.n	8001dea <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	f004 fb99 	bl	800651c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2202      	movs	r2, #2
 8001dee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	6812      	ldr	r2, [r2, #0]
 8001dfa:	6812      	ldr	r2, [r2, #0]
 8001dfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e00:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6851      	ldr	r1, [r2, #4]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6892      	ldr	r2, [r2, #8]
 8001e0e:	4311      	orrs	r1, r2
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	68d2      	ldr	r2, [r2, #12]
 8001e14:	4311      	orrs	r1, r2
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6912      	ldr	r2, [r2, #16]
 8001e1a:	4311      	orrs	r1, r2
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	6952      	ldr	r2, [r2, #20]
 8001e20:	4311      	orrs	r1, r2
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	6992      	ldr	r2, [r2, #24]
 8001e26:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001e2a:	4311      	orrs	r1, r2
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	69d2      	ldr	r2, [r2, #28]
 8001e30:	4311      	orrs	r1, r2
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	6a12      	ldr	r2, [r2, #32]
 8001e36:	4311      	orrs	r1, r2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	687a      	ldr	r2, [r7, #4]
 8001e46:	6992      	ldr	r2, [r2, #24]
 8001e48:	0c12      	lsrs	r2, r2, #16
 8001e4a:	f002 0104 	and.w	r1, r2, #4
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e52:	430a      	orrs	r2, r1
 8001e54:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	69d2      	ldr	r2, [r2, #28]
 8001e60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e64:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3708      	adds	r7, #8
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b088      	sub	sp, #32
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	60f8      	str	r0, [r7, #12]
 8001e86:	60b9      	str	r1, [r7, #8]
 8001e88:	603b      	str	r3, [r7, #0]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d101      	bne.n	8001ea0 <HAL_SPI_Transmit+0x22>
 8001e9c:	2302      	movs	r3, #2
 8001e9e:	e11c      	b.n	80020da <HAL_SPI_Transmit+0x25c>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ea8:	f7fe ffd2 	bl	8000e50 <HAL_GetTick>
 8001eac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001eae:	88fb      	ldrh	r3, [r7, #6]
 8001eb0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d002      	beq.n	8001ec4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001ec2:	e101      	b.n	80020c8 <HAL_SPI_Transmit+0x24a>
  }

  if ((pData == NULL) || (Size == 0U))
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d002      	beq.n	8001ed0 <HAL_SPI_Transmit+0x52>
 8001eca:	88fb      	ldrh	r3, [r7, #6]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d102      	bne.n	8001ed6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001ed4:	e0f8      	b.n	80020c8 <HAL_SPI_Transmit+0x24a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2203      	movs	r2, #3
 8001eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	68ba      	ldr	r2, [r7, #8]
 8001ee8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	88fa      	ldrh	r2, [r7, #6]
 8001eee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	88fa      	ldrh	r2, [r7, #6]
 8001ef4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2200      	movs	r2, #0
 8001f00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2200      	movs	r2, #0
 8001f06:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2200      	movs	r2, #0
 8001f12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f1c:	d107      	bne.n	8001f2e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	6812      	ldr	r2, [r2, #0]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f2c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f38:	2b40      	cmp	r3, #64	; 0x40
 8001f3a:	d007      	beq.n	8001f4c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	6812      	ldr	r2, [r2, #0]
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f4a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f54:	d14b      	bne.n	8001fee <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d002      	beq.n	8001f64 <HAL_SPI_Transmit+0xe6>
 8001f5e:	8afb      	ldrh	r3, [r7, #22]
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d13e      	bne.n	8001fe2 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f6c:	8812      	ldrh	r2, [r2, #0]
 8001f6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f74:	1c9a      	adds	r2, r3, #2
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	3b01      	subs	r3, #1
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001f88:	e02b      	b.n	8001fe2 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d112      	bne.n	8001fbe <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fa0:	8812      	ldrh	r2, [r2, #0]
 8001fa2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	1c9a      	adds	r2, r3, #2
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	86da      	strh	r2, [r3, #54]	; 0x36
 8001fbc:	e011      	b.n	8001fe2 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001fbe:	f7fe ff47 	bl	8000e50 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	1ad2      	subs	r2, r2, r3
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d303      	bcc.n	8001fd6 <HAL_SPI_Transmit+0x158>
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d102      	bne.n	8001fdc <HAL_SPI_Transmit+0x15e>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d102      	bne.n	8001fe2 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001fe0:	e072      	b.n	80020c8 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d1ce      	bne.n	8001f8a <HAL_SPI_Transmit+0x10c>
 8001fec:	e04c      	b.n	8002088 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d002      	beq.n	8001ffc <HAL_SPI_Transmit+0x17e>
 8001ff6:	8afb      	ldrh	r3, [r7, #22]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d140      	bne.n	800207e <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	330c      	adds	r3, #12
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002006:	7812      	ldrb	r2, [r2, #0]
 8002008:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	1c5a      	adds	r2, r3, #1
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002018:	b29b      	uxth	r3, r3
 800201a:	3b01      	subs	r3, #1
 800201c:	b29a      	uxth	r2, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002022:	e02c      	b.n	800207e <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	2b02      	cmp	r3, #2
 8002030:	d113      	bne.n	800205a <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	330c      	adds	r3, #12
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800203c:	7812      	ldrb	r2, [r2, #0]
 800203e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002044:	1c5a      	adds	r2, r3, #1
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800204e:	b29b      	uxth	r3, r3
 8002050:	3b01      	subs	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	86da      	strh	r2, [r3, #54]	; 0x36
 8002058:	e011      	b.n	800207e <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800205a:	f7fe fef9 	bl	8000e50 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	1ad2      	subs	r2, r2, r3
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	429a      	cmp	r2, r3
 8002068:	d303      	bcc.n	8002072 <HAL_SPI_Transmit+0x1f4>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002070:	d102      	bne.n	8002078 <HAL_SPI_Transmit+0x1fa>
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d102      	bne.n	800207e <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800207c:	e024      	b.n	80020c8 <HAL_SPI_Transmit+0x24a>
    while (hspi->TxXferCount > 0U)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002082:	b29b      	uxth	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1cd      	bne.n	8002024 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002088:	69ba      	ldr	r2, [r7, #24]
 800208a:	6839      	ldr	r1, [r7, #0]
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	f000 fa32 	bl	80024f6 <SPI_EndRxTxTransaction>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	2220      	movs	r2, #32
 800209c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10a      	bne.n	80020bc <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d001      	beq.n	80020c8 <HAL_SPI_Transmit+0x24a>
  {
    errorcode = HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80020d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3720      	adds	r7, #32
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b08c      	sub	sp, #48	; 0x30
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
 80020ee:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80020f0:	2301      	movs	r3, #1
 80020f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <HAL_SPI_TransmitReceive+0x26>
 8002104:	2302      	movs	r3, #2
 8002106:	e188      	b.n	800241a <HAL_SPI_TransmitReceive+0x338>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002110:	f7fe fe9e 	bl	8000e50 <HAL_GetTick>
 8002114:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800211c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002126:	887b      	ldrh	r3, [r7, #2]
 8002128:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800212a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800212e:	2b01      	cmp	r3, #1
 8002130:	d00f      	beq.n	8002152 <HAL_SPI_TransmitReceive+0x70>
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002138:	d107      	bne.n	800214a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d103      	bne.n	800214a <HAL_SPI_TransmitReceive+0x68>
 8002142:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002146:	2b04      	cmp	r3, #4
 8002148:	d003      	beq.n	8002152 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800214a:	2302      	movs	r3, #2
 800214c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002150:	e159      	b.n	8002406 <HAL_SPI_TransmitReceive+0x324>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d005      	beq.n	8002164 <HAL_SPI_TransmitReceive+0x82>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d002      	beq.n	8002164 <HAL_SPI_TransmitReceive+0x82>
 800215e:	887b      	ldrh	r3, [r7, #2]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d103      	bne.n	800216c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800216a:	e14c      	b.n	8002406 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b04      	cmp	r3, #4
 8002176:	d003      	beq.n	8002180 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2205      	movs	r2, #5
 800217c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	687a      	ldr	r2, [r7, #4]
 800218a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	887a      	ldrh	r2, [r7, #2]
 8002190:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	887a      	ldrh	r2, [r7, #2]
 8002196:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	887a      	ldrh	r2, [r7, #2]
 80021a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	887a      	ldrh	r2, [r7, #2]
 80021a8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2200      	movs	r2, #0
 80021ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021c0:	2b40      	cmp	r3, #64	; 0x40
 80021c2:	d007      	beq.n	80021d4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	6812      	ldr	r2, [r2, #0]
 80021cc:	6812      	ldr	r2, [r2, #0]
 80021ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021dc:	d178      	bne.n	80022d0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d002      	beq.n	80021ec <HAL_SPI_TransmitReceive+0x10a>
 80021e6:	8b7b      	ldrh	r3, [r7, #26]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d166      	bne.n	80022ba <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80021f4:	8812      	ldrh	r2, [r2, #0]
 80021f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fc:	1c9a      	adds	r2, r3, #2
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002206:	b29b      	uxth	r3, r3
 8002208:	3b01      	subs	r3, #1
 800220a:	b29a      	uxth	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002210:	e053      	b.n	80022ba <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b02      	cmp	r3, #2
 800221e:	d11b      	bne.n	8002258 <HAL_SPI_TransmitReceive+0x176>
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002224:	b29b      	uxth	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d016      	beq.n	8002258 <HAL_SPI_TransmitReceive+0x176>
 800222a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800222c:	2b01      	cmp	r3, #1
 800222e:	d113      	bne.n	8002258 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002238:	8812      	ldrh	r2, [r2, #0]
 800223a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002240:	1c9a      	adds	r2, r3, #2
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800224a:	b29b      	uxth	r3, r3
 800224c:	3b01      	subs	r3, #1
 800224e:	b29a      	uxth	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002254:	2300      	movs	r3, #0
 8002256:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b01      	cmp	r3, #1
 8002264:	d119      	bne.n	800229a <HAL_SPI_TransmitReceive+0x1b8>
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800226a:	b29b      	uxth	r3, r3
 800226c:	2b00      	cmp	r3, #0
 800226e:	d014      	beq.n	800229a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002274:	68fa      	ldr	r2, [r7, #12]
 8002276:	6812      	ldr	r2, [r2, #0]
 8002278:	68d2      	ldr	r2, [r2, #12]
 800227a:	b292      	uxth	r2, r2
 800227c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002282:	1c9a      	adds	r2, r3, #2
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800228c:	b29b      	uxth	r3, r3
 800228e:	3b01      	subs	r3, #1
 8002290:	b29a      	uxth	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002296:	2301      	movs	r3, #1
 8002298:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800229a:	f7fe fdd9 	bl	8000e50 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a2:	1ad2      	subs	r2, r2, r3
 80022a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d307      	bcc.n	80022ba <HAL_SPI_TransmitReceive+0x1d8>
 80022aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b0:	d003      	beq.n	80022ba <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80022b8:	e0a5      	b.n	8002406 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022be:	b29b      	uxth	r3, r3
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d1a6      	bne.n	8002212 <HAL_SPI_TransmitReceive+0x130>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1a1      	bne.n	8002212 <HAL_SPI_TransmitReceive+0x130>
 80022ce:	e07c      	b.n	80023ca <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d002      	beq.n	80022de <HAL_SPI_TransmitReceive+0x1fc>
 80022d8:	8b7b      	ldrh	r3, [r7, #26]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d16b      	bne.n	80023b6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	330c      	adds	r3, #12
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80022e8:	7812      	ldrb	r2, [r2, #0]
 80022ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f0:	1c5a      	adds	r2, r3, #1
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	3b01      	subs	r3, #1
 80022fe:	b29a      	uxth	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002304:	e057      	b.n	80023b6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0302 	and.w	r3, r3, #2
 8002310:	2b02      	cmp	r3, #2
 8002312:	d11c      	bne.n	800234e <HAL_SPI_TransmitReceive+0x26c>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002318:	b29b      	uxth	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d017      	beq.n	800234e <HAL_SPI_TransmitReceive+0x26c>
 800231e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002320:	2b01      	cmp	r3, #1
 8002322:	d114      	bne.n	800234e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	330c      	adds	r3, #12
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800232e:	7812      	ldrb	r2, [r2, #0]
 8002330:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	1c5a      	adds	r2, r3, #1
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002340:	b29b      	uxth	r3, r3
 8002342:	3b01      	subs	r3, #1
 8002344:	b29a      	uxth	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800234a:	2300      	movs	r3, #0
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 0301 	and.w	r3, r3, #1
 8002358:	2b01      	cmp	r3, #1
 800235a:	d119      	bne.n	8002390 <HAL_SPI_TransmitReceive+0x2ae>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002360:	b29b      	uxth	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d014      	beq.n	8002390 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236a:	68fa      	ldr	r2, [r7, #12]
 800236c:	6812      	ldr	r2, [r2, #0]
 800236e:	68d2      	ldr	r2, [r2, #12]
 8002370:	b2d2      	uxtb	r2, r2
 8002372:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002382:	b29b      	uxth	r3, r3
 8002384:	3b01      	subs	r3, #1
 8002386:	b29a      	uxth	r2, r3
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800238c:	2301      	movs	r3, #1
 800238e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002390:	f7fe fd5e 	bl	8000e50 <HAL_GetTick>
 8002394:	4602      	mov	r2, r0
 8002396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002398:	1ad2      	subs	r2, r2, r3
 800239a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800239c:	429a      	cmp	r2, r3
 800239e:	d303      	bcc.n	80023a8 <HAL_SPI_TransmitReceive+0x2c6>
 80023a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a6:	d102      	bne.n	80023ae <HAL_SPI_TransmitReceive+0x2cc>
 80023a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d103      	bne.n	80023b6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80023b4:	e027      	b.n	8002406 <HAL_SPI_TransmitReceive+0x324>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d1a2      	bne.n	8002306 <HAL_SPI_TransmitReceive+0x224>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d19d      	bne.n	8002306 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 f891 	bl	80024f6 <SPI_EndRxTxTransaction>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d006      	beq.n	80023e8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2220      	movs	r2, #32
 80023e4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80023e6:	e00e      	b.n	8002406 <HAL_SPI_TransmitReceive+0x324>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10a      	bne.n	8002406 <HAL_SPI_TransmitReceive+0x324>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	697b      	ldr	r3, [r7, #20]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002416:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800241a:	4618      	mov	r0, r3
 800241c:	3730      	adds	r7, #48	; 0x30
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002422:	b580      	push	{r7, lr}
 8002424:	b084      	sub	sp, #16
 8002426:	af00      	add	r7, sp, #0
 8002428:	60f8      	str	r0, [r7, #12]
 800242a:	60b9      	str	r1, [r7, #8]
 800242c:	603b      	str	r3, [r7, #0]
 800242e:	4613      	mov	r3, r2
 8002430:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002432:	e04c      	b.n	80024ce <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800243a:	d048      	beq.n	80024ce <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800243c:	f7fe fd08 	bl	8000e50 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	1ad2      	subs	r2, r2, r3
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d202      	bcs.n	8002452 <SPI_WaitFlagStateUntilTimeout+0x30>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d13d      	bne.n	80024ce <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	6852      	ldr	r2, [r2, #4]
 800245c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002460:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800246a:	d111      	bne.n	8002490 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002474:	d004      	beq.n	8002480 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800247e:	d107      	bne.n	8002490 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800248e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002498:	d10f      	bne.n	80024ba <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	6812      	ldr	r2, [r2, #0]
 80024a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	6812      	ldr	r2, [r2, #0]
 80024b2:	6812      	ldr	r2, [r2, #0]
 80024b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e00f      	b.n	80024ee <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689a      	ldr	r2, [r3, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	401a      	ands	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	429a      	cmp	r2, r3
 80024dc:	bf0c      	ite	eq
 80024de:	2301      	moveq	r3, #1
 80024e0:	2300      	movne	r3, #0
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	461a      	mov	r2, r3
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d1a3      	bne.n	8002434 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80024ec:	2300      	movs	r3, #0
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b086      	sub	sp, #24
 80024fa:	af02      	add	r7, sp, #8
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	60b9      	str	r1, [r7, #8]
 8002500:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	2200      	movs	r2, #0
 800250a:	2180      	movs	r1, #128	; 0x80
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f7ff ff88 	bl	8002422 <SPI_WaitFlagStateUntilTimeout>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d007      	beq.n	8002528 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251c:	f043 0220 	orr.w	r2, r3, #32
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e000      	b.n	800252a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2b00      	cmp	r3, #0
 800253e:	d101      	bne.n	8002544 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e01d      	b.n	8002580 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b00      	cmp	r3, #0
 800254e:	d106      	bne.n	800255e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f004 fbc3 	bl	8006ce4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2202      	movs	r2, #2
 8002562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	3304      	adds	r3, #4
 800256e:	4619      	mov	r1, r3
 8002570:	4610      	mov	r0, r2
 8002572:	f000 fc19 	bl	8002da8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	68d2      	ldr	r2, [r2, #12]
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 0307 	and.w	r3, r3, #7
 80025aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2b06      	cmp	r3, #6
 80025b0:	d007      	beq.n	80025c2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6812      	ldr	r2, [r2, #0]
 80025ba:	6812      	ldr	r2, [r2, #0]
 80025bc:	f042 0201 	orr.w	r2, r2, #1
 80025c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e01d      	b.n	800261e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d106      	bne.n	80025fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 f815 	bl	8002626 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3304      	adds	r3, #4
 800260c:	4619      	mov	r1, r3
 800260e:	4610      	mov	r0, r2
 8002610:	f000 fbca 	bl	8002da8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
	...

0800263c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2201      	movs	r2, #1
 800264c:	6839      	ldr	r1, [r7, #0]
 800264e:	4618      	mov	r0, r3
 8002650:	f000 fe94 	bl	800337c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a15      	ldr	r2, [pc, #84]	; (80026b0 <HAL_TIM_PWM_Start+0x74>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d004      	beq.n	8002668 <HAL_TIM_PWM_Start+0x2c>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a14      	ldr	r2, [pc, #80]	; (80026b4 <HAL_TIM_PWM_Start+0x78>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d101      	bne.n	800266c <HAL_TIM_PWM_Start+0x30>
 8002668:	2301      	movs	r3, #1
 800266a:	e000      	b.n	800266e <HAL_TIM_PWM_Start+0x32>
 800266c:	2300      	movs	r3, #0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d007      	beq.n	8002682 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6812      	ldr	r2, [r2, #0]
 800267a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800267c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002680:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f003 0307 	and.w	r3, r3, #7
 800268c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2b06      	cmp	r3, #6
 8002692:	d007      	beq.n	80026a4 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6812      	ldr	r2, [r2, #0]
 800269c:	6812      	ldr	r2, [r2, #0]
 800269e:	f042 0201 	orr.w	r2, r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	40010000 	.word	0x40010000
 80026b4:	40010400 	.word	0x40010400

080026b8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e083      	b.n	80027d4 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d106      	bne.n	80026e6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f004 fa81 	bl	8006be8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2202      	movs	r2, #2
 80026ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026fc:	f023 0307 	bic.w	r3, r3, #7
 8002700:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	3304      	adds	r3, #4
 800270a:	4619      	mov	r1, r3
 800270c:	4610      	mov	r0, r2
 800270e:	f000 fb4b 	bl	8002da8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6a1b      	ldr	r3, [r3, #32]
 8002728:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	4313      	orrs	r3, r2
 8002732:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800273a:	f023 0303 	bic.w	r3, r3, #3
 800273e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	689a      	ldr	r2, [r3, #8]
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	021b      	lsls	r3, r3, #8
 800274a:	4313      	orrs	r3, r2
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	4313      	orrs	r3, r2
 8002750:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002758:	f023 030c 	bic.w	r3, r3, #12
 800275c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002764:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002768:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	021b      	lsls	r3, r3, #8
 8002774:	4313      	orrs	r3, r2
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4313      	orrs	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	691b      	ldr	r3, [r3, #16]
 8002780:	011a      	lsls	r2, r3, #4
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	6a1b      	ldr	r3, [r3, #32]
 8002786:	031b      	lsls	r3, r3, #12
 8002788:	4313      	orrs	r3, r2
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4313      	orrs	r3, r2
 800278e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002796:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800279e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	011b      	lsls	r3, r3, #4
 80027aa:	4313      	orrs	r3, r2
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d002      	beq.n	80027f2 <HAL_TIM_Encoder_Start+0x16>
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d008      	beq.n	8002802 <HAL_TIM_Encoder_Start+0x26>
 80027f0:	e00f      	b.n	8002812 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2201      	movs	r2, #1
 80027f8:	2100      	movs	r1, #0
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 fdbe 	bl	800337c <TIM_CCxChannelCmd>
      break;
 8002800:	e016      	b.n	8002830 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2201      	movs	r2, #1
 8002808:	2104      	movs	r1, #4
 800280a:	4618      	mov	r0, r3
 800280c:	f000 fdb6 	bl	800337c <TIM_CCxChannelCmd>
      break;
 8002810:	e00e      	b.n	8002830 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2201      	movs	r2, #1
 8002818:	2100      	movs	r1, #0
 800281a:	4618      	mov	r0, r3
 800281c:	f000 fdae 	bl	800337c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2201      	movs	r2, #1
 8002826:	2104      	movs	r1, #4
 8002828:	4618      	mov	r0, r3
 800282a:	f000 fda7 	bl	800337c <TIM_CCxChannelCmd>
      break;
 800282e:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	6812      	ldr	r2, [r2, #0]
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	f042 0201 	orr.w	r2, r2, #1
 800283e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	f003 0302 	and.w	r3, r3, #2
 800285c:	2b02      	cmp	r3, #2
 800285e:	d122      	bne.n	80028a6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b02      	cmp	r3, #2
 800286c:	d11b      	bne.n	80028a6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f06f 0202 	mvn.w	r2, #2
 8002876:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	2b00      	cmp	r3, #0
 800288a:	d003      	beq.n	8002894 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 fa6c 	bl	8002d6a <HAL_TIM_IC_CaptureCallback>
 8002892:	e005      	b.n	80028a0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 fa5e 	bl	8002d56 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 fa6f 	bl	8002d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	f003 0304 	and.w	r3, r3, #4
 80028b0:	2b04      	cmp	r3, #4
 80028b2:	d122      	bne.n	80028fa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	f003 0304 	and.w	r3, r3, #4
 80028be:	2b04      	cmp	r3, #4
 80028c0:	d11b      	bne.n	80028fa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f06f 0204 	mvn.w	r2, #4
 80028ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2202      	movs	r2, #2
 80028d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d003      	beq.n	80028e8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fa42 	bl	8002d6a <HAL_TIM_IC_CaptureCallback>
 80028e6:	e005      	b.n	80028f4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 fa34 	bl	8002d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 fa45 	bl	8002d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	f003 0308 	and.w	r3, r3, #8
 8002904:	2b08      	cmp	r3, #8
 8002906:	d122      	bne.n	800294e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f003 0308 	and.w	r3, r3, #8
 8002912:	2b08      	cmp	r3, #8
 8002914:	d11b      	bne.n	800294e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f06f 0208 	mvn.w	r2, #8
 800291e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2204      	movs	r2, #4
 8002924:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	69db      	ldr	r3, [r3, #28]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f000 fa18 	bl	8002d6a <HAL_TIM_IC_CaptureCallback>
 800293a:	e005      	b.n	8002948 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f000 fa0a 	bl	8002d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 fa1b 	bl	8002d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	f003 0310 	and.w	r3, r3, #16
 8002958:	2b10      	cmp	r3, #16
 800295a:	d122      	bne.n	80029a2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	f003 0310 	and.w	r3, r3, #16
 8002966:	2b10      	cmp	r3, #16
 8002968:	d11b      	bne.n	80029a2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f06f 0210 	mvn.w	r2, #16
 8002972:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2208      	movs	r2, #8
 8002978:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f9ee 	bl	8002d6a <HAL_TIM_IC_CaptureCallback>
 800298e:	e005      	b.n	800299c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f000 f9e0 	bl	8002d56 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f9f1 	bl	8002d7e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d10e      	bne.n	80029ce <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	68db      	ldr	r3, [r3, #12]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d107      	bne.n	80029ce <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f06f 0201 	mvn.w	r2, #1
 80029c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f003 fcf7 	bl	80063bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d8:	2b80      	cmp	r3, #128	; 0x80
 80029da:	d10e      	bne.n	80029fa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e6:	2b80      	cmp	r3, #128	; 0x80
 80029e8:	d107      	bne.n	80029fa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80029f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 fd35 	bl	8003464 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a04:	2b40      	cmp	r3, #64	; 0x40
 8002a06:	d10e      	bne.n	8002a26 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a12:	2b40      	cmp	r3, #64	; 0x40
 8002a14:	d107      	bne.n	8002a26 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f9b6 	bl	8002d92 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	f003 0320 	and.w	r3, r3, #32
 8002a30:	2b20      	cmp	r3, #32
 8002a32:	d10e      	bne.n	8002a52 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	d107      	bne.n	8002a52 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f06f 0220 	mvn.w	r2, #32
 8002a4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 fcff 	bl	8003450 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
	...

08002a5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d101      	bne.n	8002a76 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002a72:	2302      	movs	r3, #2
 8002a74:	e0b4      	b.n	8002be0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2202      	movs	r2, #2
 8002a82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b0c      	cmp	r3, #12
 8002a8a:	f200 809f 	bhi.w	8002bcc <HAL_TIM_PWM_ConfigChannel+0x170>
 8002a8e:	a201      	add	r2, pc, #4	; (adr r2, 8002a94 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a94:	08002ac9 	.word	0x08002ac9
 8002a98:	08002bcd 	.word	0x08002bcd
 8002a9c:	08002bcd 	.word	0x08002bcd
 8002aa0:	08002bcd 	.word	0x08002bcd
 8002aa4:	08002b09 	.word	0x08002b09
 8002aa8:	08002bcd 	.word	0x08002bcd
 8002aac:	08002bcd 	.word	0x08002bcd
 8002ab0:	08002bcd 	.word	0x08002bcd
 8002ab4:	08002b4b 	.word	0x08002b4b
 8002ab8:	08002bcd 	.word	0x08002bcd
 8002abc:	08002bcd 	.word	0x08002bcd
 8002ac0:	08002bcd 	.word	0x08002bcd
 8002ac4:	08002b8b 	.word	0x08002b8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f000 fa0a 	bl	8002ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	6812      	ldr	r2, [r2, #0]
 8002adc:	6992      	ldr	r2, [r2, #24]
 8002ade:	f042 0208 	orr.w	r2, r2, #8
 8002ae2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	6812      	ldr	r2, [r2, #0]
 8002aec:	6992      	ldr	r2, [r2, #24]
 8002aee:	f022 0204 	bic.w	r2, r2, #4
 8002af2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68fa      	ldr	r2, [r7, #12]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	6991      	ldr	r1, [r2, #24]
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	6912      	ldr	r2, [r2, #16]
 8002b02:	430a      	orrs	r2, r1
 8002b04:	619a      	str	r2, [r3, #24]
      break;
 8002b06:	e062      	b.n	8002bce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68b9      	ldr	r1, [r7, #8]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f000 fa5a 	bl	8002fc8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68fa      	ldr	r2, [r7, #12]
 8002b1a:	6812      	ldr	r2, [r2, #0]
 8002b1c:	6992      	ldr	r2, [r2, #24]
 8002b1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	6812      	ldr	r2, [r2, #0]
 8002b2c:	6992      	ldr	r2, [r2, #24]
 8002b2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	6812      	ldr	r2, [r2, #0]
 8002b3c:	6991      	ldr	r1, [r2, #24]
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	6912      	ldr	r2, [r2, #16]
 8002b42:	0212      	lsls	r2, r2, #8
 8002b44:	430a      	orrs	r2, r1
 8002b46:	619a      	str	r2, [r3, #24]
      break;
 8002b48:	e041      	b.n	8002bce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	68b9      	ldr	r1, [r7, #8]
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 faaf 	bl	80030b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	6812      	ldr	r2, [r2, #0]
 8002b5e:	69d2      	ldr	r2, [r2, #28]
 8002b60:	f042 0208 	orr.w	r2, r2, #8
 8002b64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	6812      	ldr	r2, [r2, #0]
 8002b6e:	69d2      	ldr	r2, [r2, #28]
 8002b70:	f022 0204 	bic.w	r2, r2, #4
 8002b74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	6812      	ldr	r2, [r2, #0]
 8002b7e:	69d1      	ldr	r1, [r2, #28]
 8002b80:	68ba      	ldr	r2, [r7, #8]
 8002b82:	6912      	ldr	r2, [r2, #16]
 8002b84:	430a      	orrs	r2, r1
 8002b86:	61da      	str	r2, [r3, #28]
      break;
 8002b88:	e021      	b.n	8002bce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	68b9      	ldr	r1, [r7, #8]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f000 fb03 	bl	800319c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	6812      	ldr	r2, [r2, #0]
 8002b9e:	69d2      	ldr	r2, [r2, #28]
 8002ba0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ba4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	69d2      	ldr	r2, [r2, #28]
 8002bb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68fa      	ldr	r2, [r7, #12]
 8002bbc:	6812      	ldr	r2, [r2, #0]
 8002bbe:	69d1      	ldr	r1, [r2, #28]
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	6912      	ldr	r2, [r2, #16]
 8002bc4:	0212      	lsls	r2, r2, #8
 8002bc6:	430a      	orrs	r2, r1
 8002bc8:	61da      	str	r2, [r3, #28]
      break;
 8002bca:	e000      	b.n	8002bce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002bcc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d101      	bne.n	8002c00 <HAL_TIM_ConfigClockSource+0x18>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	e0a6      	b.n	8002d4e <HAL_TIM_ConfigClockSource+0x166>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2201      	movs	r2, #1
 8002c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b40      	cmp	r3, #64	; 0x40
 8002c36:	d067      	beq.n	8002d08 <HAL_TIM_ConfigClockSource+0x120>
 8002c38:	2b40      	cmp	r3, #64	; 0x40
 8002c3a:	d80b      	bhi.n	8002c54 <HAL_TIM_ConfigClockSource+0x6c>
 8002c3c:	2b10      	cmp	r3, #16
 8002c3e:	d073      	beq.n	8002d28 <HAL_TIM_ConfigClockSource+0x140>
 8002c40:	2b10      	cmp	r3, #16
 8002c42:	d802      	bhi.n	8002c4a <HAL_TIM_ConfigClockSource+0x62>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d06f      	beq.n	8002d28 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002c48:	e078      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d06c      	beq.n	8002d28 <HAL_TIM_ConfigClockSource+0x140>
 8002c4e:	2b30      	cmp	r3, #48	; 0x30
 8002c50:	d06a      	beq.n	8002d28 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002c52:	e073      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002c54:	2b70      	cmp	r3, #112	; 0x70
 8002c56:	d00d      	beq.n	8002c74 <HAL_TIM_ConfigClockSource+0x8c>
 8002c58:	2b70      	cmp	r3, #112	; 0x70
 8002c5a:	d804      	bhi.n	8002c66 <HAL_TIM_ConfigClockSource+0x7e>
 8002c5c:	2b50      	cmp	r3, #80	; 0x50
 8002c5e:	d033      	beq.n	8002cc8 <HAL_TIM_ConfigClockSource+0xe0>
 8002c60:	2b60      	cmp	r3, #96	; 0x60
 8002c62:	d041      	beq.n	8002ce8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002c64:	e06a      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002c66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c6a:	d066      	beq.n	8002d3a <HAL_TIM_ConfigClockSource+0x152>
 8002c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c70:	d017      	beq.n	8002ca2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002c72:	e063      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6818      	ldr	r0, [r3, #0]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	6899      	ldr	r1, [r3, #8]
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	685a      	ldr	r2, [r3, #4]
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	f000 fb5a 	bl	800333c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c96:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	609a      	str	r2, [r3, #8]
      break;
 8002ca0:	e04c      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	6899      	ldr	r1, [r3, #8]
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685a      	ldr	r2, [r3, #4]
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	f000 fb43 	bl	800333c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	6812      	ldr	r2, [r2, #0]
 8002cbe:	6892      	ldr	r2, [r2, #8]
 8002cc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cc4:	609a      	str	r2, [r3, #8]
      break;
 8002cc6:	e039      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6818      	ldr	r0, [r3, #0]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	6859      	ldr	r1, [r3, #4]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	f000 fab7 	bl	8003248 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2150      	movs	r1, #80	; 0x50
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fb10 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 8002ce6:	e029      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	6859      	ldr	r1, [r3, #4]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	f000 fad6 	bl	80032a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2160      	movs	r1, #96	; 0x60
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 fb00 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 8002d06:	e019      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	6859      	ldr	r1, [r3, #4]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	461a      	mov	r2, r3
 8002d16:	f000 fa97 	bl	8003248 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2140      	movs	r1, #64	; 0x40
 8002d20:	4618      	mov	r0, r3
 8002d22:	f000 faf0 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 8002d26:	e009      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4619      	mov	r1, r3
 8002d32:	4610      	mov	r0, r2
 8002d34:	f000 fae7 	bl	8003306 <TIM_ITRx_SetConfig>
      break;
 8002d38:	e000      	b.n	8002d3c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002d3a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d72:	bf00      	nop
 8002d74:	370c      	adds	r7, #12
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr

08002d7e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	b083      	sub	sp, #12
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d9a:	bf00      	nop
 8002d9c:	370c      	adds	r7, #12
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
	...

08002da8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a40      	ldr	r2, [pc, #256]	; (8002ebc <TIM_Base_SetConfig+0x114>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d013      	beq.n	8002de8 <TIM_Base_SetConfig+0x40>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc6:	d00f      	beq.n	8002de8 <TIM_Base_SetConfig+0x40>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a3d      	ldr	r2, [pc, #244]	; (8002ec0 <TIM_Base_SetConfig+0x118>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d00b      	beq.n	8002de8 <TIM_Base_SetConfig+0x40>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a3c      	ldr	r2, [pc, #240]	; (8002ec4 <TIM_Base_SetConfig+0x11c>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d007      	beq.n	8002de8 <TIM_Base_SetConfig+0x40>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4a3b      	ldr	r2, [pc, #236]	; (8002ec8 <TIM_Base_SetConfig+0x120>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d003      	beq.n	8002de8 <TIM_Base_SetConfig+0x40>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4a3a      	ldr	r2, [pc, #232]	; (8002ecc <TIM_Base_SetConfig+0x124>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d108      	bne.n	8002dfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a2f      	ldr	r2, [pc, #188]	; (8002ebc <TIM_Base_SetConfig+0x114>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d02b      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e08:	d027      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4a2c      	ldr	r2, [pc, #176]	; (8002ec0 <TIM_Base_SetConfig+0x118>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d023      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a2b      	ldr	r2, [pc, #172]	; (8002ec4 <TIM_Base_SetConfig+0x11c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d01f      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a2a      	ldr	r2, [pc, #168]	; (8002ec8 <TIM_Base_SetConfig+0x120>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01b      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a29      	ldr	r2, [pc, #164]	; (8002ecc <TIM_Base_SetConfig+0x124>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d017      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a28      	ldr	r2, [pc, #160]	; (8002ed0 <TIM_Base_SetConfig+0x128>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d013      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a27      	ldr	r2, [pc, #156]	; (8002ed4 <TIM_Base_SetConfig+0x12c>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d00f      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a26      	ldr	r2, [pc, #152]	; (8002ed8 <TIM_Base_SetConfig+0x130>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d00b      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a25      	ldr	r2, [pc, #148]	; (8002edc <TIM_Base_SetConfig+0x134>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d007      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a24      	ldr	r2, [pc, #144]	; (8002ee0 <TIM_Base_SetConfig+0x138>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d003      	beq.n	8002e5a <TIM_Base_SetConfig+0xb2>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4a23      	ldr	r2, [pc, #140]	; (8002ee4 <TIM_Base_SetConfig+0x13c>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d108      	bne.n	8002e6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	4313      	orrs	r3, r2
 8002e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68fa      	ldr	r2, [r7, #12]
 8002e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4a0a      	ldr	r2, [pc, #40]	; (8002ebc <TIM_Base_SetConfig+0x114>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d003      	beq.n	8002ea0 <TIM_Base_SetConfig+0xf8>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a0c      	ldr	r2, [pc, #48]	; (8002ecc <TIM_Base_SetConfig+0x124>)
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d103      	bne.n	8002ea8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	691a      	ldr	r2, [r3, #16]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	615a      	str	r2, [r3, #20]
}
 8002eae:	bf00      	nop
 8002eb0:	3714      	adds	r7, #20
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	40010000 	.word	0x40010000
 8002ec0:	40000400 	.word	0x40000400
 8002ec4:	40000800 	.word	0x40000800
 8002ec8:	40000c00 	.word	0x40000c00
 8002ecc:	40010400 	.word	0x40010400
 8002ed0:	40014000 	.word	0x40014000
 8002ed4:	40014400 	.word	0x40014400
 8002ed8:	40014800 	.word	0x40014800
 8002edc:	40001800 	.word	0x40001800
 8002ee0:	40001c00 	.word	0x40001c00
 8002ee4:	40002000 	.word	0x40002000

08002ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b087      	sub	sp, #28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
 8002ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a1b      	ldr	r3, [r3, #32]
 8002ef6:	f023 0201 	bic.w	r2, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f023 0303 	bic.w	r3, r3, #3
 8002f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f023 0302 	bic.w	r3, r3, #2
 8002f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a20      	ldr	r2, [pc, #128]	; (8002fc0 <TIM_OC1_SetConfig+0xd8>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d003      	beq.n	8002f4c <TIM_OC1_SetConfig+0x64>
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a1f      	ldr	r2, [pc, #124]	; (8002fc4 <TIM_OC1_SetConfig+0xdc>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d10c      	bne.n	8002f66 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	f023 0308 	bic.w	r3, r3, #8
 8002f52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	697a      	ldr	r2, [r7, #20]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f023 0304 	bic.w	r3, r3, #4
 8002f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a15      	ldr	r2, [pc, #84]	; (8002fc0 <TIM_OC1_SetConfig+0xd8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d003      	beq.n	8002f76 <TIM_OC1_SetConfig+0x8e>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a14      	ldr	r2, [pc, #80]	; (8002fc4 <TIM_OC1_SetConfig+0xdc>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d111      	bne.n	8002f9a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	693a      	ldr	r2, [r7, #16]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	693a      	ldr	r2, [r7, #16]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68fa      	ldr	r2, [r7, #12]
 8002fa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685a      	ldr	r2, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	697a      	ldr	r2, [r7, #20]
 8002fb2:	621a      	str	r2, [r3, #32]
}
 8002fb4:	bf00      	nop
 8002fb6:	371c      	adds	r7, #28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	40010000 	.word	0x40010000
 8002fc4:	40010400 	.word	0x40010400

08002fc8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b087      	sub	sp, #28
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	f023 0210 	bic.w	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	021b      	lsls	r3, r3, #8
 8003006:	68fa      	ldr	r2, [r7, #12]
 8003008:	4313      	orrs	r3, r2
 800300a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	f023 0320 	bic.w	r3, r3, #32
 8003012:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	011b      	lsls	r3, r3, #4
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	4313      	orrs	r3, r2
 800301e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	4a22      	ldr	r2, [pc, #136]	; (80030ac <TIM_OC2_SetConfig+0xe4>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d003      	beq.n	8003030 <TIM_OC2_SetConfig+0x68>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a21      	ldr	r2, [pc, #132]	; (80030b0 <TIM_OC2_SetConfig+0xe8>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d10d      	bne.n	800304c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	011b      	lsls	r3, r3, #4
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	4313      	orrs	r3, r2
 8003042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800304a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a17      	ldr	r2, [pc, #92]	; (80030ac <TIM_OC2_SetConfig+0xe4>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d003      	beq.n	800305c <TIM_OC2_SetConfig+0x94>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a16      	ldr	r2, [pc, #88]	; (80030b0 <TIM_OC2_SetConfig+0xe8>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d113      	bne.n	8003084 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003062:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800306a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	4313      	orrs	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	4313      	orrs	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685a      	ldr	r2, [r3, #4]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	621a      	str	r2, [r3, #32]
}
 800309e:	bf00      	nop
 80030a0:	371c      	adds	r7, #28
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40010000 	.word	0x40010000
 80030b0:	40010400 	.word	0x40010400

080030b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b087      	sub	sp, #28
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a1b      	ldr	r3, [r3, #32]
 80030ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69db      	ldr	r3, [r3, #28]
 80030da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f023 0303 	bic.w	r3, r3, #3
 80030ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	4313      	orrs	r3, r2
 80030f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80030fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	021b      	lsls	r3, r3, #8
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	4313      	orrs	r3, r2
 8003108:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a21      	ldr	r2, [pc, #132]	; (8003194 <TIM_OC3_SetConfig+0xe0>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d003      	beq.n	800311a <TIM_OC3_SetConfig+0x66>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a20      	ldr	r2, [pc, #128]	; (8003198 <TIM_OC3_SetConfig+0xe4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d10d      	bne.n	8003136 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003120:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	021b      	lsls	r3, r3, #8
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	4313      	orrs	r3, r2
 800312c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003134:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	4a16      	ldr	r2, [pc, #88]	; (8003194 <TIM_OC3_SetConfig+0xe0>)
 800313a:	4293      	cmp	r3, r2
 800313c:	d003      	beq.n	8003146 <TIM_OC3_SetConfig+0x92>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a15      	ldr	r2, [pc, #84]	; (8003198 <TIM_OC3_SetConfig+0xe4>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d113      	bne.n	800316e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800314c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003154:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	693a      	ldr	r2, [r7, #16]
 800315e:	4313      	orrs	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	697a      	ldr	r2, [r7, #20]
 8003186:	621a      	str	r2, [r3, #32]
}
 8003188:	bf00      	nop
 800318a:	371c      	adds	r7, #28
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	40010000 	.word	0x40010000
 8003198:	40010400 	.word	0x40010400

0800319c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800319c:	b480      	push	{r7}
 800319e:	b087      	sub	sp, #28
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69db      	ldr	r3, [r3, #28]
 80031c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	4313      	orrs	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80031e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	031b      	lsls	r3, r3, #12
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a12      	ldr	r2, [pc, #72]	; (8003240 <TIM_OC4_SetConfig+0xa4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_OC4_SetConfig+0x68>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a11      	ldr	r2, [pc, #68]	; (8003244 <TIM_OC4_SetConfig+0xa8>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d109      	bne.n	8003218 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800320a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	019b      	lsls	r3, r3, #6
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685a      	ldr	r2, [r3, #4]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	621a      	str	r2, [r3, #32]
}
 8003232:	bf00      	nop
 8003234:	371c      	adds	r7, #28
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	40010000 	.word	0x40010000
 8003244:	40010400 	.word	0x40010400

08003248 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003248:	b480      	push	{r7}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a1b      	ldr	r3, [r3, #32]
 800325e:	f023 0201 	bic.w	r2, r3, #1
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003272:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4313      	orrs	r3, r2
 800327c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	f023 030a 	bic.w	r3, r3, #10
 8003284:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	4313      	orrs	r3, r2
 800328c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	697a      	ldr	r2, [r7, #20]
 8003298:	621a      	str	r2, [r3, #32]
}
 800329a:	bf00      	nop
 800329c:	371c      	adds	r7, #28
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b087      	sub	sp, #28
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	f023 0210 	bic.w	r2, r3, #16
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a1b      	ldr	r3, [r3, #32]
 80032c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80032d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	031b      	lsls	r3, r3, #12
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80032e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	4313      	orrs	r3, r2
 80032ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	693a      	ldr	r2, [r7, #16]
 80032f8:	621a      	str	r2, [r3, #32]
}
 80032fa:	bf00      	nop
 80032fc:	371c      	adds	r7, #28
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003306:	b480      	push	{r7}
 8003308:	b085      	sub	sp, #20
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
 800330e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800331c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4313      	orrs	r3, r2
 8003324:	f043 0307 	orr.w	r3, r3, #7
 8003328:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	609a      	str	r2, [r3, #8]
}
 8003330:	bf00      	nop
 8003332:	3714      	adds	r7, #20
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr

0800333c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
 8003348:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003356:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	021a      	lsls	r2, r3, #8
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	431a      	orrs	r2, r3
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	4313      	orrs	r3, r2
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	609a      	str	r2, [r3, #8]
}
 8003370:	bf00      	nop
 8003372:	371c      	adds	r7, #28
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800337c:	b480      	push	{r7}
 800337e:	b087      	sub	sp, #28
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	f003 031f 	and.w	r3, r3, #31
 800338e:	2201      	movs	r2, #1
 8003390:	fa02 f303 	lsl.w	r3, r2, r3
 8003394:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a1a      	ldr	r2, [r3, #32]
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	43db      	mvns	r3, r3
 800339e:	401a      	ands	r2, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a1a      	ldr	r2, [r3, #32]
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	f003 031f 	and.w	r3, r3, #31
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	fa01 f303 	lsl.w	r3, r1, r3
 80033b4:	431a      	orrs	r2, r3
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	621a      	str	r2, [r3, #32]
}
 80033ba:	bf00      	nop
 80033bc:	371c      	adds	r7, #28
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b085      	sub	sp, #20
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
 80033ce:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d101      	bne.n	80033de <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033da:	2302      	movs	r3, #2
 80033dc:	e032      	b.n	8003444 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2202      	movs	r2, #2
 80033ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003404:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	4313      	orrs	r3, r2
 800340e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003416:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	4313      	orrs	r3, r2
 8003420:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68ba      	ldr	r2, [r7, #8]
 8003430:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800346c:	bf00      	nop
 800346e:	370c      	adds	r7, #12
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr

08003478 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e03f      	b.n	800350a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003490:	b2db      	uxtb	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	d106      	bne.n	80034a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f003 fcfa 	bl	8006e98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2224      	movs	r2, #36	; 0x24
 80034a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	68d2      	ldr	r2, [r2, #12]
 80034b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f000 fb8f 	bl	8003be0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	6812      	ldr	r2, [r2, #0]
 80034ca:	6912      	ldr	r2, [r2, #16]
 80034cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	6812      	ldr	r2, [r2, #0]
 80034da:	6952      	ldr	r2, [r2, #20]
 80034dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	68d2      	ldr	r2, [r2, #12]
 80034ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b088      	sub	sp, #32
 8003516:	af02      	add	r7, sp, #8
 8003518:	60f8      	str	r0, [r7, #12]
 800351a:	60b9      	str	r1, [r7, #8]
 800351c:	603b      	str	r3, [r7, #0]
 800351e:	4613      	mov	r3, r2
 8003520:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b20      	cmp	r3, #32
 8003530:	f040 8082 	bne.w	8003638 <HAL_UART_Transmit+0x126>
  {
    if ((pData == NULL) || (Size == 0U))
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d002      	beq.n	8003540 <HAL_UART_Transmit+0x2e>
 800353a:	88fb      	ldrh	r3, [r7, #6]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e07a      	b.n	800363a <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_UART_Transmit+0x40>
 800354e:	2302      	movs	r3, #2
 8003550:	e073      	b.n	800363a <HAL_UART_Transmit+0x128>
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	2200      	movs	r2, #0
 800355e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2221      	movs	r2, #33	; 0x21
 8003564:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003568:	f7fd fc72 	bl	8000e50 <HAL_GetTick>
 800356c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	88fa      	ldrh	r2, [r7, #6]
 8003572:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	88fa      	ldrh	r2, [r7, #6]
 8003578:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800357a:	e041      	b.n	8003600 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29a      	uxth	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003592:	d121      	bne.n	80035d8 <HAL_UART_Transmit+0xc6>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	9300      	str	r3, [sp, #0]
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2200      	movs	r2, #0
 800359c:	2180      	movs	r1, #128	; 0x80
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 f9b4 	bl	800390c <UART_WaitOnFlagUntilTimeout>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e045      	b.n	800363a <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t *) pData;
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	8812      	ldrh	r2, [r2, #0]
 80035ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035be:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d103      	bne.n	80035d0 <HAL_UART_Transmit+0xbe>
        {
          pData += 2U;
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	3302      	adds	r3, #2
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	e017      	b.n	8003600 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData += 1U;
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	3301      	adds	r3, #1
 80035d4:	60bb      	str	r3, [r7, #8]
 80035d6:	e013      	b.n	8003600 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	2200      	movs	r2, #0
 80035e0:	2180      	movs	r1, #128	; 0x80
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f992 	bl	800390c <UART_WaitOnFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e023      	b.n	800363a <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	1c59      	adds	r1, r3, #1
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	6053      	str	r3, [r2, #4]
    while (huart->TxXferCount > 0U)
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003604:	b29b      	uxth	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d1b8      	bne.n	800357c <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	2200      	movs	r2, #0
 8003612:	2140      	movs	r1, #64	; 0x40
 8003614:	68f8      	ldr	r0, [r7, #12]
 8003616:	f000 f979 	bl	800390c <UART_WaitOnFlagUntilTimeout>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e00a      	b.n	800363a <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2220      	movs	r2, #32
 8003628:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	e000      	b.n	800363a <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8003638:	2302      	movs	r3, #2
  }
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003642:	b480      	push	{r7}
 8003644:	b085      	sub	sp, #20
 8003646:	af00      	add	r7, sp, #0
 8003648:	60f8      	str	r0, [r7, #12]
 800364a:	60b9      	str	r1, [r7, #8]
 800364c:	4613      	mov	r3, r2
 800364e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003656:	b2db      	uxtb	r3, r3
 8003658:	2b20      	cmp	r3, #32
 800365a:	d140      	bne.n	80036de <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_UART_Receive_IT+0x26>
 8003662:	88fb      	ldrh	r3, [r7, #6]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e039      	b.n	80036e0 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003672:	2b01      	cmp	r3, #1
 8003674:	d101      	bne.n	800367a <HAL_UART_Receive_IT+0x38>
 8003676:	2302      	movs	r3, #2
 8003678:	e032      	b.n	80036e0 <HAL_UART_Receive_IT+0x9e>
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	88fa      	ldrh	r2, [r7, #6]
 800368c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	88fa      	ldrh	r2, [r7, #6]
 8003692:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2222      	movs	r2, #34	; 0x22
 800369e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	68d2      	ldr	r2, [r2, #12]
 80036b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b8:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	6812      	ldr	r2, [r2, #0]
 80036c2:	6952      	ldr	r2, [r2, #20]
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	6812      	ldr	r2, [r2, #0]
 80036d2:	68d2      	ldr	r2, [r2, #12]
 80036d4:	f042 0220 	orr.w	r2, r2, #32
 80036d8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	e000      	b.n	80036e0 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80036de:	2302      	movs	r3, #2
  }
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b088      	sub	sp, #32
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800370c:	2300      	movs	r3, #0
 800370e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003710:	2300      	movs	r3, #0
 8003712:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f003 030f 	and.w	r3, r3, #15
 800371a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10d      	bne.n	800373e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	f003 0320 	and.w	r3, r3, #32
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <HAL_UART_IRQHandler+0x52>
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	f003 0320 	and.w	r3, r3, #32
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f9d1 	bl	8003ade <UART_Receive_IT>
      return;
 800373c:	e0cc      	b.n	80038d8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80ab 	beq.w	800389c <HAL_UART_IRQHandler+0x1b0>
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	d105      	bne.n	800375c <HAL_UART_IRQHandler+0x70>
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 80a0 	beq.w	800389c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00a      	beq.n	800377c <HAL_UART_IRQHandler+0x90>
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003774:	f043 0201 	orr.w	r2, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	f003 0304 	and.w	r3, r3, #4
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00a      	beq.n	800379c <HAL_UART_IRQHandler+0xb0>
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003794:	f043 0202 	orr.w	r2, r3, #2
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00a      	beq.n	80037bc <HAL_UART_IRQHandler+0xd0>
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037b4:	f043 0204 	orr.w	r2, r3, #4
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00a      	beq.n	80037dc <HAL_UART_IRQHandler+0xf0>
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d005      	beq.n	80037dc <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d4:	f043 0208 	orr.w	r2, r3, #8
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d078      	beq.n	80038d6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	f003 0320 	and.w	r3, r3, #32
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d007      	beq.n	80037fe <HAL_UART_IRQHandler+0x112>
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	f003 0320 	and.w	r3, r3, #32
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d002      	beq.n	80037fe <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80037f8:	6878      	ldr	r0, [r7, #4]
 80037fa:	f000 f970 	bl	8003ade <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003808:	2b40      	cmp	r3, #64	; 0x40
 800380a:	bf0c      	ite	eq
 800380c:	2301      	moveq	r3, #1
 800380e:	2300      	movne	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003818:	f003 0308 	and.w	r3, r3, #8
 800381c:	2b00      	cmp	r3, #0
 800381e:	d102      	bne.n	8003826 <HAL_UART_IRQHandler+0x13a>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d031      	beq.n	800388a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f8ba 	bl	80039a0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	695b      	ldr	r3, [r3, #20]
 8003832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003836:	2b40      	cmp	r3, #64	; 0x40
 8003838:	d123      	bne.n	8003882 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	6952      	ldr	r2, [r2, #20]
 8003844:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003848:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800384e:	2b00      	cmp	r3, #0
 8003850:	d013      	beq.n	800387a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003856:	4a22      	ldr	r2, [pc, #136]	; (80038e0 <HAL_UART_IRQHandler+0x1f4>)
 8003858:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800385e:	4618      	mov	r0, r3
 8003860:	f7fd fc33 	bl	80010ca <HAL_DMA_Abort_IT>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d016      	beq.n	8003898 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800386e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003874:	4610      	mov	r0, r2
 8003876:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003878:	e00e      	b.n	8003898 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 f83c 	bl	80038f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003880:	e00a      	b.n	8003898 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f838 	bl	80038f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003888:	e006      	b.n	8003898 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f000 f834 	bl	80038f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2200      	movs	r2, #0
 8003894:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003896:	e01e      	b.n	80038d6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003898:	bf00      	nop
    return;
 800389a:	e01c      	b.n	80038d6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d008      	beq.n	80038b8 <HAL_UART_IRQHandler+0x1cc>
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 f8a7 	bl	8003a04 <UART_Transmit_IT>
    return;
 80038b6:	e00f      	b.n	80038d8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <HAL_UART_IRQHandler+0x1ec>
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d005      	beq.n	80038d8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80038cc:	6878      	ldr	r0, [r7, #4]
 80038ce:	f000 f8ee 	bl	8003aae <UART_EndTransmit_IT>
    return;
 80038d2:	bf00      	nop
 80038d4:	e000      	b.n	80038d8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80038d6:	bf00      	nop
  }
}
 80038d8:	3720      	adds	r7, #32
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	080039dd 	.word	0x080039dd

080038e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	603b      	str	r3, [r7, #0]
 8003918:	4613      	mov	r3, r2
 800391a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800391c:	e02c      	b.n	8003978 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003924:	d028      	beq.n	8003978 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d007      	beq.n	800393c <UART_WaitOnFlagUntilTimeout+0x30>
 800392c:	f7fd fa90 	bl	8000e50 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	1ad2      	subs	r2, r2, r3
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	429a      	cmp	r2, r3
 800393a:	d91d      	bls.n	8003978 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	68d2      	ldr	r2, [r2, #12]
 8003946:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800394a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	6812      	ldr	r2, [r2, #0]
 8003954:	6952      	ldr	r2, [r2, #20]
 8003956:	f022 0201 	bic.w	r2, r2, #1
 800395a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e00f      	b.n	8003998 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	401a      	ands	r2, r3
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	429a      	cmp	r2, r3
 8003986:	bf0c      	ite	eq
 8003988:	2301      	moveq	r3, #1
 800398a:	2300      	movne	r3, #0
 800398c:	b2db      	uxtb	r3, r3
 800398e:	461a      	mov	r2, r3
 8003990:	79fb      	ldrb	r3, [r7, #7]
 8003992:	429a      	cmp	r2, r3
 8003994:	d0c3      	beq.n	800391e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3710      	adds	r7, #16
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6812      	ldr	r2, [r2, #0]
 80039b0:	68d2      	ldr	r2, [r2, #12]
 80039b2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80039b6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	687a      	ldr	r2, [r7, #4]
 80039be:	6812      	ldr	r2, [r2, #0]
 80039c0:	6952      	ldr	r2, [r2, #20]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr

080039dc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b084      	sub	sp, #16
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2200      	movs	r2, #0
 80039ee:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f7ff ff7e 	bl	80038f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039fc:	bf00      	nop
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}

08003a04 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b21      	cmp	r3, #33	; 0x21
 8003a16:	d143      	bne.n	8003aa0 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a20:	d119      	bne.n	8003a56 <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	68fa      	ldr	r2, [r7, #12]
 8003a2e:	8812      	ldrh	r2, [r2, #0]
 8003a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a34:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d105      	bne.n	8003a4a <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a1b      	ldr	r3, [r3, #32]
 8003a42:	1c9a      	adds	r2, r3, #2
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	621a      	str	r2, [r3, #32]
 8003a48:	e00e      	b.n	8003a68 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	1c5a      	adds	r2, r3, #1
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	621a      	str	r2, [r3, #32]
 8003a54:	e008      	b.n	8003a68 <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	1c58      	adds	r0, r3, #1
 8003a60:	6879      	ldr	r1, [r7, #4]
 8003a62:	6208      	str	r0, [r1, #32]
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	4619      	mov	r1, r3
 8003a76:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10f      	bne.n	8003a9c <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	68d2      	ldr	r2, [r2, #12]
 8003a86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a8a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	68d2      	ldr	r2, [r2, #12]
 8003a96:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a9a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	e000      	b.n	8003aa2 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003aa0:	2302      	movs	r3, #2
  }
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b082      	sub	sp, #8
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	68d2      	ldr	r2, [r2, #12]
 8003ac0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ac4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f7ff ff08 	bl	80038e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}

08003ade <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ade:	b580      	push	{r7, lr}
 8003ae0:	b084      	sub	sp, #16
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b22      	cmp	r3, #34	; 0x22
 8003af0:	d171      	bne.n	8003bd6 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003afa:	d123      	bne.n	8003b44 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b00:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d10e      	bne.n	8003b28 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b16:	b29a      	uxth	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b20:	1c9a      	adds	r2, r3, #2
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	629a      	str	r2, [r3, #40]	; 0x28
 8003b26:	e029      	b.n	8003b7c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	629a      	str	r2, [r3, #40]	; 0x28
 8003b42:	e01b      	b.n	8003b7c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10a      	bne.n	8003b62 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b50:	1c59      	adds	r1, r3, #1
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6291      	str	r1, [r2, #40]	; 0x28
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	6812      	ldr	r2, [r2, #0]
 8003b5a:	6852      	ldr	r2, [r2, #4]
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	701a      	strb	r2, [r3, #0]
 8003b60:	e00c      	b.n	8003b7c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b66:	1c59      	adds	r1, r3, #1
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	6291      	str	r1, [r2, #40]	; 0x28
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	6852      	ldr	r2, [r2, #4]
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003b78:	b2d2      	uxtb	r2, r2
 8003b7a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	3b01      	subs	r3, #1
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d120      	bne.n	8003bd2 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	6812      	ldr	r2, [r2, #0]
 8003b98:	68d2      	ldr	r2, [r2, #12]
 8003b9a:	f022 0220 	bic.w	r2, r2, #32
 8003b9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	68d2      	ldr	r2, [r2, #12]
 8003baa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	6952      	ldr	r2, [r2, #20]
 8003bba:	f022 0201 	bic.w	r2, r2, #1
 8003bbe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2220      	movs	r2, #32
 8003bc4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f002 f889 	bl	8005ce0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e002      	b.n	8003bd8 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e000      	b.n	8003bd8 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8003bd6:	2302      	movs	r3, #2
  }
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	6912      	ldr	r2, [r2, #16]
 8003bf2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	68d2      	ldr	r2, [r2, #12]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689a      	ldr	r2, [r3, #8]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69db      	ldr	r3, [r3, #28]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003c24:	f023 030c 	bic.w	r3, r3, #12
 8003c28:	68f9      	ldr	r1, [r7, #12]
 8003c2a:	430b      	orrs	r3, r1
 8003c2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6812      	ldr	r2, [r2, #0]
 8003c36:	6952      	ldr	r2, [r2, #20]
 8003c38:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6992      	ldr	r2, [r2, #24]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69db      	ldr	r3, [r3, #28]
 8003c48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c4c:	f040 80e4 	bne.w	8003e18 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4aab      	ldr	r2, [pc, #684]	; (8003f04 <UART_SetConfig+0x324>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d004      	beq.n	8003c64 <UART_SetConfig+0x84>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4aaa      	ldr	r2, [pc, #680]	; (8003f08 <UART_SetConfig+0x328>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d16c      	bne.n	8003d3e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681c      	ldr	r4, [r3, #0]
 8003c68:	f7fe f892 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	4613      	mov	r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4413      	add	r3, r2
 8003c74:	009a      	lsls	r2, r3, #2
 8003c76:	441a      	add	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	005b      	lsls	r3, r3, #1
 8003c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c82:	4aa2      	ldr	r2, [pc, #648]	; (8003f0c <UART_SetConfig+0x32c>)
 8003c84:	fba2 2303 	umull	r2, r3, r2, r3
 8003c88:	095b      	lsrs	r3, r3, #5
 8003c8a:	011d      	lsls	r5, r3, #4
 8003c8c:	f7fe f880 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003c90:	4602      	mov	r2, r0
 8003c92:	4613      	mov	r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	4413      	add	r3, r2
 8003c98:	009a      	lsls	r2, r3, #2
 8003c9a:	441a      	add	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ca6:	f7fe f873 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003caa:	4602      	mov	r2, r0
 8003cac:	4613      	mov	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009a      	lsls	r2, r3, #2
 8003cb4:	441a      	add	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc0:	4a92      	ldr	r2, [pc, #584]	; (8003f0c <UART_SetConfig+0x32c>)
 8003cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc6:	095b      	lsrs	r3, r3, #5
 8003cc8:	2264      	movs	r2, #100	; 0x64
 8003cca:	fb02 f303 	mul.w	r3, r2, r3
 8003cce:	1af3      	subs	r3, r6, r3
 8003cd0:	00db      	lsls	r3, r3, #3
 8003cd2:	3332      	adds	r3, #50	; 0x32
 8003cd4:	4a8d      	ldr	r2, [pc, #564]	; (8003f0c <UART_SetConfig+0x32c>)
 8003cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cda:	095b      	lsrs	r3, r3, #5
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003ce2:	441d      	add	r5, r3
 8003ce4:	f7fe f854 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	4613      	mov	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4413      	add	r3, r2
 8003cf0:	009a      	lsls	r2, r3, #2
 8003cf2:	441a      	add	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	fbb2 f6f3 	udiv	r6, r2, r3
 8003cfe:	f7fe f847 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003d02:	4602      	mov	r2, r0
 8003d04:	4613      	mov	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	4413      	add	r3, r2
 8003d0a:	009a      	lsls	r2, r3, #2
 8003d0c:	441a      	add	r2, r3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	005b      	lsls	r3, r3, #1
 8003d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d18:	4a7c      	ldr	r2, [pc, #496]	; (8003f0c <UART_SetConfig+0x32c>)
 8003d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d1e:	095b      	lsrs	r3, r3, #5
 8003d20:	2264      	movs	r2, #100	; 0x64
 8003d22:	fb02 f303 	mul.w	r3, r2, r3
 8003d26:	1af3      	subs	r3, r6, r3
 8003d28:	00db      	lsls	r3, r3, #3
 8003d2a:	3332      	adds	r3, #50	; 0x32
 8003d2c:	4a77      	ldr	r2, [pc, #476]	; (8003f0c <UART_SetConfig+0x32c>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	f003 0307 	and.w	r3, r3, #7
 8003d38:	442b      	add	r3, r5
 8003d3a:	60a3      	str	r3, [r4, #8]
 8003d3c:	e154      	b.n	8003fe8 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681c      	ldr	r4, [r3, #0]
 8003d42:	f7fe f811 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003d46:	4602      	mov	r2, r0
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009a      	lsls	r2, r3, #2
 8003d50:	441a      	add	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	4a6b      	ldr	r2, [pc, #428]	; (8003f0c <UART_SetConfig+0x32c>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	095b      	lsrs	r3, r3, #5
 8003d64:	011d      	lsls	r5, r3, #4
 8003d66:	f7fd ffff 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	4613      	mov	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	009a      	lsls	r2, r3, #2
 8003d74:	441a      	add	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8003d80:	f7fd fff2 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003d84:	4602      	mov	r2, r0
 8003d86:	4613      	mov	r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	4413      	add	r3, r2
 8003d8c:	009a      	lsls	r2, r3, #2
 8003d8e:	441a      	add	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	005b      	lsls	r3, r3, #1
 8003d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d9a:	4a5c      	ldr	r2, [pc, #368]	; (8003f0c <UART_SetConfig+0x32c>)
 8003d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003da0:	095b      	lsrs	r3, r3, #5
 8003da2:	2264      	movs	r2, #100	; 0x64
 8003da4:	fb02 f303 	mul.w	r3, r2, r3
 8003da8:	1af3      	subs	r3, r6, r3
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	3332      	adds	r3, #50	; 0x32
 8003dae:	4a57      	ldr	r2, [pc, #348]	; (8003f0c <UART_SetConfig+0x32c>)
 8003db0:	fba2 2303 	umull	r2, r3, r2, r3
 8003db4:	095b      	lsrs	r3, r3, #5
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003dbc:	441d      	add	r5, r3
 8003dbe:	f7fd ffd3 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	4613      	mov	r3, r2
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	4413      	add	r3, r2
 8003dca:	009a      	lsls	r2, r3, #2
 8003dcc:	441a      	add	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8003dd8:	f7fd ffc6 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	4613      	mov	r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	4413      	add	r3, r2
 8003de4:	009a      	lsls	r2, r3, #2
 8003de6:	441a      	add	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df2:	4a46      	ldr	r2, [pc, #280]	; (8003f0c <UART_SetConfig+0x32c>)
 8003df4:	fba2 2303 	umull	r2, r3, r2, r3
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	2264      	movs	r2, #100	; 0x64
 8003dfc:	fb02 f303 	mul.w	r3, r2, r3
 8003e00:	1af3      	subs	r3, r6, r3
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	3332      	adds	r3, #50	; 0x32
 8003e06:	4a41      	ldr	r2, [pc, #260]	; (8003f0c <UART_SetConfig+0x32c>)
 8003e08:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0c:	095b      	lsrs	r3, r3, #5
 8003e0e:	f003 0307 	and.w	r3, r3, #7
 8003e12:	442b      	add	r3, r5
 8003e14:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8003e16:	e0e7      	b.n	8003fe8 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a39      	ldr	r2, [pc, #228]	; (8003f04 <UART_SetConfig+0x324>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d004      	beq.n	8003e2c <UART_SetConfig+0x24c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a38      	ldr	r2, [pc, #224]	; (8003f08 <UART_SetConfig+0x328>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d171      	bne.n	8003f10 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681c      	ldr	r4, [r3, #0]
 8003e30:	f7fd ffae 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003e34:	4602      	mov	r2, r0
 8003e36:	4613      	mov	r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	4413      	add	r3, r2
 8003e3c:	009a      	lsls	r2, r3, #2
 8003e3e:	441a      	add	r2, r3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e4a:	4a30      	ldr	r2, [pc, #192]	; (8003f0c <UART_SetConfig+0x32c>)
 8003e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e50:	095b      	lsrs	r3, r3, #5
 8003e52:	011d      	lsls	r5, r3, #4
 8003e54:	f7fd ff9c 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	4413      	add	r3, r2
 8003e60:	009a      	lsls	r2, r3, #2
 8003e62:	441a      	add	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e6e:	f7fd ff8f 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003e72:	4602      	mov	r2, r0
 8003e74:	4613      	mov	r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	4413      	add	r3, r2
 8003e7a:	009a      	lsls	r2, r3, #2
 8003e7c:	441a      	add	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e88:	4a20      	ldr	r2, [pc, #128]	; (8003f0c <UART_SetConfig+0x32c>)
 8003e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8003e8e:	095b      	lsrs	r3, r3, #5
 8003e90:	2264      	movs	r2, #100	; 0x64
 8003e92:	fb02 f303 	mul.w	r3, r2, r3
 8003e96:	1af3      	subs	r3, r6, r3
 8003e98:	011b      	lsls	r3, r3, #4
 8003e9a:	3332      	adds	r3, #50	; 0x32
 8003e9c:	4a1b      	ldr	r2, [pc, #108]	; (8003f0c <UART_SetConfig+0x32c>)
 8003e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea2:	095b      	lsrs	r3, r3, #5
 8003ea4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ea8:	441d      	add	r5, r3
 8003eaa:	f7fd ff71 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	4413      	add	r3, r2
 8003eb6:	009a      	lsls	r2, r3, #2
 8003eb8:	441a      	add	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	fbb2 f6f3 	udiv	r6, r2, r3
 8003ec4:	f7fd ff64 	bl	8001d90 <HAL_RCC_GetPCLK2Freq>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	4613      	mov	r3, r2
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	009a      	lsls	r2, r3, #2
 8003ed2:	441a      	add	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ede:	4a0b      	ldr	r2, [pc, #44]	; (8003f0c <UART_SetConfig+0x32c>)
 8003ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee4:	095b      	lsrs	r3, r3, #5
 8003ee6:	2264      	movs	r2, #100	; 0x64
 8003ee8:	fb02 f303 	mul.w	r3, r2, r3
 8003eec:	1af3      	subs	r3, r6, r3
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	3332      	adds	r3, #50	; 0x32
 8003ef2:	4a06      	ldr	r2, [pc, #24]	; (8003f0c <UART_SetConfig+0x32c>)
 8003ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef8:	095b      	lsrs	r3, r3, #5
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	442b      	add	r3, r5
 8003f00:	60a3      	str	r3, [r4, #8]
 8003f02:	e071      	b.n	8003fe8 <UART_SetConfig+0x408>
 8003f04:	40011000 	.word	0x40011000
 8003f08:	40011400 	.word	0x40011400
 8003f0c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681c      	ldr	r4, [r3, #0]
 8003f14:	f7fd ff28 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	009a      	lsls	r2, r3, #2
 8003f22:	441a      	add	r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2e:	4a30      	ldr	r2, [pc, #192]	; (8003ff0 <UART_SetConfig+0x410>)
 8003f30:	fba2 2303 	umull	r2, r3, r2, r3
 8003f34:	095b      	lsrs	r3, r3, #5
 8003f36:	011d      	lsls	r5, r3, #4
 8003f38:	f7fd ff16 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	4613      	mov	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4413      	add	r3, r2
 8003f44:	009a      	lsls	r2, r3, #2
 8003f46:	441a      	add	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f52:	f7fd ff09 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003f56:	4602      	mov	r2, r0
 8003f58:	4613      	mov	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	009a      	lsls	r2, r3, #2
 8003f60:	441a      	add	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f6c:	4a20      	ldr	r2, [pc, #128]	; (8003ff0 <UART_SetConfig+0x410>)
 8003f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2264      	movs	r2, #100	; 0x64
 8003f76:	fb02 f303 	mul.w	r3, r2, r3
 8003f7a:	1af3      	subs	r3, r6, r3
 8003f7c:	011b      	lsls	r3, r3, #4
 8003f7e:	3332      	adds	r3, #50	; 0x32
 8003f80:	4a1b      	ldr	r2, [pc, #108]	; (8003ff0 <UART_SetConfig+0x410>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f8c:	441d      	add	r5, r3
 8003f8e:	f7fd feeb 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003f92:	4602      	mov	r2, r0
 8003f94:	4613      	mov	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4413      	add	r3, r2
 8003f9a:	009a      	lsls	r2, r3, #2
 8003f9c:	441a      	add	r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	fbb2 f6f3 	udiv	r6, r2, r3
 8003fa8:	f7fd fede 	bl	8001d68 <HAL_RCC_GetPCLK1Freq>
 8003fac:	4602      	mov	r2, r0
 8003fae:	4613      	mov	r3, r2
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	4413      	add	r3, r2
 8003fb4:	009a      	lsls	r2, r3, #2
 8003fb6:	441a      	add	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc2:	4a0b      	ldr	r2, [pc, #44]	; (8003ff0 <UART_SetConfig+0x410>)
 8003fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc8:	095b      	lsrs	r3, r3, #5
 8003fca:	2264      	movs	r2, #100	; 0x64
 8003fcc:	fb02 f303 	mul.w	r3, r2, r3
 8003fd0:	1af3      	subs	r3, r6, r3
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	3332      	adds	r3, #50	; 0x32
 8003fd6:	4a06      	ldr	r2, [pc, #24]	; (8003ff0 <UART_SetConfig+0x410>)
 8003fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fdc:	095b      	lsrs	r3, r3, #5
 8003fde:	f003 030f 	and.w	r3, r3, #15
 8003fe2:	442b      	add	r3, r5
 8003fe4:	60a3      	str	r3, [r4, #8]
}
 8003fe6:	e7ff      	b.n	8003fe8 <UART_SetConfig+0x408>
 8003fe8:	bf00      	nop
 8003fea:	3714      	adds	r7, #20
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ff0:	51eb851f 	.word	0x51eb851f

08003ff4 <PROTOCOL_GetDataFromFifo>:
 * @return HAL_StatusTypeDef  Status of the check frame
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef PROTOCOL_GetDataFromFifo()
{
 8003ff4:	b5b0      	push	{r4, r5, r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0;
 8003ffe:	2300      	movs	r3, #0
 8004000:	71fb      	strb	r3, [r7, #7]
	/* Copy UART handle variable */
	memcpy(&esp_uart, &huart1, sizeof(huart1));
 8004002:	4a31      	ldr	r2, [pc, #196]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 8004004:	4b31      	ldr	r3, [pc, #196]	; (80040cc <PROTOCOL_GetDataFromFifo+0xd8>)
 8004006:	4614      	mov	r4, r2
 8004008:	461d      	mov	r5, r3
 800400a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800400c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800400e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004010:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004012:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004014:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004016:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800401a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	while (__HAL_UART_DISABLE_IT(&esp_uart, UART_IT_RXNE)
 800401e:	e00c      	b.n	800403a <PROTOCOL_GetDataFromFifo+0x46>
			&& HAL_OK == FIFO_GetByte(&FIFO_RX, &data))
	{
		__HAL_UART_ENABLE_IT(&esp_uart, UART_IT_RXNE);
 8004020:	4b29      	ldr	r3, [pc, #164]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a28      	ldr	r2, [pc, #160]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 8004026:	6812      	ldr	r2, [r2, #0]
 8004028:	68d2      	ldr	r2, [r2, #12]
 800402a:	f042 0220 	orr.w	r2, r2, #32
 800402e:	60da      	str	r2, [r3, #12]
		PROTOCOL_LinBuffPutByte(&LinearBuffer, data);
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	4619      	mov	r1, r3
 8004034:	4826      	ldr	r0, [pc, #152]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 8004036:	f000 fab7 	bl	80045a8 <PROTOCOL_LinBuffPutByte>
	while (__HAL_UART_DISABLE_IT(&esp_uart, UART_IT_RXNE)
 800403a:	4b23      	ldr	r3, [pc, #140]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	4b22      	ldr	r3, [pc, #136]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f023 0320 	bic.w	r3, r3, #32
 8004048:	60d3      	str	r3, [r2, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d007      	beq.n	800405e <PROTOCOL_GetDataFromFifo+0x6a>
			&& HAL_OK == FIFO_GetByte(&FIFO_RX, &data))
 800404e:	1dfb      	adds	r3, r7, #7
 8004050:	4619      	mov	r1, r3
 8004052:	4820      	ldr	r0, [pc, #128]	; (80040d4 <PROTOCOL_GetDataFromFifo+0xe0>)
 8004054:	f000 fa2e 	bl	80044b4 <FIFO_GetByte>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d0e0      	beq.n	8004020 <PROTOCOL_GetDataFromFifo+0x2c>
	}

	__HAL_UART_ENABLE_IT(&esp_uart, UART_IT_RXNE);
 800405e:	4b1a      	ldr	r3, [pc, #104]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a19      	ldr	r2, [pc, #100]	; (80040c8 <PROTOCOL_GetDataFromFifo+0xd4>)
 8004064:	6812      	ldr	r2, [r2, #0]
 8004066:	68d2      	ldr	r2, [r2, #12]
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	60da      	str	r2, [r3, #12]
	PROTOCOL_FrameTypeDef* pRecFrame =
 800406e:	4b18      	ldr	r3, [pc, #96]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	60bb      	str	r3, [r7, #8]
			(PROTOCOL_FrameTypeDef*) LinearBuffer.p_lin_buffer;

	if (LinearBuffer.head
 8004074:	4b16      	ldr	r3, [pc, #88]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 8004076:	889b      	ldrh	r3, [r3, #4]
 8004078:	b29b      	uxth	r3, r3
 800407a:	2b03      	cmp	r3, #3
 800407c:	d909      	bls.n	8004092 <PROTOCOL_GetDataFromFifo+0x9e>
			> (offsetof(PROTOCOL_HeaderTypeDef, length)
					+ sizeof(pRecFrame->header.length))
			&& pRecFrame->header.length <= LinearBuffer.head)
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	789b      	ldrb	r3, [r3, #2]
 8004082:	b29a      	uxth	r2, r3
 8004084:	4b12      	ldr	r3, [pc, #72]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 8004086:	889b      	ldrh	r3, [r3, #4]
 8004088:	b29b      	uxth	r3, r3
 800408a:	429a      	cmp	r2, r3
 800408c:	d801      	bhi.n	8004092 <PROTOCOL_GetDataFromFifo+0x9e>
	{
		status = HAL_OK;
 800408e:	2300      	movs	r3, #0
 8004090:	73fb      	strb	r3, [r7, #15]
	}
	if (LinearBuffer.head == 10 && 0x0D == LinearBuffer.p_lin_buffer[0]
 8004092:	4b0f      	ldr	r3, [pc, #60]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 8004094:	889b      	ldrh	r3, [r3, #4]
 8004096:	b29b      	uxth	r3, r3
 8004098:	2b0a      	cmp	r3, #10
 800409a:	d110      	bne.n	80040be <PROTOCOL_GetDataFromFifo+0xca>
 800409c:	4b0c      	ldr	r3, [pc, #48]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	2b0d      	cmp	r3, #13
 80040a4:	d10b      	bne.n	80040be <PROTOCOL_GetDataFromFifo+0xca>
			&& 0x3A == LinearBuffer.p_lin_buffer[9])
 80040a6:	4b0a      	ldr	r3, [pc, #40]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	3309      	adds	r3, #9
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	2b3a      	cmp	r3, #58	; 0x3a
 80040b0:	d105      	bne.n	80040be <PROTOCOL_GetDataFromFifo+0xca>
	{
		FIFO_Clear(&FIFO_RX);
 80040b2:	4808      	ldr	r0, [pc, #32]	; (80040d4 <PROTOCOL_GetDataFromFifo+0xe0>)
 80040b4:	f000 fa5f 	bl	8004576 <FIFO_Clear>
		PROTOCOL_LinBuffClr(&LinearBuffer);
 80040b8:	4805      	ldr	r0, [pc, #20]	; (80040d0 <PROTOCOL_GetDataFromFifo+0xdc>)
 80040ba:	f000 fa9e 	bl	80045fa <PROTOCOL_LinBuffClr>
	}
	return status;
 80040be:	7bfb      	ldrb	r3, [r7, #15]
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bdb0      	pop	{r4, r5, r7, pc}
 80040c8:	200004dc 	.word	0x200004dc
 80040cc:	20000ea0 	.word	0x20000ea0
 80040d0:	20000034 	.word	0x20000034
 80040d4:	20000028 	.word	0x20000028

080040d8 <PROTOCOL_CheckFrame>:
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef PROTOCOL_CheckFrame(
		PROTOCOL_LinearBuffer_ApiTypeDef* pLinBuff)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_ERROR;
 80040e0:	2301      	movs	r3, #1
 80040e2:	73fb      	strb	r3, [r7, #15]
	PROTOCOL_FrameTypeDef* pRecFrame =
 80040e4:	4b0c      	ldr	r3, [pc, #48]	; (8004118 <PROTOCOL_CheckFrame+0x40>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60bb      	str	r3, [r7, #8]
			(PROTOCOL_FrameTypeDef*) LinearBuffer.p_lin_buffer;
	if (pRecFrame->header.dst_address == BROADCAST_ADDRESS
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	781b      	ldrb	r3, [r3, #0]
 80040ee:	2bff      	cmp	r3, #255	; 0xff
 80040f0:	d003      	beq.n	80040fa <PROTOCOL_CheckFrame+0x22>
			|| pRecFrame->header.dst_address == DEVICE_ADDRESS)
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d102      	bne.n	8004100 <PROTOCOL_CheckFrame+0x28>
	{
		status = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	73fb      	strb	r3, [r7, #15]
 80040fe:	e005      	b.n	800410c <PROTOCOL_CheckFrame+0x34>
	} else
	{
		FIFO_Clear(&FIFO_RX);
 8004100:	4806      	ldr	r0, [pc, #24]	; (800411c <PROTOCOL_CheckFrame+0x44>)
 8004102:	f000 fa38 	bl	8004576 <FIFO_Clear>
		PROTOCOL_LinBuffClr(pLinBuff);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f000 fa77 	bl	80045fa <PROTOCOL_LinBuffClr>
	}
	return status;
 800410c:	7bfb      	ldrb	r3, [r7, #15]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	20000034 	.word	0x20000034
 800411c:	20000028 	.word	0x20000028

08004120 <myESP_8266_InitClient>:

/**
 *
 */
void myESP_8266_InitClient(uint8_t mode,char *SSID, char* PASSWORD,uint16_t Port)
 {
 8004120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	60b9      	str	r1, [r7, #8]
 8004128:	607a      	str	r2, [r7, #4]
 800412a:	461a      	mov	r2, r3
 800412c:	4603      	mov	r3, r0
 800412e:	73fb      	strb	r3, [r7, #15]
 8004130:	4613      	mov	r3, r2
 8004132:	81bb      	strh	r3, [r7, #12]
	/* Copy UART handle variable */
	memcpy(&esp_uart, &huart1, sizeof(huart1));
 8004134:	4a63      	ldr	r2, [pc, #396]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 8004136:	4b64      	ldr	r3, [pc, #400]	; (80042c8 <myESP_8266_InitClient+0x1a8>)
 8004138:	4614      	mov	r4, r2
 800413a:	461d      	mov	r5, r3
 800413c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800413e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004140:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004142:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004144:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004146:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004148:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800414c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* TODO */
//	HAL_GPIO_WritePin(ESP_8266_CH_PD_GPIO_Port, ESP_8266_CH_PD_Pin, SET);
//	HAL_GPIO_WritePin(ESP_8266_RST_GPIO_Port, ESP_8266_RST_Pin, SET);

	/* Close connection  */
	map_size = sprintf(&Command, "AT+CIPCLOSE\r\n");
 8004150:	4a5e      	ldr	r2, [pc, #376]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 8004152:	4b5f      	ldr	r3, [pc, #380]	; (80042d0 <myESP_8266_InitClient+0x1b0>)
 8004154:	4614      	mov	r4, r2
 8004156:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004158:	6020      	str	r0, [r4, #0]
 800415a:	6061      	str	r1, [r4, #4]
 800415c:	60a2      	str	r2, [r4, #8]
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	81a3      	strh	r3, [r4, #12]
 8004162:	230d      	movs	r3, #13
 8004164:	b2da      	uxtb	r2, r3
 8004166:	4b5b      	ldr	r3, [pc, #364]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 8004168:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 800416a:	4b5a      	ldr	r3, [pc, #360]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	b29a      	uxth	r2, r3
 8004170:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004174:	4955      	ldr	r1, [pc, #340]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 8004176:	4853      	ldr	r0, [pc, #332]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 8004178:	f7ff f9cb 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 800417c:	200a      	movs	r0, #10
 800417e:	f7fc fe73 	bl	8000e68 <HAL_Delay>

	/* Reset device */
	map_size = sprintf(&Command, "AT+RST\r\n");
 8004182:	4a52      	ldr	r2, [pc, #328]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 8004184:	4b54      	ldr	r3, [pc, #336]	; (80042d8 <myESP_8266_InitClient+0x1b8>)
 8004186:	cb03      	ldmia	r3!, {r0, r1}
 8004188:	6010      	str	r0, [r2, #0]
 800418a:	6051      	str	r1, [r2, #4]
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	7213      	strb	r3, [r2, #8]
 8004190:	2308      	movs	r3, #8
 8004192:	b2da      	uxtb	r2, r3
 8004194:	4b4f      	ldr	r3, [pc, #316]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 8004196:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8004198:	4b4e      	ldr	r3, [pc, #312]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	b29a      	uxth	r2, r3
 800419e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041a2:	494a      	ldr	r1, [pc, #296]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 80041a4:	4847      	ldr	r0, [pc, #284]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 80041a6:	f7ff f9b4 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 80041aa:	200a      	movs	r0, #10
 80041ac:	f7fc fe5c 	bl	8000e68 <HAL_Delay>

	/* Set device mode */
	map_size = sprintf(&Command, "AT+CWMODE_DEF=%d\r\n", mode);
 80041b0:	7bfb      	ldrb	r3, [r7, #15]
 80041b2:	461a      	mov	r2, r3
 80041b4:	4949      	ldr	r1, [pc, #292]	; (80042dc <myESP_8266_InitClient+0x1bc>)
 80041b6:	4845      	ldr	r0, [pc, #276]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 80041b8:	f002 ff9a 	bl	80070f0 <siprintf>
 80041bc:	4603      	mov	r3, r0
 80041be:	b2da      	uxtb	r2, r3
 80041c0:	4b44      	ldr	r3, [pc, #272]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 80041c2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80041c4:	4b43      	ldr	r3, [pc, #268]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	b29a      	uxth	r2, r3
 80041ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041ce:	493f      	ldr	r1, [pc, #252]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 80041d0:	483c      	ldr	r0, [pc, #240]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 80041d2:	f7ff f99e 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 80041d6:	200a      	movs	r0, #10
 80041d8:	f7fc fe46 	bl	8000e68 <HAL_Delay>

	/* Connection to AP */
	map_size = sprintf(&Command, "AT+CWJAP_DEF=\"%s\",\"%s\"\r\n", SSID, PASSWORD);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	493f      	ldr	r1, [pc, #252]	; (80042e0 <myESP_8266_InitClient+0x1c0>)
 80041e2:	483a      	ldr	r0, [pc, #232]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 80041e4:	f002 ff84 	bl	80070f0 <siprintf>
 80041e8:	4603      	mov	r3, r0
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	4b39      	ldr	r3, [pc, #228]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 80041ee:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80041f0:	4b38      	ldr	r3, [pc, #224]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041fa:	4934      	ldr	r1, [pc, #208]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 80041fc:	4831      	ldr	r0, [pc, #196]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 80041fe:	f7ff f988 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(5000);
 8004202:	f241 3088 	movw	r0, #5000	; 0x1388
 8004206:	f7fc fe2f 	bl	8000e68 <HAL_Delay>
	/**/
	/* Get current IP, gateway and netmask */
	map_size = sprintf(&Command, "AT+CIFSR\r\n");
 800420a:	4a30      	ldr	r2, [pc, #192]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 800420c:	4b35      	ldr	r3, [pc, #212]	; (80042e4 <myESP_8266_InitClient+0x1c4>)
 800420e:	cb03      	ldmia	r3!, {r0, r1}
 8004210:	6010      	str	r0, [r2, #0]
 8004212:	6051      	str	r1, [r2, #4]
 8004214:	8819      	ldrh	r1, [r3, #0]
 8004216:	789b      	ldrb	r3, [r3, #2]
 8004218:	8111      	strh	r1, [r2, #8]
 800421a:	7293      	strb	r3, [r2, #10]
 800421c:	230a      	movs	r3, #10
 800421e:	b2da      	uxtb	r2, r3
 8004220:	4b2c      	ldr	r3, [pc, #176]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 8004222:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8004224:	4b2b      	ldr	r3, [pc, #172]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	b29a      	uxth	r2, r3
 800422a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800422e:	4927      	ldr	r1, [pc, #156]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 8004230:	4824      	ldr	r0, [pc, #144]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 8004232:	f7ff f96e 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 8004236:	200a      	movs	r0, #10
 8004238:	f7fc fe16 	bl	8000e68 <HAL_Delay>
	/**/

	/* Set current IP, gateway and netmask */
	map_size = sprintf(&Command,
 800423c:	4b23      	ldr	r3, [pc, #140]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 800423e:	4a2a      	ldr	r2, [pc, #168]	; (80042e8 <myESP_8266_InitClient+0x1c8>)
 8004240:	4614      	mov	r4, r2
 8004242:	469e      	mov	lr, r3
 8004244:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8004248:	4675      	mov	r5, lr
 800424a:	4626      	mov	r6, r4
 800424c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800424e:	6028      	str	r0, [r5, #0]
 8004250:	6069      	str	r1, [r5, #4]
 8004252:	60aa      	str	r2, [r5, #8]
 8004254:	60eb      	str	r3, [r5, #12]
 8004256:	3410      	adds	r4, #16
 8004258:	f10e 0e10 	add.w	lr, lr, #16
 800425c:	4564      	cmp	r4, ip
 800425e:	d1f3      	bne.n	8004248 <myESP_8266_InitClient+0x128>
 8004260:	4675      	mov	r5, lr
 8004262:	4623      	mov	r3, r4
 8004264:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004266:	6028      	str	r0, [r5, #0]
 8004268:	6069      	str	r1, [r5, #4]
 800426a:	60aa      	str	r2, [r5, #8]
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	81ab      	strh	r3, [r5, #12]
 8004270:	233d      	movs	r3, #61	; 0x3d
 8004272:	b2da      	uxtb	r2, r3
 8004274:	4b17      	ldr	r3, [pc, #92]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 8004276:	701a      	strb	r2, [r3, #0]
					"AT+CIPSTA_DEF=\"192.168.1.100\",\"192.168.1.1\",\"255.255.255.0\"\r\n");
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8004278:	4b16      	ldr	r3, [pc, #88]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	b29a      	uxth	r2, r3
 800427e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004282:	4912      	ldr	r1, [pc, #72]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 8004284:	480f      	ldr	r0, [pc, #60]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 8004286:	f7ff f944 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 800428a:	200a      	movs	r0, #10
 800428c:	f7fc fdec 	bl	8000e68 <HAL_Delay>
	/* tcp conect */
//	size = sprintf(&Command, "AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n", Port);
	map_size = sprintf(&Command, "AT+CIPSTART=\"TCP\",\"192.168.1.10\",%d\r\n", Port);
 8004290:	89bb      	ldrh	r3, [r7, #12]
 8004292:	461a      	mov	r2, r3
 8004294:	4915      	ldr	r1, [pc, #84]	; (80042ec <myESP_8266_InitClient+0x1cc>)
 8004296:	480d      	ldr	r0, [pc, #52]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 8004298:	f002 ff2a 	bl	80070f0 <siprintf>
 800429c:	4603      	mov	r3, r0
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	4b0c      	ldr	r3, [pc, #48]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 80042a2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80042a4:	4b0b      	ldr	r3, [pc, #44]	; (80042d4 <myESP_8266_InitClient+0x1b4>)
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042ae:	4907      	ldr	r1, [pc, #28]	; (80042cc <myESP_8266_InitClient+0x1ac>)
 80042b0:	4804      	ldr	r0, [pc, #16]	; (80042c4 <myESP_8266_InitClient+0x1a4>)
 80042b2:	f7ff f92e 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 80042b6:	200a      	movs	r0, #10
 80042b8:	f7fc fdd6 	bl	8000e68 <HAL_Delay>
}
 80042bc:	bf00      	nop
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042c4:	200004dc 	.word	0x200004dc
 80042c8:	20000ea0 	.word	0x20000ea0
 80042cc:	20000524 	.word	0x20000524
 80042d0:	080082e4 	.word	0x080082e4
 80042d4:	20000520 	.word	0x20000520
 80042d8:	08008244 	.word	0x08008244
 80042dc:	08008250 	.word	0x08008250
 80042e0:	08008264 	.word	0x08008264
 80042e4:	080082f4 	.word	0x080082f4
 80042e8:	08008300 	.word	0x08008300
 80042ec:	08008340 	.word	0x08008340

080042f0 <myESP_8266_PrepareToSending>:

void myESP_8266_PrepareToSending(uint32_t ServerPort)
{
 80042f0:	b590      	push	{r4, r7, lr}
 80042f2:	b083      	sub	sp, #12
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]

	map_size = sprintf(&Command, "AT+CIPMODE=1\r\n");
 80042f8:	4a1b      	ldr	r2, [pc, #108]	; (8004368 <myESP_8266_PrepareToSending+0x78>)
 80042fa:	4b1c      	ldr	r3, [pc, #112]	; (800436c <myESP_8266_PrepareToSending+0x7c>)
 80042fc:	4614      	mov	r4, r2
 80042fe:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004300:	6020      	str	r0, [r4, #0]
 8004302:	6061      	str	r1, [r4, #4]
 8004304:	60a2      	str	r2, [r4, #8]
 8004306:	881a      	ldrh	r2, [r3, #0]
 8004308:	789b      	ldrb	r3, [r3, #2]
 800430a:	81a2      	strh	r2, [r4, #12]
 800430c:	73a3      	strb	r3, [r4, #14]
 800430e:	230e      	movs	r3, #14
 8004310:	b2da      	uxtb	r2, r3
 8004312:	4b17      	ldr	r3, [pc, #92]	; (8004370 <myESP_8266_PrepareToSending+0x80>)
 8004314:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8004316:	4b16      	ldr	r3, [pc, #88]	; (8004370 <myESP_8266_PrepareToSending+0x80>)
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	b29a      	uxth	r2, r3
 800431c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004320:	4911      	ldr	r1, [pc, #68]	; (8004368 <myESP_8266_PrepareToSending+0x78>)
 8004322:	4814      	ldr	r0, [pc, #80]	; (8004374 <myESP_8266_PrepareToSending+0x84>)
 8004324:	f7ff f8f5 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(200);
 8004328:	20c8      	movs	r0, #200	; 0xc8
 800432a:	f7fc fd9d 	bl	8000e68 <HAL_Delay>

	/*  */
	map_size = sprintf(&Command, "AT+CIPSEND\r\n");
 800432e:	4a0e      	ldr	r2, [pc, #56]	; (8004368 <myESP_8266_PrepareToSending+0x78>)
 8004330:	4b11      	ldr	r3, [pc, #68]	; (8004378 <myESP_8266_PrepareToSending+0x88>)
 8004332:	4614      	mov	r4, r2
 8004334:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004336:	6020      	str	r0, [r4, #0]
 8004338:	6061      	str	r1, [r4, #4]
 800433a:	60a2      	str	r2, [r4, #8]
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	7323      	strb	r3, [r4, #12]
 8004340:	230c      	movs	r3, #12
 8004342:	b2da      	uxtb	r2, r3
 8004344:	4b0a      	ldr	r3, [pc, #40]	; (8004370 <myESP_8266_PrepareToSending+0x80>)
 8004346:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8004348:	4b09      	ldr	r3, [pc, #36]	; (8004370 <myESP_8266_PrepareToSending+0x80>)
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	b29a      	uxth	r2, r3
 800434e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004352:	4905      	ldr	r1, [pc, #20]	; (8004368 <myESP_8266_PrepareToSending+0x78>)
 8004354:	4807      	ldr	r0, [pc, #28]	; (8004374 <myESP_8266_PrepareToSending+0x84>)
 8004356:	f7ff f8dc 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(200);
 800435a:	20c8      	movs	r0, #200	; 0xc8
 800435c:	f7fc fd84 	bl	8000e68 <HAL_Delay>
}
 8004360:	bf00      	nop
 8004362:	370c      	adds	r7, #12
 8004364:	46bd      	mov	sp, r7
 8004366:	bd90      	pop	{r4, r7, pc}
 8004368:	20000524 	.word	0x20000524
 800436c:	08008368 	.word	0x08008368
 8004370:	20000520 	.word	0x20000520
 8004374:	200004dc 	.word	0x200004dc
 8004378:	08008378 	.word	0x08008378

0800437c <myESP8266_SendFrame>:

/**
 * Function send frame
 */
void myESP8266_SendFrame(uint8_t* data, uint32_t Port)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
	myESP_8266_PrepareToSending(Port);
 8004386:	6838      	ldr	r0, [r7, #0]
 8004388:	f7ff ffb2 	bl	80042f0 <myESP_8266_PrepareToSending>
	HAL_Delay(10);
 800438c:	200a      	movs	r0, #10
 800438e:	f7fc fd6b 	bl	8000e68 <HAL_Delay>
	map_size = sprintf(&Command, data);
 8004392:	6879      	ldr	r1, [r7, #4]
 8004394:	480b      	ldr	r0, [pc, #44]	; (80043c4 <myESP8266_SendFrame+0x48>)
 8004396:	f002 feab 	bl	80070f0 <siprintf>
 800439a:	4603      	mov	r3, r0
 800439c:	b2da      	uxtb	r2, r3
 800439e:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <myESP8266_SendFrame+0x4c>)
 80043a0:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80043a2:	4b09      	ldr	r3, [pc, #36]	; (80043c8 <myESP8266_SendFrame+0x4c>)
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043ac:	4905      	ldr	r1, [pc, #20]	; (80043c4 <myESP8266_SendFrame+0x48>)
 80043ae:	4807      	ldr	r0, [pc, #28]	; (80043cc <myESP8266_SendFrame+0x50>)
 80043b0:	f7ff f8af 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 80043b4:	200a      	movs	r0, #10
 80043b6:	f7fc fd57 	bl	8000e68 <HAL_Delay>
}
 80043ba:	bf00      	nop
 80043bc:	3708      	adds	r7, #8
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000524 	.word	0x20000524
 80043c8:	20000520 	.word	0x20000520
 80043cc:	200004dc 	.word	0x200004dc

080043d0 <myESP8266_SendEnd>:

/**
 * Function ending connection with server
 */
void myESP8266_SendEnd()
 {
 80043d0:	b598      	push	{r3, r4, r7, lr}
 80043d2:	af00      	add	r7, sp, #0
	map_size = sprintf(&Command, "+++");
 80043d4:	4b17      	ldr	r3, [pc, #92]	; (8004434 <myESP8266_SendEnd+0x64>)
 80043d6:	4a18      	ldr	r2, [pc, #96]	; (8004438 <myESP8266_SendEnd+0x68>)
 80043d8:	6810      	ldr	r0, [r2, #0]
 80043da:	6018      	str	r0, [r3, #0]
 80043dc:	2303      	movs	r3, #3
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	4b16      	ldr	r3, [pc, #88]	; (800443c <myESP8266_SendEnd+0x6c>)
 80043e2:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 80043e4:	4b15      	ldr	r3, [pc, #84]	; (800443c <myESP8266_SendEnd+0x6c>)
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043ee:	4911      	ldr	r1, [pc, #68]	; (8004434 <myESP8266_SendEnd+0x64>)
 80043f0:	4813      	ldr	r0, [pc, #76]	; (8004440 <myESP8266_SendEnd+0x70>)
 80043f2:	f7ff f88e 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 80043f6:	200a      	movs	r0, #10
 80043f8:	f7fc fd36 	bl	8000e68 <HAL_Delay>
	map_size = sprintf(&Command, "AT+CIPCLOSE\r\n");
 80043fc:	4a0d      	ldr	r2, [pc, #52]	; (8004434 <myESP8266_SendEnd+0x64>)
 80043fe:	4b11      	ldr	r3, [pc, #68]	; (8004444 <myESP8266_SendEnd+0x74>)
 8004400:	4614      	mov	r4, r2
 8004402:	cb07      	ldmia	r3!, {r0, r1, r2}
 8004404:	6020      	str	r0, [r4, #0]
 8004406:	6061      	str	r1, [r4, #4]
 8004408:	60a2      	str	r2, [r4, #8]
 800440a:	881b      	ldrh	r3, [r3, #0]
 800440c:	81a3      	strh	r3, [r4, #12]
 800440e:	230d      	movs	r3, #13
 8004410:	b2da      	uxtb	r2, r3
 8004412:	4b0a      	ldr	r3, [pc, #40]	; (800443c <myESP8266_SendEnd+0x6c>)
 8004414:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&esp_uart, Command, map_size, 1000);
 8004416:	4b09      	ldr	r3, [pc, #36]	; (800443c <myESP8266_SendEnd+0x6c>)
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	b29a      	uxth	r2, r3
 800441c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004420:	4904      	ldr	r1, [pc, #16]	; (8004434 <myESP8266_SendEnd+0x64>)
 8004422:	4807      	ldr	r0, [pc, #28]	; (8004440 <myESP8266_SendEnd+0x70>)
 8004424:	f7ff f875 	bl	8003512 <HAL_UART_Transmit>
	HAL_Delay(10);
 8004428:	200a      	movs	r0, #10
 800442a:	f7fc fd1d 	bl	8000e68 <HAL_Delay>
}
 800442e:	bf00      	nop
 8004430:	bd98      	pop	{r3, r4, r7, pc}
 8004432:	bf00      	nop
 8004434:	20000524 	.word	0x20000524
 8004438:	08008388 	.word	0x08008388
 800443c:	20000520 	.word	0x20000520
 8004440:	200004dc 	.word	0x200004dc
 8004444:	080082e4 	.word	0x080082e4

08004448 <FIFO_PutByte>:
 * @return HAL_StatusTypeDef  Status of the put byte to the FIFO operation
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef FIFO_PutByte(FIFO_ApiTypeDef *pFifo, uint8_t Data)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b084      	sub	sp, #16
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	460b      	mov	r3, r1
 8004452:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004454:	2300      	movs	r3, #0
 8004456:	73fb      	strb	r3, [r7, #15]
  uint16_t head_temp = pFifo->head + 1; /* temporary variable */
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	889b      	ldrh	r3, [r3, #4]
 800445c:	b29b      	uxth	r3, r3
 800445e:	3301      	adds	r3, #1
 8004460:	81bb      	strh	r3, [r7, #12]
  if (head_temp == pFifo->size) /* if  is it last element of array ==> back to begin */
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	895b      	ldrh	r3, [r3, #10]
 8004466:	89ba      	ldrh	r2, [r7, #12]
 8004468:	429a      	cmp	r2, r3
 800446a:	d101      	bne.n	8004470 <FIFO_PutByte+0x28>
  {
    head_temp = 0;
 800446c:	2300      	movs	r3, #0
 800446e:	81bb      	strh	r3, [r7, #12]
  }
  if (head_temp == pFifo->tail) /* check is buffer full? ==> if head+1 == tail */
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	88db      	ldrh	r3, [r3, #6]
 8004474:	b29b      	uxth	r3, r3
 8004476:	89ba      	ldrh	r2, [r7, #12]
 8004478:	429a      	cmp	r2, r3
 800447a:	d101      	bne.n	8004480 <FIFO_PutByte+0x38>
  {
    status = HAL_ERROR; /* return -1 ==> buffer is full */
 800447c:	2301      	movs	r3, #1
 800447e:	73fb      	strb	r3, [r7, #15]
  }
  /* buffer is not full */
  if (status == HAL_OK)
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d111      	bne.n	80044aa <FIFO_PutByte+0x62>
  {
    pFifo->buffer[pFifo->head] = Data; /* put data to buffer */
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	8892      	ldrh	r2, [r2, #4]
 800448e:	b292      	uxth	r2, r2
 8004490:	4413      	add	r3, r2
 8004492:	78fa      	ldrb	r2, [r7, #3]
 8004494:	701a      	strb	r2, [r3, #0]
    pFifo->head = head_temp; /* head ++ */
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	89ba      	ldrh	r2, [r7, #12]
 800449a:	809a      	strh	r2, [r3, #4]
    pFifo->length = FIFO_GetLength(pFifo); /* update FIFO length */
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 f840 	bl	8004522 <FIFO_GetLength>
 80044a2:	4603      	mov	r3, r0
 80044a4:	461a      	mov	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	811a      	strh	r2, [r3, #8]
  }
  return status; /* return status */
 80044aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <FIFO_GetByte>:
 * @return HAL_StatusTypeDef  Status of the get byte from FIFO operation
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef FIFO_GetByte(FIFO_ApiTypeDef *pFifo, uint8_t *pData)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
 80044bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044be:	2300      	movs	r3, #0
 80044c0:	73fb      	strb	r3, [r7, #15]
  uint16_t next = pFifo->tail + 1; /* temporary variable */
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	88db      	ldrh	r3, [r3, #6]
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3301      	adds	r3, #1
 80044ca:	81bb      	strh	r3, [r7, #12]
  if (pFifo->head == pFifo->tail) /* check is buffer empty? ==> if head == tail */
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	889b      	ldrh	r3, [r3, #4]
 80044d0:	b29a      	uxth	r2, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	88db      	ldrh	r3, [r3, #6]
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	429a      	cmp	r2, r3
 80044da:	d102      	bne.n	80044e2 <FIFO_GetByte+0x2e>
  {
    status=HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	73fb      	strb	r3, [r7, #15]
 80044e0:	e01a      	b.n	8004518 <FIFO_GetByte+0x64>
  }
  else
  {
    if (next == pFifo->size) /* if  is it last element of array ==> back to begin */
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	895b      	ldrh	r3, [r3, #10]
 80044e6:	89ba      	ldrh	r2, [r7, #12]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	d101      	bne.n	80044f0 <FIFO_GetByte+0x3c>
    {
      next = 0;
 80044ec:	2300      	movs	r3, #0
 80044ee:	81bb      	strh	r3, [r7, #12]
    }
    /* buffer is not empty */
    *pData = pFifo->buffer[pFifo->tail]; /* read value */
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	88d2      	ldrh	r2, [r2, #6]
 80044f8:	b292      	uxth	r2, r2
 80044fa:	4413      	add	r3, r2
 80044fc:	781b      	ldrb	r3, [r3, #0]
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	701a      	strb	r2, [r3, #0]
    pFifo->tail = next; /* tail ++ */
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	89ba      	ldrh	r2, [r7, #12]
 8004508:	80da      	strh	r2, [r3, #6]
    pFifo->length = FIFO_GetLength(pFifo); /* update FIFO length */
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f809 	bl	8004522 <FIFO_GetLength>
 8004510:	4603      	mov	r3, r0
 8004512:	461a      	mov	r2, r3
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	811a      	strh	r2, [r3, #8]
  }
   return status; /* return status */
 8004518:	7bfb      	ldrb	r3, [r7, #15]
}
 800451a:	4618      	mov	r0, r3
 800451c:	3710      	adds	r7, #16
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <FIFO_GetLength>:
 * Function to get current number of bytes in the FIFO buffer
 * @param  pFifo      Pointer to FIFO
 * @return uint16_t   Number of bytes to send in FIFO
 */
uint16_t FIFO_GetLength(FIFO_ApiTypeDef *pFifo)
{
 8004522:	b480      	push	{r7}
 8004524:	b085      	sub	sp, #20
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
  uint16_t templen = 0;
 800452a:	2300      	movs	r3, #0
 800452c:	81fb      	strh	r3, [r7, #14]
  if (pFifo->head >= pFifo->tail)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	889b      	ldrh	r3, [r3, #4]
 8004532:	b29a      	uxth	r2, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	88db      	ldrh	r3, [r3, #6]
 8004538:	b29b      	uxth	r3, r3
 800453a:	429a      	cmp	r2, r3
 800453c:	d308      	bcc.n	8004550 <FIFO_GetLength+0x2e>
  {
    templen = pFifo->head - pFifo->tail;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	889b      	ldrh	r3, [r3, #4]
 8004542:	b29a      	uxth	r2, r3
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	88db      	ldrh	r3, [r3, #6]
 8004548:	b29b      	uxth	r3, r3
 800454a:	1ad3      	subs	r3, r2, r3
 800454c:	81fb      	strh	r3, [r7, #14]
 800454e:	e00b      	b.n	8004568 <FIFO_GetLength+0x46>
  }
  else
  {
    templen = pFifo->size - (pFifo->tail - pFifo->head);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	895a      	ldrh	r2, [r3, #10]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	889b      	ldrh	r3, [r3, #4]
 8004558:	b299      	uxth	r1, r3
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	88db      	ldrh	r3, [r3, #6]
 800455e:	b29b      	uxth	r3, r3
 8004560:	1acb      	subs	r3, r1, r3
 8004562:	b29b      	uxth	r3, r3
 8004564:	4413      	add	r3, r2
 8004566:	81fb      	strh	r3, [r7, #14]
  }
  return templen; /* return length */
 8004568:	89fb      	ldrh	r3, [r7, #14]
}
 800456a:	4618      	mov	r0, r3
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <FIFO_Clear>:
 * Function to clear FIFO buffer
 * @param pFifo
 * @return
 */
HAL_StatusTypeDef FIFO_Clear(FIFO_ApiTypeDef *pFifo)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800457e:	2300      	movs	r3, #0
 8004580:	73fb      	strb	r3, [r7, #15]
  pFifo->head=pFifo->tail=0;
 8004582:	2100      	movs	r1, #0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	460a      	mov	r2, r1
 8004588:	80da      	strh	r2, [r3, #6]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	460a      	mov	r2, r1
 800458e:	809a      	strh	r2, [r3, #4]
  pFifo->length = FIFO_GetLength(pFifo);
 8004590:	6878      	ldr	r0, [r7, #4]
 8004592:	f7ff ffc6 	bl	8004522 <FIFO_GetLength>
 8004596:	4603      	mov	r3, r0
 8004598:	461a      	mov	r2, r3
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	811a      	strh	r2, [r3, #8]
  return status;
 800459e:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <PROTOCOL_LinBuffPutByte>:
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef PROTOCOL_LinBuffPutByte(PROTOCOL_LinearBuffer_ApiTypeDef* pLinBuff,
    uint8_t Data)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	460b      	mov	r3, r1
 80045b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80045b4:	2300      	movs	r3, #0
 80045b6:	73fb      	strb	r3, [r7, #15]
  if (pLinBuff->head < pLinBuff->size)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	889b      	ldrh	r3, [r3, #4]
 80045bc:	b29a      	uxth	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	88db      	ldrh	r3, [r3, #6]
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d20f      	bcs.n	80045e8 <PROTOCOL_LinBuffPutByte+0x40>
  {
    pLinBuff->p_lin_buffer[pLinBuff->head] = Data;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	8892      	ldrh	r2, [r2, #4]
 80045d0:	b292      	uxth	r2, r2
 80045d2:	4413      	add	r3, r2
 80045d4:	78fa      	ldrb	r2, [r7, #3]
 80045d6:	701a      	strb	r2, [r3, #0]
    pLinBuff->head++;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	889b      	ldrh	r3, [r3, #4]
 80045dc:	b29b      	uxth	r3, r3
 80045de:	3301      	adds	r3, #1
 80045e0:	b29a      	uxth	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	809a      	strh	r2, [r3, #4]
 80045e6:	e001      	b.n	80045ec <PROTOCOL_LinBuffPutByte+0x44>
  }
  else
  {
    status = HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80045ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr

080045fa <PROTOCOL_LinBuffClr>:
 * @return HAL_StatusTypeDef  Status of clearing the linear buffer
 * @retval HAL_OK             On success
 * @retval HAL_ERROR          In case of error
 */
HAL_StatusTypeDef PROTOCOL_LinBuffClr(PROTOCOL_LinearBuffer_ApiTypeDef* pLinBuff)
{
 80045fa:	b580      	push	{r7, lr}
 80045fc:	b084      	sub	sp, #16
 80045fe:	af00      	add	r7, sp, #0
 8004600:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	73fb      	strb	r3, [r7, #15]
  pLinBuff->head = 0;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	711a      	strb	r2, [r3, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	715a      	strb	r2, [r3, #5]
  memset(pLinBuff->p_lin_buffer, 0x00, sizeof(pLinBuff->size));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2202      	movs	r2, #2
 8004616:	2100      	movs	r1, #0
 8004618:	4618      	mov	r0, r3
 800461a:	f002 fce4 	bl	8006fe6 <memset>
  return status;
 800461e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004620:	4618      	mov	r0, r3
 8004622:	3710      	adds	r7, #16
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}

08004628 <vLedStrip_Init>:

#include "LED_Strip.h"
#include "Motor_Control.h"
#include "main.h"

void vLedStrip_Init(LedStrip_InitTypeDef* ledStrip_InitTypeDef) {
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  ledStrip_InitTypeDef->pivot = 0;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	729a      	strb	r2, [r3, #10]
  ledStrip_InitTypeDef->Led_StatusPin = 0;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	731a      	strb	r2, [r3, #12]
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <vLedStrip_ReadStatus>:

void vLedStrip_ReadStatus(LedStrip_InitTypeDef* LedStript) {
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  if (NULL != LedStript)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d05e      	beq.n	8004714 <vLedStrip_ReadStatus+0xcc>
  {
    LedStript->Led1_StatusPin = HAL_GPIO_ReadPin(Led1_Gpio, Led1_Pin);
 8004656:	2180      	movs	r1, #128	; 0x80
 8004658:	4830      	ldr	r0, [pc, #192]	; (800471c <vLedStrip_ReadStatus+0xd4>)
 800465a:	f7fc ff03 	bl	8001464 <HAL_GPIO_ReadPin>
 800465e:	4603      	mov	r3, r0
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	b2d9      	uxtb	r1, r3
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	7b13      	ldrb	r3, [r2, #12]
 800466a:	f361 0300 	bfi	r3, r1, #0, #1
 800466e:	7313      	strb	r3, [r2, #12]
    LedStript->Led2_StatusPin = HAL_GPIO_ReadPin(Led2_Gpio, Led2_Pin);
 8004670:	2140      	movs	r1, #64	; 0x40
 8004672:	482a      	ldr	r0, [pc, #168]	; (800471c <vLedStrip_ReadStatus+0xd4>)
 8004674:	f7fc fef6 	bl	8001464 <HAL_GPIO_ReadPin>
 8004678:	4603      	mov	r3, r0
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	b2d9      	uxtb	r1, r3
 8004680:	687a      	ldr	r2, [r7, #4]
 8004682:	7b13      	ldrb	r3, [r2, #12]
 8004684:	f361 0341 	bfi	r3, r1, #1, #1
 8004688:	7313      	strb	r3, [r2, #12]
    LedStript->Led3_StatusPin = HAL_GPIO_ReadPin(Led3_Gpio, Led3_Pin);
 800468a:	2120      	movs	r1, #32
 800468c:	4823      	ldr	r0, [pc, #140]	; (800471c <vLedStrip_ReadStatus+0xd4>)
 800468e:	f7fc fee9 	bl	8001464 <HAL_GPIO_ReadPin>
 8004692:	4603      	mov	r3, r0
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	b2d9      	uxtb	r1, r3
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	7b13      	ldrb	r3, [r2, #12]
 800469e:	f361 0382 	bfi	r3, r1, #2, #1
 80046a2:	7313      	strb	r3, [r2, #12]
    LedStript->Led4_StatusPin = HAL_GPIO_ReadPin(Led4_Gpio, Led4_Pin);
 80046a4:	2110      	movs	r1, #16
 80046a6:	481d      	ldr	r0, [pc, #116]	; (800471c <vLedStrip_ReadStatus+0xd4>)
 80046a8:	f7fc fedc 	bl	8001464 <HAL_GPIO_ReadPin>
 80046ac:	4603      	mov	r3, r0
 80046ae:	f003 0301 	and.w	r3, r3, #1
 80046b2:	b2d9      	uxtb	r1, r3
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	7b13      	ldrb	r3, [r2, #12]
 80046b8:	f361 03c3 	bfi	r3, r1, #3, #1
 80046bc:	7313      	strb	r3, [r2, #12]
    LedStript->Led5_StatusPin = HAL_GPIO_ReadPin(Led5_Gpio, Led5_Pin);
 80046be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80046c2:	4816      	ldr	r0, [pc, #88]	; (800471c <vLedStrip_ReadStatus+0xd4>)
 80046c4:	f7fc fece 	bl	8001464 <HAL_GPIO_ReadPin>
 80046c8:	4603      	mov	r3, r0
 80046ca:	f003 0301 	and.w	r3, r3, #1
 80046ce:	b2d9      	uxtb	r1, r3
 80046d0:	687a      	ldr	r2, [r7, #4]
 80046d2:	7b13      	ldrb	r3, [r2, #12]
 80046d4:	f361 1304 	bfi	r3, r1, #4, #1
 80046d8:	7313      	strb	r3, [r2, #12]

    if (LedStript->Led_StatusPin != LedStript->history[LedStript->pivot])
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	7b1a      	ldrb	r2, [r3, #12]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	7a9b      	ldrb	r3, [r3, #10]
 80046e2:	4619      	mov	r1, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	5c5b      	ldrb	r3, [r3, r1]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d013      	beq.n	8004714 <vLedStrip_ReadStatus+0xcc>
    {
      LedStript->pivot++;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	7a9b      	ldrb	r3, [r3, #10]
 80046f0:	3301      	adds	r3, #1
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	729a      	strb	r2, [r3, #10]
      if (LedStript->pivot >= map_size)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	7a9b      	ldrb	r3, [r3, #10]
 80046fc:	2b09      	cmp	r3, #9
 80046fe:	d902      	bls.n	8004706 <vLedStrip_ReadStatus+0xbe>
      {
        LedStript->pivot = 0;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	729a      	strb	r2, [r3, #10]
      }
      LedStript->history[LedStript->pivot] = LedStript->Led_StatusPin;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	7a9b      	ldrb	r3, [r3, #10]
 800470a:	461a      	mov	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	7b19      	ldrb	r1, [r3, #12]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	5499      	strb	r1, [r3, r2]
    }
  }
}
 8004714:	bf00      	nop
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	40021800 	.word	0x40021800

08004720 <vLed_control>:

LedStrip_Speed_InitTypeDef vLed_control(LedStrip_InitTypeDef* LedStript,
    uint8_t tryb) {
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	460b      	mov	r3, r1
 800472a:	70fb      	strb	r3, [r7, #3]
  static LedStrip_Speed_InitTypeDef Motor;
  if (!tryb)
 800472c:	78fb      	ldrb	r3, [r7, #3]
 800472e:	2b00      	cmp	r3, #0
 8004730:	f040 80e9 	bne.w	8004906 <vLed_control+0x1e6>
  {
    switch (LedStript->Led_StatusPin)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	7b1b      	ldrb	r3, [r3, #12]
 8004738:	2b1f      	cmp	r3, #31
 800473a:	f200 80d6 	bhi.w	80048ea <vLed_control+0x1ca>
 800473e:	a201      	add	r2, pc, #4	; (adr r2, 8004744 <vLed_control+0x24>)
 8004740:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004744:	08004a77 	.word	0x08004a77
 8004748:	080048eb 	.word	0x080048eb
 800474c:	080048eb 	.word	0x080048eb
 8004750:	080048eb 	.word	0x080048eb
 8004754:	080048eb 	.word	0x080048eb
 8004758:	080048eb 	.word	0x080048eb
 800475c:	080048eb 	.word	0x080048eb
 8004760:	080048d7 	.word	0x080048d7
 8004764:	080048eb 	.word	0x080048eb
 8004768:	080048eb 	.word	0x080048eb
 800476c:	080048eb 	.word	0x080048eb
 8004770:	080048eb 	.word	0x080048eb
 8004774:	080048eb 	.word	0x080048eb
 8004778:	080048eb 	.word	0x080048eb
 800477c:	080048eb 	.word	0x080048eb
 8004780:	080048c3 	.word	0x080048c3
 8004784:	080048eb 	.word	0x080048eb
 8004788:	080048eb 	.word	0x080048eb
 800478c:	080048eb 	.word	0x080048eb
 8004790:	080048af 	.word	0x080048af
 8004794:	080048eb 	.word	0x080048eb
 8004798:	080048eb 	.word	0x080048eb
 800479c:	080048eb 	.word	0x080048eb
 80047a0:	0800489b 	.word	0x0800489b
 80047a4:	080048eb 	.word	0x080048eb
 80047a8:	08004887 	.word	0x08004887
 80047ac:	080048eb 	.word	0x080048eb
 80047b0:	0800486d 	.word	0x0800486d
 80047b4:	08004859 	.word	0x08004859
 80047b8:	08004845 	.word	0x08004845
 80047bc:	08004831 	.word	0x08004831
 80047c0:	080047c5 	.word	0x080047c5
    {
    case LS_miss:
      LedStript->MissLineError = 1;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	72da      	strb	r2, [r3, #11]
      uint8_t TempPivot;
      uint8_t LastLine;
      TempPivot = LedStript->pivot - 1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	7a9b      	ldrb	r3, [r3, #10]
 80047ce:	3b01      	subs	r3, #1
 80047d0:	73bb      	strb	r3, [r7, #14]
      if (TempPivot > map_size)
 80047d2:	7bbb      	ldrb	r3, [r7, #14]
 80047d4:	2b0a      	cmp	r3, #10
 80047d6:	d903      	bls.n	80047e0 <vLed_control+0xc0>
      {
        LastLine = LedStript->history[map_size - 1];
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	7a5b      	ldrb	r3, [r3, #9]
 80047dc:	73fb      	strb	r3, [r7, #15]
 80047de:	e003      	b.n	80047e8 <vLed_control+0xc8>
      } else
      {
        LastLine = LedStript->history[TempPivot];
 80047e0:	7bbb      	ldrb	r3, [r7, #14]
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	5cd3      	ldrb	r3, [r2, r3]
 80047e6:	73fb      	strb	r3, [r7, #15]
      }
      if (LastLine == LS_00001)
 80047e8:	7bfb      	ldrb	r3, [r7, #15]
 80047ea:	2b1e      	cmp	r3, #30
 80047ec:	d109      	bne.n	8004802 <vLed_control+0xe2>
      {
        Motor.LeftSpeed = 0;
 80047ee:	4bb2      	ldr	r3, [pc, #712]	; (8004ab8 <vLed_control+0x398>)
 80047f0:	2200      	movs	r2, #0
 80047f2:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 80047f4:	4bb0      	ldr	r3, [pc, #704]	; (8004ab8 <vLed_control+0x398>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Right;
 80047fa:	4baf      	ldr	r3, [pc, #700]	; (8004ab8 <vLed_control+0x398>)
 80047fc:	2201      	movs	r2, #1
 80047fe:	709a      	strb	r2, [r3, #2]
      {
        Motor.LeftSpeed = -3;
        Motor.RightSpeed = -3;
        Motor.Action = move_Back;
      }
      break;
 8004800:	e140      	b.n	8004a84 <vLed_control+0x364>
      } else if (LastLine == LS_10000)
 8004802:	7bfb      	ldrb	r3, [r7, #15]
 8004804:	2b0f      	cmp	r3, #15
 8004806:	d109      	bne.n	800481c <vLed_control+0xfc>
        Motor.LeftSpeed = 0;
 8004808:	4bab      	ldr	r3, [pc, #684]	; (8004ab8 <vLed_control+0x398>)
 800480a:	2200      	movs	r2, #0
 800480c:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = 0;
 800480e:	4baa      	ldr	r3, [pc, #680]	; (8004ab8 <vLed_control+0x398>)
 8004810:	2200      	movs	r2, #0
 8004812:	705a      	strb	r2, [r3, #1]
        Motor.Action = rotationInPlace_Left;
 8004814:	4ba8      	ldr	r3, [pc, #672]	; (8004ab8 <vLed_control+0x398>)
 8004816:	2200      	movs	r2, #0
 8004818:	709a      	strb	r2, [r3, #2]
      break;
 800481a:	e133      	b.n	8004a84 <vLed_control+0x364>
        Motor.LeftSpeed = -3;
 800481c:	4ba6      	ldr	r3, [pc, #664]	; (8004ab8 <vLed_control+0x398>)
 800481e:	22fd      	movs	r2, #253	; 0xfd
 8004820:	701a      	strb	r2, [r3, #0]
        Motor.RightSpeed = -3;
 8004822:	4ba5      	ldr	r3, [pc, #660]	; (8004ab8 <vLed_control+0x398>)
 8004824:	22fd      	movs	r2, #253	; 0xfd
 8004826:	705a      	strb	r2, [r3, #1]
        Motor.Action = move_Back;
 8004828:	4ba3      	ldr	r3, [pc, #652]	; (8004ab8 <vLed_control+0x398>)
 800482a:	2204      	movs	r2, #4
 800482c:	709a      	strb	r2, [r3, #2]
      break;
 800482e:	e129      	b.n	8004a84 <vLed_control+0x364>
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8004830:	4ba1      	ldr	r3, [pc, #644]	; (8004ab8 <vLed_control+0x398>)
 8004832:	22fe      	movs	r2, #254	; 0xfe
 8004834:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8004836:	4ba0      	ldr	r3, [pc, #640]	; (8004ab8 <vLed_control+0x398>)
 8004838:	22fe      	movs	r2, #254	; 0xfe
 800483a:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 800483c:	4b9e      	ldr	r3, [pc, #632]	; (8004ab8 <vLed_control+0x398>)
 800483e:	2201      	movs	r2, #1
 8004840:	709a      	strb	r2, [r3, #2]
      break;
 8004842:	e11f      	b.n	8004a84 <vLed_control+0x364>
    case LS_00010:
      Motor.LeftSpeed = 3;
 8004844:	4b9c      	ldr	r3, [pc, #624]	; (8004ab8 <vLed_control+0x398>)
 8004846:	2203      	movs	r2, #3
 8004848:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 800484a:	4b9b      	ldr	r3, [pc, #620]	; (8004ab8 <vLed_control+0x398>)
 800484c:	22fd      	movs	r2, #253	; 0xfd
 800484e:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8004850:	4b99      	ldr	r3, [pc, #612]	; (8004ab8 <vLed_control+0x398>)
 8004852:	2205      	movs	r2, #5
 8004854:	709a      	strb	r2, [r3, #2]

      break;
 8004856:	e115      	b.n	8004a84 <vLed_control+0x364>
    case LS_00011:
      Motor.LeftSpeed = 2;
 8004858:	4b97      	ldr	r3, [pc, #604]	; (8004ab8 <vLed_control+0x398>)
 800485a:	2202      	movs	r2, #2
 800485c:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 800485e:	4b96      	ldr	r3, [pc, #600]	; (8004ab8 <vLed_control+0x398>)
 8004860:	22fb      	movs	r2, #251	; 0xfb
 8004862:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8004864:	4b94      	ldr	r3, [pc, #592]	; (8004ab8 <vLed_control+0x398>)
 8004866:	2205      	movs	r2, #5
 8004868:	709a      	strb	r2, [r3, #2]
      break;
 800486a:	e10b      	b.n	8004a84 <vLed_control+0x364>
    case LS_00100:
      LedStript->MissLineError = 0;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 8004872:	4b91      	ldr	r3, [pc, #580]	; (8004ab8 <vLed_control+0x398>)
 8004874:	2200      	movs	r2, #0
 8004876:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 8004878:	4b8f      	ldr	r3, [pc, #572]	; (8004ab8 <vLed_control+0x398>)
 800487a:	2200      	movs	r2, #0
 800487c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 800487e:	4b8e      	ldr	r3, [pc, #568]	; (8004ab8 <vLed_control+0x398>)
 8004880:	2205      	movs	r2, #5
 8004882:	709a      	strb	r2, [r3, #2]
      break;
 8004884:	e0fe      	b.n	8004a84 <vLed_control+0x364>
    case LS_00110:
      Motor.LeftSpeed = 0;
 8004886:	4b8c      	ldr	r3, [pc, #560]	; (8004ab8 <vLed_control+0x398>)
 8004888:	2200      	movs	r2, #0
 800488a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 800488c:	4b8a      	ldr	r3, [pc, #552]	; (8004ab8 <vLed_control+0x398>)
 800488e:	22fd      	movs	r2, #253	; 0xfd
 8004890:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 8004892:	4b89      	ldr	r3, [pc, #548]	; (8004ab8 <vLed_control+0x398>)
 8004894:	2205      	movs	r2, #5
 8004896:	709a      	strb	r2, [r3, #2]
      break;
 8004898:	e0f4      	b.n	8004a84 <vLed_control+0x364>
    case LS_01000:
      Motor.LeftSpeed = -3;
 800489a:	4b87      	ldr	r3, [pc, #540]	; (8004ab8 <vLed_control+0x398>)
 800489c:	22fd      	movs	r2, #253	; 0xfd
 800489e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 3;
 80048a0:	4b85      	ldr	r3, [pc, #532]	; (8004ab8 <vLed_control+0x398>)
 80048a2:	2203      	movs	r2, #3
 80048a4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80048a6:	4b84      	ldr	r3, [pc, #528]	; (8004ab8 <vLed_control+0x398>)
 80048a8:	2205      	movs	r2, #5
 80048aa:	709a      	strb	r2, [r3, #2]
      break;
 80048ac:	e0ea      	b.n	8004a84 <vLed_control+0x364>
    case LS_01100:
      Motor.LeftSpeed = -3;
 80048ae:	4b82      	ldr	r3, [pc, #520]	; (8004ab8 <vLed_control+0x398>)
 80048b0:	22fd      	movs	r2, #253	; 0xfd
 80048b2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80048b4:	4b80      	ldr	r3, [pc, #512]	; (8004ab8 <vLed_control+0x398>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80048ba:	4b7f      	ldr	r3, [pc, #508]	; (8004ab8 <vLed_control+0x398>)
 80048bc:	2205      	movs	r2, #5
 80048be:	709a      	strb	r2, [r3, #2]
      break;
 80048c0:	e0e0      	b.n	8004a84 <vLed_control+0x364>
    case LS_10000:
      Motor.LeftSpeed = -2;
 80048c2:	4b7d      	ldr	r3, [pc, #500]	; (8004ab8 <vLed_control+0x398>)
 80048c4:	22fe      	movs	r2, #254	; 0xfe
 80048c6:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 80048c8:	4b7b      	ldr	r3, [pc, #492]	; (8004ab8 <vLed_control+0x398>)
 80048ca:	22fe      	movs	r2, #254	; 0xfe
 80048cc:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 80048ce:	4b7a      	ldr	r3, [pc, #488]	; (8004ab8 <vLed_control+0x398>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	709a      	strb	r2, [r3, #2]
      break;
 80048d4:	e0d6      	b.n	8004a84 <vLed_control+0x364>
    case LS_11000:
      Motor.LeftSpeed = -5;
 80048d6:	4b78      	ldr	r3, [pc, #480]	; (8004ab8 <vLed_control+0x398>)
 80048d8:	22fb      	movs	r2, #251	; 0xfb
 80048da:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 80048dc:	4b76      	ldr	r3, [pc, #472]	; (8004ab8 <vLed_control+0x398>)
 80048de:	2202      	movs	r2, #2
 80048e0:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Forward;
 80048e2:	4b75      	ldr	r3, [pc, #468]	; (8004ab8 <vLed_control+0x398>)
 80048e4:	2205      	movs	r2, #5
 80048e6:	709a      	strb	r2, [r3, #2]
      break;
 80048e8:	e0cc      	b.n	8004a84 <vLed_control+0x364>
    default:
      if (LedStript->Led_StatusPin == 0x10 || LedStript->Led_StatusPin == 0x18)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	7b1b      	ldrb	r3, [r3, #12]
 80048ee:	2b10      	cmp	r3, #16
 80048f0:	d004      	beq.n	80048fc <vLed_control+0x1dc>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	7b1b      	ldrb	r3, [r3, #12]
 80048f6:	2b18      	cmp	r3, #24
 80048f8:	f040 80bf 	bne.w	8004a7a <vLed_control+0x35a>
      {
        Semaphor_CloseRFID = 1 ;
 80048fc:	4b6f      	ldr	r3, [pc, #444]	; (8004abc <vLed_control+0x39c>)
 80048fe:	2201      	movs	r2, #1
 8004900:	701a      	strb	r2, [r3, #0]
//          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
//          HAL_Delay(5);
//        }
//        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
      }
      break;
 8004902:	bf00      	nop
 8004904:	e0b9      	b.n	8004a7a <vLed_control+0x35a>
    }
  } else ///Obsuga jazdy do tyu
  {
    switch (LedStript->Led_StatusPin)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	7b1b      	ldrb	r3, [r3, #12]
 800490a:	2b1f      	cmp	r3, #31
 800490c:	f200 80a1 	bhi.w	8004a52 <vLed_control+0x332>
 8004910:	a201      	add	r2, pc, #4	; (adr r2, 8004918 <vLed_control+0x1f8>)
 8004912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004916:	bf00      	nop
 8004918:	08004a7f 	.word	0x08004a7f
 800491c:	08004a53 	.word	0x08004a53
 8004920:	08004a53 	.word	0x08004a53
 8004924:	08004a53 	.word	0x08004a53
 8004928:	08004a53 	.word	0x08004a53
 800492c:	08004a53 	.word	0x08004a53
 8004930:	08004a53 	.word	0x08004a53
 8004934:	08004a3f 	.word	0x08004a3f
 8004938:	08004a53 	.word	0x08004a53
 800493c:	08004a53 	.word	0x08004a53
 8004940:	08004a53 	.word	0x08004a53
 8004944:	08004a53 	.word	0x08004a53
 8004948:	08004a53 	.word	0x08004a53
 800494c:	08004a53 	.word	0x08004a53
 8004950:	08004a53 	.word	0x08004a53
 8004954:	08004a2b 	.word	0x08004a2b
 8004958:	08004a53 	.word	0x08004a53
 800495c:	08004a53 	.word	0x08004a53
 8004960:	08004a53 	.word	0x08004a53
 8004964:	08004a17 	.word	0x08004a17
 8004968:	08004a53 	.word	0x08004a53
 800496c:	08004a53 	.word	0x08004a53
 8004970:	08004a53 	.word	0x08004a53
 8004974:	08004a03 	.word	0x08004a03
 8004978:	08004a53 	.word	0x08004a53
 800497c:	080049ef 	.word	0x080049ef
 8004980:	08004a53 	.word	0x08004a53
 8004984:	080049d5 	.word	0x080049d5
 8004988:	080049c1 	.word	0x080049c1
 800498c:	080049ad 	.word	0x080049ad
 8004990:	08004999 	.word	0x08004999
 8004994:	08004a7f 	.word	0x08004a7f
    case LS_miss:
      break;
    case LS_all:
      break;
    case LS_00001:
      Motor.LeftSpeed = -2;
 8004998:	4b47      	ldr	r3, [pc, #284]	; (8004ab8 <vLed_control+0x398>)
 800499a:	22fe      	movs	r2, #254	; 0xfe
 800499c:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 800499e:	4b46      	ldr	r3, [pc, #280]	; (8004ab8 <vLed_control+0x398>)
 80049a0:	22fe      	movs	r2, #254	; 0xfe
 80049a2:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Right;
 80049a4:	4b44      	ldr	r3, [pc, #272]	; (8004ab8 <vLed_control+0x398>)
 80049a6:	2201      	movs	r2, #1
 80049a8:	709a      	strb	r2, [r3, #2]
      break;
 80049aa:	e06b      	b.n	8004a84 <vLed_control+0x364>
    case LS_00010:
      Motor.LeftSpeed = 3;
 80049ac:	4b42      	ldr	r3, [pc, #264]	; (8004ab8 <vLed_control+0x398>)
 80049ae:	2203      	movs	r2, #3
 80049b0:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 80049b2:	4b41      	ldr	r3, [pc, #260]	; (8004ab8 <vLed_control+0x398>)
 80049b4:	22fd      	movs	r2, #253	; 0xfd
 80049b6:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80049b8:	4b3f      	ldr	r3, [pc, #252]	; (8004ab8 <vLed_control+0x398>)
 80049ba:	2204      	movs	r2, #4
 80049bc:	709a      	strb	r2, [r3, #2]

      break;
 80049be:	e061      	b.n	8004a84 <vLed_control+0x364>
    case LS_00011:
      Motor.LeftSpeed = 2;
 80049c0:	4b3d      	ldr	r3, [pc, #244]	; (8004ab8 <vLed_control+0x398>)
 80049c2:	2202      	movs	r2, #2
 80049c4:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -5;
 80049c6:	4b3c      	ldr	r3, [pc, #240]	; (8004ab8 <vLed_control+0x398>)
 80049c8:	22fb      	movs	r2, #251	; 0xfb
 80049ca:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80049cc:	4b3a      	ldr	r3, [pc, #232]	; (8004ab8 <vLed_control+0x398>)
 80049ce:	2204      	movs	r2, #4
 80049d0:	709a      	strb	r2, [r3, #2]
      break;
 80049d2:	e057      	b.n	8004a84 <vLed_control+0x364>
    case LS_00100:
      LedStript->MissLineError = 0;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	72da      	strb	r2, [r3, #11]
      Motor.LeftSpeed = 0;
 80049da:	4b37      	ldr	r3, [pc, #220]	; (8004ab8 <vLed_control+0x398>)
 80049dc:	2200      	movs	r2, #0
 80049de:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80049e0:	4b35      	ldr	r3, [pc, #212]	; (8004ab8 <vLed_control+0x398>)
 80049e2:	2200      	movs	r2, #0
 80049e4:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80049e6:	4b34      	ldr	r3, [pc, #208]	; (8004ab8 <vLed_control+0x398>)
 80049e8:	2204      	movs	r2, #4
 80049ea:	709a      	strb	r2, [r3, #2]
      break;
 80049ec:	e04a      	b.n	8004a84 <vLed_control+0x364>
    case LS_00110:
      Motor.LeftSpeed = -3;
 80049ee:	4b32      	ldr	r3, [pc, #200]	; (8004ab8 <vLed_control+0x398>)
 80049f0:	22fd      	movs	r2, #253	; 0xfd
 80049f2:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 0;
 80049f4:	4b30      	ldr	r3, [pc, #192]	; (8004ab8 <vLed_control+0x398>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 80049fa:	4b2f      	ldr	r3, [pc, #188]	; (8004ab8 <vLed_control+0x398>)
 80049fc:	2204      	movs	r2, #4
 80049fe:	709a      	strb	r2, [r3, #2]
      break;
 8004a00:	e040      	b.n	8004a84 <vLed_control+0x364>
    case LS_01000:
      Motor.LeftSpeed = 3;
 8004a02:	4b2d      	ldr	r3, [pc, #180]	; (8004ab8 <vLed_control+0x398>)
 8004a04:	2203      	movs	r2, #3
 8004a06:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8004a08:	4b2b      	ldr	r3, [pc, #172]	; (8004ab8 <vLed_control+0x398>)
 8004a0a:	22fd      	movs	r2, #253	; 0xfd
 8004a0c:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8004a0e:	4b2a      	ldr	r3, [pc, #168]	; (8004ab8 <vLed_control+0x398>)
 8004a10:	2204      	movs	r2, #4
 8004a12:	709a      	strb	r2, [r3, #2]
      break;
 8004a14:	e036      	b.n	8004a84 <vLed_control+0x364>
    case LS_01100:
      Motor.LeftSpeed = 0;
 8004a16:	4b28      	ldr	r3, [pc, #160]	; (8004ab8 <vLed_control+0x398>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -3;
 8004a1c:	4b26      	ldr	r3, [pc, #152]	; (8004ab8 <vLed_control+0x398>)
 8004a1e:	22fd      	movs	r2, #253	; 0xfd
 8004a20:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8004a22:	4b25      	ldr	r3, [pc, #148]	; (8004ab8 <vLed_control+0x398>)
 8004a24:	2204      	movs	r2, #4
 8004a26:	709a      	strb	r2, [r3, #2]
      break;
 8004a28:	e02c      	b.n	8004a84 <vLed_control+0x364>
    case LS_10000:
      Motor.LeftSpeed = -2;
 8004a2a:	4b23      	ldr	r3, [pc, #140]	; (8004ab8 <vLed_control+0x398>)
 8004a2c:	22fe      	movs	r2, #254	; 0xfe
 8004a2e:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = -2;
 8004a30:	4b21      	ldr	r3, [pc, #132]	; (8004ab8 <vLed_control+0x398>)
 8004a32:	22fe      	movs	r2, #254	; 0xfe
 8004a34:	705a      	strb	r2, [r3, #1]
      Motor.Action = rotationInPlace_Left;
 8004a36:	4b20      	ldr	r3, [pc, #128]	; (8004ab8 <vLed_control+0x398>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	709a      	strb	r2, [r3, #2]
      break;
 8004a3c:	e022      	b.n	8004a84 <vLed_control+0x364>
    case LS_11000:
      Motor.LeftSpeed = -5;
 8004a3e:	4b1e      	ldr	r3, [pc, #120]	; (8004ab8 <vLed_control+0x398>)
 8004a40:	22fb      	movs	r2, #251	; 0xfb
 8004a42:	701a      	strb	r2, [r3, #0]
      Motor.RightSpeed = 2;
 8004a44:	4b1c      	ldr	r3, [pc, #112]	; (8004ab8 <vLed_control+0x398>)
 8004a46:	2202      	movs	r2, #2
 8004a48:	705a      	strb	r2, [r3, #1]
      Motor.Action = move_Back;
 8004a4a:	4b1b      	ldr	r3, [pc, #108]	; (8004ab8 <vLed_control+0x398>)
 8004a4c:	2204      	movs	r2, #4
 8004a4e:	709a      	strb	r2, [r3, #2]
      break;
 8004a50:	e018      	b.n	8004a84 <vLed_control+0x364>
    default:
      if (LedStript->Led_StatusPin == 0x10 || LedStript->Led_StatusPin == 0x18)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	7b1b      	ldrb	r3, [r3, #12]
 8004a56:	2b10      	cmp	r3, #16
 8004a58:	d003      	beq.n	8004a62 <vLed_control+0x342>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	7b1b      	ldrb	r3, [r3, #12]
 8004a5e:	2b18      	cmp	r3, #24
 8004a60:	d10f      	bne.n	8004a82 <vLed_control+0x362>
      {
        Semaphor_CloseRFID = 0;
 8004a62:	4b16      	ldr	r3, [pc, #88]	; (8004abc <vLed_control+0x39c>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
        Flag_Close_RFID = 0 ;
 8004a68:	4b15      	ldr	r3, [pc, #84]	; (8004ac0 <vLed_control+0x3a0>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	801a      	strh	r2, [r3, #0]
        Semaphor_NoReadRFID = 0 ;
 8004a6e:	4b15      	ldr	r3, [pc, #84]	; (8004ac4 <vLed_control+0x3a4>)
 8004a70:	2200      	movs	r2, #0
 8004a72:	701a      	strb	r2, [r3, #0]
//          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
//          HAL_Delay(5);
//        }
//        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
      }
      break;
 8004a74:	e005      	b.n	8004a82 <vLed_control+0x362>
      break;
 8004a76:	bf00      	nop
 8004a78:	e004      	b.n	8004a84 <vLed_control+0x364>
      break;
 8004a7a:	bf00      	nop
 8004a7c:	e002      	b.n	8004a84 <vLed_control+0x364>
      break;
 8004a7e:	bf00      	nop
 8004a80:	e000      	b.n	8004a84 <vLed_control+0x364>
      break;
 8004a82:	bf00      	nop
    }
  }
  return Motor;
 8004a84:	4a0c      	ldr	r2, [pc, #48]	; (8004ab8 <vLed_control+0x398>)
 8004a86:	f107 0308 	add.w	r3, r7, #8
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	4611      	mov	r1, r2
 8004a8e:	8019      	strh	r1, [r3, #0]
 8004a90:	3302      	adds	r3, #2
 8004a92:	0c12      	lsrs	r2, r2, #16
 8004a94:	701a      	strb	r2, [r3, #0]
 8004a96:	2300      	movs	r3, #0
 8004a98:	7a3a      	ldrb	r2, [r7, #8]
 8004a9a:	f362 0307 	bfi	r3, r2, #0, #8
 8004a9e:	7a7a      	ldrb	r2, [r7, #9]
 8004aa0:	f362 230f 	bfi	r3, r2, #8, #8
 8004aa4:	7aba      	ldrb	r2, [r7, #10]
 8004aa6:	f362 4317 	bfi	r3, r2, #16, #8
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	200000c4 	.word	0x200000c4
 8004abc:	2000051f 	.word	0x2000051f
 8004ac0:	2000051c 	.word	0x2000051c
 8004ac4:	2000051e 	.word	0x2000051e

08004ac8 <uGetCounterTim>:
 *  Created on: 29.03.2019
 *      Author: kkarp
 */
#include "Motor_Control.h"

uint16_t uGetCounterTim(TIM_TypeDef* tim) {
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  return tim->CNT;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad4:	b29b      	uxth	r3, r3
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	370c      	adds	r7, #12
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <vClearCounter>:

HAL_StatusTypeDef vClearCounter(TIM_TypeDef* tim) {
 8004ae2:	b480      	push	{r7}
 8004ae4:	b085      	sub	sp, #20
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef Status = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	73fb      	strb	r3, [r7, #15]
  if (NULL != tim)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <vClearCounter+0x1c>
  {
    tim->CNT = 0;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	625a      	str	r2, [r3, #36]	; 0x24
    Status = HAL_OK;
 8004afa:	2300      	movs	r3, #0
 8004afc:	73fb      	strb	r3, [r7, #15]
  }
  return Status;
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <vMotor_init>:

void vMotor_init(Motor_InitTypeDef* Motor_InitStruct1,
    Motor_InitTypeDef* Motor_InitStruct2) {
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  Motor_InitStruct1->Motor_GPIO_int1 = MotorLeft_GPIO_pin1;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a20      	ldr	r2, [pc, #128]	; (8004b9c <vMotor_init+0x90>)
 8004b1a:	609a      	str	r2, [r3, #8]
  Motor_InitStruct1->Motor_GPIO_int2 = MotorLeft_GPIO_pin2;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a1f      	ldr	r2, [pc, #124]	; (8004b9c <vMotor_init+0x90>)
 8004b20:	611a      	str	r2, [r3, #16]
  Motor_InitStruct1->Motor_Pin_int1 = MotorLeft_Pin1;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004b28:	819a      	strh	r2, [r3, #12]
  Motor_InitStruct1->Motor_Pin_int2 = MotorLeft_Pin2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b30:	829a      	strh	r2, [r3, #20]
  Motor_InitStruct1->number_turns = 0;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	61da      	str	r2, [r3, #28]
  Motor_InitStruct1->speed = 0;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	759a      	strb	r2, [r3, #22]
  Motor_InitStruct1->Tim_Encoder = MotorLeft_Encoder;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a17      	ldr	r2, [pc, #92]	; (8004ba0 <vMotor_init+0x94>)
 8004b42:	601a      	str	r2, [r3, #0]
  Motor_InitStruct1->Tim_PWM = MotorLeft_PWM;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a17      	ldr	r2, [pc, #92]	; (8004ba4 <vMotor_init+0x98>)
 8004b48:	605a      	str	r2, [r3, #4]
  Motor_InitStruct1->clear_PID =0;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2020 	strb.w	r2, [r3, #32]


  Motor_InitStruct2->Motor_GPIO_int1 = MotorRight_GPIO_pin1;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	4a11      	ldr	r2, [pc, #68]	; (8004b9c <vMotor_init+0x90>)
 8004b56:	609a      	str	r2, [r3, #8]
  Motor_InitStruct2->Motor_GPIO_int2 = MotorRight_GPIO_pin2;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	4a10      	ldr	r2, [pc, #64]	; (8004b9c <vMotor_init+0x90>)
 8004b5c:	611a      	str	r2, [r3, #16]
  Motor_InitStruct2->Motor_Pin_int1 = MotorRight_Pin1;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b64:	819a      	strh	r2, [r3, #12]
  Motor_InitStruct2->Motor_Pin_int2 = MotorRight_Pin2;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004b6c:	829a      	strh	r2, [r3, #20]
  Motor_InitStruct2->number_turns = 0;
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2200      	movs	r2, #0
 8004b72:	61da      	str	r2, [r3, #28]
  Motor_InitStruct2->speed = 0;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	2200      	movs	r2, #0
 8004b78:	759a      	strb	r2, [r3, #22]
  Motor_InitStruct2->Tim_Encoder = MotorRight_Encoder;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ba8 <vMotor_init+0x9c>)
 8004b7e:	601a      	str	r2, [r3, #0]
  Motor_InitStruct2->Tim_PWM = MotorRight_PWM;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	4a0a      	ldr	r2, [pc, #40]	; (8004bac <vMotor_init+0xa0>)
 8004b84:	605a      	str	r2, [r3, #4]
  Motor_InitStruct2->clear_PID =0;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 2020 	strb.w	r2, [r3, #32]
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	40021800 	.word	0x40021800
 8004ba0:	40000800 	.word	0x40000800
 8004ba4:	40001c00 	.word	0x40001c00
 8004ba8:	40010400 	.word	0x40010400
 8004bac:	40002000 	.word	0x40002000

08004bb0 <vMotor_Control>:

void vMotor_Control(Motor_InitTypeDef* motor, uint8_t eBridgeControl) {
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b082      	sub	sp, #8
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	70fb      	strb	r3, [r7, #3]
  switch (eBridgeControl)
 8004bbc:	78fb      	ldrb	r3, [r7, #3]
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d862      	bhi.n	8004c88 <vMotor_Control+0xd8>
 8004bc2:	a201      	add	r2, pc, #4	; (adr r2, 8004bc8 <vMotor_Control+0x18>)
 8004bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc8:	08004bd9 	.word	0x08004bd9
 8004bcc:	08004c07 	.word	0x08004c07
 8004bd0:	08004c33 	.word	0x08004c33
 8004bd4:	08004c5f 	.word	0x08004c5f
  {
  case BreakeHard:
    HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6898      	ldr	r0, [r3, #8]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	899b      	ldrh	r3, [r3, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	4619      	mov	r1, r3
 8004be4:	f7fc fc56 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_RESET);
    HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6918      	ldr	r0, [r3, #16]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	8a9b      	ldrh	r3, [r3, #20]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	4619      	mov	r1, r3
 8004bf4:	f7fc fc4e 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_RESET);
    motor->Tim_PWM->CCR1 = motor->Tim_PWM->ARR;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6852      	ldr	r2, [r2, #4]
 8004c00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004c02:	635a      	str	r2, [r3, #52]	; 0x34
    break;
 8004c04:	e041      	b.n	8004c8a <vMotor_Control+0xda>
  case Back:
    HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6898      	ldr	r0, [r3, #8]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	899b      	ldrh	r3, [r3, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	4619      	mov	r1, r3
 8004c12:	f7fc fc3f 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_RESET);
    HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6918      	ldr	r0, [r3, #16]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	8a9b      	ldrh	r3, [r3, #20]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	4619      	mov	r1, r3
 8004c22:	f7fc fc37 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_SET);
    motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6992      	ldr	r2, [r2, #24]
 8004c2e:	635a      	str	r2, [r3, #52]	; 0x34
    break;
 8004c30:	e02b      	b.n	8004c8a <vMotor_Control+0xda>
  case Forward:
    HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6898      	ldr	r0, [r3, #8]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	899b      	ldrh	r3, [r3, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	f7fc fc29 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_SET);
    HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6918      	ldr	r0, [r3, #16]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	8a9b      	ldrh	r3, [r3, #20]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	f7fc fc21 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_RESET);
    motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	6992      	ldr	r2, [r2, #24]
 8004c5a:	635a      	str	r2, [r3, #52]	; 0x34
    break;
 8004c5c:	e015      	b.n	8004c8a <vMotor_Control+0xda>
  case BreakeSoft:
    HAL_GPIO_WritePin(motor->Motor_GPIO_int1, motor->Motor_Pin_int1,
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6898      	ldr	r0, [r3, #8]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	899b      	ldrh	r3, [r3, #12]
 8004c66:	2201      	movs	r2, #1
 8004c68:	4619      	mov	r1, r3
 8004c6a:	f7fc fc13 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_SET);
    HAL_GPIO_WritePin(motor->Motor_GPIO_int2, motor->Motor_Pin_int2,
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6918      	ldr	r0, [r3, #16]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	8a9b      	ldrh	r3, [r3, #20]
 8004c76:	2201      	movs	r2, #1
 8004c78:	4619      	mov	r1, r3
 8004c7a:	f7fc fc0b 	bl	8001494 <HAL_GPIO_WritePin>
        GPIO_PIN_SET);
    motor->Tim_PWM->CCR1 = 0;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	635a      	str	r2, [r3, #52]	; 0x34
    break;
 8004c86:	e000      	b.n	8004c8a <vMotor_Control+0xda>
  default:
    break;
 8004c88:	bf00      	nop
  }
}
 8004c8a:	bf00      	nop
 8004c8c:	3708      	adds	r7, #8
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop

08004c94 <vMotor_SetPWM>:

void vMotor_SetPWM(Motor_InitTypeDef* motor, uint8_t dutyPWM) {
 8004c94:	b590      	push	{r4, r7, lr}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	460b      	mov	r3, r1
 8004c9e:	70fb      	strb	r3, [r7, #3]
  motor->dutyPWM = (motor->Tim_PWM->ARR * dutyPWM) / 100.0;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca6:	78fa      	ldrb	r2, [r7, #3]
 8004ca8:	fb02 f303 	mul.w	r3, r2, r3
 8004cac:	4618      	mov	r0, r3
 8004cae:	f7fb fc39 	bl	8000524 <__aeabi_ui2d>
 8004cb2:	f04f 0200 	mov.w	r2, #0
 8004cb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ce0 <vMotor_SetPWM+0x4c>)
 8004cb8:	f7fb fdd4 	bl	8000864 <__aeabi_ddiv>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	460c      	mov	r4, r1
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	4621      	mov	r1, r4
 8004cc4:	f7fb feb6 	bl	8000a34 <__aeabi_d2uiz>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	619a      	str	r2, [r3, #24]
  motor->Tim_PWM->CCR1 = motor->dutyPWM;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	6992      	ldr	r2, [r2, #24]
 8004cd6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd90      	pop	{r4, r7, pc}
 8004ce0:	40590000 	.word	0x40590000

08004ce4 <vMotorPID_init>:

void vMotorPID_init(MotorPID_InitTypeDef* PID1, MotorPID_InitTypeDef* PID2) {
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  PID1->e_last = 0;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f04f 0200 	mov.w	r2, #0
 8004cf4:	611a      	str	r2, [r3, #16]
  PID1->e_sum = 0;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	829a      	strh	r2, [r3, #20]
  PID1->e_sumMax = MaxPIDki;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a16      	ldr	r2, [pc, #88]	; (8004d58 <vMotorPID_init+0x74>)
 8004d00:	619a      	str	r2, [r3, #24]
  PID1->kp = KpValue1;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a15      	ldr	r2, [pc, #84]	; (8004d5c <vMotorPID_init+0x78>)
 8004d06:	601a      	str	r2, [r3, #0]
  PID1->ki = KiValue1;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8004d0e:	605a      	str	r2, [r3, #4]
  PID1->kd = KdValue1;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	4a13      	ldr	r2, [pc, #76]	; (8004d60 <vMotorPID_init+0x7c>)
 8004d14:	609a      	str	r2, [r3, #8]
  PID1->ValueTask = 90;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a12      	ldr	r2, [pc, #72]	; (8004d64 <vMotorPID_init+0x80>)
 8004d1a:	61da      	str	r2, [r3, #28]

  PID2->e_last = 0;
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	f04f 0200 	mov.w	r2, #0
 8004d22:	611a      	str	r2, [r3, #16]
  PID2->e_sum = 0;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2200      	movs	r2, #0
 8004d28:	829a      	strh	r2, [r3, #20]
  PID2->e_sumMax = MaxPIDki;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	4a0a      	ldr	r2, [pc, #40]	; (8004d58 <vMotorPID_init+0x74>)
 8004d2e:	619a      	str	r2, [r3, #24]
  PID2->kp = KpValue2;
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	4a0a      	ldr	r2, [pc, #40]	; (8004d5c <vMotorPID_init+0x78>)
 8004d34:	601a      	str	r2, [r3, #0]
  PID2->ki = KiValue2;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8004d3c:	605a      	str	r2, [r3, #4]
  PID2->kd = KdValue2;
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	4a07      	ldr	r2, [pc, #28]	; (8004d60 <vMotorPID_init+0x7c>)
 8004d42:	609a      	str	r2, [r3, #8]
  PID2->ValueTask = 90;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	4a07      	ldr	r2, [pc, #28]	; (8004d64 <vMotorPID_init+0x80>)
 8004d48:	61da      	str	r2, [r3, #28]
}
 8004d4a:	bf00      	nop
 8004d4c:	370c      	adds	r7, #12
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	461c4000 	.word	0x461c4000
 8004d5c:	40400000 	.word	0x40400000
 8004d60:	bcf5c28f 	.word	0xbcf5c28f
 8004d64:	42b40000 	.word	0x42b40000

08004d68 <vMotorPID_Control>:

void vMotorPID_Control(MotorPID_InitTypeDef* MotorPID, Motor_InitTypeDef* Motor) {
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]

  if(Motor->clear_PID == 1)
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d106      	bne.n	8004d8a <vMotorPID_Control+0x22>
  {
    Motor->clear_PID = 0;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 2020 	strb.w	r2, [r3, #32]
    MotorPID->e_sum = 0;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2200      	movs	r2, #0
 8004d88:	829a      	strh	r2, [r3, #20]
  }

  uint16_t encoderCounter = uGetCounterTim(Motor->Tim_Encoder);
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff fe9a 	bl	8004ac8 <uGetCounterTim>
 8004d94:	4603      	mov	r3, r0
 8004d96:	82fb      	strh	r3, [r7, #22]
  if (encoderCounter < 500)
 8004d98:	8afb      	ldrh	r3, [r7, #22]
 8004d9a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004d9e:	d20d      	bcs.n	8004dbc <vMotorPID_Control+0x54>
  {
    MotorPID->e = MotorPID->ValueTask - encoderCounter;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	ed93 7a07 	vldr	s14, [r3, #28]
 8004da6:	8afb      	ldrh	r3, [r7, #22]
 8004da8:	ee07 3a90 	vmov	s15, r3
 8004dac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004db0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	edc3 7a03 	vstr	s15, [r3, #12]
 8004dba:	e00e      	b.n	8004dda <vMotorPID_Control+0x72>
  } else
  {
    MotorPID->e = MotorPID->ValueTask - (1000 - encoderCounter);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	ed93 7a07 	vldr	s14, [r3, #28]
 8004dc2:	8afb      	ldrh	r3, [r7, #22]
 8004dc4:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 8004dc8:	ee07 3a90 	vmov	s15, r3
 8004dcc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	edc3 7a03 	vstr	s15, [r3, #12]
  }
  MotorPID->e_sum += MotorPID->e;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8a9b      	ldrh	r3, [r3, #20]
 8004dde:	ee07 3a90 	vmov	s15, r3
 8004de2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	edd3 7a03 	vldr	s15, [r3, #12]
 8004dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004df0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004df4:	edc7 7a01 	vstr	s15, [r7, #4]
 8004df8:	88bb      	ldrh	r3, [r7, #4]
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	829a      	strh	r2, [r3, #20]
  if (MotorPID->e_sum > MotorPID->e_sumMax)
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8a9b      	ldrh	r3, [r3, #20]
 8004e04:	ee07 3a90 	vmov	s15, r3
 8004e08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e1a:	dd0a      	ble.n	8004e32 <vMotorPID_Control+0xca>
    MotorPID->e_sum = MotorPID->e_sumMax;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e26:	edc7 7a01 	vstr	s15, [r7, #4]
 8004e2a:	88bb      	ldrh	r3, [r7, #4]
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	829a      	strh	r2, [r3, #20]

  MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	ed93 7a00 	vldr	s14, [r3]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	edd3 7a03 	vldr	s15, [r3, #12]
 8004e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
      + MotorPID->ki * MotorPID->e_sum
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	edd3 6a01 	vldr	s13, [r3, #4]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8a9b      	ldrh	r3, [r3, #20]
 8004e4c:	ee07 3a90 	vmov	s15, r3
 8004e50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e58:	ee37 7a27 	vadd.f32	s14, s14, s15
      + MotorPID->kd * (MotorPID->e - MotorPID->e_last);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	edd3 6a02 	vldr	s13, [r3, #8]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	ed93 6a03 	vldr	s12, [r3, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004e6e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e76:	ee77 7a27 	vadd.f32	s15, s14, s15
  MotorPID->ExecutionValue = MotorPID->kp * MotorPID->e
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	edc3 7a08 	vstr	s15, [r3, #32]

  if (MotorPID->ValueTask == 0)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	edd3 7a07 	vldr	s15, [r3, #28]
 8004e86:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e8e:	d106      	bne.n	8004e9e <vMotorPID_Control+0x136>
  {
    MotorPID->e_sum = 0;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2200      	movs	r2, #0
 8004e94:	829a      	strh	r2, [r3, #20]
    MotorPID->ExecutionValue = 0;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f04f 0200 	mov.w	r2, #0
 8004e9c:	621a      	str	r2, [r3, #32]
  }
}
 8004e9e:	bf00      	nop
 8004ea0:	3718      	adds	r7, #24
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
	...

08004ea8 <vMotorAction_LedStrip>:

void vMotorAction_LedStrip(Motor_InitTypeDef* LeftMotor,
    Motor_InitTypeDef* RightMotor, uint8_t action) {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	71fb      	strb	r3, [r7, #7]
  switch (action)
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	2b05      	cmp	r3, #5
 8004eba:	d845      	bhi.n	8004f48 <vMotorAction_LedStrip+0xa0>
 8004ebc:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <vMotorAction_LedStrip+0x1c>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004edd 	.word	0x08004edd
 8004ec8:	08004eef 	.word	0x08004eef
 8004ecc:	08004f01 	.word	0x08004f01
 8004ed0:	08004f13 	.word	0x08004f13
 8004ed4:	08004f25 	.word	0x08004f25
 8004ed8:	08004f37 	.word	0x08004f37
  {
  case rotationInPlace_Left:
    vMotor_Control(LeftMotor, Back);
 8004edc:	2101      	movs	r1, #1
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f7ff fe66 	bl	8004bb0 <vMotor_Control>
    vMotor_Control(RightMotor, Forward);
 8004ee4:	2102      	movs	r1, #2
 8004ee6:	68b8      	ldr	r0, [r7, #8]
 8004ee8:	f7ff fe62 	bl	8004bb0 <vMotor_Control>
    break;
 8004eec:	e02d      	b.n	8004f4a <vMotorAction_LedStrip+0xa2>
  case rotationInPlace_Right:
    vMotor_Control(LeftMotor, Forward);
 8004eee:	2102      	movs	r1, #2
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f7ff fe5d 	bl	8004bb0 <vMotor_Control>
    vMotor_Control(RightMotor, Back);
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	68b8      	ldr	r0, [r7, #8]
 8004efa:	f7ff fe59 	bl	8004bb0 <vMotor_Control>
    break;
 8004efe:	e024      	b.n	8004f4a <vMotorAction_LedStrip+0xa2>
  case turn_Left:
    vMotor_Control(LeftMotor, BreakeSoft);
 8004f00:	2103      	movs	r1, #3
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f7ff fe54 	bl	8004bb0 <vMotor_Control>
    vMotor_Control(RightMotor, Forward);
 8004f08:	2102      	movs	r1, #2
 8004f0a:	68b8      	ldr	r0, [r7, #8]
 8004f0c:	f7ff fe50 	bl	8004bb0 <vMotor_Control>
    break;
 8004f10:	e01b      	b.n	8004f4a <vMotorAction_LedStrip+0xa2>
  case turn_Right:
    vMotor_Control(LeftMotor, Forward);
 8004f12:	2102      	movs	r1, #2
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f7ff fe4b 	bl	8004bb0 <vMotor_Control>
    vMotor_Control(RightMotor, BreakeSoft);
 8004f1a:	2103      	movs	r1, #3
 8004f1c:	68b8      	ldr	r0, [r7, #8]
 8004f1e:	f7ff fe47 	bl	8004bb0 <vMotor_Control>
    break;
 8004f22:	e012      	b.n	8004f4a <vMotorAction_LedStrip+0xa2>
  case move_Back:
    vMotor_Control(LeftMotor, Back);
 8004f24:	2101      	movs	r1, #1
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f7ff fe42 	bl	8004bb0 <vMotor_Control>
    vMotor_Control(RightMotor, Back);
 8004f2c:	2101      	movs	r1, #1
 8004f2e:	68b8      	ldr	r0, [r7, #8]
 8004f30:	f7ff fe3e 	bl	8004bb0 <vMotor_Control>
    break;
 8004f34:	e009      	b.n	8004f4a <vMotorAction_LedStrip+0xa2>
  case move_Forward:
    vMotor_Control(LeftMotor, Forward);
 8004f36:	2102      	movs	r1, #2
 8004f38:	68f8      	ldr	r0, [r7, #12]
 8004f3a:	f7ff fe39 	bl	8004bb0 <vMotor_Control>
    vMotor_Control(RightMotor, Forward);
 8004f3e:	2102      	movs	r1, #2
 8004f40:	68b8      	ldr	r0, [r7, #8]
 8004f42:	f7ff fe35 	bl	8004bb0 <vMotor_Control>
    break;
 8004f46:	e000      	b.n	8004f4a <vMotorAction_LedStrip+0xa2>
  default:
    break;
 8004f48:	bf00      	nop
  }
}
 8004f4a:	bf00      	nop
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop

08004f54 <MFRC522_CS_RESET>:

extern SPI_HandleTypeDef hspi2; /* extern hspi2 is in spi.h file */


void MFRC522_CS_RESET()
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_RESET);
 8004f58:	2200      	movs	r2, #0
 8004f5a:	2102      	movs	r1, #2
 8004f5c:	4802      	ldr	r0, [pc, #8]	; (8004f68 <MFRC522_CS_RESET+0x14>)
 8004f5e:	f7fc fa99 	bl	8001494 <HAL_GPIO_WritePin>
}
 8004f62:	bf00      	nop
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	40020400 	.word	0x40020400

08004f6c <MFRC522_CS_SET>:

void MFRC522_CS_SET()
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_SET);
 8004f70:	2201      	movs	r2, #1
 8004f72:	2102      	movs	r1, #2
 8004f74:	4802      	ldr	r0, [pc, #8]	; (8004f80 <MFRC522_CS_SET+0x14>)
 8004f76:	f7fc fa8d 	bl	8001494 <HAL_GPIO_WritePin>
}
 8004f7a:	bf00      	nop
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40020400 	.word	0x40020400

08004f84 <SPI1SendByte>:

uint8_t SPI1SendByte(uint8_t data)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af02      	add	r7, sp, #8
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
 8004f8e:	79fb      	ldrb	r3, [r7, #7]
 8004f90:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*) &writeCommand,
 8004f92:	f107 0208 	add.w	r2, r7, #8
 8004f96:	f107 010c 	add.w	r1, r7, #12
 8004f9a:	230a      	movs	r3, #10
 8004f9c:	9300      	str	r3, [sp, #0]
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	4803      	ldr	r0, [pc, #12]	; (8004fb0 <SPI1SendByte+0x2c>)
 8004fa2:	f7fd f89e 	bl	80020e2 <HAL_SPI_TransmitReceive>
			(uint8_t*) &readValue, 1, 10);
	return readValue[0];
 8004fa6:	7a3b      	ldrb	r3, [r7, #8]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}
 8004fb0:	20000cb0 	.word	0x20000cb0

08004fb4 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	4603      	mov	r3, r0
 8004fbc:	460a      	mov	r2, r1
 8004fbe:	71fb      	strb	r3, [r7, #7]
 8004fc0:	4613      	mov	r3, r2
 8004fc2:	71bb      	strb	r3, [r7, #6]
	MFRC522_CS_RESET();
 8004fc4:	f7ff ffc6 	bl	8004f54 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7ff ffda 	bl	8004f84 <SPI1SendByte>
	SPI1SendByte(value);
 8004fd0:	79bb      	ldrb	r3, [r7, #6]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff ffd6 	bl	8004f84 <SPI1SendByte>
	MFRC522_CS_SET();
 8004fd8:	f7ff ffc8 	bl	8004f6c <MFRC522_CS_SET>
}
 8004fdc:	bf00      	nop
 8004fde:	3708      	adds	r7, #8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	4603      	mov	r3, r0
 8004fec:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	MFRC522_CS_RESET();
 8004fee:	f7ff ffb1 	bl	8004f54 <MFRC522_CS_RESET>
	SPI1SendByte(address);
 8004ff2:	79fb      	ldrb	r3, [r7, #7]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff ffc5 	bl	8004f84 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	f7ff ffc2 	bl	8004f84 <SPI1SendByte>
 8005000:	4603      	mov	r3, r0
 8005002:	73fb      	strb	r3, [r7, #15]
	MFRC522_CS_SET();
 8005004:	f7ff ffb2 	bl	8004f6c <MFRC522_CS_SET>
	return val;
 8005008:	7bfb      	ldrb	r3, [r7, #15]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val)
{
 8005012:	b580      	push	{r7, lr}
 8005014:	b082      	sub	sp, #8
 8005016:	af00      	add	r7, sp, #0
 8005018:	4603      	mov	r3, r0
 800501a:	460a      	mov	r2, r1
 800501c:	71fb      	strb	r3, [r7, #7]
 800501e:	4613      	mov	r3, r2
 8005020:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;						// Address format: 0XXXXXX0
 8005022:	79fb      	ldrb	r3, [r7, #7]
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	b2db      	uxtb	r3, r3
 8005028:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800502c:	71fb      	strb	r3, [r7, #7]
	SPI1_WriteReg(addr, val);
 800502e:	79ba      	ldrb	r2, [r7, #6]
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	4611      	mov	r1, r2
 8005034:	4618      	mov	r0, r3
 8005036:	f7ff ffbd 	bl	8004fb4 <SPI1_WriteReg>
}
 800503a:	bf00      	nop
 800503c:	3708      	adds	r7, #8
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b084      	sub	sp, #16
 8005046:	af00      	add	r7, sp, #0
 8005048:	4603      	mov	r3, r0
 800504a:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 800504c:	79fb      	ldrb	r3, [r7, #7]
 800504e:	005b      	lsls	r3, r3, #1
 8005050:	b25b      	sxtb	r3, r3
 8005052:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8005056:	b25b      	sxtb	r3, r3
 8005058:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800505c:	b25b      	sxtb	r3, r3
 800505e:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 8005060:	79fb      	ldrb	r3, [r7, #7]
 8005062:	4618      	mov	r0, r3
 8005064:	f7ff ffbe 	bl	8004fe4 <SPI1_ReadReg>
 8005068:	4603      	mov	r3, r0
 800506a:	73fb      	strb	r3, [r7, #15]
	return val;
 800506c:	7bfb      	ldrb	r3, [r7, #15]
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b084      	sub	sp, #16
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);		// Find cards, return card type
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	2026      	movs	r0, #38	; 0x26
 8005082:	f000 f849 	bl	8005118 <MFRC522_Request>
 8005086:	4603      	mov	r3, r0
 8005088:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK)
 800508a:	7bfb      	ldrb	r3, [r7, #15]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d104      	bne.n	800509a <MFRC522_Check+0x24>
		status = MFRC522_Anticoll(id);  // Card detected. Anti-collision, return card serial number 4 bytes
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f000 f935 	bl	8005300 <MFRC522_Anticoll>
 8005096:	4603      	mov	r3, r0
 8005098:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();																// Command card into hibernation
 800509a:	f000 f9f8 	bl	800548e <MFRC522_Halt>
	return status;
 800509e:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <MFRC522_SetBitMask>:
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	460a      	mov	r2, r1
 80050b2:	71fb      	strb	r3, [r7, #7]
 80050b4:	4613      	mov	r3, r2
 80050b6:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 80050b8:	79fb      	ldrb	r3, [r7, #7]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7ff ffc1 	bl	8005042 <MFRC522_ReadRegister>
 80050c0:	4603      	mov	r3, r0
 80050c2:	461a      	mov	r2, r3
 80050c4:	79bb      	ldrb	r3, [r7, #6]
 80050c6:	4313      	orrs	r3, r2
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	4611      	mov	r1, r2
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7ff ff9f 	bl	8005012 <MFRC522_WriteRegister>
}
 80050d4:	bf00      	nop
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	4603      	mov	r3, r0
 80050e4:	460a      	mov	r2, r1
 80050e6:	71fb      	strb	r3, [r7, #7]
 80050e8:	4613      	mov	r3, r2
 80050ea:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 80050ec:	79fb      	ldrb	r3, [r7, #7]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7ff ffa7 	bl	8005042 <MFRC522_ReadRegister>
 80050f4:	4603      	mov	r3, r0
 80050f6:	b25a      	sxtb	r2, r3
 80050f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80050fc:	43db      	mvns	r3, r3
 80050fe:	b25b      	sxtb	r3, r3
 8005100:	4013      	ands	r3, r2
 8005102:	b25b      	sxtb	r3, r3
 8005104:	b2da      	uxtb	r2, r3
 8005106:	79fb      	ldrb	r3, [r7, #7]
 8005108:	4611      	mov	r1, r2
 800510a:	4618      	mov	r0, r3
 800510c:	f7ff ff81 	bl	8005012 <MFRC522_WriteRegister>
}
 8005110:	bf00      	nop
 8005112:	3708      	adds	r7, #8
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af02      	add	r7, sp, #8
 800511e:	4603      	mov	r3, r0
 8005120:	6039      	str	r1, [r7, #0]
 8005122:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;																	// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);	// TxLastBists = BitFramingReg[2..0]
 8005124:	2107      	movs	r1, #7
 8005126:	200d      	movs	r0, #13
 8005128:	f7ff ff73 	bl	8005012 <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	79fa      	ldrb	r2, [r7, #7]
 8005130:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8005132:	f107 030c 	add.w	r3, r7, #12
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	2201      	movs	r2, #1
 800513c:	6839      	ldr	r1, [r7, #0]
 800513e:	200c      	movs	r0, #12
 8005140:	f000 f80f 	bl	8005162 <MFRC522_ToCard>
 8005144:	4603      	mov	r3, r0
 8005146:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10))
 8005148:	7bfb      	ldrb	r3, [r7, #15]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d102      	bne.n	8005154 <MFRC522_Request+0x3c>
 800514e:	89bb      	ldrh	r3, [r7, #12]
 8005150:	2b10      	cmp	r3, #16
 8005152:	d001      	beq.n	8005158 <MFRC522_Request+0x40>
		status = MI_ERR;
 8005154:	2302      	movs	r3, #2
 8005156:	73fb      	strb	r3, [r7, #15]
	return status;
 8005158:	7bfb      	ldrb	r3, [r7, #15]
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen,
		uint8_t* backData, uint16_t* backLen)
{
 8005162:	b590      	push	{r4, r7, lr}
 8005164:	b087      	sub	sp, #28
 8005166:	af00      	add	r7, sp, #0
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607b      	str	r3, [r7, #4]
 800516c:	4603      	mov	r3, r0
 800516e:	73fb      	strb	r3, [r7, #15]
 8005170:	4613      	mov	r3, r2
 8005172:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8005174:	2302      	movs	r3, #2
 8005176:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8005178:	2300      	movs	r3, #0
 800517a:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 800517c:	2300      	movs	r3, #0
 800517e:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command)
 8005180:	7bfb      	ldrb	r3, [r7, #15]
 8005182:	2b0c      	cmp	r3, #12
 8005184:	d007      	beq.n	8005196 <MFRC522_ToCard+0x34>
 8005186:	2b0e      	cmp	r3, #14
 8005188:	d000      	beq.n	800518c <MFRC522_ToCard+0x2a>
		irqEn = 0x77;
		waitIRq = 0x30;
		break;
	}
	default:
		break;
 800518a:	e009      	b.n	80051a0 <MFRC522_ToCard+0x3e>
		irqEn = 0x12;
 800518c:	2312      	movs	r3, #18
 800518e:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 8005190:	2310      	movs	r3, #16
 8005192:	757b      	strb	r3, [r7, #21]
		break;
 8005194:	e004      	b.n	80051a0 <MFRC522_ToCard+0x3e>
		irqEn = 0x77;
 8005196:	2377      	movs	r3, #119	; 0x77
 8005198:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 800519a:	2330      	movs	r3, #48	; 0x30
 800519c:	757b      	strb	r3, [r7, #21]
		break;
 800519e:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 80051a0:	7dbb      	ldrb	r3, [r7, #22]
 80051a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	4619      	mov	r1, r3
 80051aa:	2002      	movs	r0, #2
 80051ac:	f7ff ff31 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 80051b0:	2180      	movs	r1, #128	; 0x80
 80051b2:	2004      	movs	r0, #4
 80051b4:	f7ff ff92 	bl	80050dc <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 80051b8:	2180      	movs	r1, #128	; 0x80
 80051ba:	200a      	movs	r0, #10
 80051bc:	f7ff ff74 	bl	80050a8 <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 80051c0:	2100      	movs	r1, #0
 80051c2:	2001      	movs	r0, #1
 80051c4:	f7ff ff25 	bl	8005012 <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++)
 80051c8:	2300      	movs	r3, #0
 80051ca:	827b      	strh	r3, [r7, #18]
 80051cc:	e00a      	b.n	80051e4 <MFRC522_ToCard+0x82>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 80051ce:	8a7b      	ldrh	r3, [r7, #18]
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	4413      	add	r3, r2
 80051d4:	781b      	ldrb	r3, [r3, #0]
 80051d6:	4619      	mov	r1, r3
 80051d8:	2009      	movs	r0, #9
 80051da:	f7ff ff1a 	bl	8005012 <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++)
 80051de:	8a7b      	ldrh	r3, [r7, #18]
 80051e0:	3301      	adds	r3, #1
 80051e2:	827b      	strh	r3, [r7, #18]
 80051e4:	7bbb      	ldrb	r3, [r7, #14]
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	8a7a      	ldrh	r2, [r7, #18]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d3ef      	bcc.n	80051ce <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 80051ee:	7bfb      	ldrb	r3, [r7, #15]
 80051f0:	4619      	mov	r1, r3
 80051f2:	2001      	movs	r0, #1
 80051f4:	f7ff ff0d 	bl	8005012 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE)
 80051f8:	7bfb      	ldrb	r3, [r7, #15]
 80051fa:	2b0c      	cmp	r3, #12
 80051fc:	d103      	bne.n	8005206 <MFRC522_ToCard+0xa4>
		MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);	// StartSend=1,transmission of data starts
 80051fe:	2180      	movs	r1, #128	; 0x80
 8005200:	200d      	movs	r0, #13
 8005202:	f7ff ff51 	bl	80050a8 <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000;  // i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 8005206:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800520a:	827b      	strh	r3, [r7, #18]
	do
	{
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 800520c:	2004      	movs	r0, #4
 800520e:	f7ff ff18 	bl	8005042 <MFRC522_ReadRegister>
 8005212:	4603      	mov	r3, r0
 8005214:	753b      	strb	r3, [r7, #20]
		i--;
 8005216:	8a7b      	ldrh	r3, [r7, #18]
 8005218:	3b01      	subs	r3, #1
 800521a:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 800521c:	8a7b      	ldrh	r3, [r7, #18]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00a      	beq.n	8005238 <MFRC522_ToCard+0xd6>
 8005222:	7d3b      	ldrb	r3, [r7, #20]
 8005224:	f003 0301 	and.w	r3, r3, #1
 8005228:	2b00      	cmp	r3, #0
 800522a:	d105      	bne.n	8005238 <MFRC522_ToCard+0xd6>
 800522c:	7d3a      	ldrb	r2, [r7, #20]
 800522e:	7d7b      	ldrb	r3, [r7, #21]
 8005230:	4013      	ands	r3, r2
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b00      	cmp	r3, #0
 8005236:	d0e9      	beq.n	800520c <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);						// StartSend=0
 8005238:	2180      	movs	r1, #128	; 0x80
 800523a:	200d      	movs	r0, #13
 800523c:	f7ff ff4e 	bl	80050dc <MFRC522_ClearBitMask>

	if (i != 0)
 8005240:	8a7b      	ldrh	r3, [r7, #18]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d057      	beq.n	80052f6 <MFRC522_ToCard+0x194>
	{
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B))
 8005246:	2006      	movs	r0, #6
 8005248:	f7ff fefb 	bl	8005042 <MFRC522_ReadRegister>
 800524c:	4603      	mov	r3, r0
 800524e:	f003 031b 	and.w	r3, r3, #27
 8005252:	2b00      	cmp	r3, #0
 8005254:	d14d      	bne.n	80052f2 <MFRC522_ToCard+0x190>
		{
			status = MI_OK;
 8005256:	2300      	movs	r3, #0
 8005258:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 800525a:	7d3a      	ldrb	r2, [r7, #20]
 800525c:	7dbb      	ldrb	r3, [r7, #22]
 800525e:	4013      	ands	r3, r2
 8005260:	b2db      	uxtb	r3, r3
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;
 800526a:	2301      	movs	r3, #1
 800526c:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE)
 800526e:	7bfb      	ldrb	r3, [r7, #15]
 8005270:	2b0c      	cmp	r3, #12
 8005272:	d140      	bne.n	80052f6 <MFRC522_ToCard+0x194>
			{
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8005274:	200a      	movs	r0, #10
 8005276:	f7ff fee4 	bl	8005042 <MFRC522_ReadRegister>
 800527a:	4603      	mov	r3, r0
 800527c:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 800527e:	200c      	movs	r0, #12
 8005280:	f7ff fedf 	bl	8005042 <MFRC522_ReadRegister>
 8005284:	4603      	mov	r3, r0
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	747b      	strb	r3, [r7, #17]
				if (lastBits)
 800528c:	7c7b      	ldrb	r3, [r7, #17]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00b      	beq.n	80052aa <MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;
 8005292:	7d3b      	ldrb	r3, [r7, #20]
 8005294:	3b01      	subs	r3, #1
 8005296:	b29b      	uxth	r3, r3
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	b29a      	uxth	r2, r3
 800529c:	7c7b      	ldrb	r3, [r7, #17]
 800529e:	b29b      	uxth	r3, r3
 80052a0:	4413      	add	r3, r2
 80052a2:	b29a      	uxth	r2, r3
 80052a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a6:	801a      	strh	r2, [r3, #0]
 80052a8:	e005      	b.n	80052b6 <MFRC522_ToCard+0x154>
				else
					*backLen = n * 8;
 80052aa:	7d3b      	ldrb	r3, [r7, #20]
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b4:	801a      	strh	r2, [r3, #0]
				if (n == 0)
 80052b6:	7d3b      	ldrb	r3, [r7, #20]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <MFRC522_ToCard+0x15e>
					n = 1;
 80052bc:	2301      	movs	r3, #1
 80052be:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN)
 80052c0:	7d3b      	ldrb	r3, [r7, #20]
 80052c2:	2b10      	cmp	r3, #16
 80052c4:	d901      	bls.n	80052ca <MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;
 80052c6:	2310      	movs	r3, #16
 80052c8:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++)
 80052ca:	2300      	movs	r3, #0
 80052cc:	827b      	strh	r3, [r7, #18]
 80052ce:	e00a      	b.n	80052e6 <MFRC522_ToCard+0x184>
					backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);	// Reading the received data in FIFO
 80052d0:	8a7b      	ldrh	r3, [r7, #18]
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	18d4      	adds	r4, r2, r3
 80052d6:	2009      	movs	r0, #9
 80052d8:	f7ff feb3 	bl	8005042 <MFRC522_ReadRegister>
 80052dc:	4603      	mov	r3, r0
 80052de:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++)
 80052e0:	8a7b      	ldrh	r3, [r7, #18]
 80052e2:	3301      	adds	r3, #1
 80052e4:	827b      	strh	r3, [r7, #18]
 80052e6:	7d3b      	ldrb	r3, [r7, #20]
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	8a7a      	ldrh	r2, [r7, #18]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d3ef      	bcc.n	80052d0 <MFRC522_ToCard+0x16e>
 80052f0:	e001      	b.n	80052f6 <MFRC522_ToCard+0x194>
			}
		}
		else
			status = MI_ERR;
 80052f2:	2302      	movs	r3, #2
 80052f4:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 80052f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	371c      	adds	r7, #28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd90      	pop	{r4, r7, pc}

08005300 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af02      	add	r7, sp, #8
 8005306:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8005308:	2300      	movs	r3, #0
 800530a:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);	// TxLastBists=BitFramingReg[2..0]
 800530c:	2100      	movs	r1, #0
 800530e:	200d      	movs	r0, #13
 8005310:	f7ff fe7f 	bl	8005012 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2293      	movs	r2, #147	; 0x93
 8005318:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	3301      	adds	r3, #1
 800531e:	2220      	movs	r2, #32
 8005320:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8005322:	f107 030a 	add.w	r3, r7, #10
 8005326:	9300      	str	r3, [sp, #0]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	200c      	movs	r0, #12
 8005330:	f7ff ff17 	bl	8005162 <MFRC522_ToCard>
 8005334:	4603      	mov	r3, r0
 8005336:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK)
 8005338:	7bfb      	ldrb	r3, [r7, #15]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d118      	bne.n	8005370 <MFRC522_Anticoll+0x70>
	{
		// Check card serial number
		for (i = 0; i < 4; i++)
 800533e:	2300      	movs	r3, #0
 8005340:	73bb      	strb	r3, [r7, #14]
 8005342:	e009      	b.n	8005358 <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8005344:	7bbb      	ldrb	r3, [r7, #14]
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	4413      	add	r3, r2
 800534a:	781a      	ldrb	r2, [r3, #0]
 800534c:	7b7b      	ldrb	r3, [r7, #13]
 800534e:	4053      	eors	r3, r2
 8005350:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++)
 8005352:	7bbb      	ldrb	r3, [r7, #14]
 8005354:	3301      	adds	r3, #1
 8005356:	73bb      	strb	r3, [r7, #14]
 8005358:	7bbb      	ldrb	r3, [r7, #14]
 800535a:	2b03      	cmp	r3, #3
 800535c:	d9f2      	bls.n	8005344 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i])
 800535e:	7bbb      	ldrb	r3, [r7, #14]
 8005360:	687a      	ldr	r2, [r7, #4]
 8005362:	4413      	add	r3, r2
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	7b7a      	ldrb	r2, [r7, #13]
 8005368:	429a      	cmp	r2, r3
 800536a:	d001      	beq.n	8005370 <MFRC522_Anticoll+0x70>
			status = MI_ERR;
 800536c:	2302      	movs	r3, #2
 800536e:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8005370:	7bfb      	ldrb	r3, [r7, #15]
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t* pIndata, uint8_t len, uint8_t* pOutData)
{
 800537a:	b590      	push	{r4, r7, lr}
 800537c:	b087      	sub	sp, #28
 800537e:	af00      	add	r7, sp, #0
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	460b      	mov	r3, r1
 8005384:	607a      	str	r2, [r7, #4]
 8005386:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);								// CRCIrq = 0
 8005388:	2104      	movs	r1, #4
 800538a:	2005      	movs	r0, #5
 800538c:	f7ff fea6 	bl	80050dc <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);		// Clear the FIFO pointer
 8005390:	2180      	movs	r1, #128	; 0x80
 8005392:	200a      	movs	r0, #10
 8005394:	f7ff fe88 	bl	80050a8 <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++)
 8005398:	2300      	movs	r3, #0
 800539a:	75fb      	strb	r3, [r7, #23]
 800539c:	e00a      	b.n	80053b4 <MFRC522_CalculateCRC+0x3a>
		MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata + i));
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	4413      	add	r3, r2
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	4619      	mov	r1, r3
 80053a8:	2009      	movs	r0, #9
 80053aa:	f7ff fe32 	bl	8005012 <MFRC522_WriteRegister>
	for (i = 0; i < len; i++)
 80053ae:	7dfb      	ldrb	r3, [r7, #23]
 80053b0:	3301      	adds	r3, #1
 80053b2:	75fb      	strb	r3, [r7, #23]
 80053b4:	7dfa      	ldrb	r2, [r7, #23]
 80053b6:	7afb      	ldrb	r3, [r7, #11]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d3f0      	bcc.n	800539e <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80053bc:	2103      	movs	r1, #3
 80053be:	2001      	movs	r0, #1
 80053c0:	f7ff fe27 	bl	8005012 <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 80053c4:	23ff      	movs	r3, #255	; 0xff
 80053c6:	75fb      	strb	r3, [r7, #23]
	do
	{
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80053c8:	2005      	movs	r0, #5
 80053ca:	f7ff fe3a 	bl	8005042 <MFRC522_ReadRegister>
 80053ce:	4603      	mov	r3, r0
 80053d0:	75bb      	strb	r3, [r7, #22]
		i--;
 80053d2:	7dfb      	ldrb	r3, [r7, #23]
 80053d4:	3b01      	subs	r3, #1
 80053d6:	75fb      	strb	r3, [r7, #23]
	} while ((i != 0) && !(n & 0x04));															// CRCIrq = 1
 80053d8:	7dfb      	ldrb	r3, [r7, #23]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d004      	beq.n	80053e8 <MFRC522_CalculateCRC+0x6e>
 80053de:	7dbb      	ldrb	r3, [r7, #22]
 80053e0:	f003 0304 	and.w	r3, r3, #4
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d0ef      	beq.n	80053c8 <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80053e8:	2022      	movs	r0, #34	; 0x22
 80053ea:	f7ff fe2a 	bl	8005042 <MFRC522_ReadRegister>
 80053ee:	4603      	mov	r3, r0
 80053f0:	461a      	mov	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	1c5c      	adds	r4, r3, #1
 80053fa:	2021      	movs	r0, #33	; 0x21
 80053fc:	f7ff fe21 	bl	8005042 <MFRC522_ReadRegister>
 8005400:	4603      	mov	r3, r0
 8005402:	7023      	strb	r3, [r4, #0]
}
 8005404:	bf00      	nop
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	bd90      	pop	{r4, r7, pc}

0800540c <MFRC522_Init>:
	}
	return status;
}

void MFRC522_Init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 8005410:	f000 f820 	bl	8005454 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8005414:	218d      	movs	r1, #141	; 0x8d
 8005416:	202a      	movs	r0, #42	; 0x2a
 8005418:	f7ff fdfb 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 800541c:	213e      	movs	r1, #62	; 0x3e
 800541e:	202b      	movs	r0, #43	; 0x2b
 8005420:	f7ff fdf7 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 8005424:	211e      	movs	r1, #30
 8005426:	202d      	movs	r0, #45	; 0x2d
 8005428:	f7ff fdf3 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 800542c:	2100      	movs	r1, #0
 800542e:	202c      	movs	r0, #44	; 0x2c
 8005430:	f7ff fdef 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);				// 48dB gain
 8005434:	2170      	movs	r1, #112	; 0x70
 8005436:	2026      	movs	r0, #38	; 0x26
 8005438:	f7ff fdeb 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 800543c:	2140      	movs	r1, #64	; 0x40
 800543e:	2015      	movs	r0, #21
 8005440:	f7ff fde7 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8005444:	213d      	movs	r1, #61	; 0x3d
 8005446:	2011      	movs	r0, #17
 8005448:	f7ff fde3 	bl	8005012 <MFRC522_WriteRegister>
	MFRC522_AntennaOn();																		// Open the antenna
 800544c:	f000 f80a 	bl	8005464 <MFRC522_AntennaOn>
}
 8005450:	bf00      	nop
 8005452:	bd80      	pop	{r7, pc}

08005454 <MFRC522_Reset>:

void MFRC522_Reset(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8005458:	210f      	movs	r1, #15
 800545a:	2001      	movs	r0, #1
 800545c:	f7ff fdd9 	bl	8005012 <MFRC522_WriteRegister>
}
 8005460:	bf00      	nop
 8005462:	bd80      	pop	{r7, pc}

08005464 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800546a:	2014      	movs	r0, #20
 800546c:	f7ff fde9 	bl	8005042 <MFRC522_ReadRegister>
 8005470:	4603      	mov	r3, r0
 8005472:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03))
 8005474:	79fb      	ldrb	r3, [r7, #7]
 8005476:	f003 0303 	and.w	r3, r3, #3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d103      	bne.n	8005486 <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 800547e:	2103      	movs	r1, #3
 8005480:	2014      	movs	r0, #20
 8005482:	f7ff fe11 	bl	80050a8 <MFRC522_SetBitMask>
}
 8005486:	bf00      	nop
 8005488:	3708      	adds	r7, #8
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <MFRC522_Halt>:
{
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 8005494:	2350      	movs	r3, #80	; 0x50
 8005496:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 800549c:	463b      	mov	r3, r7
 800549e:	1c9a      	adds	r2, r3, #2
 80054a0:	463b      	mov	r3, r7
 80054a2:	2102      	movs	r1, #2
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7ff ff68 	bl	800537a <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 80054aa:	463a      	mov	r2, r7
 80054ac:	4639      	mov	r1, r7
 80054ae:	1dbb      	adds	r3, r7, #6
 80054b0:	9300      	str	r3, [sp, #0]
 80054b2:	4613      	mov	r3, r2
 80054b4:	2204      	movs	r2, #4
 80054b6:	200c      	movs	r0, #12
 80054b8:	f7ff fe53 	bl	8005162 <MFRC522_ToCard>
}
 80054bc:	bf00      	nop
 80054be:	3708      	adds	r7, #8
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <ssd1306_write_byte>:
 *                           0: Writes to the command register
 *                           1: Writes to the display data ram
 * @retval None
 **/
static void ssd1306_write_byte(uint8_t chData, uint8_t chCmd)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	4603      	mov	r3, r0
 80054cc:	460a      	mov	r2, r1
 80054ce:	71fb      	strb	r3, [r7, #7]
 80054d0:	4613      	mov	r3, r2
 80054d2:	71bb      	strb	r3, [r7, #6]
#ifdef INTERFACE_4WIRE_SPI

	SSD1306_CS_CLR();
 80054d4:	f000 fa2e 	bl	8005934 <SSD1306_CS_CLR>

	if (chCmd)
 80054d8:	79bb      	ldrb	r3, [r7, #6]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d002      	beq.n	80054e4 <ssd1306_write_byte+0x20>
	{
		SSD1306_DC_SET();
 80054de:	f000 fa41 	bl	8005964 <SSD1306_DC_SET>
 80054e2:	e001      	b.n	80054e8 <ssd1306_write_byte+0x24>
	} else
	{
		SSD1306_DC_CLR();
 80054e4:	f000 fa4a 	bl	800597c <SSD1306_DC_CLR>
	}
	SSD1306_WRITE_BYTE(chData);
 80054e8:	79fb      	ldrb	r3, [r7, #7]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f000 fa52 	bl	8005994 <SSD1306_WRITE_BYTE>

	SSD1306_DC_SET();
 80054f0:	f000 fa38 	bl	8005964 <SSD1306_DC_SET>
	SSD1306_CS_SET();
 80054f4:	f000 fa12 	bl	800591c <SSD1306_CS_SET>
	iic_wait_for_ack();

	iic_stop();

#endif
}
 80054f8:	bf00      	nop
 80054fa:	3708      	adds	r7, #8
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <ssd1306_refresh_gram>:
 *
 * @retval  None
 **/

void ssd1306_refresh_gram(void)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for (i = 0; i < 8; i++)
 8005506:	2300      	movs	r3, #0
 8005508:	71fb      	strb	r3, [r7, #7]
 800550a:	e026      	b.n	800555a <ssd1306_refresh_gram+0x5a>
	{
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 800550c:	79fb      	ldrb	r3, [r7, #7]
 800550e:	3b50      	subs	r3, #80	; 0x50
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2100      	movs	r1, #0
 8005514:	4618      	mov	r0, r3
 8005516:	f7ff ffd5 	bl	80054c4 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800551a:	2100      	movs	r1, #0
 800551c:	2002      	movs	r0, #2
 800551e:	f7ff ffd1 	bl	80054c4 <ssd1306_write_byte>
 8005522:	2100      	movs	r1, #0
 8005524:	2010      	movs	r0, #16
 8005526:	f7ff ffcd 	bl	80054c4 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++)
 800552a:	2300      	movs	r3, #0
 800552c:	71bb      	strb	r3, [r7, #6]
 800552e:	e00d      	b.n	800554c <ssd1306_refresh_gram+0x4c>
		{
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 8005530:	79ba      	ldrb	r2, [r7, #6]
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	490c      	ldr	r1, [pc, #48]	; (8005568 <ssd1306_refresh_gram+0x68>)
 8005536:	00d2      	lsls	r2, r2, #3
 8005538:	440a      	add	r2, r1
 800553a:	4413      	add	r3, r2
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	2101      	movs	r1, #1
 8005540:	4618      	mov	r0, r3
 8005542:	f7ff ffbf 	bl	80054c4 <ssd1306_write_byte>
		for (j = 0; j < 128; j++)
 8005546:	79bb      	ldrb	r3, [r7, #6]
 8005548:	3301      	adds	r3, #1
 800554a:	71bb      	strb	r3, [r7, #6]
 800554c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005550:	2b00      	cmp	r3, #0
 8005552:	daed      	bge.n	8005530 <ssd1306_refresh_gram+0x30>
	for (i = 0; i < 8; i++)
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	3301      	adds	r3, #1
 8005558:	71fb      	strb	r3, [r7, #7]
 800555a:	79fb      	ldrb	r3, [r7, #7]
 800555c:	2b07      	cmp	r3, #7
 800555e:	d9d5      	bls.n	800550c <ssd1306_refresh_gram+0xc>
		}
	}
}
 8005560:	bf00      	nop
 8005562:	3708      	adds	r7, #8
 8005564:	46bd      	mov	sp, r7
 8005566:	bd80      	pop	{r7, pc}
 8005568:	200000c8 	.word	0x200000c8

0800556c <ssd1306_clear_screen>:
 *
 * @retval  None
 **/

void ssd1306_clear_screen(uint8_t chFill)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	4603      	mov	r3, r0
 8005574:	71fb      	strb	r3, [r7, #7]
	uint8_t i, j;

	for (i = 0; i < 8; i++)
 8005576:	2300      	movs	r3, #0
 8005578:	73fb      	strb	r3, [r7, #15]
 800557a:	e023      	b.n	80055c4 <ssd1306_clear_screen+0x58>
	{
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 800557c:	7bfb      	ldrb	r3, [r7, #15]
 800557e:	3b50      	subs	r3, #80	; 0x50
 8005580:	b2db      	uxtb	r3, r3
 8005582:	2100      	movs	r1, #0
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff ff9d 	bl	80054c4 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800558a:	2100      	movs	r1, #0
 800558c:	2002      	movs	r0, #2
 800558e:	f7ff ff99 	bl	80054c4 <ssd1306_write_byte>
 8005592:	2100      	movs	r1, #0
 8005594:	2010      	movs	r0, #16
 8005596:	f7ff ff95 	bl	80054c4 <ssd1306_write_byte>
		;
		for (j = 0; j < 128; j++)
 800559a:	2300      	movs	r3, #0
 800559c:	73bb      	strb	r3, [r7, #14]
 800559e:	e00a      	b.n	80055b6 <ssd1306_clear_screen+0x4a>
		{
			s_chDispalyBuffer[j][i] = chFill;
 80055a0:	7bba      	ldrb	r2, [r7, #14]
 80055a2:	7bfb      	ldrb	r3, [r7, #15]
 80055a4:	490c      	ldr	r1, [pc, #48]	; (80055d8 <ssd1306_clear_screen+0x6c>)
 80055a6:	00d2      	lsls	r2, r2, #3
 80055a8:	440a      	add	r2, r1
 80055aa:	4413      	add	r3, r2
 80055ac:	79fa      	ldrb	r2, [r7, #7]
 80055ae:	701a      	strb	r2, [r3, #0]
		for (j = 0; j < 128; j++)
 80055b0:	7bbb      	ldrb	r3, [r7, #14]
 80055b2:	3301      	adds	r3, #1
 80055b4:	73bb      	strb	r3, [r7, #14]
 80055b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	daf0      	bge.n	80055a0 <ssd1306_clear_screen+0x34>
	for (i = 0; i < 8; i++)
 80055be:	7bfb      	ldrb	r3, [r7, #15]
 80055c0:	3301      	adds	r3, #1
 80055c2:	73fb      	strb	r3, [r7, #15]
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
 80055c6:	2b07      	cmp	r3, #7
 80055c8:	d9d8      	bls.n	800557c <ssd1306_clear_screen+0x10>
		}
	}

	ssd1306_refresh_gram();
 80055ca:	f7ff ff99 	bl	8005500 <ssd1306_refresh_gram>
}
 80055ce:	bf00      	nop
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	200000c8 	.word	0x200000c8

080055dc <ssd1306_draw_point>:
 *
 * @retval None
 **/

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint)
{
 80055dc:	b490      	push	{r4, r7}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	4603      	mov	r3, r0
 80055e4:	71fb      	strb	r3, [r7, #7]
 80055e6:	460b      	mov	r3, r1
 80055e8:	71bb      	strb	r3, [r7, #6]
 80055ea:	4613      	mov	r3, r2
 80055ec:	717b      	strb	r3, [r7, #5]
	uint8_t chPos, chBx, chTemp = 0;
 80055ee:	2300      	movs	r3, #0
 80055f0:	73fb      	strb	r3, [r7, #15]

	if (chXpos > 127 || chYpos > 63)
 80055f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	db41      	blt.n	800567e <ssd1306_draw_point+0xa2>
 80055fa:	79bb      	ldrb	r3, [r7, #6]
 80055fc:	2b3f      	cmp	r3, #63	; 0x3f
 80055fe:	d83e      	bhi.n	800567e <ssd1306_draw_point+0xa2>
	{
		return;
	}
	chPos = 7 - chYpos / 8; // 
 8005600:	79bb      	ldrb	r3, [r7, #6]
 8005602:	08db      	lsrs	r3, r3, #3
 8005604:	b2db      	uxtb	r3, r3
 8005606:	f1c3 0307 	rsb	r3, r3, #7
 800560a:	73bb      	strb	r3, [r7, #14]
	chBx = chYpos % 8;
 800560c:	79bb      	ldrb	r3, [r7, #6]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	737b      	strb	r3, [r7, #13]
	chTemp = 1 << (7 - chBx);
 8005614:	7b7b      	ldrb	r3, [r7, #13]
 8005616:	f1c3 0307 	rsb	r3, r3, #7
 800561a:	2201      	movs	r2, #1
 800561c:	fa02 f303 	lsl.w	r3, r2, r3
 8005620:	73fb      	strb	r3, [r7, #15]

	if (chPoint)
 8005622:	797b      	ldrb	r3, [r7, #5]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d012      	beq.n	800564e <ssd1306_draw_point+0x72>
	{
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 8005628:	79fa      	ldrb	r2, [r7, #7]
 800562a:	7bbb      	ldrb	r3, [r7, #14]
 800562c:	79f8      	ldrb	r0, [r7, #7]
 800562e:	7bb9      	ldrb	r1, [r7, #14]
 8005630:	4c15      	ldr	r4, [pc, #84]	; (8005688 <ssd1306_draw_point+0xac>)
 8005632:	00c0      	lsls	r0, r0, #3
 8005634:	4420      	add	r0, r4
 8005636:	4401      	add	r1, r0
 8005638:	7808      	ldrb	r0, [r1, #0]
 800563a:	7bf9      	ldrb	r1, [r7, #15]
 800563c:	4301      	orrs	r1, r0
 800563e:	b2c8      	uxtb	r0, r1
 8005640:	4911      	ldr	r1, [pc, #68]	; (8005688 <ssd1306_draw_point+0xac>)
 8005642:	00d2      	lsls	r2, r2, #3
 8005644:	440a      	add	r2, r1
 8005646:	4413      	add	r3, r2
 8005648:	4602      	mov	r2, r0
 800564a:	701a      	strb	r2, [r3, #0]
 800564c:	e018      	b.n	8005680 <ssd1306_draw_point+0xa4>

	} else
	{
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 800564e:	79fa      	ldrb	r2, [r7, #7]
 8005650:	7bbb      	ldrb	r3, [r7, #14]
 8005652:	79f8      	ldrb	r0, [r7, #7]
 8005654:	7bb9      	ldrb	r1, [r7, #14]
 8005656:	4c0c      	ldr	r4, [pc, #48]	; (8005688 <ssd1306_draw_point+0xac>)
 8005658:	00c0      	lsls	r0, r0, #3
 800565a:	4420      	add	r0, r4
 800565c:	4401      	add	r1, r0
 800565e:	7809      	ldrb	r1, [r1, #0]
 8005660:	b248      	sxtb	r0, r1
 8005662:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8005666:	43c9      	mvns	r1, r1
 8005668:	b249      	sxtb	r1, r1
 800566a:	4001      	ands	r1, r0
 800566c:	b249      	sxtb	r1, r1
 800566e:	b2c8      	uxtb	r0, r1
 8005670:	4905      	ldr	r1, [pc, #20]	; (8005688 <ssd1306_draw_point+0xac>)
 8005672:	00d2      	lsls	r2, r2, #3
 8005674:	440a      	add	r2, r1
 8005676:	4413      	add	r3, r2
 8005678:	4602      	mov	r2, r0
 800567a:	701a      	strb	r2, [r3, #0]
 800567c:	e000      	b.n	8005680 <ssd1306_draw_point+0xa4>
		return;
 800567e:	bf00      	nop
	}
}
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bc90      	pop	{r4, r7}
 8005686:	4770      	bx	lr
 8005688:	200000c8 	.word	0x200000c8

0800568c <ssd1306_display_char>:
 * @param  chMode
 * @retval
 **/
void ssd1306_display_char(uint8_t chXpos, uint8_t chYpos, uint8_t chChr,
		uint8_t chSize, uint8_t chMode)
{
 800568c:	b590      	push	{r4, r7, lr}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	4604      	mov	r4, r0
 8005694:	4608      	mov	r0, r1
 8005696:	4611      	mov	r1, r2
 8005698:	461a      	mov	r2, r3
 800569a:	4623      	mov	r3, r4
 800569c:	71fb      	strb	r3, [r7, #7]
 800569e:	4603      	mov	r3, r0
 80056a0:	71bb      	strb	r3, [r7, #6]
 80056a2:	460b      	mov	r3, r1
 80056a4:	717b      	strb	r3, [r7, #5]
 80056a6:	4613      	mov	r3, r2
 80056a8:	713b      	strb	r3, [r7, #4]
	uint8_t i, j;
	uint8_t chTemp, chYpos0 = chYpos;
 80056aa:	79bb      	ldrb	r3, [r7, #6]
 80056ac:	733b      	strb	r3, [r7, #12]

	chChr = chChr - ' ';
 80056ae:	797b      	ldrb	r3, [r7, #5]
 80056b0:	3b20      	subs	r3, #32
 80056b2:	717b      	strb	r3, [r7, #5]
	for (i = 0; i < chSize; i++)
 80056b4:	2300      	movs	r3, #0
 80056b6:	73fb      	strb	r3, [r7, #15]
 80056b8:	e064      	b.n	8005784 <ssd1306_display_char+0xf8>
	{
		if (chSize == 12)
 80056ba:	793b      	ldrb	r3, [r7, #4]
 80056bc:	2b0c      	cmp	r3, #12
 80056be:	d11c      	bne.n	80056fa <ssd1306_display_char+0x6e>
		{
			if (chMode)
 80056c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00b      	beq.n	80056e0 <ssd1306_display_char+0x54>
			{
				chTemp = c_chFont1206[chChr][i];
 80056c8:	797a      	ldrb	r2, [r7, #5]
 80056ca:	7bf9      	ldrb	r1, [r7, #15]
 80056cc:	4831      	ldr	r0, [pc, #196]	; (8005794 <ssd1306_display_char+0x108>)
 80056ce:	4613      	mov	r3, r2
 80056d0:	005b      	lsls	r3, r3, #1
 80056d2:	4413      	add	r3, r2
 80056d4:	009b      	lsls	r3, r3, #2
 80056d6:	4403      	add	r3, r0
 80056d8:	440b      	add	r3, r1
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	737b      	strb	r3, [r7, #13]
 80056de:	e022      	b.n	8005726 <ssd1306_display_char+0x9a>
			} else
			{
				chTemp = ~c_chFont1206[chChr][i];
 80056e0:	797a      	ldrb	r2, [r7, #5]
 80056e2:	7bf9      	ldrb	r1, [r7, #15]
 80056e4:	482b      	ldr	r0, [pc, #172]	; (8005794 <ssd1306_display_char+0x108>)
 80056e6:	4613      	mov	r3, r2
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	4413      	add	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4403      	add	r3, r0
 80056f0:	440b      	add	r3, r1
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	43db      	mvns	r3, r3
 80056f6:	737b      	strb	r3, [r7, #13]
 80056f8:	e015      	b.n	8005726 <ssd1306_display_char+0x9a>
			}
		} else
		{
			if (chMode)
 80056fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d008      	beq.n	8005714 <ssd1306_display_char+0x88>
			{
				chTemp = c_chFont1608[chChr][i];
 8005702:	797a      	ldrb	r2, [r7, #5]
 8005704:	7bfb      	ldrb	r3, [r7, #15]
 8005706:	4924      	ldr	r1, [pc, #144]	; (8005798 <ssd1306_display_char+0x10c>)
 8005708:	0112      	lsls	r2, r2, #4
 800570a:	440a      	add	r2, r1
 800570c:	4413      	add	r3, r2
 800570e:	781b      	ldrb	r3, [r3, #0]
 8005710:	737b      	strb	r3, [r7, #13]
 8005712:	e008      	b.n	8005726 <ssd1306_display_char+0x9a>
			} else
			{
				chTemp = ~c_chFont1608[chChr][i];
 8005714:	797a      	ldrb	r2, [r7, #5]
 8005716:	7bfb      	ldrb	r3, [r7, #15]
 8005718:	491f      	ldr	r1, [pc, #124]	; (8005798 <ssd1306_display_char+0x10c>)
 800571a:	0112      	lsls	r2, r2, #4
 800571c:	440a      	add	r2, r1
 800571e:	4413      	add	r3, r2
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	43db      	mvns	r3, r3
 8005724:	737b      	strb	r3, [r7, #13]
			}
		}

		for (j = 0; j < 8; j++)
 8005726:	2300      	movs	r3, #0
 8005728:	73bb      	strb	r3, [r7, #14]
 800572a:	e025      	b.n	8005778 <ssd1306_display_char+0xec>
		{
			if (chTemp & 0x80)
 800572c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005730:	2b00      	cmp	r3, #0
 8005732:	da06      	bge.n	8005742 <ssd1306_display_char+0xb6>
			{
				ssd1306_draw_point(chXpos, chYpos, 1);
 8005734:	79b9      	ldrb	r1, [r7, #6]
 8005736:	79fb      	ldrb	r3, [r7, #7]
 8005738:	2201      	movs	r2, #1
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff ff4e 	bl	80055dc <ssd1306_draw_point>
 8005740:	e005      	b.n	800574e <ssd1306_display_char+0xc2>
			} else
			{
				ssd1306_draw_point(chXpos, chYpos, 0);
 8005742:	79b9      	ldrb	r1, [r7, #6]
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	2200      	movs	r2, #0
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff ff47 	bl	80055dc <ssd1306_draw_point>
			}
			chTemp <<= 1;
 800574e:	7b7b      	ldrb	r3, [r7, #13]
 8005750:	005b      	lsls	r3, r3, #1
 8005752:	737b      	strb	r3, [r7, #13]
			chYpos++;
 8005754:	79bb      	ldrb	r3, [r7, #6]
 8005756:	3301      	adds	r3, #1
 8005758:	71bb      	strb	r3, [r7, #6]

			if ((chYpos - chYpos0) == chSize)
 800575a:	79ba      	ldrb	r2, [r7, #6]
 800575c:	7b3b      	ldrb	r3, [r7, #12]
 800575e:	1ad2      	subs	r2, r2, r3
 8005760:	793b      	ldrb	r3, [r7, #4]
 8005762:	429a      	cmp	r2, r3
 8005764:	d105      	bne.n	8005772 <ssd1306_display_char+0xe6>
			{
				chYpos = chYpos0;
 8005766:	7b3b      	ldrb	r3, [r7, #12]
 8005768:	71bb      	strb	r3, [r7, #6]
				chXpos++;
 800576a:	79fb      	ldrb	r3, [r7, #7]
 800576c:	3301      	adds	r3, #1
 800576e:	71fb      	strb	r3, [r7, #7]
				break;
 8005770:	e005      	b.n	800577e <ssd1306_display_char+0xf2>
		for (j = 0; j < 8; j++)
 8005772:	7bbb      	ldrb	r3, [r7, #14]
 8005774:	3301      	adds	r3, #1
 8005776:	73bb      	strb	r3, [r7, #14]
 8005778:	7bbb      	ldrb	r3, [r7, #14]
 800577a:	2b07      	cmp	r3, #7
 800577c:	d9d6      	bls.n	800572c <ssd1306_display_char+0xa0>
	for (i = 0; i < chSize; i++)
 800577e:	7bfb      	ldrb	r3, [r7, #15]
 8005780:	3301      	adds	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]
 8005784:	7bfa      	ldrb	r2, [r7, #15]
 8005786:	793b      	ldrb	r3, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d396      	bcc.n	80056ba <ssd1306_display_char+0x2e>
			}
		}
	}
}
 800578c:	bf00      	nop
 800578e:	3714      	adds	r7, #20
 8005790:	46bd      	mov	sp, r7
 8005792:	bd90      	pop	{r4, r7, pc}
 8005794:	080084f8 	.word	0x080084f8
 8005798:	0800896c 	.word	0x0800896c

0800579c <ssd1306_display_string>:
 *
 * @retval  None
 **/
void ssd1306_display_string(uint8_t chXpos, uint8_t chYpos,
		const uint8_t *pchString, uint8_t chSize, uint8_t chMode)
{
 800579c:	b590      	push	{r4, r7, lr}
 800579e:	b085      	sub	sp, #20
 80057a0:	af02      	add	r7, sp, #8
 80057a2:	603a      	str	r2, [r7, #0]
 80057a4:	461a      	mov	r2, r3
 80057a6:	4603      	mov	r3, r0
 80057a8:	71fb      	strb	r3, [r7, #7]
 80057aa:	460b      	mov	r3, r1
 80057ac:	71bb      	strb	r3, [r7, #6]
 80057ae:	4613      	mov	r3, r2
 80057b0:	717b      	strb	r3, [r7, #5]
	while (*pchString != '\0')
 80057b2:	e02d      	b.n	8005810 <ssd1306_display_string+0x74>
	{
		if (chXpos > (SSD1306_WIDTH - chSize / 2))
 80057b4:	79fa      	ldrb	r2, [r7, #7]
 80057b6:	797b      	ldrb	r3, [r7, #5]
 80057b8:	085b      	lsrs	r3, r3, #1
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80057c0:	429a      	cmp	r2, r3
 80057c2:	dd12      	ble.n	80057ea <ssd1306_display_string+0x4e>
		{
			chXpos = 0;
 80057c4:	2300      	movs	r3, #0
 80057c6:	71fb      	strb	r3, [r7, #7]
			chYpos += chSize;
 80057c8:	79ba      	ldrb	r2, [r7, #6]
 80057ca:	797b      	ldrb	r3, [r7, #5]
 80057cc:	4413      	add	r3, r2
 80057ce:	71bb      	strb	r3, [r7, #6]
			if (chYpos > (SSD1306_HEIGHT - chSize))
 80057d0:	79ba      	ldrb	r2, [r7, #6]
 80057d2:	797b      	ldrb	r3, [r7, #5]
 80057d4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80057d8:	429a      	cmp	r2, r3
 80057da:	dd06      	ble.n	80057ea <ssd1306_display_string+0x4e>
			{
				chYpos = chXpos = 0;
 80057dc:	2300      	movs	r3, #0
 80057de:	71fb      	strb	r3, [r7, #7]
 80057e0:	79fb      	ldrb	r3, [r7, #7]
 80057e2:	71bb      	strb	r3, [r7, #6]
				ssd1306_clear_screen(0x00);
 80057e4:	2000      	movs	r0, #0
 80057e6:	f7ff fec1 	bl	800556c <ssd1306_clear_screen>
			}
		}

		ssd1306_display_char(chXpos, chYpos, *pchString, chSize, chMode);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	781a      	ldrb	r2, [r3, #0]
 80057ee:	797c      	ldrb	r4, [r7, #5]
 80057f0:	79b9      	ldrb	r1, [r7, #6]
 80057f2:	79f8      	ldrb	r0, [r7, #7]
 80057f4:	7e3b      	ldrb	r3, [r7, #24]
 80057f6:	9300      	str	r3, [sp, #0]
 80057f8:	4623      	mov	r3, r4
 80057fa:	f7ff ff47 	bl	800568c <ssd1306_display_char>
		chXpos += chSize / 2;
 80057fe:	797b      	ldrb	r3, [r7, #5]
 8005800:	085b      	lsrs	r3, r3, #1
 8005802:	b2da      	uxtb	r2, r3
 8005804:	79fb      	ldrb	r3, [r7, #7]
 8005806:	4413      	add	r3, r2
 8005808:	71fb      	strb	r3, [r7, #7]
		pchString++;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	3301      	adds	r3, #1
 800580e:	603b      	str	r3, [r7, #0]
	while (*pchString != '\0')
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	781b      	ldrb	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1cd      	bne.n	80057b4 <ssd1306_display_string+0x18>
	}
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	bd90      	pop	{r4, r7, pc}

08005820 <ssd1306_init>:
 * @param  None
 *
 * @retval None
 **/
void ssd1306_init(void)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	af00      	add	r7, sp, #0

#ifdef INTERFACE_4WIRE_SPI	  
	SSD1306_CS_SET();   //CS set
 8005824:	f000 f87a 	bl	800591c <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 8005828:	f000 f8a8 	bl	800597c <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 800582c:	f000 f88e 	bl	800594c <SSD1306_RES_SET>
	SSD1306_DC_CLR();//D/C reset
	SSD1306_RES_SET();//RES set

#endif

	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 8005830:	2100      	movs	r1, #0
 8005832:	20ae      	movs	r0, #174	; 0xae
 8005834:	f7ff fe46 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8005838:	2100      	movs	r1, #0
 800583a:	2000      	movs	r0, #0
 800583c:	f7ff fe42 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 8005840:	2100      	movs	r1, #0
 8005842:	2010      	movs	r0, #16
 8005844:	f7ff fe3e 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8005848:	2100      	movs	r1, #0
 800584a:	2040      	movs	r0, #64	; 0x40
 800584c:	f7ff fe3a 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 8005850:	2100      	movs	r1, #0
 8005852:	2081      	movs	r0, #129	; 0x81
 8005854:	f7ff fe36 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 8005858:	2100      	movs	r1, #0
 800585a:	20cf      	movs	r0, #207	; 0xcf
 800585c:	f7ff fe32 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 8005860:	2100      	movs	r1, #0
 8005862:	20a1      	movs	r0, #161	; 0xa1
 8005864:	f7ff fe2e 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 8005868:	2100      	movs	r1, #0
 800586a:	20c0      	movs	r0, #192	; 0xc0
 800586c:	f7ff fe2a 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 8005870:	2100      	movs	r1, #0
 8005872:	20a6      	movs	r0, #166	; 0xa6
 8005874:	f7ff fe26 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 8005878:	2100      	movs	r1, #0
 800587a:	20a8      	movs	r0, #168	; 0xa8
 800587c:	f7ff fe22 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 8005880:	2100      	movs	r1, #0
 8005882:	203f      	movs	r0, #63	; 0x3f
 8005884:	f7ff fe1e 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8005888:	2100      	movs	r1, #0
 800588a:	20d3      	movs	r0, #211	; 0xd3
 800588c:	f7ff fe1a 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 8005890:	2100      	movs	r1, #0
 8005892:	2000      	movs	r0, #0
 8005894:	f7ff fe16 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 8005898:	2100      	movs	r1, #0
 800589a:	20d5      	movs	r0, #213	; 0xd5
 800589c:	f7ff fe12 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 80058a0:	2100      	movs	r1, #0
 80058a2:	2080      	movs	r0, #128	; 0x80
 80058a4:	f7ff fe0e 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 80058a8:	2100      	movs	r1, #0
 80058aa:	20d9      	movs	r0, #217	; 0xd9
 80058ac:	f7ff fe0a 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 80058b0:	2100      	movs	r1, #0
 80058b2:	20f1      	movs	r0, #241	; 0xf1
 80058b4:	f7ff fe06 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 80058b8:	2100      	movs	r1, #0
 80058ba:	20da      	movs	r0, #218	; 0xda
 80058bc:	f7ff fe02 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 80058c0:	2100      	movs	r1, #0
 80058c2:	2012      	movs	r0, #18
 80058c4:	f7ff fdfe 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 80058c8:	2100      	movs	r1, #0
 80058ca:	20db      	movs	r0, #219	; 0xdb
 80058cc:	f7ff fdfa 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 80058d0:	2100      	movs	r1, #0
 80058d2:	2040      	movs	r0, #64	; 0x40
 80058d4:	f7ff fdf6 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 80058d8:	2100      	movs	r1, #0
 80058da:	2020      	movs	r0, #32
 80058dc:	f7ff fdf2 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x02, SSD1306_CMD);  //
 80058e0:	2100      	movs	r1, #0
 80058e2:	2002      	movs	r0, #2
 80058e4:	f7ff fdee 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 80058e8:	2100      	movs	r1, #0
 80058ea:	208d      	movs	r0, #141	; 0x8d
 80058ec:	f7ff fdea 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 80058f0:	2100      	movs	r1, #0
 80058f2:	2014      	movs	r0, #20
 80058f4:	f7ff fde6 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 80058f8:	2100      	movs	r1, #0
 80058fa:	20a4      	movs	r0, #164	; 0xa4
 80058fc:	f7ff fde2 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 8005900:	2100      	movs	r1, #0
 8005902:	20a6      	movs	r0, #166	; 0xa6
 8005904:	f7ff fdde 	bl	80054c4 <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 8005908:	2100      	movs	r1, #0
 800590a:	20af      	movs	r0, #175	; 0xaf
 800590c:	f7ff fdda 	bl	80054c4 <ssd1306_write_byte>

	ssd1306_clear_screen(0x00);
 8005910:	2000      	movs	r0, #0
 8005912:	f7ff fe2b 	bl	800556c <ssd1306_clear_screen>
}
 8005916:	bf00      	nop
 8005918:	bd80      	pop	{r7, pc}
	...

0800591c <SSD1306_CS_SET>:

///moje
void SSD1306_CS_SET()
{
 800591c:	b580      	push	{r7, lr}
 800591e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 8005920:	2201      	movs	r2, #1
 8005922:	2104      	movs	r1, #4
 8005924:	4802      	ldr	r0, [pc, #8]	; (8005930 <SSD1306_CS_SET+0x14>)
 8005926:	f7fb fdb5 	bl	8001494 <HAL_GPIO_WritePin>
}
 800592a:	bf00      	nop
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	40021800 	.word	0x40021800

08005934 <SSD1306_CS_CLR>:
void SSD1306_CS_CLR()
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8005938:	2200      	movs	r2, #0
 800593a:	2104      	movs	r1, #4
 800593c:	4802      	ldr	r0, [pc, #8]	; (8005948 <SSD1306_CS_CLR+0x14>)
 800593e:	f7fb fda9 	bl	8001494 <HAL_GPIO_WritePin>
}
 8005942:	bf00      	nop
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	40021800 	.word	0x40021800

0800594c <SSD1306_RES_SET>:

void SSD1306_RES_SET()
{
 800594c:	b580      	push	{r7, lr}
 800594e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8005950:	2201      	movs	r2, #1
 8005952:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005956:	4802      	ldr	r0, [pc, #8]	; (8005960 <SSD1306_RES_SET+0x14>)
 8005958:	f7fb fd9c 	bl	8001494 <HAL_GPIO_WritePin>
}
 800595c:	bf00      	nop
 800595e:	bd80      	pop	{r7, pc}
 8005960:	40020800 	.word	0x40020800

08005964 <SSD1306_DC_SET>:
{
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET()
{
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8005968:	2201      	movs	r2, #1
 800596a:	2108      	movs	r1, #8
 800596c:	4802      	ldr	r0, [pc, #8]	; (8005978 <SSD1306_DC_SET+0x14>)
 800596e:	f7fb fd91 	bl	8001494 <HAL_GPIO_WritePin>
}
 8005972:	bf00      	nop
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	40021800 	.word	0x40021800

0800597c <SSD1306_DC_CLR>:
void SSD1306_DC_CLR()
{
 800597c:	b580      	push	{r7, lr}
 800597e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 8005980:	2200      	movs	r2, #0
 8005982:	2108      	movs	r1, #8
 8005984:	4802      	ldr	r0, [pc, #8]	; (8005990 <SSD1306_DC_CLR+0x14>)
 8005986:	f7fb fd85 	bl	8001494 <HAL_GPIO_WritePin>
}
 800598a:	bf00      	nop
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	40021800 	.word	0x40021800

08005994 <SSD1306_WRITE_BYTE>:
{
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	4603      	mov	r3, r0
 800599c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi3, &DATA, 1, 1000);
 800599e:	1df9      	adds	r1, r7, #7
 80059a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059a4:	2201      	movs	r2, #1
 80059a6:	4803      	ldr	r0, [pc, #12]	; (80059b4 <SSD1306_WRITE_BYTE+0x20>)
 80059a8:	f7fc fa69 	bl	8001e7e <HAL_SPI_Transmit>

}
 80059ac:	bf00      	nop
 80059ae:	3708      	adds	r7, #8
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	20000d08 	.word	0x20000d08

080059b8 <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word()
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af02      	add	r7, sp, #8
	//ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);

	ssd1306_display_string(0, 0, (uint8_t *) "System Init OK", 16, 0);
 80059be:	2300      	movs	r3, #0
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	2310      	movs	r3, #16
 80059c4:	4a0f      	ldr	r2, [pc, #60]	; (8005a04 <ssd1306_hello_word+0x4c>)
 80059c6:	2100      	movs	r1, #0
 80059c8:	2000      	movs	r0, #0
 80059ca:	f7ff fee7 	bl	800579c <ssd1306_display_string>
	ssd1306_refresh_gram();
 80059ce:	f7ff fd97 	bl	8005500 <ssd1306_refresh_gram>
	HAL_Delay(1000);
 80059d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80059d6:	f7fb fa47 	bl	8000e68 <HAL_Delay>
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 12, 1);
 80059da:	2301      	movs	r3, #1
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	230c      	movs	r3, #12
 80059e0:	4a09      	ldr	r2, [pc, #36]	; (8005a08 <ssd1306_hello_word+0x50>)
 80059e2:	2100      	movs	r1, #0
 80059e4:	2000      	movs	r0, #0
 80059e6:	f7ff fed9 	bl	800579c <ssd1306_display_string>
	ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
 80059ea:	2301      	movs	r3, #1
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	230e      	movs	r3, #14
 80059f0:	4a06      	ldr	r2, [pc, #24]	; (8005a0c <ssd1306_hello_word+0x54>)
 80059f2:	2110      	movs	r1, #16
 80059f4:	200a      	movs	r0, #10
 80059f6:	f7ff fed1 	bl	800579c <ssd1306_display_string>
	ssd1306_refresh_gram();
 80059fa:	f7ff fd81 	bl	8005500 <ssd1306_refresh_gram>

}
 80059fe:	bf00      	nop
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	080083b0 	.word	0x080083b0
 8005a08:	080083c0 	.word	0x080083c0
 8005a0c:	080083d4 	.word	0x080083d4

08005a10 <MX_GFXSIMULATOR_Init>:

/* USER CODE END 0 */

/* GFXSIMULATOR init function */
void MX_GFXSIMULATOR_Init(void)
{
 8005a10:	b480      	push	{r7}
 8005a12:	af00      	add	r7, sp, #0

}
 8005a14:	bf00      	nop
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
	...

08005a20 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b08c      	sub	sp, #48	; 0x30
 8005a24:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a26:	f107 031c 	add.w	r3, r7, #28
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	605a      	str	r2, [r3, #4]
 8005a30:	609a      	str	r2, [r3, #8]
 8005a32:	60da      	str	r2, [r3, #12]
 8005a34:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a36:	2300      	movs	r3, #0
 8005a38:	61bb      	str	r3, [r7, #24]
 8005a3a:	4a69      	ldr	r2, [pc, #420]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a3c:	4b68      	ldr	r3, [pc, #416]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a40:	f043 0320 	orr.w	r3, r3, #32
 8005a44:	6313      	str	r3, [r2, #48]	; 0x30
 8005a46:	4b66      	ldr	r3, [pc, #408]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4a:	f003 0320 	and.w	r3, r3, #32
 8005a4e:	61bb      	str	r3, [r7, #24]
 8005a50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a52:	2300      	movs	r3, #0
 8005a54:	617b      	str	r3, [r7, #20]
 8005a56:	4a62      	ldr	r2, [pc, #392]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a58:	4b61      	ldr	r3, [pc, #388]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5c:	f043 0304 	orr.w	r3, r3, #4
 8005a60:	6313      	str	r3, [r2, #48]	; 0x30
 8005a62:	4b5f      	ldr	r3, [pc, #380]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	617b      	str	r3, [r7, #20]
 8005a6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a6e:	2300      	movs	r3, #0
 8005a70:	613b      	str	r3, [r7, #16]
 8005a72:	4a5b      	ldr	r2, [pc, #364]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a74:	4b5a      	ldr	r3, [pc, #360]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a78:	f043 0302 	orr.w	r3, r3, #2
 8005a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a7e:	4b58      	ldr	r3, [pc, #352]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	613b      	str	r3, [r7, #16]
 8005a88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	60fb      	str	r3, [r7, #12]
 8005a8e:	4a54      	ldr	r2, [pc, #336]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a90:	4b53      	ldr	r3, [pc, #332]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a94:	f043 0308 	orr.w	r3, r3, #8
 8005a98:	6313      	str	r3, [r2, #48]	; 0x30
 8005a9a:	4b51      	ldr	r3, [pc, #324]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a9e:	f003 0308 	and.w	r3, r3, #8
 8005aa2:	60fb      	str	r3, [r7, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	4a4d      	ldr	r2, [pc, #308]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005aac:	4b4c      	ldr	r3, [pc, #304]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ab6:	4b4a      	ldr	r3, [pc, #296]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	607b      	str	r3, [r7, #4]
 8005ac6:	4a46      	ldr	r2, [pc, #280]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005ac8:	4b45      	ldr	r3, [pc, #276]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005acc:	f043 0301 	orr.w	r3, r3, #1
 8005ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ad2:	4b43      	ldr	r3, [pc, #268]	; (8005be0 <MX_GPIO_Init+0x1c0>)
 8005ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	607b      	str	r3, [r7, #4]
 8005adc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_4, GPIO_PIN_SET);
 8005ade:	2201      	movs	r2, #1
 8005ae0:	2110      	movs	r1, #16
 8005ae2:	4840      	ldr	r0, [pc, #256]	; (8005be4 <MX_GPIO_Init+0x1c4>)
 8005ae4:	f7fb fcd6 	bl	8001494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RFID_RESET_Pin|BUZZER_Pin, GPIO_PIN_SET);
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f44f 7104 	mov.w	r1, #528	; 0x210
 8005aee:	483e      	ldr	r0, [pc, #248]	; (8005be8 <MX_GPIO_Init+0x1c8>)
 8005af0:	f7fb fcd0 	bl	8001494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_RFID_CS_GPIO_Port, SPI_RFID_CS_Pin, GPIO_PIN_RESET);
 8005af4:	2200      	movs	r2, #0
 8005af6:	2102      	movs	r1, #2
 8005af8:	483c      	ldr	r0, [pc, #240]	; (8005bec <MX_GPIO_Init+0x1cc>)
 8005afa:	f7fb fccb 	bl	8001494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 8005afe:	2200      	movs	r2, #0
 8005b00:	f64a 410c 	movw	r1, #44044	; 0xac0c
 8005b04:	483a      	ldr	r0, [pc, #232]	; (8005bf0 <MX_GPIO_Init+0x1d0>)
 8005b06:	f7fb fcc5 	bl	8001494 <HAL_GPIO_WritePin>
                          |GPIO_Motor_Control3_Pin|GPIO_Motor_control1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_RESET);
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005b10:	4835      	ldr	r0, [pc, #212]	; (8005be8 <MX_GPIO_Init+0x1c8>)
 8005b12:	f7fb fcbf 	bl	8001494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PF4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005b16:	2310      	movs	r3, #16
 8005b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b22:	2300      	movs	r3, #0
 8005b24:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005b26:	f107 031c 	add.w	r3, r7, #28
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	482d      	ldr	r0, [pc, #180]	; (8005be4 <MX_GPIO_Init+0x1c4>)
 8005b2e:	f7fb faef 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RFID_IRQ_Pin;
 8005b32:	2320      	movs	r3, #32
 8005b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005b36:	4b2f      	ldr	r3, [pc, #188]	; (8005bf4 <MX_GPIO_Init+0x1d4>)
 8005b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(RFID_IRQ_GPIO_Port, &GPIO_InitStruct);
 8005b3e:	f107 031c 	add.w	r3, r7, #28
 8005b42:	4619      	mov	r1, r3
 8005b44:	4827      	ldr	r0, [pc, #156]	; (8005be4 <MX_GPIO_Init+0x1c4>)
 8005b46:	f7fb fae3 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RFID_RESET_Pin;
 8005b4a:	2310      	movs	r3, #16
 8005b4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b52:	2301      	movs	r3, #1
 8005b54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b56:	2300      	movs	r3, #0
 8005b58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RFID_RESET_GPIO_Port, &GPIO_InitStruct);
 8005b5a:	f107 031c 	add.w	r3, r7, #28
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4821      	ldr	r0, [pc, #132]	; (8005be8 <MX_GPIO_Init+0x1c8>)
 8005b62:	f7fb fad5 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_RFID_CS_Pin;
 8005b66:	2302      	movs	r3, #2
 8005b68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b72:	2300      	movs	r3, #0
 8005b74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(SPI_RFID_CS_GPIO_Port, &GPIO_InitStruct);
 8005b76:	f107 031c 	add.w	r3, r7, #28
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	481b      	ldr	r0, [pc, #108]	; (8005bec <MX_GPIO_Init+0x1cc>)
 8005b7e:	f7fb fac7 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin PGPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 8005b82:	f64a 430c 	movw	r3, #44044	; 0xac0c
 8005b86:	61fb      	str	r3, [r7, #28]
                          |GPIO_Motor_Control3_Pin|GPIO_Motor_control1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b90:	2300      	movs	r3, #0
 8005b92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005b94:	f107 031c 	add.w	r3, r7, #28
 8005b98:	4619      	mov	r1, r3
 8005b9a:	4815      	ldr	r0, [pc, #84]	; (8005bf0 <MX_GPIO_Init+0x1d0>)
 8005b9c:	f7fb fab8 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin */
  GPIO_InitStruct.Pin = LED_Control5_Pin|LED_Control4_Pin|LED_Control3_Pin|LED_Control2_Pin 
 8005ba0:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 8005ba4:	61fb      	str	r3, [r7, #28]
                          |LED_Control1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005baa:	2300      	movs	r3, #0
 8005bac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005bae:	f107 031c 	add.w	r3, r7, #28
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	480e      	ldr	r0, [pc, #56]	; (8005bf0 <MX_GPIO_Init+0x1d0>)
 8005bb6:	f7fb faab 	bl	8001110 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OLED_RES_Pin|BUZZER_Pin;
 8005bba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005bbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005bcc:	f107 031c 	add.w	r3, r7, #28
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4805      	ldr	r0, [pc, #20]	; (8005be8 <MX_GPIO_Init+0x1c8>)
 8005bd4:	f7fb fa9c 	bl	8001110 <HAL_GPIO_Init>

}
 8005bd8:	bf00      	nop
 8005bda:	3730      	adds	r7, #48	; 0x30
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	40023800 	.word	0x40023800
 8005be4:	40021400 	.word	0x40021400
 8005be8:	40020800 	.word	0x40020800
 8005bec:	40020400 	.word	0x40020400
 8005bf0:	40021800 	.word	0x40021800
 8005bf4:	10110000 	.word	0x10110000

08005bf8 <__NVIC_SetPriority>:
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	6039      	str	r1, [r7, #0]
 8005c02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	db0a      	blt.n	8005c22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c0c:	490d      	ldr	r1, [pc, #52]	; (8005c44 <__NVIC_SetPriority+0x4c>)
 8005c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c12:	683a      	ldr	r2, [r7, #0]
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	0112      	lsls	r2, r2, #4
 8005c18:	b2d2      	uxtb	r2, r2
 8005c1a:	440b      	add	r3, r1
 8005c1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005c20:	e00a      	b.n	8005c38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c22:	4909      	ldr	r1, [pc, #36]	; (8005c48 <__NVIC_SetPriority+0x50>)
 8005c24:	79fb      	ldrb	r3, [r7, #7]
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	3b04      	subs	r3, #4
 8005c2c:	683a      	ldr	r2, [r7, #0]
 8005c2e:	b2d2      	uxtb	r2, r2
 8005c30:	0112      	lsls	r2, r2, #4
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	440b      	add	r3, r1
 8005c36:	761a      	strb	r2, [r3, #24]
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr
 8005c44:	e000e100 	.word	0xe000e100
 8005c48:	e000ed00 	.word	0xe000ed00

08005c4c <SysTick_Config>:
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3b01      	subs	r3, #1
 8005c58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c5c:	d301      	bcc.n	8005c62 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e00f      	b.n	8005c82 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c62:	4a0a      	ldr	r2, [pc, #40]	; (8005c8c <SysTick_Config+0x40>)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c6a:	210f      	movs	r1, #15
 8005c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c70:	f7ff ffc2 	bl	8005bf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c74:	4b05      	ldr	r3, [pc, #20]	; (8005c8c <SysTick_Config+0x40>)
 8005c76:	2200      	movs	r2, #0
 8005c78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c7a:	4b04      	ldr	r3, [pc, #16]	; (8005c8c <SysTick_Config+0x40>)
 8005c7c:	2207      	movs	r2, #7
 8005c7e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	e000e010 	.word	0xe000e010

08005c90 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005c98:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005c9c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8005ca0:	f003 0301 	and.w	r3, r3, #1
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d013      	beq.n	8005cd0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005ca8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005cac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005cb0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00b      	beq.n	8005cd0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8005cb8:	e000      	b.n	8005cbc <ITM_SendChar+0x2c>
    {
      __NOP();
 8005cba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005cbc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0f9      	beq.n	8005cba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8005cc6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8005cd0:	687b      	ldr	r3, [r7, #4]
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	370c      	adds	r7, #12
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr
	...

08005ce0 <HAL_UART_RxCpltCallback>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  if (USART1 == huart->Instance)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a09      	ldr	r2, [pc, #36]	; (8005d14 <HAL_UART_RxCpltCallback+0x34>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d10c      	bne.n	8005d0c <HAL_UART_RxCpltCallback+0x2c>
  {

    FIFO_PutByte(&FIFO_RX, *Received);
 8005cf2:	4b09      	ldr	r3, [pc, #36]	; (8005d18 <HAL_UART_RxCpltCallback+0x38>)
 8005cf4:	781b      	ldrb	r3, [r3, #0]
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	4808      	ldr	r0, [pc, #32]	; (8005d1c <HAL_UART_RxCpltCallback+0x3c>)
 8005cfa:	f7fe fba5 	bl	8004448 <FIFO_PutByte>
    if (FIFO_RX.length > 16)
 8005cfe:	4b07      	ldr	r3, [pc, #28]	; (8005d1c <HAL_UART_RxCpltCallback+0x3c>)
 8005d00:	891b      	ldrh	r3, [r3, #8]
    {
    }
    HAL_UART_Receive_IT(&huart1, Received, 1); // Ponowne wczenie nasuchiwania
 8005d02:	2201      	movs	r2, #1
 8005d04:	4904      	ldr	r1, [pc, #16]	; (8005d18 <HAL_UART_RxCpltCallback+0x38>)
 8005d06:	4806      	ldr	r0, [pc, #24]	; (8005d20 <HAL_UART_RxCpltCallback+0x40>)
 8005d08:	f7fd fc9b 	bl	8003642 <HAL_UART_Receive_IT>
  }
}
 8005d0c:	bf00      	nop
 8005d0e:	3708      	adds	r7, #8
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	40011000 	.word	0x40011000
 8005d18:	20000628 	.word	0x20000628
 8005d1c:	20000028 	.word	0x20000028
 8005d20:	20000ea0 	.word	0x20000ea0

08005d24 <PrepareFrame>:

void PrepareFrame(uint8_t* data, uint8_t cmd) {
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	70fb      	strb	r3, [r7, #3]
  p_frame.header.dst_address = BROADCAST_ADDRESS;
 8005d30:	4b12      	ldr	r3, [pc, #72]	; (8005d7c <PrepareFrame+0x58>)
 8005d32:	22ff      	movs	r2, #255	; 0xff
 8005d34:	701a      	strb	r2, [r3, #0]
  p_frame.header.src_address = DEVICE_ADDRESS;
 8005d36:	4b11      	ldr	r3, [pc, #68]	; (8005d7c <PrepareFrame+0x58>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	705a      	strb	r2, [r3, #1]
//  PROTOCOL_FrameTypeDef* temp = (PROTOCOL_FrameTypeDef*)data;
  p_frame.header.length = sizeof(PROTOCOL_HeaderTypeDef) + (sizeof(data));
 8005d3c:	4b0f      	ldr	r3, [pc, #60]	; (8005d7c <PrepareFrame+0x58>)
 8005d3e:	2208      	movs	r2, #8
 8005d40:	709a      	strb	r2, [r3, #2]
  p_frame.header.command = cmd;
 8005d42:	78fb      	ldrb	r3, [r7, #3]
 8005d44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d48:	b2d9      	uxtb	r1, r3
 8005d4a:	4a0c      	ldr	r2, [pc, #48]	; (8005d7c <PrepareFrame+0x58>)
 8005d4c:	78d3      	ldrb	r3, [r2, #3]
 8005d4e:	f361 0306 	bfi	r3, r1, #0, #7
 8005d52:	70d3      	strb	r3, [r2, #3]
  p_frame.header.response = true;
 8005d54:	4a09      	ldr	r2, [pc, #36]	; (8005d7c <PrepareFrame+0x58>)
 8005d56:	78d3      	ldrb	r3, [r2, #3]
 8005d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d5c:	70d3      	strb	r3, [r2, #3]
  uint8_t size = strlen(data);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f7fa fa46 	bl	80001f0 <strlen>
 8005d64:	4603      	mov	r3, r0
 8005d66:	73fb      	strb	r3, [r7, #15]
  memcpy(p_frame.resp_payload.get_data_payload.tags_data, data, size);
 8005d68:	7bfb      	ldrb	r3, [r7, #15]
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	6879      	ldr	r1, [r7, #4]
 8005d6e:	4804      	ldr	r0, [pc, #16]	; (8005d80 <PrepareFrame+0x5c>)
 8005d70:	f001 f92e 	bl	8006fd0 <memcpy>

}
 8005d74:	bf00      	nop
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	200007e8 	.word	0x200007e8
 8005d80:	200007ec 	.word	0x200007ec

08005d84 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8005d84:	b590      	push	{r4, r7, lr}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005d8a:	f7fa fffb 	bl	8000d84 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005d8e:	f000 fa91 	bl	80062b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  if (SysTick_Config(SystemCoreClock / 1000))
 8005d92:	4bb0      	ldr	r3, [pc, #704]	; (8006054 <main+0x2d0>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4ab0      	ldr	r2, [pc, #704]	; (8006058 <main+0x2d4>)
 8005d98:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9c:	099b      	lsrs	r3, r3, #6
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7ff ff54 	bl	8005c4c <SysTick_Config>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d000      	beq.n	8005dac <main+0x28>
  {
    while (1)
 8005daa:	e7fe      	b.n	8005daa <main+0x26>
      ;
  }
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005dac:	f7ff fe38 	bl	8005a20 <MX_GPIO_Init>
  MX_SPI3_Init();
 8005db0:	f000 fb7e 	bl	80064b0 <MX_SPI3_Init>
  MX_TIM13_Init();
 8005db4:	f000 fe7c 	bl	8006ab0 <MX_TIM13_Init>
  MX_TIM14_Init();
 8005db8:	f000 fec8 	bl	8006b4c <MX_TIM14_Init>
  MX_TIM4_Init();
 8005dbc:	f000 fd92 	bl	80068e4 <MX_TIM4_Init>
  MX_TIM8_Init();
 8005dc0:	f000 fde4 	bl	800698c <MX_TIM8_Init>
  MX_TIM12_Init();
 8005dc4:	f000 fe3a 	bl	8006a3c <MX_TIM12_Init>
  MX_SPI2_Init();
 8005dc8:	f000 fb3c 	bl	8006444 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8005dcc:	f001 f83a 	bl	8006e44 <MX_USART1_UART_Init>
  MX_GFXSIMULATOR_Init();
 8005dd0:	f7ff fe1e 	bl	8005a10 <MX_GFXSIMULATOR_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8005dd4:	f000 fade 	bl	8006394 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  ssd1306_init();
 8005dd8:	f7ff fd22 	bl	8005820 <ssd1306_init>
  ssd1306_clear_screen(0xFF);
 8005ddc:	20ff      	movs	r0, #255	; 0xff
 8005dde:	f7ff fbc5 	bl	800556c <ssd1306_clear_screen>
  HAL_Delay(1000);
 8005de2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005de6:	f7fb f83f 	bl	8000e68 <HAL_Delay>
  ssd1306_clear_screen(0x00);
 8005dea:	2000      	movs	r0, #0
 8005dec:	f7ff fbbe 	bl	800556c <ssd1306_clear_screen>
  ssd1306_hello_word();
 8005df0:	f7ff fde2 	bl	80059b8 <ssd1306_hello_word>

  printf("Start\n");
 8005df4:	4899      	ldr	r0, [pc, #612]	; (800605c <main+0x2d8>)
 8005df6:	f001 f973 	bl	80070e0 <puts>
  ITM_SendChar('A');
 8005dfa:	2041      	movs	r0, #65	; 0x41
 8005dfc:	f7ff ff48 	bl	8005c90 <ITM_SendChar>

  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8005e00:	2100      	movs	r1, #0
 8005e02:	4897      	ldr	r0, [pc, #604]	; (8006060 <main+0x2dc>)
 8005e04:	f7fc fc1a 	bl	800263c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8005e08:	2100      	movs	r1, #0
 8005e0a:	4896      	ldr	r0, [pc, #600]	; (8006064 <main+0x2e0>)
 8005e0c:	f7fc fc16 	bl	800263c <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8005e10:	213c      	movs	r1, #60	; 0x3c
 8005e12:	4895      	ldr	r0, [pc, #596]	; (8006068 <main+0x2e4>)
 8005e14:	f7fc fce2 	bl	80027dc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8005e18:	213c      	movs	r1, #60	; 0x3c
 8005e1a:	4894      	ldr	r0, [pc, #592]	; (800606c <main+0x2e8>)
 8005e1c:	f7fc fcde 	bl	80027dc <HAL_TIM_Encoder_Start>

  vLedStrip_Init(&LedStrip);
 8005e20:	4893      	ldr	r0, [pc, #588]	; (8006070 <main+0x2ec>)
 8005e22:	f7fe fc01 	bl	8004628 <vLedStrip_Init>
  vMotor_init(&MotorLeft, &MotorRight);
 8005e26:	4993      	ldr	r1, [pc, #588]	; (8006074 <main+0x2f0>)
 8005e28:	4893      	ldr	r0, [pc, #588]	; (8006078 <main+0x2f4>)
 8005e2a:	f7fe fe6f 	bl	8004b0c <vMotor_init>
  vMotorPID_init(&MotorPID_Left, &MotorPID_Right);
 8005e2e:	4993      	ldr	r1, [pc, #588]	; (800607c <main+0x2f8>)
 8005e30:	4893      	ldr	r0, [pc, #588]	; (8006080 <main+0x2fc>)
 8005e32:	f7fe ff57 	bl	8004ce4 <vMotorPID_init>

  HAL_Delay(2000);
 8005e36:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005e3a:	f7fb f815 	bl	8000e68 <HAL_Delay>

  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8005e3e:	202b      	movs	r0, #43	; 0x2b
 8005e40:	f7fb f929 	bl	8001096 <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim12);
 8005e44:	488f      	ldr	r0, [pc, #572]	; (8006084 <main+0x300>)
 8005e46:	f7fc fb9f 	bl	8002588 <HAL_TIM_Base_Start_IT>

  MotorPID_Left.ValueTask = MotorPID_Right.ValueTask = 0;
 8005e4a:	4b8c      	ldr	r3, [pc, #560]	; (800607c <main+0x2f8>)
 8005e4c:	f04f 0200 	mov.w	r2, #0
 8005e50:	61da      	str	r2, [r3, #28]
 8005e52:	4b8a      	ldr	r3, [pc, #552]	; (800607c <main+0x2f8>)
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	4a8a      	ldr	r2, [pc, #552]	; (8006080 <main+0x2fc>)
 8005e58:	61d3      	str	r3, [r2, #28]

  HAL_GPIO_WritePin(RFID_RESET_GPIO_Port, RFID_RESET_Pin, SET);
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	2110      	movs	r1, #16
 8005e5e:	488a      	ldr	r0, [pc, #552]	; (8006088 <main+0x304>)
 8005e60:	f7fb fb18 	bl	8001494 <HAL_GPIO_WritePin>

  MFRC522_Init();
 8005e64:	f7ff fad2 	bl	800540c <MFRC522_Init>

  /**
   *  ESP_8266_Init
   */
//  myESP_8266_InitClient(1,"_NETWORK","1QWERTY7",SERVER_PORT);
  myESP_8266_InitClient(1, "ESP8266_EMPE", "1QWERTY7", SERVER_PORT);
 8005e68:	f240 134d 	movw	r3, #333	; 0x14d
 8005e6c:	4a87      	ldr	r2, [pc, #540]	; (800608c <main+0x308>)
 8005e6e:	4988      	ldr	r1, [pc, #544]	; (8006090 <main+0x30c>)
 8005e70:	2001      	movs	r0, #1
 8005e72:	f7fe f955 	bl	8004120 <myESP_8266_InitClient>

  HAL_Delay(1000);
 8005e76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005e7a:	f7fa fff5 	bl	8000e68 <HAL_Delay>

  HAL_StatusTypeDef status = HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive_IT(&huart1, Received, 1);
 8005e82:	2201      	movs	r2, #1
 8005e84:	4983      	ldr	r1, [pc, #524]	; (8006094 <main+0x310>)
 8005e86:	4884      	ldr	r0, [pc, #528]	; (8006098 <main+0x314>)
 8005e88:	f7fd fbdb 	bl	8003642 <HAL_UART_Receive_IT>
  FIFO_Clear(&FIFO_RX);
 8005e8c:	4883      	ldr	r0, [pc, #524]	; (800609c <main+0x318>)
 8005e8e:	f7fe fb72 	bl	8004576 <FIFO_Clear>
  PROTOCOL_LinBuffClr(&LinearBuffer);
 8005e92:	4883      	ldr	r0, [pc, #524]	; (80060a0 <main+0x31c>)
 8005e94:	f7fe fbb1 	bl	80045fa <PROTOCOL_LinBuffClr>

  /*reset TempData */
    memset(TempData, 0x0, sizeof(TempData));
 8005e98:	2220      	movs	r2, #32
 8005e9a:	2100      	movs	r1, #0
 8005e9c:	4881      	ldr	r0, [pc, #516]	; (80060a4 <main+0x320>)
 8005e9e:	f001 f8a2 	bl	8006fe6 <memset>
    /* write sektor */
    memcpy(TempData, TempSectorData, sizeof(TempSectorData));
 8005ea2:	4b81      	ldr	r3, [pc, #516]	; (80060a8 <main+0x324>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a7f      	ldr	r2, [pc, #508]	; (80060a4 <main+0x320>)
 8005ea8:	6013      	str	r3, [r2, #0]
    /* write number of tags */
    memcpy(TempData + sizeof(TempSectorData), &NumberOfTags,
 8005eaa:	4b80      	ldr	r3, [pc, #512]	; (80060ac <main+0x328>)
 8005eac:	4a80      	ldr	r2, [pc, #512]	; (80060b0 <main+0x32c>)
 8005eae:	7812      	ldrb	r2, [r2, #0]
 8005eb0:	701a      	strb	r2, [r3, #0]
        sizeof(NumberOfTags));
    /* write tags */
    memcpy(TempData + (sizeof(TempSectorData) + sizeof(NumberOfTags)),
 8005eb2:	4b80      	ldr	r3, [pc, #512]	; (80060b4 <main+0x330>)
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	4980      	ldr	r1, [pc, #512]	; (80060b8 <main+0x334>)
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f001 f889 	bl	8006fd0 <memcpy>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    //////////////////ESP////////////////////////
    status = PROTOCOL_GetDataFromFifo();
 8005ebe:	f7fe f899 	bl	8003ff4 <PROTOCOL_GetDataFromFifo>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	73fb      	strb	r3, [r7, #15]
    if (HAL_OK == status)
 8005ec6:	7bfb      	ldrb	r3, [r7, #15]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d104      	bne.n	8005ed6 <main+0x152>
    {
      status = PROTOCOL_CheckFrame(&LinearBuffer);
 8005ecc:	4874      	ldr	r0, [pc, #464]	; (80060a0 <main+0x31c>)
 8005ece:	f7fe f903 	bl	80040d8 <PROTOCOL_CheckFrame>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	73fb      	strb	r3, [r7, #15]
    }
    if (HAL_OK == status)
 8005ed6:	7bfb      	ldrb	r3, [r7, #15]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d14a      	bne.n	8005f72 <main+0x1ee>
    {
      PROTOCOL_FrameTypeDef* pRecFrame =
 8005edc:	4b70      	ldr	r3, [pc, #448]	; (80060a0 <main+0x31c>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	607b      	str	r3, [r7, #4]
          (PROTOCOL_FrameTypeDef*) LinearBuffer.p_lin_buffer;
      switch (pRecFrame->header.command)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	78db      	ldrb	r3, [r3, #3]
 8005ee6:	f3c3 0306 	ubfx	r3, r3, #0, #7
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	3b01      	subs	r3, #1
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d82c      	bhi.n	8005f4c <main+0x1c8>
 8005ef2:	a201      	add	r2, pc, #4	; (adr r2, 8005ef8 <main+0x174>)
 8005ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef8:	08005f0d 	.word	0x08005f0d
 8005efc:	08005f19 	.word	0x08005f19
 8005f00:	08005f25 	.word	0x08005f25
 8005f04:	08005f31 	.word	0x08005f31
 8005f08:	08005f3d 	.word	0x08005f3d
      {
      case CMD_STOP:
        myESP8266_SendFrame((uint8_t*)"\r\nRobot CMD_STOP!!\r\n", SERVER_PORT);
 8005f0c:	f240 114d 	movw	r1, #333	; 0x14d
 8005f10:	486a      	ldr	r0, [pc, #424]	; (80060bc <main+0x338>)
 8005f12:	f7fe fa33 	bl	800437c <myESP8266_SendFrame>
        break;
 8005f16:	e01f      	b.n	8005f58 <main+0x1d4>
      case CMD_START:
        myESP8266_SendFrame((uint8_t*)"\r\nRobot CMD_START!!\r\n", SERVER_PORT);
 8005f18:	f240 114d 	movw	r1, #333	; 0x14d
 8005f1c:	4868      	ldr	r0, [pc, #416]	; (80060c0 <main+0x33c>)
 8005f1e:	f7fe fa2d 	bl	800437c <myESP8266_SendFrame>
        break;
 8005f22:	e019      	b.n	8005f58 <main+0x1d4>
      case CMD_STATUS:
        myESP8266_SendFrame((uint8_t*)"\r\nOK Robot CMD_STATUS!!\r\n", SERVER_PORT);
 8005f24:	f240 114d 	movw	r1, #333	; 0x14d
 8005f28:	4866      	ldr	r0, [pc, #408]	; (80060c4 <main+0x340>)
 8005f2a:	f7fe fa27 	bl	800437c <myESP8266_SendFrame>
        break;
 8005f2e:	e013      	b.n	8005f58 <main+0x1d4>
      case CMD_CONFIG:
        myESP8266_SendFrame((uint8_t*)"\r\nOK Robot CMD_CONFIG!!\r\n", SERVER_PORT);
 8005f30:	f240 114d 	movw	r1, #333	; 0x14d
 8005f34:	4864      	ldr	r0, [pc, #400]	; (80060c8 <main+0x344>)
 8005f36:	f7fe fa21 	bl	800437c <myESP8266_SendFrame>
        break;
 8005f3a:	e00d      	b.n	8005f58 <main+0x1d4>
      case CMD_GET_DATA:
//        myESP8266_SendFrame((uint8_t*)"\r\nOK Robot CMD_GET_DATA!!\r\n", SERVER_PORT);
//        PrepareFrame(TempData, CMD_GET_DATA);
//        HAL_UART_Transmit(&esp_uart, &p_frame, p_frame.header.length, 1000);
         HAL_UART_Transmit(&esp_uart, "FFFFcostamAbyDzialaloAAA", strlen("FFFFcostamAbyDzialaloAAA"), 1000);
 8005f3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005f40:	2218      	movs	r2, #24
 8005f42:	4962      	ldr	r1, [pc, #392]	; (80060cc <main+0x348>)
 8005f44:	4862      	ldr	r0, [pc, #392]	; (80060d0 <main+0x34c>)
 8005f46:	f7fd fae4 	bl	8003512 <HAL_UART_Transmit>

        break;
 8005f4a:	e005      	b.n	8005f58 <main+0x1d4>
      default:
        myESP8266_SendFrame((uint8_t*)"\r\nHello Server, I am STM32 !!\r\n", SERVER_PORT);
 8005f4c:	f240 114d 	movw	r1, #333	; 0x14d
 8005f50:	4860      	ldr	r0, [pc, #384]	; (80060d4 <main+0x350>)
 8005f52:	f7fe fa13 	bl	800437c <myESP8266_SendFrame>
        break;
 8005f56:	bf00      	nop
      }
      HAL_Delay(200);
 8005f58:	20c8      	movs	r0, #200	; 0xc8
 8005f5a:	f7fa ff85 	bl	8000e68 <HAL_Delay>
      myESP8266_SendEnd();
 8005f5e:	f7fe fa37 	bl	80043d0 <myESP8266_SendEnd>
      FIFO_Clear(&FIFO_RX);
 8005f62:	484e      	ldr	r0, [pc, #312]	; (800609c <main+0x318>)
 8005f64:	f7fe fb07 	bl	8004576 <FIFO_Clear>
      PROTOCOL_LinBuffClr(&LinearBuffer);
 8005f68:	484d      	ldr	r0, [pc, #308]	; (80060a0 <main+0x31c>)
 8005f6a:	f7fe fb46 	bl	80045fa <PROTOCOL_LinBuffClr>
      status = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	73fb      	strb	r3, [r7, #15]
    }
    /////////////////ESP_END///////////////////

//////////////////////CLOSE_READ_RFID////////////////////////////////
    if (Flag_Close_RFID > 5000)
 8005f72:	4b59      	ldr	r3, [pc, #356]	; (80060d8 <main+0x354>)
 8005f74:	881b      	ldrh	r3, [r3, #0]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d90f      	bls.n	8005fa0 <main+0x21c>
    {
      Flag_Close_RFID = 0;
 8005f80:	4b55      	ldr	r3, [pc, #340]	; (80060d8 <main+0x354>)
 8005f82:	2200      	movs	r2, #0
 8005f84:	801a      	strh	r2, [r3, #0]
      Semaphor_CloseRFID = 0;
 8005f86:	4b55      	ldr	r3, [pc, #340]	; (80060dc <main+0x358>)
 8005f88:	2200      	movs	r2, #0
 8005f8a:	701a      	strb	r2, [r3, #0]
      Semaphor_NoReadRFID = 1;
 8005f8c:	4b54      	ldr	r3, [pc, #336]	; (80060e0 <main+0x35c>)
 8005f8e:	2201      	movs	r2, #1
 8005f90:	701a      	strb	r2, [r3, #0]
      Count_NoReadRFID++;
 8005f92:	4b54      	ldr	r3, [pc, #336]	; (80060e4 <main+0x360>)
 8005f94:	781b      	ldrb	r3, [r3, #0]
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	3301      	adds	r3, #1
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	4b51      	ldr	r3, [pc, #324]	; (80060e4 <main+0x360>)
 8005f9e:	701a      	strb	r2, [r3, #0]
    }
////////END///////////CLOSE_READ_RFID///////////END/////////////////
////////////////RFID///////////////////////
    if (Flag_read_card > 250)
 8005fa0:	4b51      	ldr	r3, [pc, #324]	; (80060e8 <main+0x364>)
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	2bfa      	cmp	r3, #250	; 0xfa
 8005fa8:	f240 80b0 	bls.w	800610c <main+0x388>
    {
      watek1 = 1;
 8005fac:	4b4f      	ldr	r3, [pc, #316]	; (80060ec <main+0x368>)
 8005fae:	2201      	movs	r2, #1
 8005fb0:	701a      	strb	r2, [r3, #0]
      Flag_read_card = 0;
 8005fb2:	4b4d      	ldr	r3, [pc, #308]	; (80060e8 <main+0x364>)
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	801a      	strh	r2, [r3, #0]
      if (MFRC522_Check(CardID) == MI_OK)
 8005fb8:	484d      	ldr	r0, [pc, #308]	; (80060f0 <main+0x36c>)
 8005fba:	f7ff f85c 	bl	8005076 <MFRC522_Check>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f040 809d 	bne.w	8006100 <main+0x37c>
      {
        Semaphor_CloseRFID = 0;
 8005fc6:	4b45      	ldr	r3, [pc, #276]	; (80060dc <main+0x358>)
 8005fc8:	2200      	movs	r2, #0
 8005fca:	701a      	strb	r2, [r3, #0]
        Count_NoReadRFID = 0;
 8005fcc:	4b45      	ldr	r3, [pc, #276]	; (80060e4 <main+0x360>)
 8005fce:	2200      	movs	r2, #0
 8005fd0:	701a      	strb	r2, [r3, #0]
        Semaphor_NoReadRFID = 0;
 8005fd2:	4b43      	ldr	r3, [pc, #268]	; (80060e0 <main+0x35c>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	701a      	strb	r2, [r3, #0]
        Flag_Close_RFID = 0;
 8005fd8:	4b3f      	ldr	r3, [pc, #252]	; (80060d8 <main+0x354>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	801a      	strh	r2, [r3, #0]
        /*
         */
        myESP8266_SendFrame((uint8_t*)"\r\nOK Robot CMD_GET_DATA!!\r\n", SERVER_PORT);
 8005fde:	f240 114d 	movw	r1, #333	; 0x14d
 8005fe2:	4844      	ldr	r0, [pc, #272]	; (80060f4 <main+0x370>)
 8005fe4:	f7fe f9ca 	bl	800437c <myESP8266_SendFrame>
               PrepareFrame(CardID, CMD_GET_DATA);
 8005fe8:	2105      	movs	r1, #5
 8005fea:	4841      	ldr	r0, [pc, #260]	; (80060f0 <main+0x36c>)
 8005fec:	f7ff fe9a 	bl	8005d24 <PrepareFrame>
               HAL_UART_Transmit(&esp_uart, &p_frame, p_frame.header.length, 1000);
 8005ff0:	4b41      	ldr	r3, [pc, #260]	; (80060f8 <main+0x374>)
 8005ff2:	789b      	ldrb	r3, [r3, #2]
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ffa:	493f      	ldr	r1, [pc, #252]	; (80060f8 <main+0x374>)
 8005ffc:	4834      	ldr	r0, [pc, #208]	; (80060d0 <main+0x34c>)
 8005ffe:	f7fd fa88 	bl	8003512 <HAL_UART_Transmit>
        /*
         */
        printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1], CardID[2],
 8006002:	4b3b      	ldr	r3, [pc, #236]	; (80060f0 <main+0x36c>)
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	4619      	mov	r1, r3
 8006008:	4b39      	ldr	r3, [pc, #228]	; (80060f0 <main+0x36c>)
 800600a:	785b      	ldrb	r3, [r3, #1]
 800600c:	461a      	mov	r2, r3
 800600e:	4b38      	ldr	r3, [pc, #224]	; (80060f0 <main+0x36c>)
 8006010:	789b      	ldrb	r3, [r3, #2]
 8006012:	4618      	mov	r0, r3
            CardID[3]);
 8006014:	4b36      	ldr	r3, [pc, #216]	; (80060f0 <main+0x36c>)
 8006016:	78db      	ldrb	r3, [r3, #3]
        printf("[%02x-%02x-%02x-%02x] \r\n", CardID[0], CardID[1], CardID[2],
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	4603      	mov	r3, r0
 800601c:	4837      	ldr	r0, [pc, #220]	; (80060fc <main+0x378>)
 800601e:	f000 ffeb 	bl	8006ff8 <iprintf>
        for (int var = 0; var < 15; ++var)
 8006022:	2300      	movs	r3, #0
 8006024:	60bb      	str	r3, [r7, #8]
 8006026:	e00a      	b.n	800603e <main+0x2ba>
        {
          HAL_GPIO_TogglePin(BUZZER_GPIO_Port, BUZZER_Pin);
 8006028:	f44f 7100 	mov.w	r1, #512	; 0x200
 800602c:	4816      	ldr	r0, [pc, #88]	; (8006088 <main+0x304>)
 800602e:	f7fb fa4a 	bl	80014c6 <HAL_GPIO_TogglePin>
          HAL_Delay(5);
 8006032:	2005      	movs	r0, #5
 8006034:	f7fa ff18 	bl	8000e68 <HAL_Delay>
        for (int var = 0; var < 15; ++var)
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	3301      	adds	r3, #1
 800603c:	60bb      	str	r3, [r7, #8]
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	2b0e      	cmp	r3, #14
 8006042:	ddf1      	ble.n	8006028 <main+0x2a4>
        }
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, SET);
 8006044:	2201      	movs	r2, #1
 8006046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800604a:	480f      	ldr	r0, [pc, #60]	; (8006088 <main+0x304>)
 800604c:	f7fb fa22 	bl	8001494 <HAL_GPIO_WritePin>
 8006050:	e059      	b.n	8006106 <main+0x382>
 8006052:	bf00      	nop
 8006054:	2000003c 	.word	0x2000003c
 8006058:	10624dd3 	.word	0x10624dd3
 800605c:	080083e4 	.word	0x080083e4
 8006060:	20000de0 	.word	0x20000de0
 8006064:	20000e20 	.word	0x20000e20
 8006068:	20000da0 	.word	0x20000da0
 800606c:	20000d60 	.word	0x20000d60
 8006070:	20000790 	.word	0x20000790
 8006074:	200009f0 	.word	0x200009f0
 8006078:	20000c58 	.word	0x20000c58
 800607c:	200007a0 	.word	0x200007a0
 8006080:	200007c4 	.word	0x200007c4
 8006084:	20000e60 	.word	0x20000e60
 8006088:	40020800 	.word	0x40020800
 800608c:	080083ec 	.word	0x080083ec
 8006090:	080083f8 	.word	0x080083f8
 8006094:	20000628 	.word	0x20000628
 8006098:	20000ea0 	.word	0x20000ea0
 800609c:	20000028 	.word	0x20000028
 80060a0:	20000034 	.word	0x20000034
 80060a4:	20000c7c 	.word	0x20000c7c
 80060a8:	2000000c 	.word	0x2000000c
 80060ac:	20000c80 	.word	0x20000c80
 80060b0:	20000008 	.word	0x20000008
 80060b4:	20000c81 	.word	0x20000c81
 80060b8:	20000010 	.word	0x20000010
 80060bc:	08008408 	.word	0x08008408
 80060c0:	08008420 	.word	0x08008420
 80060c4:	08008438 	.word	0x08008438
 80060c8:	08008454 	.word	0x08008454
 80060cc:	08008470 	.word	0x08008470
 80060d0:	200004dc 	.word	0x200004dc
 80060d4:	0800848c 	.word	0x0800848c
 80060d8:	2000051c 	.word	0x2000051c
 80060dc:	2000051f 	.word	0x2000051f
 80060e0:	2000051e 	.word	0x2000051e
 80060e4:	200004d8 	.word	0x200004d8
 80060e8:	2000068c 	.word	0x2000068c
 80060ec:	200008ed 	.word	0x200008ed
 80060f0:	20000ca0 	.word	0x20000ca0
 80060f4:	080084ac 	.word	0x080084ac
 80060f8:	200007e8 	.word	0x200007e8
 80060fc:	080084c8 	.word	0x080084c8
      } else
      {
        printf("Nie wykryto karty \r\n");
 8006100:	485c      	ldr	r0, [pc, #368]	; (8006274 <main+0x4f0>)
 8006102:	f000 ffed 	bl	80070e0 <puts>
      }
      watek1 = 0;
 8006106:	4b5c      	ldr	r3, [pc, #368]	; (8006278 <main+0x4f4>)
 8006108:	2200      	movs	r2, #0
 800610a:	701a      	strb	r2, [r3, #0]
    }

////////////////RFID_END///////////////////////

    if (FlagRead_LedStrip >= 10)
 800610c:	4b5b      	ldr	r3, [pc, #364]	; (800627c <main+0x4f8>)
 800610e:	781b      	ldrb	r3, [r3, #0]
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b09      	cmp	r3, #9
 8006114:	d95f      	bls.n	80061d6 <main+0x452>
    {
      watek2 = 1;
 8006116:	4b5a      	ldr	r3, [pc, #360]	; (8006280 <main+0x4fc>)
 8006118:	2201      	movs	r2, #1
 800611a:	701a      	strb	r2, [r3, #0]
      FlagRead_LedStrip = 0;
 800611c:	4b57      	ldr	r3, [pc, #348]	; (800627c <main+0x4f8>)
 800611e:	2200      	movs	r2, #0
 8006120:	701a      	strb	r2, [r3, #0]
      vLedStrip_ReadStatus(&LedStrip);
 8006122:	4858      	ldr	r0, [pc, #352]	; (8006284 <main+0x500>)
 8006124:	f7fe fa90 	bl	8004648 <vLedStrip_ReadStatus>
      LedStrip_Speed = vLed_control(&LedStrip, Semaphor_NoReadRFID);
 8006128:	4b57      	ldr	r3, [pc, #348]	; (8006288 <main+0x504>)
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	b2db      	uxtb	r3, r3
 800612e:	4619      	mov	r1, r3
 8006130:	4854      	ldr	r0, [pc, #336]	; (8006284 <main+0x500>)
 8006132:	f7fe faf5 	bl	8004720 <vLed_control>
 8006136:	4602      	mov	r2, r0
 8006138:	4b54      	ldr	r3, [pc, #336]	; (800628c <main+0x508>)
 800613a:	4611      	mov	r1, r2
 800613c:	7019      	strb	r1, [r3, #0]
 800613e:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8006142:	7059      	strb	r1, [r3, #1]
 8006144:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8006148:	709a      	strb	r2, [r3, #2]
      if ((speed + LedStrip_Speed.LeftSpeed) >= 0)
 800614a:	4b51      	ldr	r3, [pc, #324]	; (8006290 <main+0x50c>)
 800614c:	881b      	ldrh	r3, [r3, #0]
 800614e:	b21b      	sxth	r3, r3
 8006150:	461a      	mov	r2, r3
 8006152:	4b4e      	ldr	r3, [pc, #312]	; (800628c <main+0x508>)
 8006154:	f993 3000 	ldrsb.w	r3, [r3]
 8006158:	4413      	add	r3, r2
 800615a:	2b00      	cmp	r3, #0
 800615c:	db0f      	blt.n	800617e <main+0x3fa>
      {
        MotorPID_Left.ValueTask = speed + LedStrip_Speed.LeftSpeed;
 800615e:	4b4c      	ldr	r3, [pc, #304]	; (8006290 <main+0x50c>)
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	b21b      	sxth	r3, r3
 8006164:	461a      	mov	r2, r3
 8006166:	4b49      	ldr	r3, [pc, #292]	; (800628c <main+0x508>)
 8006168:	f993 3000 	ldrsb.w	r3, [r3]
 800616c:	4413      	add	r3, r2
 800616e:	ee07 3a90 	vmov	s15, r3
 8006172:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006176:	4b47      	ldr	r3, [pc, #284]	; (8006294 <main+0x510>)
 8006178:	edc3 7a07 	vstr	s15, [r3, #28]
 800617c:	e003      	b.n	8006186 <main+0x402>
      } else
      {
        MotorPID_Left.ValueTask = 0;
 800617e:	4b45      	ldr	r3, [pc, #276]	; (8006294 <main+0x510>)
 8006180:	f04f 0200 	mov.w	r2, #0
 8006184:	61da      	str	r2, [r3, #28]
      }
      if ((speed + LedStrip_Speed.RightSpeed) >= 0)
 8006186:	4b42      	ldr	r3, [pc, #264]	; (8006290 <main+0x50c>)
 8006188:	881b      	ldrh	r3, [r3, #0]
 800618a:	b21b      	sxth	r3, r3
 800618c:	461a      	mov	r2, r3
 800618e:	4b3f      	ldr	r3, [pc, #252]	; (800628c <main+0x508>)
 8006190:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8006194:	4413      	add	r3, r2
 8006196:	2b00      	cmp	r3, #0
 8006198:	db0f      	blt.n	80061ba <main+0x436>
      {
        MotorPID_Right.ValueTask = speed + LedStrip_Speed.RightSpeed;
 800619a:	4b3d      	ldr	r3, [pc, #244]	; (8006290 <main+0x50c>)
 800619c:	881b      	ldrh	r3, [r3, #0]
 800619e:	b21b      	sxth	r3, r3
 80061a0:	461a      	mov	r2, r3
 80061a2:	4b3a      	ldr	r3, [pc, #232]	; (800628c <main+0x508>)
 80061a4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80061a8:	4413      	add	r3, r2
 80061aa:	ee07 3a90 	vmov	s15, r3
 80061ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061b2:	4b39      	ldr	r3, [pc, #228]	; (8006298 <main+0x514>)
 80061b4:	edc3 7a07 	vstr	s15, [r3, #28]
 80061b8:	e003      	b.n	80061c2 <main+0x43e>
      } else
      {
        MotorPID_Right.ValueTask = 0;
 80061ba:	4b37      	ldr	r3, [pc, #220]	; (8006298 <main+0x514>)
 80061bc:	f04f 0200 	mov.w	r2, #0
 80061c0:	61da      	str	r2, [r3, #28]
      }
      vMotorAction_LedStrip(&MotorLeft, &MotorRight, LedStrip_Speed.Action);
 80061c2:	4b32      	ldr	r3, [pc, #200]	; (800628c <main+0x508>)
 80061c4:	789b      	ldrb	r3, [r3, #2]
 80061c6:	461a      	mov	r2, r3
 80061c8:	4934      	ldr	r1, [pc, #208]	; (800629c <main+0x518>)
 80061ca:	4835      	ldr	r0, [pc, #212]	; (80062a0 <main+0x51c>)
 80061cc:	f7fe fe6c 	bl	8004ea8 <vMotorAction_LedStrip>

      watek2 = 0;
 80061d0:	4b2b      	ldr	r3, [pc, #172]	; (8006280 <main+0x4fc>)
 80061d2:	2200      	movs	r2, #0
 80061d4:	701a      	strb	r2, [r3, #0]
    }

    if (FlagPID >= 10)
 80061d6:	4b33      	ldr	r3, [pc, #204]	; (80062a4 <main+0x520>)
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b09      	cmp	r3, #9
 80061de:	f67f ae6e 	bls.w	8005ebe <main+0x13a>
    {
      watek3 = 1;
 80061e2:	4b31      	ldr	r3, [pc, #196]	; (80062a8 <main+0x524>)
 80061e4:	2201      	movs	r2, #1
 80061e6:	701a      	strb	r2, [r3, #0]
      FlagPID = 0;
 80061e8:	4b2e      	ldr	r3, [pc, #184]	; (80062a4 <main+0x520>)
 80061ea:	2200      	movs	r2, #0
 80061ec:	701a      	strb	r2, [r3, #0]
      vMotorPID_Control(&MotorPID_Left, &MotorLeft);
 80061ee:	492c      	ldr	r1, [pc, #176]	; (80062a0 <main+0x51c>)
 80061f0:	4828      	ldr	r0, [pc, #160]	; (8006294 <main+0x510>)
 80061f2:	f7fe fdb9 	bl	8004d68 <vMotorPID_Control>
      vMotorPID_Control(&MotorPID_Right, &MotorRight);
 80061f6:	4929      	ldr	r1, [pc, #164]	; (800629c <main+0x518>)
 80061f8:	4827      	ldr	r0, [pc, #156]	; (8006298 <main+0x514>)
 80061fa:	f7fe fdb5 	bl	8004d68 <vMotorPID_Control>

      error1 = MotorPID_Left.ExecutionValue;
 80061fe:	4b25      	ldr	r3, [pc, #148]	; (8006294 <main+0x510>)
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	4618      	mov	r0, r3
 8006204:	f7fa f9b0 	bl	8000568 <__aeabi_f2d>
 8006208:	4603      	mov	r3, r0
 800620a:	460c      	mov	r4, r1
 800620c:	4a27      	ldr	r2, [pc, #156]	; (80062ac <main+0x528>)
 800620e:	e882 0018 	stmia.w	r2, {r3, r4}
      error2 = MotorPID_Right.ExecutionValue;
 8006212:	4b21      	ldr	r3, [pc, #132]	; (8006298 <main+0x514>)
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	4618      	mov	r0, r3
 8006218:	f7fa f9a6 	bl	8000568 <__aeabi_f2d>
 800621c:	4603      	mov	r3, r0
 800621e:	460c      	mov	r4, r1
 8006220:	4a23      	ldr	r2, [pc, #140]	; (80062b0 <main+0x52c>)
 8006222:	e882 0018 	stmia.w	r2, {r3, r4}

      vMotor_SetPWM(&MotorLeft, error1);
 8006226:	4b21      	ldr	r3, [pc, #132]	; (80062ac <main+0x528>)
 8006228:	cb18      	ldmia	r3, {r3, r4}
 800622a:	4618      	mov	r0, r3
 800622c:	4621      	mov	r1, r4
 800622e:	f7fa fc01 	bl	8000a34 <__aeabi_d2uiz>
 8006232:	4603      	mov	r3, r0
 8006234:	b2db      	uxtb	r3, r3
 8006236:	4619      	mov	r1, r3
 8006238:	4819      	ldr	r0, [pc, #100]	; (80062a0 <main+0x51c>)
 800623a:	f7fe fd2b 	bl	8004c94 <vMotor_SetPWM>
      vMotor_SetPWM(&MotorRight, error2);
 800623e:	4b1c      	ldr	r3, [pc, #112]	; (80062b0 <main+0x52c>)
 8006240:	cb18      	ldmia	r3, {r3, r4}
 8006242:	4618      	mov	r0, r3
 8006244:	4621      	mov	r1, r4
 8006246:	f7fa fbf5 	bl	8000a34 <__aeabi_d2uiz>
 800624a:	4603      	mov	r3, r0
 800624c:	b2db      	uxtb	r3, r3
 800624e:	4619      	mov	r1, r3
 8006250:	4812      	ldr	r0, [pc, #72]	; (800629c <main+0x518>)
 8006252:	f7fe fd1f 	bl	8004c94 <vMotor_SetPWM>

      vClearCounter(MotorLeft.Tim_Encoder);
 8006256:	4b12      	ldr	r3, [pc, #72]	; (80062a0 <main+0x51c>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4618      	mov	r0, r3
 800625c:	f7fe fc41 	bl	8004ae2 <vClearCounter>
      vClearCounter(MotorRight.Tim_Encoder);
 8006260:	4b0e      	ldr	r3, [pc, #56]	; (800629c <main+0x518>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe fc3c 	bl	8004ae2 <vClearCounter>

      watek3 = 0;
 800626a:	4b0f      	ldr	r3, [pc, #60]	; (80062a8 <main+0x524>)
 800626c:	2200      	movs	r2, #0
 800626e:	701a      	strb	r2, [r3, #0]
    status = PROTOCOL_GetDataFromFifo();
 8006270:	e625      	b.n	8005ebe <main+0x13a>
 8006272:	bf00      	nop
 8006274:	080084e4 	.word	0x080084e4
 8006278:	200008ed 	.word	0x200008ed
 800627c:	2000068e 	.word	0x2000068e
 8006280:	2000068f 	.word	0x2000068f
 8006284:	20000790 	.word	0x20000790
 8006288:	2000051e 	.word	0x2000051e
 800628c:	20000a18 	.word	0x20000a18
 8006290:	20000006 	.word	0x20000006
 8006294:	200007c4 	.word	0x200007c4
 8006298:	200007a0 	.word	0x200007a0
 800629c:	200009f0 	.word	0x200009f0
 80062a0:	20000c58 	.word	0x20000c58
 80062a4:	20000a14 	.word	0x20000a14
 80062a8:	20000c9c 	.word	0x20000c9c
 80062ac:	20000b50 	.word	0x20000b50
 80062b0:	20000ca8 	.word	0x20000ca8

080062b4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b094      	sub	sp, #80	; 0x50
 80062b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct =
 80062ba:	f107 0320 	add.w	r3, r7, #32
 80062be:	2230      	movs	r2, #48	; 0x30
 80062c0:	2100      	movs	r1, #0
 80062c2:	4618      	mov	r0, r3
 80062c4:	f000 fe8f 	bl	8006fe6 <memset>
  { 0 };
  RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80062c8:	f107 030c 	add.w	r3, r7, #12
 80062cc:	2200      	movs	r2, #0
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	605a      	str	r2, [r3, #4]
 80062d2:	609a      	str	r2, [r3, #8]
 80062d4:	60da      	str	r2, [r3, #12]
 80062d6:	611a      	str	r2, [r3, #16]
  { 0 };

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE()
 80062d8:	2300      	movs	r3, #0
 80062da:	60bb      	str	r3, [r7, #8]
 80062dc:	4a2b      	ldr	r2, [pc, #172]	; (800638c <SystemClock_Config+0xd8>)
 80062de:	4b2b      	ldr	r3, [pc, #172]	; (800638c <SystemClock_Config+0xd8>)
 80062e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062e6:	6413      	str	r3, [r2, #64]	; 0x40
 80062e8:	4b28      	ldr	r3, [pc, #160]	; (800638c <SystemClock_Config+0xd8>)
 80062ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062f0:	60bb      	str	r3, [r7, #8]
 80062f2:	68bb      	ldr	r3, [r7, #8]
  ;
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80062f4:	2300      	movs	r3, #0
 80062f6:	607b      	str	r3, [r7, #4]
 80062f8:	4a25      	ldr	r2, [pc, #148]	; (8006390 <SystemClock_Config+0xdc>)
 80062fa:	4b25      	ldr	r3, [pc, #148]	; (8006390 <SystemClock_Config+0xdc>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006302:	6013      	str	r3, [r2, #0]
 8006304:	4b22      	ldr	r3, [pc, #136]	; (8006390 <SystemClock_Config+0xdc>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800630c:	607b      	str	r3, [r7, #4]
 800630e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006310:	2302      	movs	r3, #2
 8006312:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006314:	2301      	movs	r3, #1
 8006316:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8006318:	2310      	movs	r3, #16
 800631a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800631c:	2302      	movs	r3, #2
 800631e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006320:	2300      	movs	r3, #0
 8006322:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006324:	2308      	movs	r3, #8
 8006326:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8006328:	23b4      	movs	r3, #180	; 0xb4
 800632a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800632c:	2302      	movs	r3, #2
 800632e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8006330:	2304      	movs	r3, #4
 8006332:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006334:	f107 0320 	add.w	r3, r7, #32
 8006338:	4618      	mov	r0, r3
 800633a:	f7fb f92f 	bl	800159c <HAL_RCC_OscConfig>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	d001      	beq.n	8006348 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8006344:	f000 f876 	bl	8006434 <Error_Handler>
  }
  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006348:	f7fb f8d8 	bl	80014fc <HAL_PWREx_EnableOverDrive>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d001      	beq.n	8006356 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8006352:	f000 f86f 	bl	8006434 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8006356:	230f      	movs	r3, #15
 8006358:	60fb      	str	r3, [r7, #12]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800635a:	2302      	movs	r3, #2
 800635c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800635e:	2300      	movs	r3, #0
 8006360:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006362:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006366:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800636c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800636e:	f107 030c 	add.w	r3, r7, #12
 8006372:	2105      	movs	r1, #5
 8006374:	4618      	mov	r0, r3
 8006376:	f7fb fb53 	bl	8001a20 <HAL_RCC_ClockConfig>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d001      	beq.n	8006384 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8006380:	f000 f858 	bl	8006434 <Error_Handler>
  }
}
 8006384:	bf00      	nop
 8006386:	3750      	adds	r7, #80	; 0x50
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}
 800638c:	40023800 	.word	0x40023800
 8006390:	40007000 	.word	0x40007000

08006394 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
void MX_NVIC_Init(void) {
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0
  /* TIM8_BRK_TIM12_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8006398:	2200      	movs	r2, #0
 800639a:	2100      	movs	r1, #0
 800639c:	202b      	movs	r0, #43	; 0x2b
 800639e:	f7fa fe5e 	bl	800105e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 80063a2:	202b      	movs	r0, #43	; 0x2b
 80063a4:	f7fa fe77 	bl	8001096 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80063a8:	2200      	movs	r2, #0
 80063aa:	2100      	movs	r1, #0
 80063ac:	2025      	movs	r0, #37	; 0x25
 80063ae:	f7fa fe56 	bl	800105e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80063b2:	2025      	movs	r0, #37	; 0x25
 80063b4:	f7fa fe6f 	bl	8001096 <HAL_NVIC_EnableIRQ>
}
 80063b8:	bf00      	nop
 80063ba:	bd80      	pop	{r7, pc}

080063bc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM12)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a14      	ldr	r2, [pc, #80]	; (800641c <HAL_TIM_PeriodElapsedCallback+0x60>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d106      	bne.n	80063dc <HAL_TIM_PeriodElapsedCallback+0x20>
    Flag_read_card++;
 80063ce:	4b14      	ldr	r3, [pc, #80]	; (8006420 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80063d0:	881b      	ldrh	r3, [r3, #0]
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	3301      	adds	r3, #1
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	4b11      	ldr	r3, [pc, #68]	; (8006420 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80063da:	801a      	strh	r2, [r3, #0]
  FlagPID++;
 80063dc:	4b11      	ldr	r3, [pc, #68]	; (8006424 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80063de:	781b      	ldrb	r3, [r3, #0]
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	3301      	adds	r3, #1
 80063e4:	b2da      	uxtb	r2, r3
 80063e6:	4b0f      	ldr	r3, [pc, #60]	; (8006424 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80063e8:	701a      	strb	r2, [r3, #0]
  FlagRead_LedStrip++;
 80063ea:	4b0f      	ldr	r3, [pc, #60]	; (8006428 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80063ec:	781b      	ldrb	r3, [r3, #0]
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	3301      	adds	r3, #1
 80063f2:	b2da      	uxtb	r2, r3
 80063f4:	4b0c      	ldr	r3, [pc, #48]	; (8006428 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80063f6:	701a      	strb	r2, [r3, #0]
  if (Semaphor_CloseRFID)
 80063f8:	4b0c      	ldr	r3, [pc, #48]	; (800642c <HAL_TIM_PeriodElapsedCallback+0x70>)
 80063fa:	781b      	ldrb	r3, [r3, #0]
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d006      	beq.n	8006410 <HAL_TIM_PeriodElapsedCallback+0x54>
  {
    Flag_Close_RFID++;
 8006402:	4b0b      	ldr	r3, [pc, #44]	; (8006430 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8006404:	881b      	ldrh	r3, [r3, #0]
 8006406:	b29b      	uxth	r3, r3
 8006408:	3301      	adds	r3, #1
 800640a:	b29a      	uxth	r2, r3
 800640c:	4b08      	ldr	r3, [pc, #32]	; (8006430 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800640e:	801a      	strh	r2, [r3, #0]
  }
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr
 800641c:	40001800 	.word	0x40001800
 8006420:	2000068c 	.word	0x2000068c
 8006424:	20000a14 	.word	0x20000a14
 8006428:	2000068e 	.word	0x2000068e
 800642c:	2000051f 	.word	0x2000051f
 8006430:	2000051c 	.word	0x2000051c

08006434 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8006434:	b480      	push	{r7}
 8006436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006438:	bf00      	nop
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
	...

08006444 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8006448:	4b17      	ldr	r3, [pc, #92]	; (80064a8 <MX_SPI2_Init+0x64>)
 800644a:	4a18      	ldr	r2, [pc, #96]	; (80064ac <MX_SPI2_Init+0x68>)
 800644c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800644e:	4b16      	ldr	r3, [pc, #88]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006450:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006454:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006456:	4b14      	ldr	r3, [pc, #80]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006458:	2200      	movs	r2, #0
 800645a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800645c:	4b12      	ldr	r3, [pc, #72]	; (80064a8 <MX_SPI2_Init+0x64>)
 800645e:	2200      	movs	r2, #0
 8006460:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8006462:	4b11      	ldr	r3, [pc, #68]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006464:	2200      	movs	r2, #0
 8006466:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006468:	4b0f      	ldr	r3, [pc, #60]	; (80064a8 <MX_SPI2_Init+0x64>)
 800646a:	2200      	movs	r2, #0
 800646c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800646e:	4b0e      	ldr	r3, [pc, #56]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006470:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006474:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8006476:	4b0c      	ldr	r3, [pc, #48]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006478:	2228      	movs	r2, #40	; 0x28
 800647a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800647c:	4b0a      	ldr	r3, [pc, #40]	; (80064a8 <MX_SPI2_Init+0x64>)
 800647e:	2200      	movs	r2, #0
 8006480:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8006482:	4b09      	ldr	r3, [pc, #36]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006484:	2200      	movs	r2, #0
 8006486:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006488:	4b07      	ldr	r3, [pc, #28]	; (80064a8 <MX_SPI2_Init+0x64>)
 800648a:	2200      	movs	r2, #0
 800648c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800648e:	4b06      	ldr	r3, [pc, #24]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006490:	220a      	movs	r2, #10
 8006492:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006494:	4804      	ldr	r0, [pc, #16]	; (80064a8 <MX_SPI2_Init+0x64>)
 8006496:	f7fb fc8f 	bl	8001db8 <HAL_SPI_Init>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d001      	beq.n	80064a4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80064a0:	f7ff ffc8 	bl	8006434 <Error_Handler>
  }

}
 80064a4:	bf00      	nop
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	20000cb0 	.word	0x20000cb0
 80064ac:	40003800 	.word	0x40003800

080064b0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80064b4:	4b17      	ldr	r3, [pc, #92]	; (8006514 <MX_SPI3_Init+0x64>)
 80064b6:	4a18      	ldr	r2, [pc, #96]	; (8006518 <MX_SPI3_Init+0x68>)
 80064b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80064ba:	4b16      	ldr	r3, [pc, #88]	; (8006514 <MX_SPI3_Init+0x64>)
 80064bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80064c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80064c2:	4b14      	ldr	r3, [pc, #80]	; (8006514 <MX_SPI3_Init+0x64>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80064c8:	4b12      	ldr	r3, [pc, #72]	; (8006514 <MX_SPI3_Init+0x64>)
 80064ca:	2200      	movs	r2, #0
 80064cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80064ce:	4b11      	ldr	r3, [pc, #68]	; (8006514 <MX_SPI3_Init+0x64>)
 80064d0:	2200      	movs	r2, #0
 80064d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80064d4:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <MX_SPI3_Init+0x64>)
 80064d6:	2200      	movs	r2, #0
 80064d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80064da:	4b0e      	ldr	r3, [pc, #56]	; (8006514 <MX_SPI3_Init+0x64>)
 80064dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064e2:	4b0c      	ldr	r3, [pc, #48]	; (8006514 <MX_SPI3_Init+0x64>)
 80064e4:	2200      	movs	r2, #0
 80064e6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80064e8:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <MX_SPI3_Init+0x64>)
 80064ea:	2200      	movs	r2, #0
 80064ec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80064ee:	4b09      	ldr	r3, [pc, #36]	; (8006514 <MX_SPI3_Init+0x64>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064f4:	4b07      	ldr	r3, [pc, #28]	; (8006514 <MX_SPI3_Init+0x64>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80064fa:	4b06      	ldr	r3, [pc, #24]	; (8006514 <MX_SPI3_Init+0x64>)
 80064fc:	220a      	movs	r2, #10
 80064fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8006500:	4804      	ldr	r0, [pc, #16]	; (8006514 <MX_SPI3_Init+0x64>)
 8006502:	f7fb fc59 	bl	8001db8 <HAL_SPI_Init>
 8006506:	4603      	mov	r3, r0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d001      	beq.n	8006510 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800650c:	f7ff ff92 	bl	8006434 <Error_Handler>
  }

}
 8006510:	bf00      	nop
 8006512:	bd80      	pop	{r7, pc}
 8006514:	20000d08 	.word	0x20000d08
 8006518:	40003c00 	.word	0x40003c00

0800651c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b08c      	sub	sp, #48	; 0x30
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006524:	f107 031c 	add.w	r3, r7, #28
 8006528:	2200      	movs	r2, #0
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	605a      	str	r2, [r3, #4]
 800652e:	609a      	str	r2, [r3, #8]
 8006530:	60da      	str	r2, [r3, #12]
 8006532:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a33      	ldr	r2, [pc, #204]	; (8006608 <HAL_SPI_MspInit+0xec>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d12d      	bne.n	800659a <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800653e:	2300      	movs	r3, #0
 8006540:	61bb      	str	r3, [r7, #24]
 8006542:	4a32      	ldr	r2, [pc, #200]	; (800660c <HAL_SPI_MspInit+0xf0>)
 8006544:	4b31      	ldr	r3, [pc, #196]	; (800660c <HAL_SPI_MspInit+0xf0>)
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800654c:	6413      	str	r3, [r2, #64]	; 0x40
 800654e:	4b2f      	ldr	r3, [pc, #188]	; (800660c <HAL_SPI_MspInit+0xf0>)
 8006550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006552:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006556:	61bb      	str	r3, [r7, #24]
 8006558:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800655a:	2300      	movs	r3, #0
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	4a2b      	ldr	r2, [pc, #172]	; (800660c <HAL_SPI_MspInit+0xf0>)
 8006560:	4b2a      	ldr	r3, [pc, #168]	; (800660c <HAL_SPI_MspInit+0xf0>)
 8006562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006564:	f043 0302 	orr.w	r3, r3, #2
 8006568:	6313      	str	r3, [r2, #48]	; 0x30
 800656a:	4b28      	ldr	r3, [pc, #160]	; (800660c <HAL_SPI_MspInit+0xf0>)
 800656c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800656e:	f003 0302 	and.w	r3, r3, #2
 8006572:	617b      	str	r3, [r7, #20]
 8006574:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006576:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800657a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800657c:	2302      	movs	r3, #2
 800657e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006580:	2300      	movs	r3, #0
 8006582:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006584:	2303      	movs	r3, #3
 8006586:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006588:	2305      	movs	r3, #5
 800658a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800658c:	f107 031c 	add.w	r3, r7, #28
 8006590:	4619      	mov	r1, r3
 8006592:	481f      	ldr	r0, [pc, #124]	; (8006610 <HAL_SPI_MspInit+0xf4>)
 8006594:	f7fa fdbc 	bl	8001110 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8006598:	e031      	b.n	80065fe <HAL_SPI_MspInit+0xe2>
  else if(spiHandle->Instance==SPI3)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a1d      	ldr	r2, [pc, #116]	; (8006614 <HAL_SPI_MspInit+0xf8>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d12c      	bne.n	80065fe <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80065a4:	2300      	movs	r3, #0
 80065a6:	613b      	str	r3, [r7, #16]
 80065a8:	4a18      	ldr	r2, [pc, #96]	; (800660c <HAL_SPI_MspInit+0xf0>)
 80065aa:	4b18      	ldr	r3, [pc, #96]	; (800660c <HAL_SPI_MspInit+0xf0>)
 80065ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80065b2:	6413      	str	r3, [r2, #64]	; 0x40
 80065b4:	4b15      	ldr	r3, [pc, #84]	; (800660c <HAL_SPI_MspInit+0xf0>)
 80065b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065bc:	613b      	str	r3, [r7, #16]
 80065be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80065c0:	2300      	movs	r3, #0
 80065c2:	60fb      	str	r3, [r7, #12]
 80065c4:	4a11      	ldr	r2, [pc, #68]	; (800660c <HAL_SPI_MspInit+0xf0>)
 80065c6:	4b11      	ldr	r3, [pc, #68]	; (800660c <HAL_SPI_MspInit+0xf0>)
 80065c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ca:	f043 0304 	orr.w	r3, r3, #4
 80065ce:	6313      	str	r3, [r2, #48]	; 0x30
 80065d0:	4b0e      	ldr	r3, [pc, #56]	; (800660c <HAL_SPI_MspInit+0xf0>)
 80065d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	60fb      	str	r3, [r7, #12]
 80065da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80065dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80065e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065e2:	2302      	movs	r3, #2
 80065e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065e6:	2300      	movs	r3, #0
 80065e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80065ea:	2303      	movs	r3, #3
 80065ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80065ee:	2306      	movs	r3, #6
 80065f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80065f2:	f107 031c 	add.w	r3, r7, #28
 80065f6:	4619      	mov	r1, r3
 80065f8:	4807      	ldr	r0, [pc, #28]	; (8006618 <HAL_SPI_MspInit+0xfc>)
 80065fa:	f7fa fd89 	bl	8001110 <HAL_GPIO_Init>
}
 80065fe:	bf00      	nop
 8006600:	3730      	adds	r7, #48	; 0x30
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	40003800 	.word	0x40003800
 800660c:	40023800 	.word	0x40023800
 8006610:	40020400 	.word	0x40020400
 8006614:	40003c00 	.word	0x40003c00
 8006618:	40020800 	.word	0x40020800

0800661c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006622:	2300      	movs	r3, #0
 8006624:	607b      	str	r3, [r7, #4]
 8006626:	4a10      	ldr	r2, [pc, #64]	; (8006668 <HAL_MspInit+0x4c>)
 8006628:	4b0f      	ldr	r3, [pc, #60]	; (8006668 <HAL_MspInit+0x4c>)
 800662a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800662c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006630:	6453      	str	r3, [r2, #68]	; 0x44
 8006632:	4b0d      	ldr	r3, [pc, #52]	; (8006668 <HAL_MspInit+0x4c>)
 8006634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800663a:	607b      	str	r3, [r7, #4]
 800663c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800663e:	2300      	movs	r3, #0
 8006640:	603b      	str	r3, [r7, #0]
 8006642:	4a09      	ldr	r2, [pc, #36]	; (8006668 <HAL_MspInit+0x4c>)
 8006644:	4b08      	ldr	r3, [pc, #32]	; (8006668 <HAL_MspInit+0x4c>)
 8006646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800664c:	6413      	str	r3, [r2, #64]	; 0x40
 800664e:	4b06      	ldr	r3, [pc, #24]	; (8006668 <HAL_MspInit+0x4c>)
 8006650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800665a:	bf00      	nop
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
 8006666:	bf00      	nop
 8006668:	40023800 	.word	0x40023800

0800666c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800666c:	b480      	push	{r7}
 800666e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006670:	bf00      	nop
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800667a:	b480      	push	{r7}
 800667c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800667e:	e7fe      	b.n	800667e <HardFault_Handler+0x4>

08006680 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006680:	b480      	push	{r7}
 8006682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006684:	e7fe      	b.n	8006684 <MemManage_Handler+0x4>

08006686 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006686:	b480      	push	{r7}
 8006688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800668a:	e7fe      	b.n	800668a <BusFault_Handler+0x4>

0800668c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800668c:	b480      	push	{r7}
 800668e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006690:	e7fe      	b.n	8006690 <UsageFault_Handler+0x4>

08006692 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006692:	b480      	push	{r7}
 8006694:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006696:	bf00      	nop
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80066a0:	b480      	push	{r7}
 80066a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80066a4:	bf00      	nop
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80066ae:	b480      	push	{r7}
 80066b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80066b2:	bf00      	nop
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80066c0:	f7fa fbb2 	bl	8000e28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80066c4:	bf00      	nop
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80066cc:	4802      	ldr	r0, [pc, #8]	; (80066d8 <USART1_IRQHandler+0x10>)
 80066ce:	f7fd f80d 	bl	80036ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80066d2:	bf00      	nop
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop
 80066d8:	20000ea0 	.word	0x20000ea0

080066dc <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80066e0:	4803      	ldr	r0, [pc, #12]	; (80066f0 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80066e2:	f7fc f8b2 	bl	800284a <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80066e6:	4803      	ldr	r0, [pc, #12]	; (80066f4 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80066e8:	f7fc f8af 	bl	800284a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80066ec:	bf00      	nop
 80066ee:	bd80      	pop	{r7, pc}
 80066f0:	20000d60 	.word	0x20000d60
 80066f4:	20000e60 	.word	0x20000e60

080066f8 <ITM_SendChar>:
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8006700:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006704:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b00      	cmp	r3, #0
 800670e:	d013      	beq.n	8006738 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8006710:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006714:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8006718:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00b      	beq.n	8006738 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 8006720:	e000      	b.n	8006724 <ITM_SendChar+0x2c>
      __NOP();
 8006722:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8006724:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0f9      	beq.n	8006722 <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800672e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	b2d2      	uxtb	r2, r2
 8006736:	701a      	strb	r2, [r3, #0]
  return (ch);
 8006738:	687b      	ldr	r3, [r7, #4]
}
 800673a:	4618      	mov	r0, r3
 800673c:	370c      	adds	r7, #12
 800673e:	46bd      	mov	sp, r7
 8006740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006744:	4770      	bx	lr

08006746 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006746:	b590      	push	{r4, r7, lr}
 8006748:	b087      	sub	sp, #28
 800674a:	af00      	add	r7, sp, #0
 800674c:	60f8      	str	r0, [r7, #12]
 800674e:	60b9      	str	r1, [r7, #8]
 8006750:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006752:	2300      	movs	r3, #0
 8006754:	617b      	str	r3, [r7, #20]
 8006756:	e00a      	b.n	800676e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006758:	68bc      	ldr	r4, [r7, #8]
 800675a:	1c63      	adds	r3, r4, #1
 800675c:	60bb      	str	r3, [r7, #8]
 800675e:	f3af 8000 	nop.w
 8006762:	4603      	mov	r3, r0
 8006764:	b2db      	uxtb	r3, r3
 8006766:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	3301      	adds	r3, #1
 800676c:	617b      	str	r3, [r7, #20]
 800676e:	697a      	ldr	r2, [r7, #20]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	429a      	cmp	r2, r3
 8006774:	dbf0      	blt.n	8006758 <_read+0x12>
	}

return len;
 8006776:	687b      	ldr	r3, [r7, #4]
}
 8006778:	4618      	mov	r0, r3
 800677a:	371c      	adds	r7, #28
 800677c:	46bd      	mov	sp, r7
 800677e:	bd90      	pop	{r4, r7, pc}

08006780 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800678c:	2300      	movs	r3, #0
 800678e:	617b      	str	r3, [r7, #20]
 8006790:	e009      	b.n	80067a6 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	1c5a      	adds	r2, r3, #1
 8006796:	60ba      	str	r2, [r7, #8]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	4618      	mov	r0, r3
 800679c:	f7ff ffac 	bl	80066f8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	3301      	adds	r3, #1
 80067a4:	617b      	str	r3, [r7, #20]
 80067a6:	697a      	ldr	r2, [r7, #20]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	dbf1      	blt.n	8006792 <_write+0x12>
	}
	return len;
 80067ae:	687b      	ldr	r3, [r7, #4]
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3718      	adds	r7, #24
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b084      	sub	sp, #16
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80067c0:	4b11      	ldr	r3, [pc, #68]	; (8006808 <_sbrk+0x50>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d102      	bne.n	80067ce <_sbrk+0x16>
		heap_end = &end;
 80067c8:	4b0f      	ldr	r3, [pc, #60]	; (8006808 <_sbrk+0x50>)
 80067ca:	4a10      	ldr	r2, [pc, #64]	; (800680c <_sbrk+0x54>)
 80067cc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80067ce:	4b0e      	ldr	r3, [pc, #56]	; (8006808 <_sbrk+0x50>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80067d4:	4b0c      	ldr	r3, [pc, #48]	; (8006808 <_sbrk+0x50>)
 80067d6:	681a      	ldr	r2, [r3, #0]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4413      	add	r3, r2
 80067dc:	466a      	mov	r2, sp
 80067de:	4293      	cmp	r3, r2
 80067e0:	d907      	bls.n	80067f2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80067e2:	f000 fbcb 	bl	8006f7c <__errno>
 80067e6:	4602      	mov	r2, r0
 80067e8:	230c      	movs	r3, #12
 80067ea:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80067ec:	f04f 33ff 	mov.w	r3, #4294967295
 80067f0:	e006      	b.n	8006800 <_sbrk+0x48>
	}

	heap_end += incr;
 80067f2:	4b05      	ldr	r3, [pc, #20]	; (8006808 <_sbrk+0x50>)
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4413      	add	r3, r2
 80067fa:	4a03      	ldr	r2, [pc, #12]	; (8006808 <_sbrk+0x50>)
 80067fc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80067fe:	68fb      	ldr	r3, [r7, #12]
}
 8006800:	4618      	mov	r0, r3
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	200004c8 	.word	0x200004c8
 800680c:	20000ee4 	.word	0x20000ee4

08006810 <_close>:

int _close(int file)
{
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
	return -1;
 8006818:	f04f 33ff 	mov.w	r3, #4294967295
}
 800681c:	4618      	mov	r0, r3
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006838:	605a      	str	r2, [r3, #4]
	return 0;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	370c      	adds	r7, #12
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <_isatty>:

int _isatty(int file)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
	return 1;
 8006850:	2301      	movs	r3, #1
}
 8006852:	4618      	mov	r0, r3
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr

0800685e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800685e:	b480      	push	{r7}
 8006860:	b085      	sub	sp, #20
 8006862:	af00      	add	r7, sp, #0
 8006864:	60f8      	str	r0, [r7, #12]
 8006866:	60b9      	str	r1, [r7, #8]
 8006868:	607a      	str	r2, [r7, #4]
	return 0;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3714      	adds	r7, #20
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006878:	b480      	push	{r7}
 800687a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800687c:	4a16      	ldr	r2, [pc, #88]	; (80068d8 <SystemInit+0x60>)
 800687e:	4b16      	ldr	r3, [pc, #88]	; (80068d8 <SystemInit+0x60>)
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006884:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006888:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800688c:	4a13      	ldr	r2, [pc, #76]	; (80068dc <SystemInit+0x64>)
 800688e:	4b13      	ldr	r3, [pc, #76]	; (80068dc <SystemInit+0x64>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f043 0301 	orr.w	r3, r3, #1
 8006896:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006898:	4b10      	ldr	r3, [pc, #64]	; (80068dc <SystemInit+0x64>)
 800689a:	2200      	movs	r2, #0
 800689c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800689e:	4a0f      	ldr	r2, [pc, #60]	; (80068dc <SystemInit+0x64>)
 80068a0:	4b0e      	ldr	r3, [pc, #56]	; (80068dc <SystemInit+0x64>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80068a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80068ae:	4b0b      	ldr	r3, [pc, #44]	; (80068dc <SystemInit+0x64>)
 80068b0:	4a0b      	ldr	r2, [pc, #44]	; (80068e0 <SystemInit+0x68>)
 80068b2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80068b4:	4a09      	ldr	r2, [pc, #36]	; (80068dc <SystemInit+0x64>)
 80068b6:	4b09      	ldr	r3, [pc, #36]	; (80068dc <SystemInit+0x64>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068be:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80068c0:	4b06      	ldr	r3, [pc, #24]	; (80068dc <SystemInit+0x64>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80068c6:	4b04      	ldr	r3, [pc, #16]	; (80068d8 <SystemInit+0x60>)
 80068c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80068cc:	609a      	str	r2, [r3, #8]
#endif
}
 80068ce:	bf00      	nop
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr
 80068d8:	e000ed00 	.word	0xe000ed00
 80068dc:	40023800 	.word	0x40023800
 80068e0:	24003010 	.word	0x24003010

080068e4 <MX_TIM4_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b08c      	sub	sp, #48	; 0x30
 80068e8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80068ea:	f107 030c 	add.w	r3, r7, #12
 80068ee:	2224      	movs	r2, #36	; 0x24
 80068f0:	2100      	movs	r1, #0
 80068f2:	4618      	mov	r0, r3
 80068f4:	f000 fb77 	bl	8006fe6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80068f8:	1d3b      	adds	r3, r7, #4
 80068fa:	2200      	movs	r2, #0
 80068fc:	601a      	str	r2, [r3, #0]
 80068fe:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 8006900:	4b20      	ldr	r3, [pc, #128]	; (8006984 <MX_TIM4_Init+0xa0>)
 8006902:	4a21      	ldr	r2, [pc, #132]	; (8006988 <MX_TIM4_Init+0xa4>)
 8006904:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006906:	4b1f      	ldr	r3, [pc, #124]	; (8006984 <MX_TIM4_Init+0xa0>)
 8006908:	2200      	movs	r2, #0
 800690a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800690c:	4b1d      	ldr	r3, [pc, #116]	; (8006984 <MX_TIM4_Init+0xa0>)
 800690e:	2200      	movs	r2, #0
 8006910:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8006912:	4b1c      	ldr	r3, [pc, #112]	; (8006984 <MX_TIM4_Init+0xa0>)
 8006914:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006918:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800691a:	4b1a      	ldr	r3, [pc, #104]	; (8006984 <MX_TIM4_Init+0xa0>)
 800691c:	2200      	movs	r2, #0
 800691e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006920:	4b18      	ldr	r3, [pc, #96]	; (8006984 <MX_TIM4_Init+0xa0>)
 8006922:	2200      	movs	r2, #0
 8006924:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006926:	2303      	movs	r3, #3
 8006928:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800692a:	2300      	movs	r3, #0
 800692c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800692e:	2301      	movs	r3, #1
 8006930:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006932:	2300      	movs	r3, #0
 8006934:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8006936:	230f      	movs	r3, #15
 8006938:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800693a:	2300      	movs	r3, #0
 800693c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800693e:	2301      	movs	r3, #1
 8006940:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006942:	2300      	movs	r3, #0
 8006944:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8006946:	230f      	movs	r3, #15
 8006948:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800694a:	f107 030c 	add.w	r3, r7, #12
 800694e:	4619      	mov	r1, r3
 8006950:	480c      	ldr	r0, [pc, #48]	; (8006984 <MX_TIM4_Init+0xa0>)
 8006952:	f7fb feb1 	bl	80026b8 <HAL_TIM_Encoder_Init>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800695c:	f7ff fd6a 	bl	8006434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006960:	2300      	movs	r3, #0
 8006962:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006964:	2300      	movs	r3, #0
 8006966:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006968:	1d3b      	adds	r3, r7, #4
 800696a:	4619      	mov	r1, r3
 800696c:	4805      	ldr	r0, [pc, #20]	; (8006984 <MX_TIM4_Init+0xa0>)
 800696e:	f7fc fd2a 	bl	80033c6 <HAL_TIMEx_MasterConfigSynchronization>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d001      	beq.n	800697c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8006978:	f7ff fd5c 	bl	8006434 <Error_Handler>
  }

}
 800697c:	bf00      	nop
 800697e:	3730      	adds	r7, #48	; 0x30
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}
 8006984:	20000da0 	.word	0x20000da0
 8006988:	40000800 	.word	0x40000800

0800698c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b08c      	sub	sp, #48	; 0x30
 8006990:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8006992:	f107 030c 	add.w	r3, r7, #12
 8006996:	2224      	movs	r2, #36	; 0x24
 8006998:	2100      	movs	r1, #0
 800699a:	4618      	mov	r0, r3
 800699c:	f000 fb23 	bl	8006fe6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80069a0:	1d3b      	adds	r3, r7, #4
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	605a      	str	r2, [r3, #4]

  htim8.Instance = TIM8;
 80069a8:	4b22      	ldr	r3, [pc, #136]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069aa:	4a23      	ldr	r2, [pc, #140]	; (8006a38 <MX_TIM8_Init+0xac>)
 80069ac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80069ae:	4b21      	ldr	r3, [pc, #132]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069b0:	2200      	movs	r2, #0
 80069b2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069b4:	4b1f      	ldr	r3, [pc, #124]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069b6:	2200      	movs	r2, #0
 80069b8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 80069ba:	4b1e      	ldr	r3, [pc, #120]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80069c0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069c2:	4b1c      	ldr	r3, [pc, #112]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069c4:	2200      	movs	r2, #0
 80069c6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80069c8:	4b1a      	ldr	r3, [pc, #104]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069ca:	2200      	movs	r2, #0
 80069cc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069ce:	4b19      	ldr	r3, [pc, #100]	; (8006a34 <MX_TIM8_Init+0xa8>)
 80069d0:	2200      	movs	r2, #0
 80069d2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80069d4:	2303      	movs	r3, #3
 80069d6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80069d8:	2300      	movs	r3, #0
 80069da:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80069dc:	2301      	movs	r3, #1
 80069de:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80069e0:	2300      	movs	r3, #0
 80069e2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80069e4:	230f      	movs	r3, #15
 80069e6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80069e8:	2300      	movs	r3, #0
 80069ea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80069ec:	2301      	movs	r3, #1
 80069ee:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80069f0:	2300      	movs	r3, #0
 80069f2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 80069f4:	230f      	movs	r3, #15
 80069f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80069f8:	f107 030c 	add.w	r3, r7, #12
 80069fc:	4619      	mov	r1, r3
 80069fe:	480d      	ldr	r0, [pc, #52]	; (8006a34 <MX_TIM8_Init+0xa8>)
 8006a00:	f7fb fe5a 	bl	80026b8 <HAL_TIM_Encoder_Init>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d001      	beq.n	8006a0e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8006a0a:	f7ff fd13 	bl	8006434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a12:	2300      	movs	r3, #0
 8006a14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006a16:	1d3b      	adds	r3, r7, #4
 8006a18:	4619      	mov	r1, r3
 8006a1a:	4806      	ldr	r0, [pc, #24]	; (8006a34 <MX_TIM8_Init+0xa8>)
 8006a1c:	f7fc fcd3 	bl	80033c6 <HAL_TIMEx_MasterConfigSynchronization>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d001      	beq.n	8006a2a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8006a26:	f7ff fd05 	bl	8006434 <Error_Handler>
  }

}
 8006a2a:	bf00      	nop
 8006a2c:	3730      	adds	r7, #48	; 0x30
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20000d60 	.word	0x20000d60
 8006a38:	40010400 	.word	0x40010400

08006a3c <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006a42:	463b      	mov	r3, r7
 8006a44:	2200      	movs	r2, #0
 8006a46:	601a      	str	r2, [r3, #0]
 8006a48:	605a      	str	r2, [r3, #4]
 8006a4a:	609a      	str	r2, [r3, #8]
 8006a4c:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 8006a4e:	4b16      	ldr	r3, [pc, #88]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a50:	4a16      	ldr	r2, [pc, #88]	; (8006aac <MX_TIM12_Init+0x70>)
 8006a52:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 40000-1;
 8006a54:	4b14      	ldr	r3, [pc, #80]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a56:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8006a5a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a5c:	4b12      	ldr	r3, [pc, #72]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1;
 8006a62:	4b11      	ldr	r3, [pc, #68]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a64:	2201      	movs	r2, #1
 8006a66:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8006a68:	4b0f      	ldr	r3, [pc, #60]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a6e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006a70:	4b0d      	ldr	r3, [pc, #52]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a72:	2280      	movs	r2, #128	; 0x80
 8006a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8006a76:	480c      	ldr	r0, [pc, #48]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a78:	f7fb fd5b 	bl	8002532 <HAL_TIM_Base_Init>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d001      	beq.n	8006a86 <MX_TIM12_Init+0x4a>
  {
    Error_Handler();
 8006a82:	f7ff fcd7 	bl	8006434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a8a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8006a8c:	463b      	mov	r3, r7
 8006a8e:	4619      	mov	r1, r3
 8006a90:	4805      	ldr	r0, [pc, #20]	; (8006aa8 <MX_TIM12_Init+0x6c>)
 8006a92:	f7fc f8a9 	bl	8002be8 <HAL_TIM_ConfigClockSource>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d001      	beq.n	8006aa0 <MX_TIM12_Init+0x64>
  {
    Error_Handler();
 8006a9c:	f7ff fcca 	bl	8006434 <Error_Handler>
  }

}
 8006aa0:	bf00      	nop
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	20000e60 	.word	0x20000e60
 8006aac:	40001800 	.word	0x40001800

08006ab0 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b088      	sub	sp, #32
 8006ab4:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006ab6:	1d3b      	adds	r3, r7, #4
 8006ab8:	2200      	movs	r2, #0
 8006aba:	601a      	str	r2, [r3, #0]
 8006abc:	605a      	str	r2, [r3, #4]
 8006abe:	609a      	str	r2, [r3, #8]
 8006ac0:	60da      	str	r2, [r3, #12]
 8006ac2:	611a      	str	r2, [r3, #16]
 8006ac4:	615a      	str	r2, [r3, #20]
 8006ac6:	619a      	str	r2, [r3, #24]

  htim13.Instance = TIM13;
 8006ac8:	4b1e      	ldr	r3, [pc, #120]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006aca:	4a1f      	ldr	r2, [pc, #124]	; (8006b48 <MX_TIM13_Init+0x98>)
 8006acc:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 45-1;
 8006ace:	4b1d      	ldr	r3, [pc, #116]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006ad0:	222c      	movs	r2, #44	; 0x2c
 8006ad2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ad4:	4b1b      	ldr	r3, [pc, #108]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100;
 8006ada:	4b1a      	ldr	r3, [pc, #104]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006adc:	2264      	movs	r2, #100	; 0x64
 8006ade:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006ae0:	4b18      	ldr	r3, [pc, #96]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006ae2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ae6:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006ae8:	4b16      	ldr	r3, [pc, #88]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006aea:	2280      	movs	r2, #128	; 0x80
 8006aec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006aee:	4815      	ldr	r0, [pc, #84]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006af0:	f7fb fd1f 	bl	8002532 <HAL_TIM_Base_Init>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d001      	beq.n	8006afe <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8006afa:	f7ff fc9b 	bl	8006434 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8006afe:	4811      	ldr	r0, [pc, #68]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006b00:	f7fb fd66 	bl	80025d0 <HAL_TIM_PWM_Init>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d001      	beq.n	8006b0e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8006b0a:	f7ff fc93 	bl	8006434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b0e:	2360      	movs	r3, #96	; 0x60
 8006b10:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 80;
 8006b12:	2350      	movs	r3, #80	; 0x50
 8006b14:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b1e:	1d3b      	adds	r3, r7, #4
 8006b20:	2200      	movs	r2, #0
 8006b22:	4619      	mov	r1, r3
 8006b24:	4807      	ldr	r0, [pc, #28]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006b26:	f7fb ff99 	bl	8002a5c <HAL_TIM_PWM_ConfigChannel>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8006b30:	f7ff fc80 	bl	8006434 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim13);
 8006b34:	4803      	ldr	r0, [pc, #12]	; (8006b44 <MX_TIM13_Init+0x94>)
 8006b36:	f000 f923 	bl	8006d80 <HAL_TIM_MspPostInit>

}
 8006b3a:	bf00      	nop
 8006b3c:	3720      	adds	r7, #32
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	20000de0 	.word	0x20000de0
 8006b48:	40001c00 	.word	0x40001c00

08006b4c <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b088      	sub	sp, #32
 8006b50:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006b52:	1d3b      	adds	r3, r7, #4
 8006b54:	2200      	movs	r2, #0
 8006b56:	601a      	str	r2, [r3, #0]
 8006b58:	605a      	str	r2, [r3, #4]
 8006b5a:	609a      	str	r2, [r3, #8]
 8006b5c:	60da      	str	r2, [r3, #12]
 8006b5e:	611a      	str	r2, [r3, #16]
 8006b60:	615a      	str	r2, [r3, #20]
 8006b62:	619a      	str	r2, [r3, #24]

  htim14.Instance = TIM14;
 8006b64:	4b1e      	ldr	r3, [pc, #120]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b66:	4a1f      	ldr	r2, [pc, #124]	; (8006be4 <MX_TIM14_Init+0x98>)
 8006b68:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 45-1;
 8006b6a:	4b1d      	ldr	r3, [pc, #116]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b6c:	222c      	movs	r2, #44	; 0x2c
 8006b6e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b70:	4b1b      	ldr	r3, [pc, #108]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100;
 8006b76:	4b1a      	ldr	r3, [pc, #104]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b78:	2264      	movs	r2, #100	; 0x64
 8006b7a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8006b7c:	4b18      	ldr	r3, [pc, #96]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b82:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006b84:	4b16      	ldr	r3, [pc, #88]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b86:	2280      	movs	r2, #128	; 0x80
 8006b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8006b8a:	4815      	ldr	r0, [pc, #84]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b8c:	f7fb fcd1 	bl	8002532 <HAL_TIM_Base_Init>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8006b96:	f7ff fc4d 	bl	8006434 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8006b9a:	4811      	ldr	r0, [pc, #68]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006b9c:	f7fb fd18 	bl	80025d0 <HAL_TIM_PWM_Init>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8006ba6:	f7ff fc45 	bl	8006434 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006baa:	2360      	movs	r3, #96	; 0x60
 8006bac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 80;
 8006bae:	2350      	movs	r3, #80	; 0x50
 8006bb0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006bba:	1d3b      	adds	r3, r7, #4
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	4807      	ldr	r0, [pc, #28]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006bc2:	f7fb ff4b 	bl	8002a5c <HAL_TIM_PWM_ConfigChannel>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d001      	beq.n	8006bd0 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8006bcc:	f7ff fc32 	bl	8006434 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim14);
 8006bd0:	4803      	ldr	r0, [pc, #12]	; (8006be0 <MX_TIM14_Init+0x94>)
 8006bd2:	f000 f8d5 	bl	8006d80 <HAL_TIM_MspPostInit>

}
 8006bd6:	bf00      	nop
 8006bd8:	3720      	adds	r7, #32
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	20000e20 	.word	0x20000e20
 8006be4:	40002000 	.word	0x40002000

08006be8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08c      	sub	sp, #48	; 0x30
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bf0:	f107 031c 	add.w	r3, r7, #28
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]
 8006bf8:	605a      	str	r2, [r3, #4]
 8006bfa:	609a      	str	r2, [r3, #8]
 8006bfc:	60da      	str	r2, [r3, #12]
 8006bfe:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a32      	ldr	r2, [pc, #200]	; (8006cd0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d12d      	bne.n	8006c66 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	61bb      	str	r3, [r7, #24]
 8006c0e:	4a31      	ldr	r2, [pc, #196]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c10:	4b30      	ldr	r3, [pc, #192]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c14:	f043 0304 	orr.w	r3, r3, #4
 8006c18:	6413      	str	r3, [r2, #64]	; 0x40
 8006c1a:	4b2e      	ldr	r3, [pc, #184]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1e:	f003 0304 	and.w	r3, r3, #4
 8006c22:	61bb      	str	r3, [r7, #24]
 8006c24:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c26:	2300      	movs	r3, #0
 8006c28:	617b      	str	r3, [r7, #20]
 8006c2a:	4a2a      	ldr	r2, [pc, #168]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c2c:	4b29      	ldr	r3, [pc, #164]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c30:	f043 0308 	orr.w	r3, r3, #8
 8006c34:	6313      	str	r3, [r2, #48]	; 0x30
 8006c36:	4b27      	ldr	r3, [pc, #156]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c3a:	f003 0308 	and.w	r3, r3, #8
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration    
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8006c42:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c48:	2302      	movs	r3, #2
 8006c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006c50:	2300      	movs	r3, #0
 8006c52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006c54:	2302      	movs	r3, #2
 8006c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c58:	f107 031c 	add.w	r3, r7, #28
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	481e      	ldr	r0, [pc, #120]	; (8006cd8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8006c60:	f7fa fa56 	bl	8001110 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8006c64:	e030      	b.n	8006cc8 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM8)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a1c      	ldr	r2, [pc, #112]	; (8006cdc <HAL_TIM_Encoder_MspInit+0xf4>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d12b      	bne.n	8006cc8 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8006c70:	2300      	movs	r3, #0
 8006c72:	613b      	str	r3, [r7, #16]
 8006c74:	4a17      	ldr	r2, [pc, #92]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c76:	4b17      	ldr	r3, [pc, #92]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c7a:	f043 0302 	orr.w	r3, r3, #2
 8006c7e:	6453      	str	r3, [r2, #68]	; 0x44
 8006c80:	4b14      	ldr	r3, [pc, #80]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c84:	f003 0302 	and.w	r3, r3, #2
 8006c88:	613b      	str	r3, [r7, #16]
 8006c8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	60fb      	str	r3, [r7, #12]
 8006c90:	4a10      	ldr	r2, [pc, #64]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c92:	4b10      	ldr	r3, [pc, #64]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c96:	f043 0304 	orr.w	r3, r3, #4
 8006c9a:	6313      	str	r3, [r2, #48]	; 0x30
 8006c9c:	4b0d      	ldr	r3, [pc, #52]	; (8006cd4 <HAL_TIM_Encoder_MspInit+0xec>)
 8006c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ca0:	f003 0304 	and.w	r3, r3, #4
 8006ca4:	60fb      	str	r3, [r7, #12]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006ca8:	23c0      	movs	r3, #192	; 0xc0
 8006caa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cac:	2302      	movs	r3, #2
 8006cae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006cbc:	f107 031c 	add.w	r3, r7, #28
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4807      	ldr	r0, [pc, #28]	; (8006ce0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8006cc4:	f7fa fa24 	bl	8001110 <HAL_GPIO_Init>
}
 8006cc8:	bf00      	nop
 8006cca:	3730      	adds	r7, #48	; 0x30
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	40000800 	.word	0x40000800
 8006cd4:	40023800 	.word	0x40023800
 8006cd8:	40020c00 	.word	0x40020c00
 8006cdc:	40010400 	.word	0x40010400
 8006ce0:	40020800 	.word	0x40020800

08006ce4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b087      	sub	sp, #28
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM12)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a1f      	ldr	r2, [pc, #124]	; (8006d70 <HAL_TIM_Base_MspInit+0x8c>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d10e      	bne.n	8006d14 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* TIM12 clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	617b      	str	r3, [r7, #20]
 8006cfa:	4a1e      	ldr	r2, [pc, #120]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006cfc:	4b1d      	ldr	r3, [pc, #116]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d04:	6413      	str	r3, [r2, #64]	; 0x40
 8006d06:	4b1b      	ldr	r3, [pc, #108]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d0e:	617b      	str	r3, [r7, #20]
 8006d10:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8006d12:	e026      	b.n	8006d62 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM13)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a17      	ldr	r2, [pc, #92]	; (8006d78 <HAL_TIM_Base_MspInit+0x94>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d10e      	bne.n	8006d3c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8006d1e:	2300      	movs	r3, #0
 8006d20:	613b      	str	r3, [r7, #16]
 8006d22:	4a14      	ldr	r2, [pc, #80]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d24:	4b13      	ldr	r3, [pc, #76]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8006d2e:	4b11      	ldr	r3, [pc, #68]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d36:	613b      	str	r3, [r7, #16]
 8006d38:	693b      	ldr	r3, [r7, #16]
}
 8006d3a:	e012      	b.n	8006d62 <HAL_TIM_Base_MspInit+0x7e>
  else if(tim_baseHandle->Instance==TIM14)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a0e      	ldr	r2, [pc, #56]	; (8006d7c <HAL_TIM_Base_MspInit+0x98>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d10d      	bne.n	8006d62 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8006d46:	2300      	movs	r3, #0
 8006d48:	60fb      	str	r3, [r7, #12]
 8006d4a:	4a0a      	ldr	r2, [pc, #40]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d4c:	4b09      	ldr	r3, [pc, #36]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d54:	6413      	str	r3, [r2, #64]	; 0x40
 8006d56:	4b07      	ldr	r3, [pc, #28]	; (8006d74 <HAL_TIM_Base_MspInit+0x90>)
 8006d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d5e:	60fb      	str	r3, [r7, #12]
 8006d60:	68fb      	ldr	r3, [r7, #12]
}
 8006d62:	bf00      	nop
 8006d64:	371c      	adds	r7, #28
 8006d66:	46bd      	mov	sp, r7
 8006d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6c:	4770      	bx	lr
 8006d6e:	bf00      	nop
 8006d70:	40001800 	.word	0x40001800
 8006d74:	40023800 	.word	0x40023800
 8006d78:	40001c00 	.word	0x40001c00
 8006d7c:	40002000 	.word	0x40002000

08006d80 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b08a      	sub	sp, #40	; 0x28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d88:	f107 0314 	add.w	r3, r7, #20
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	605a      	str	r2, [r3, #4]
 8006d92:	609a      	str	r2, [r3, #8]
 8006d94:	60da      	str	r2, [r3, #12]
 8006d96:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a25      	ldr	r2, [pc, #148]	; (8006e34 <HAL_TIM_MspPostInit+0xb4>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d11f      	bne.n	8006de2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006da2:	2300      	movs	r3, #0
 8006da4:	613b      	str	r3, [r7, #16]
 8006da6:	4a24      	ldr	r2, [pc, #144]	; (8006e38 <HAL_TIM_MspPostInit+0xb8>)
 8006da8:	4b23      	ldr	r3, [pc, #140]	; (8006e38 <HAL_TIM_MspPostInit+0xb8>)
 8006daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dac:	f043 0320 	orr.w	r3, r3, #32
 8006db0:	6313      	str	r3, [r2, #48]	; 0x30
 8006db2:	4b21      	ldr	r3, [pc, #132]	; (8006e38 <HAL_TIM_MspPostInit+0xb8>)
 8006db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db6:	f003 0320 	and.w	r3, r3, #32
 8006dba:	613b      	str	r3, [r7, #16]
 8006dbc:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration    
    PF8     ------> TIM13_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006dbe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8006dd0:	2309      	movs	r3, #9
 8006dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006dd4:	f107 0314 	add.w	r3, r7, #20
 8006dd8:	4619      	mov	r1, r3
 8006dda:	4818      	ldr	r0, [pc, #96]	; (8006e3c <HAL_TIM_MspPostInit+0xbc>)
 8006ddc:	f7fa f998 	bl	8001110 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8006de0:	e023      	b.n	8006e2a <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM14)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a16      	ldr	r2, [pc, #88]	; (8006e40 <HAL_TIM_MspPostInit+0xc0>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d11e      	bne.n	8006e2a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006dec:	2300      	movs	r3, #0
 8006dee:	60fb      	str	r3, [r7, #12]
 8006df0:	4a11      	ldr	r2, [pc, #68]	; (8006e38 <HAL_TIM_MspPostInit+0xb8>)
 8006df2:	4b11      	ldr	r3, [pc, #68]	; (8006e38 <HAL_TIM_MspPostInit+0xb8>)
 8006df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df6:	f043 0320 	orr.w	r3, r3, #32
 8006dfa:	6313      	str	r3, [r2, #48]	; 0x30
 8006dfc:	4b0e      	ldr	r3, [pc, #56]	; (8006e38 <HAL_TIM_MspPostInit+0xb8>)
 8006dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e00:	f003 0320 	and.w	r3, r3, #32
 8006e04:	60fb      	str	r3, [r7, #12]
 8006e06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006e08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e0e:	2302      	movs	r3, #2
 8006e10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e12:	2300      	movs	r3, #0
 8006e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006e16:	2300      	movs	r3, #0
 8006e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8006e1a:	2309      	movs	r3, #9
 8006e1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006e1e:	f107 0314 	add.w	r3, r7, #20
 8006e22:	4619      	mov	r1, r3
 8006e24:	4805      	ldr	r0, [pc, #20]	; (8006e3c <HAL_TIM_MspPostInit+0xbc>)
 8006e26:	f7fa f973 	bl	8001110 <HAL_GPIO_Init>
}
 8006e2a:	bf00      	nop
 8006e2c:	3728      	adds	r7, #40	; 0x28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	40001c00 	.word	0x40001c00
 8006e38:	40023800 	.word	0x40023800
 8006e3c:	40021400 	.word	0x40021400
 8006e40:	40002000 	.word	0x40002000

08006e44 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006e44:	b580      	push	{r7, lr}
 8006e46:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8006e48:	4b11      	ldr	r3, [pc, #68]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e4a:	4a12      	ldr	r2, [pc, #72]	; (8006e94 <MX_USART1_UART_Init+0x50>)
 8006e4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8006e4e:	4b10      	ldr	r3, [pc, #64]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006e54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006e56:	4b0e      	ldr	r3, [pc, #56]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e58:	2200      	movs	r2, #0
 8006e5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006e5c:	4b0c      	ldr	r3, [pc, #48]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e5e:	2200      	movs	r2, #0
 8006e60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006e62:	4b0b      	ldr	r3, [pc, #44]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e64:	2200      	movs	r2, #0
 8006e66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006e68:	4b09      	ldr	r3, [pc, #36]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e6a:	220c      	movs	r2, #12
 8006e6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006e6e:	4b08      	ldr	r3, [pc, #32]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e70:	2200      	movs	r2, #0
 8006e72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e74:	4b06      	ldr	r3, [pc, #24]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e76:	2200      	movs	r2, #0
 8006e78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006e7a:	4805      	ldr	r0, [pc, #20]	; (8006e90 <MX_USART1_UART_Init+0x4c>)
 8006e7c:	f7fc fafc 	bl	8003478 <HAL_UART_Init>
 8006e80:	4603      	mov	r3, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d001      	beq.n	8006e8a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8006e86:	f7ff fad5 	bl	8006434 <Error_Handler>
  }

}
 8006e8a:	bf00      	nop
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20000ea0 	.word	0x20000ea0
 8006e94:	40011000 	.word	0x40011000

08006e98 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b08a      	sub	sp, #40	; 0x28
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ea0:	f107 0314 	add.w	r3, r7, #20
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	601a      	str	r2, [r3, #0]
 8006ea8:	605a      	str	r2, [r3, #4]
 8006eaa:	609a      	str	r2, [r3, #8]
 8006eac:	60da      	str	r2, [r3, #12]
 8006eae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a19      	ldr	r2, [pc, #100]	; (8006f1c <HAL_UART_MspInit+0x84>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d12c      	bne.n	8006f14 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006eba:	2300      	movs	r3, #0
 8006ebc:	613b      	str	r3, [r7, #16]
 8006ebe:	4a18      	ldr	r2, [pc, #96]	; (8006f20 <HAL_UART_MspInit+0x88>)
 8006ec0:	4b17      	ldr	r3, [pc, #92]	; (8006f20 <HAL_UART_MspInit+0x88>)
 8006ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec4:	f043 0310 	orr.w	r3, r3, #16
 8006ec8:	6453      	str	r3, [r2, #68]	; 0x44
 8006eca:	4b15      	ldr	r3, [pc, #84]	; (8006f20 <HAL_UART_MspInit+0x88>)
 8006ecc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ece:	f003 0310 	and.w	r3, r3, #16
 8006ed2:	613b      	str	r3, [r7, #16]
 8006ed4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	60fb      	str	r3, [r7, #12]
 8006eda:	4a11      	ldr	r2, [pc, #68]	; (8006f20 <HAL_UART_MspInit+0x88>)
 8006edc:	4b10      	ldr	r3, [pc, #64]	; (8006f20 <HAL_UART_MspInit+0x88>)
 8006ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ee0:	f043 0301 	orr.w	r3, r3, #1
 8006ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8006ee6:	4b0e      	ldr	r3, [pc, #56]	; (8006f20 <HAL_UART_MspInit+0x88>)
 8006ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	60fb      	str	r3, [r7, #12]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8006ef2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8006ef6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ef8:	2302      	movs	r3, #2
 8006efa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006efc:	2301      	movs	r3, #1
 8006efe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f00:	2303      	movs	r3, #3
 8006f02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8006f04:	2307      	movs	r3, #7
 8006f06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006f08:	f107 0314 	add.w	r3, r7, #20
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	4805      	ldr	r0, [pc, #20]	; (8006f24 <HAL_UART_MspInit+0x8c>)
 8006f10:	f7fa f8fe 	bl	8001110 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006f14:	bf00      	nop
 8006f16:	3728      	adds	r7, #40	; 0x28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	40011000 	.word	0x40011000
 8006f20:	40023800 	.word	0x40023800
 8006f24:	40020000 	.word	0x40020000

08006f28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8006f28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006f60 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006f2c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006f2e:	e003      	b.n	8006f38 <LoopCopyDataInit>

08006f30 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006f30:	4b0c      	ldr	r3, [pc, #48]	; (8006f64 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006f32:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006f34:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006f36:	3104      	adds	r1, #4

08006f38 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006f38:	480b      	ldr	r0, [pc, #44]	; (8006f68 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006f3a:	4b0c      	ldr	r3, [pc, #48]	; (8006f6c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006f3c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006f3e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006f40:	d3f6      	bcc.n	8006f30 <CopyDataInit>
  ldr  r2, =_sbss
 8006f42:	4a0b      	ldr	r2, [pc, #44]	; (8006f70 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006f44:	e002      	b.n	8006f4c <LoopFillZerobss>

08006f46 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006f46:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006f48:	f842 3b04 	str.w	r3, [r2], #4

08006f4c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006f4c:	4b09      	ldr	r3, [pc, #36]	; (8006f74 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006f4e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006f50:	d3f9      	bcc.n	8006f46 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006f52:	f7ff fc91 	bl	8006878 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006f56:	f000 f817 	bl	8006f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006f5a:	f7fe ff13 	bl	8005d84 <main>
  bx  lr    
 8006f5e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8006f60:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8006f64:	0800901c 	.word	0x0800901c
  ldr  r0, =_sdata
 8006f68:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006f6c:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 8006f70:	200000a8 	.word	0x200000a8
  ldr  r3, = _ebss
 8006f74:	20000ee4 	.word	0x20000ee4

08006f78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006f78:	e7fe      	b.n	8006f78 <ADC_IRQHandler>
	...

08006f7c <__errno>:
 8006f7c:	4b01      	ldr	r3, [pc, #4]	; (8006f84 <__errno+0x8>)
 8006f7e:	6818      	ldr	r0, [r3, #0]
 8006f80:	4770      	bx	lr
 8006f82:	bf00      	nop
 8006f84:	20000040 	.word	0x20000040

08006f88 <__libc_init_array>:
 8006f88:	b570      	push	{r4, r5, r6, lr}
 8006f8a:	4e0d      	ldr	r6, [pc, #52]	; (8006fc0 <__libc_init_array+0x38>)
 8006f8c:	4c0d      	ldr	r4, [pc, #52]	; (8006fc4 <__libc_init_array+0x3c>)
 8006f8e:	1ba4      	subs	r4, r4, r6
 8006f90:	10a4      	asrs	r4, r4, #2
 8006f92:	2500      	movs	r5, #0
 8006f94:	42a5      	cmp	r5, r4
 8006f96:	d109      	bne.n	8006fac <__libc_init_array+0x24>
 8006f98:	4e0b      	ldr	r6, [pc, #44]	; (8006fc8 <__libc_init_array+0x40>)
 8006f9a:	4c0c      	ldr	r4, [pc, #48]	; (8006fcc <__libc_init_array+0x44>)
 8006f9c:	f001 f946 	bl	800822c <_init>
 8006fa0:	1ba4      	subs	r4, r4, r6
 8006fa2:	10a4      	asrs	r4, r4, #2
 8006fa4:	2500      	movs	r5, #0
 8006fa6:	42a5      	cmp	r5, r4
 8006fa8:	d105      	bne.n	8006fb6 <__libc_init_array+0x2e>
 8006faa:	bd70      	pop	{r4, r5, r6, pc}
 8006fac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006fb0:	4798      	blx	r3
 8006fb2:	3501      	adds	r5, #1
 8006fb4:	e7ee      	b.n	8006f94 <__libc_init_array+0xc>
 8006fb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006fba:	4798      	blx	r3
 8006fbc:	3501      	adds	r5, #1
 8006fbe:	e7f2      	b.n	8006fa6 <__libc_init_array+0x1e>
 8006fc0:	08009014 	.word	0x08009014
 8006fc4:	08009014 	.word	0x08009014
 8006fc8:	08009014 	.word	0x08009014
 8006fcc:	08009018 	.word	0x08009018

08006fd0 <memcpy>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	1e43      	subs	r3, r0, #1
 8006fd4:	440a      	add	r2, r1
 8006fd6:	4291      	cmp	r1, r2
 8006fd8:	d100      	bne.n	8006fdc <memcpy+0xc>
 8006fda:	bd10      	pop	{r4, pc}
 8006fdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fe0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fe4:	e7f7      	b.n	8006fd6 <memcpy+0x6>

08006fe6 <memset>:
 8006fe6:	4402      	add	r2, r0
 8006fe8:	4603      	mov	r3, r0
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d100      	bne.n	8006ff0 <memset+0xa>
 8006fee:	4770      	bx	lr
 8006ff0:	f803 1b01 	strb.w	r1, [r3], #1
 8006ff4:	e7f9      	b.n	8006fea <memset+0x4>
	...

08006ff8 <iprintf>:
 8006ff8:	b40f      	push	{r0, r1, r2, r3}
 8006ffa:	4b0a      	ldr	r3, [pc, #40]	; (8007024 <iprintf+0x2c>)
 8006ffc:	b513      	push	{r0, r1, r4, lr}
 8006ffe:	681c      	ldr	r4, [r3, #0]
 8007000:	b124      	cbz	r4, 800700c <iprintf+0x14>
 8007002:	69a3      	ldr	r3, [r4, #24]
 8007004:	b913      	cbnz	r3, 800700c <iprintf+0x14>
 8007006:	4620      	mov	r0, r4
 8007008:	f000 fa48 	bl	800749c <__sinit>
 800700c:	ab05      	add	r3, sp, #20
 800700e:	9a04      	ldr	r2, [sp, #16]
 8007010:	68a1      	ldr	r1, [r4, #8]
 8007012:	9301      	str	r3, [sp, #4]
 8007014:	4620      	mov	r0, r4
 8007016:	f000 fd55 	bl	8007ac4 <_vfiprintf_r>
 800701a:	b002      	add	sp, #8
 800701c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007020:	b004      	add	sp, #16
 8007022:	4770      	bx	lr
 8007024:	20000040 	.word	0x20000040

08007028 <_puts_r>:
 8007028:	b570      	push	{r4, r5, r6, lr}
 800702a:	460e      	mov	r6, r1
 800702c:	4605      	mov	r5, r0
 800702e:	b118      	cbz	r0, 8007038 <_puts_r+0x10>
 8007030:	6983      	ldr	r3, [r0, #24]
 8007032:	b90b      	cbnz	r3, 8007038 <_puts_r+0x10>
 8007034:	f000 fa32 	bl	800749c <__sinit>
 8007038:	69ab      	ldr	r3, [r5, #24]
 800703a:	68ac      	ldr	r4, [r5, #8]
 800703c:	b913      	cbnz	r3, 8007044 <_puts_r+0x1c>
 800703e:	4628      	mov	r0, r5
 8007040:	f000 fa2c 	bl	800749c <__sinit>
 8007044:	4b23      	ldr	r3, [pc, #140]	; (80070d4 <_puts_r+0xac>)
 8007046:	429c      	cmp	r4, r3
 8007048:	d117      	bne.n	800707a <_puts_r+0x52>
 800704a:	686c      	ldr	r4, [r5, #4]
 800704c:	89a3      	ldrh	r3, [r4, #12]
 800704e:	071b      	lsls	r3, r3, #28
 8007050:	d51d      	bpl.n	800708e <_puts_r+0x66>
 8007052:	6923      	ldr	r3, [r4, #16]
 8007054:	b1db      	cbz	r3, 800708e <_puts_r+0x66>
 8007056:	3e01      	subs	r6, #1
 8007058:	68a3      	ldr	r3, [r4, #8]
 800705a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800705e:	3b01      	subs	r3, #1
 8007060:	60a3      	str	r3, [r4, #8]
 8007062:	b9e9      	cbnz	r1, 80070a0 <_puts_r+0x78>
 8007064:	2b00      	cmp	r3, #0
 8007066:	da2e      	bge.n	80070c6 <_puts_r+0x9e>
 8007068:	4622      	mov	r2, r4
 800706a:	210a      	movs	r1, #10
 800706c:	4628      	mov	r0, r5
 800706e:	f000 f863 	bl	8007138 <__swbuf_r>
 8007072:	3001      	adds	r0, #1
 8007074:	d011      	beq.n	800709a <_puts_r+0x72>
 8007076:	200a      	movs	r0, #10
 8007078:	bd70      	pop	{r4, r5, r6, pc}
 800707a:	4b17      	ldr	r3, [pc, #92]	; (80070d8 <_puts_r+0xb0>)
 800707c:	429c      	cmp	r4, r3
 800707e:	d101      	bne.n	8007084 <_puts_r+0x5c>
 8007080:	68ac      	ldr	r4, [r5, #8]
 8007082:	e7e3      	b.n	800704c <_puts_r+0x24>
 8007084:	4b15      	ldr	r3, [pc, #84]	; (80070dc <_puts_r+0xb4>)
 8007086:	429c      	cmp	r4, r3
 8007088:	bf08      	it	eq
 800708a:	68ec      	ldreq	r4, [r5, #12]
 800708c:	e7de      	b.n	800704c <_puts_r+0x24>
 800708e:	4621      	mov	r1, r4
 8007090:	4628      	mov	r0, r5
 8007092:	f000 f8a3 	bl	80071dc <__swsetup_r>
 8007096:	2800      	cmp	r0, #0
 8007098:	d0dd      	beq.n	8007056 <_puts_r+0x2e>
 800709a:	f04f 30ff 	mov.w	r0, #4294967295
 800709e:	bd70      	pop	{r4, r5, r6, pc}
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	da04      	bge.n	80070ae <_puts_r+0x86>
 80070a4:	69a2      	ldr	r2, [r4, #24]
 80070a6:	4293      	cmp	r3, r2
 80070a8:	db06      	blt.n	80070b8 <_puts_r+0x90>
 80070aa:	290a      	cmp	r1, #10
 80070ac:	d004      	beq.n	80070b8 <_puts_r+0x90>
 80070ae:	6823      	ldr	r3, [r4, #0]
 80070b0:	1c5a      	adds	r2, r3, #1
 80070b2:	6022      	str	r2, [r4, #0]
 80070b4:	7019      	strb	r1, [r3, #0]
 80070b6:	e7cf      	b.n	8007058 <_puts_r+0x30>
 80070b8:	4622      	mov	r2, r4
 80070ba:	4628      	mov	r0, r5
 80070bc:	f000 f83c 	bl	8007138 <__swbuf_r>
 80070c0:	3001      	adds	r0, #1
 80070c2:	d1c9      	bne.n	8007058 <_puts_r+0x30>
 80070c4:	e7e9      	b.n	800709a <_puts_r+0x72>
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	200a      	movs	r0, #10
 80070ca:	1c5a      	adds	r2, r3, #1
 80070cc:	6022      	str	r2, [r4, #0]
 80070ce:	7018      	strb	r0, [r3, #0]
 80070d0:	bd70      	pop	{r4, r5, r6, pc}
 80070d2:	bf00      	nop
 80070d4:	08008f98 	.word	0x08008f98
 80070d8:	08008fb8 	.word	0x08008fb8
 80070dc:	08008f78 	.word	0x08008f78

080070e0 <puts>:
 80070e0:	4b02      	ldr	r3, [pc, #8]	; (80070ec <puts+0xc>)
 80070e2:	4601      	mov	r1, r0
 80070e4:	6818      	ldr	r0, [r3, #0]
 80070e6:	f7ff bf9f 	b.w	8007028 <_puts_r>
 80070ea:	bf00      	nop
 80070ec:	20000040 	.word	0x20000040

080070f0 <siprintf>:
 80070f0:	b40e      	push	{r1, r2, r3}
 80070f2:	b500      	push	{lr}
 80070f4:	b09c      	sub	sp, #112	; 0x70
 80070f6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80070fa:	ab1d      	add	r3, sp, #116	; 0x74
 80070fc:	f8ad 1014 	strh.w	r1, [sp, #20]
 8007100:	9002      	str	r0, [sp, #8]
 8007102:	9006      	str	r0, [sp, #24]
 8007104:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007108:	480a      	ldr	r0, [pc, #40]	; (8007134 <siprintf+0x44>)
 800710a:	9104      	str	r1, [sp, #16]
 800710c:	9107      	str	r1, [sp, #28]
 800710e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007112:	f853 2b04 	ldr.w	r2, [r3], #4
 8007116:	f8ad 1016 	strh.w	r1, [sp, #22]
 800711a:	6800      	ldr	r0, [r0, #0]
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	a902      	add	r1, sp, #8
 8007120:	f000 fbb2 	bl	8007888 <_svfiprintf_r>
 8007124:	9b02      	ldr	r3, [sp, #8]
 8007126:	2200      	movs	r2, #0
 8007128:	701a      	strb	r2, [r3, #0]
 800712a:	b01c      	add	sp, #112	; 0x70
 800712c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007130:	b003      	add	sp, #12
 8007132:	4770      	bx	lr
 8007134:	20000040 	.word	0x20000040

08007138 <__swbuf_r>:
 8007138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800713a:	460e      	mov	r6, r1
 800713c:	4614      	mov	r4, r2
 800713e:	4605      	mov	r5, r0
 8007140:	b118      	cbz	r0, 800714a <__swbuf_r+0x12>
 8007142:	6983      	ldr	r3, [r0, #24]
 8007144:	b90b      	cbnz	r3, 800714a <__swbuf_r+0x12>
 8007146:	f000 f9a9 	bl	800749c <__sinit>
 800714a:	4b21      	ldr	r3, [pc, #132]	; (80071d0 <__swbuf_r+0x98>)
 800714c:	429c      	cmp	r4, r3
 800714e:	d12a      	bne.n	80071a6 <__swbuf_r+0x6e>
 8007150:	686c      	ldr	r4, [r5, #4]
 8007152:	69a3      	ldr	r3, [r4, #24]
 8007154:	60a3      	str	r3, [r4, #8]
 8007156:	89a3      	ldrh	r3, [r4, #12]
 8007158:	071a      	lsls	r2, r3, #28
 800715a:	d52e      	bpl.n	80071ba <__swbuf_r+0x82>
 800715c:	6923      	ldr	r3, [r4, #16]
 800715e:	b363      	cbz	r3, 80071ba <__swbuf_r+0x82>
 8007160:	6923      	ldr	r3, [r4, #16]
 8007162:	6820      	ldr	r0, [r4, #0]
 8007164:	1ac0      	subs	r0, r0, r3
 8007166:	6963      	ldr	r3, [r4, #20]
 8007168:	b2f6      	uxtb	r6, r6
 800716a:	4298      	cmp	r0, r3
 800716c:	4637      	mov	r7, r6
 800716e:	db04      	blt.n	800717a <__swbuf_r+0x42>
 8007170:	4621      	mov	r1, r4
 8007172:	4628      	mov	r0, r5
 8007174:	f000 f928 	bl	80073c8 <_fflush_r>
 8007178:	bb28      	cbnz	r0, 80071c6 <__swbuf_r+0x8e>
 800717a:	68a3      	ldr	r3, [r4, #8]
 800717c:	3b01      	subs	r3, #1
 800717e:	60a3      	str	r3, [r4, #8]
 8007180:	6823      	ldr	r3, [r4, #0]
 8007182:	1c5a      	adds	r2, r3, #1
 8007184:	6022      	str	r2, [r4, #0]
 8007186:	701e      	strb	r6, [r3, #0]
 8007188:	6963      	ldr	r3, [r4, #20]
 800718a:	3001      	adds	r0, #1
 800718c:	4298      	cmp	r0, r3
 800718e:	d004      	beq.n	800719a <__swbuf_r+0x62>
 8007190:	89a3      	ldrh	r3, [r4, #12]
 8007192:	07db      	lsls	r3, r3, #31
 8007194:	d519      	bpl.n	80071ca <__swbuf_r+0x92>
 8007196:	2e0a      	cmp	r6, #10
 8007198:	d117      	bne.n	80071ca <__swbuf_r+0x92>
 800719a:	4621      	mov	r1, r4
 800719c:	4628      	mov	r0, r5
 800719e:	f000 f913 	bl	80073c8 <_fflush_r>
 80071a2:	b190      	cbz	r0, 80071ca <__swbuf_r+0x92>
 80071a4:	e00f      	b.n	80071c6 <__swbuf_r+0x8e>
 80071a6:	4b0b      	ldr	r3, [pc, #44]	; (80071d4 <__swbuf_r+0x9c>)
 80071a8:	429c      	cmp	r4, r3
 80071aa:	d101      	bne.n	80071b0 <__swbuf_r+0x78>
 80071ac:	68ac      	ldr	r4, [r5, #8]
 80071ae:	e7d0      	b.n	8007152 <__swbuf_r+0x1a>
 80071b0:	4b09      	ldr	r3, [pc, #36]	; (80071d8 <__swbuf_r+0xa0>)
 80071b2:	429c      	cmp	r4, r3
 80071b4:	bf08      	it	eq
 80071b6:	68ec      	ldreq	r4, [r5, #12]
 80071b8:	e7cb      	b.n	8007152 <__swbuf_r+0x1a>
 80071ba:	4621      	mov	r1, r4
 80071bc:	4628      	mov	r0, r5
 80071be:	f000 f80d 	bl	80071dc <__swsetup_r>
 80071c2:	2800      	cmp	r0, #0
 80071c4:	d0cc      	beq.n	8007160 <__swbuf_r+0x28>
 80071c6:	f04f 37ff 	mov.w	r7, #4294967295
 80071ca:	4638      	mov	r0, r7
 80071cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071ce:	bf00      	nop
 80071d0:	08008f98 	.word	0x08008f98
 80071d4:	08008fb8 	.word	0x08008fb8
 80071d8:	08008f78 	.word	0x08008f78

080071dc <__swsetup_r>:
 80071dc:	4b32      	ldr	r3, [pc, #200]	; (80072a8 <__swsetup_r+0xcc>)
 80071de:	b570      	push	{r4, r5, r6, lr}
 80071e0:	681d      	ldr	r5, [r3, #0]
 80071e2:	4606      	mov	r6, r0
 80071e4:	460c      	mov	r4, r1
 80071e6:	b125      	cbz	r5, 80071f2 <__swsetup_r+0x16>
 80071e8:	69ab      	ldr	r3, [r5, #24]
 80071ea:	b913      	cbnz	r3, 80071f2 <__swsetup_r+0x16>
 80071ec:	4628      	mov	r0, r5
 80071ee:	f000 f955 	bl	800749c <__sinit>
 80071f2:	4b2e      	ldr	r3, [pc, #184]	; (80072ac <__swsetup_r+0xd0>)
 80071f4:	429c      	cmp	r4, r3
 80071f6:	d10f      	bne.n	8007218 <__swsetup_r+0x3c>
 80071f8:	686c      	ldr	r4, [r5, #4]
 80071fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071fe:	b29a      	uxth	r2, r3
 8007200:	0715      	lsls	r5, r2, #28
 8007202:	d42c      	bmi.n	800725e <__swsetup_r+0x82>
 8007204:	06d0      	lsls	r0, r2, #27
 8007206:	d411      	bmi.n	800722c <__swsetup_r+0x50>
 8007208:	2209      	movs	r2, #9
 800720a:	6032      	str	r2, [r6, #0]
 800720c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007210:	81a3      	strh	r3, [r4, #12]
 8007212:	f04f 30ff 	mov.w	r0, #4294967295
 8007216:	bd70      	pop	{r4, r5, r6, pc}
 8007218:	4b25      	ldr	r3, [pc, #148]	; (80072b0 <__swsetup_r+0xd4>)
 800721a:	429c      	cmp	r4, r3
 800721c:	d101      	bne.n	8007222 <__swsetup_r+0x46>
 800721e:	68ac      	ldr	r4, [r5, #8]
 8007220:	e7eb      	b.n	80071fa <__swsetup_r+0x1e>
 8007222:	4b24      	ldr	r3, [pc, #144]	; (80072b4 <__swsetup_r+0xd8>)
 8007224:	429c      	cmp	r4, r3
 8007226:	bf08      	it	eq
 8007228:	68ec      	ldreq	r4, [r5, #12]
 800722a:	e7e6      	b.n	80071fa <__swsetup_r+0x1e>
 800722c:	0751      	lsls	r1, r2, #29
 800722e:	d512      	bpl.n	8007256 <__swsetup_r+0x7a>
 8007230:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007232:	b141      	cbz	r1, 8007246 <__swsetup_r+0x6a>
 8007234:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007238:	4299      	cmp	r1, r3
 800723a:	d002      	beq.n	8007242 <__swsetup_r+0x66>
 800723c:	4630      	mov	r0, r6
 800723e:	f000 fa1b 	bl	8007678 <_free_r>
 8007242:	2300      	movs	r3, #0
 8007244:	6363      	str	r3, [r4, #52]	; 0x34
 8007246:	89a3      	ldrh	r3, [r4, #12]
 8007248:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800724c:	81a3      	strh	r3, [r4, #12]
 800724e:	2300      	movs	r3, #0
 8007250:	6063      	str	r3, [r4, #4]
 8007252:	6923      	ldr	r3, [r4, #16]
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	89a3      	ldrh	r3, [r4, #12]
 8007258:	f043 0308 	orr.w	r3, r3, #8
 800725c:	81a3      	strh	r3, [r4, #12]
 800725e:	6923      	ldr	r3, [r4, #16]
 8007260:	b94b      	cbnz	r3, 8007276 <__swsetup_r+0x9a>
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800726c:	d003      	beq.n	8007276 <__swsetup_r+0x9a>
 800726e:	4621      	mov	r1, r4
 8007270:	4630      	mov	r0, r6
 8007272:	f000 f9c1 	bl	80075f8 <__smakebuf_r>
 8007276:	89a2      	ldrh	r2, [r4, #12]
 8007278:	f012 0301 	ands.w	r3, r2, #1
 800727c:	d00c      	beq.n	8007298 <__swsetup_r+0xbc>
 800727e:	2300      	movs	r3, #0
 8007280:	60a3      	str	r3, [r4, #8]
 8007282:	6963      	ldr	r3, [r4, #20]
 8007284:	425b      	negs	r3, r3
 8007286:	61a3      	str	r3, [r4, #24]
 8007288:	6923      	ldr	r3, [r4, #16]
 800728a:	b953      	cbnz	r3, 80072a2 <__swsetup_r+0xc6>
 800728c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007290:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007294:	d1ba      	bne.n	800720c <__swsetup_r+0x30>
 8007296:	bd70      	pop	{r4, r5, r6, pc}
 8007298:	0792      	lsls	r2, r2, #30
 800729a:	bf58      	it	pl
 800729c:	6963      	ldrpl	r3, [r4, #20]
 800729e:	60a3      	str	r3, [r4, #8]
 80072a0:	e7f2      	b.n	8007288 <__swsetup_r+0xac>
 80072a2:	2000      	movs	r0, #0
 80072a4:	e7f7      	b.n	8007296 <__swsetup_r+0xba>
 80072a6:	bf00      	nop
 80072a8:	20000040 	.word	0x20000040
 80072ac:	08008f98 	.word	0x08008f98
 80072b0:	08008fb8 	.word	0x08008fb8
 80072b4:	08008f78 	.word	0x08008f78

080072b8 <__sflush_r>:
 80072b8:	898a      	ldrh	r2, [r1, #12]
 80072ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072be:	4605      	mov	r5, r0
 80072c0:	0710      	lsls	r0, r2, #28
 80072c2:	460c      	mov	r4, r1
 80072c4:	d45a      	bmi.n	800737c <__sflush_r+0xc4>
 80072c6:	684b      	ldr	r3, [r1, #4]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	dc05      	bgt.n	80072d8 <__sflush_r+0x20>
 80072cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	dc02      	bgt.n	80072d8 <__sflush_r+0x20>
 80072d2:	2000      	movs	r0, #0
 80072d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80072da:	2e00      	cmp	r6, #0
 80072dc:	d0f9      	beq.n	80072d2 <__sflush_r+0x1a>
 80072de:	2300      	movs	r3, #0
 80072e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80072e4:	682f      	ldr	r7, [r5, #0]
 80072e6:	602b      	str	r3, [r5, #0]
 80072e8:	d033      	beq.n	8007352 <__sflush_r+0x9a>
 80072ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80072ec:	89a3      	ldrh	r3, [r4, #12]
 80072ee:	075a      	lsls	r2, r3, #29
 80072f0:	d505      	bpl.n	80072fe <__sflush_r+0x46>
 80072f2:	6863      	ldr	r3, [r4, #4]
 80072f4:	1ac0      	subs	r0, r0, r3
 80072f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072f8:	b10b      	cbz	r3, 80072fe <__sflush_r+0x46>
 80072fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80072fc:	1ac0      	subs	r0, r0, r3
 80072fe:	2300      	movs	r3, #0
 8007300:	4602      	mov	r2, r0
 8007302:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007304:	6a21      	ldr	r1, [r4, #32]
 8007306:	4628      	mov	r0, r5
 8007308:	47b0      	blx	r6
 800730a:	1c43      	adds	r3, r0, #1
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	d106      	bne.n	800731e <__sflush_r+0x66>
 8007310:	6829      	ldr	r1, [r5, #0]
 8007312:	291d      	cmp	r1, #29
 8007314:	d84b      	bhi.n	80073ae <__sflush_r+0xf6>
 8007316:	4a2b      	ldr	r2, [pc, #172]	; (80073c4 <__sflush_r+0x10c>)
 8007318:	40ca      	lsrs	r2, r1
 800731a:	07d6      	lsls	r6, r2, #31
 800731c:	d547      	bpl.n	80073ae <__sflush_r+0xf6>
 800731e:	2200      	movs	r2, #0
 8007320:	6062      	str	r2, [r4, #4]
 8007322:	04d9      	lsls	r1, r3, #19
 8007324:	6922      	ldr	r2, [r4, #16]
 8007326:	6022      	str	r2, [r4, #0]
 8007328:	d504      	bpl.n	8007334 <__sflush_r+0x7c>
 800732a:	1c42      	adds	r2, r0, #1
 800732c:	d101      	bne.n	8007332 <__sflush_r+0x7a>
 800732e:	682b      	ldr	r3, [r5, #0]
 8007330:	b903      	cbnz	r3, 8007334 <__sflush_r+0x7c>
 8007332:	6560      	str	r0, [r4, #84]	; 0x54
 8007334:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007336:	602f      	str	r7, [r5, #0]
 8007338:	2900      	cmp	r1, #0
 800733a:	d0ca      	beq.n	80072d2 <__sflush_r+0x1a>
 800733c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007340:	4299      	cmp	r1, r3
 8007342:	d002      	beq.n	800734a <__sflush_r+0x92>
 8007344:	4628      	mov	r0, r5
 8007346:	f000 f997 	bl	8007678 <_free_r>
 800734a:	2000      	movs	r0, #0
 800734c:	6360      	str	r0, [r4, #52]	; 0x34
 800734e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007352:	6a21      	ldr	r1, [r4, #32]
 8007354:	2301      	movs	r3, #1
 8007356:	4628      	mov	r0, r5
 8007358:	47b0      	blx	r6
 800735a:	1c41      	adds	r1, r0, #1
 800735c:	d1c6      	bne.n	80072ec <__sflush_r+0x34>
 800735e:	682b      	ldr	r3, [r5, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d0c3      	beq.n	80072ec <__sflush_r+0x34>
 8007364:	2b1d      	cmp	r3, #29
 8007366:	d001      	beq.n	800736c <__sflush_r+0xb4>
 8007368:	2b16      	cmp	r3, #22
 800736a:	d101      	bne.n	8007370 <__sflush_r+0xb8>
 800736c:	602f      	str	r7, [r5, #0]
 800736e:	e7b0      	b.n	80072d2 <__sflush_r+0x1a>
 8007370:	89a3      	ldrh	r3, [r4, #12]
 8007372:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800737c:	690f      	ldr	r7, [r1, #16]
 800737e:	2f00      	cmp	r7, #0
 8007380:	d0a7      	beq.n	80072d2 <__sflush_r+0x1a>
 8007382:	0793      	lsls	r3, r2, #30
 8007384:	680e      	ldr	r6, [r1, #0]
 8007386:	bf08      	it	eq
 8007388:	694b      	ldreq	r3, [r1, #20]
 800738a:	600f      	str	r7, [r1, #0]
 800738c:	bf18      	it	ne
 800738e:	2300      	movne	r3, #0
 8007390:	eba6 0807 	sub.w	r8, r6, r7
 8007394:	608b      	str	r3, [r1, #8]
 8007396:	f1b8 0f00 	cmp.w	r8, #0
 800739a:	dd9a      	ble.n	80072d2 <__sflush_r+0x1a>
 800739c:	4643      	mov	r3, r8
 800739e:	463a      	mov	r2, r7
 80073a0:	6a21      	ldr	r1, [r4, #32]
 80073a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80073a4:	4628      	mov	r0, r5
 80073a6:	47b0      	blx	r6
 80073a8:	2800      	cmp	r0, #0
 80073aa:	dc07      	bgt.n	80073bc <__sflush_r+0x104>
 80073ac:	89a3      	ldrh	r3, [r4, #12]
 80073ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073b2:	81a3      	strh	r3, [r4, #12]
 80073b4:	f04f 30ff 	mov.w	r0, #4294967295
 80073b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073bc:	4407      	add	r7, r0
 80073be:	eba8 0800 	sub.w	r8, r8, r0
 80073c2:	e7e8      	b.n	8007396 <__sflush_r+0xde>
 80073c4:	20400001 	.word	0x20400001

080073c8 <_fflush_r>:
 80073c8:	b538      	push	{r3, r4, r5, lr}
 80073ca:	690b      	ldr	r3, [r1, #16]
 80073cc:	4605      	mov	r5, r0
 80073ce:	460c      	mov	r4, r1
 80073d0:	b1db      	cbz	r3, 800740a <_fflush_r+0x42>
 80073d2:	b118      	cbz	r0, 80073dc <_fflush_r+0x14>
 80073d4:	6983      	ldr	r3, [r0, #24]
 80073d6:	b90b      	cbnz	r3, 80073dc <_fflush_r+0x14>
 80073d8:	f000 f860 	bl	800749c <__sinit>
 80073dc:	4b0c      	ldr	r3, [pc, #48]	; (8007410 <_fflush_r+0x48>)
 80073de:	429c      	cmp	r4, r3
 80073e0:	d109      	bne.n	80073f6 <_fflush_r+0x2e>
 80073e2:	686c      	ldr	r4, [r5, #4]
 80073e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e8:	b17b      	cbz	r3, 800740a <_fflush_r+0x42>
 80073ea:	4621      	mov	r1, r4
 80073ec:	4628      	mov	r0, r5
 80073ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073f2:	f7ff bf61 	b.w	80072b8 <__sflush_r>
 80073f6:	4b07      	ldr	r3, [pc, #28]	; (8007414 <_fflush_r+0x4c>)
 80073f8:	429c      	cmp	r4, r3
 80073fa:	d101      	bne.n	8007400 <_fflush_r+0x38>
 80073fc:	68ac      	ldr	r4, [r5, #8]
 80073fe:	e7f1      	b.n	80073e4 <_fflush_r+0x1c>
 8007400:	4b05      	ldr	r3, [pc, #20]	; (8007418 <_fflush_r+0x50>)
 8007402:	429c      	cmp	r4, r3
 8007404:	bf08      	it	eq
 8007406:	68ec      	ldreq	r4, [r5, #12]
 8007408:	e7ec      	b.n	80073e4 <_fflush_r+0x1c>
 800740a:	2000      	movs	r0, #0
 800740c:	bd38      	pop	{r3, r4, r5, pc}
 800740e:	bf00      	nop
 8007410:	08008f98 	.word	0x08008f98
 8007414:	08008fb8 	.word	0x08008fb8
 8007418:	08008f78 	.word	0x08008f78

0800741c <_cleanup_r>:
 800741c:	4901      	ldr	r1, [pc, #4]	; (8007424 <_cleanup_r+0x8>)
 800741e:	f000 b8a9 	b.w	8007574 <_fwalk_reent>
 8007422:	bf00      	nop
 8007424:	080073c9 	.word	0x080073c9

08007428 <std.isra.0>:
 8007428:	2300      	movs	r3, #0
 800742a:	b510      	push	{r4, lr}
 800742c:	4604      	mov	r4, r0
 800742e:	6003      	str	r3, [r0, #0]
 8007430:	6043      	str	r3, [r0, #4]
 8007432:	6083      	str	r3, [r0, #8]
 8007434:	8181      	strh	r1, [r0, #12]
 8007436:	6643      	str	r3, [r0, #100]	; 0x64
 8007438:	81c2      	strh	r2, [r0, #14]
 800743a:	6103      	str	r3, [r0, #16]
 800743c:	6143      	str	r3, [r0, #20]
 800743e:	6183      	str	r3, [r0, #24]
 8007440:	4619      	mov	r1, r3
 8007442:	2208      	movs	r2, #8
 8007444:	305c      	adds	r0, #92	; 0x5c
 8007446:	f7ff fdce 	bl	8006fe6 <memset>
 800744a:	4b05      	ldr	r3, [pc, #20]	; (8007460 <std.isra.0+0x38>)
 800744c:	6263      	str	r3, [r4, #36]	; 0x24
 800744e:	4b05      	ldr	r3, [pc, #20]	; (8007464 <std.isra.0+0x3c>)
 8007450:	62a3      	str	r3, [r4, #40]	; 0x28
 8007452:	4b05      	ldr	r3, [pc, #20]	; (8007468 <std.isra.0+0x40>)
 8007454:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007456:	4b05      	ldr	r3, [pc, #20]	; (800746c <std.isra.0+0x44>)
 8007458:	6224      	str	r4, [r4, #32]
 800745a:	6323      	str	r3, [r4, #48]	; 0x30
 800745c:	bd10      	pop	{r4, pc}
 800745e:	bf00      	nop
 8007460:	0800803d 	.word	0x0800803d
 8007464:	0800805f 	.word	0x0800805f
 8007468:	08008097 	.word	0x08008097
 800746c:	080080bb 	.word	0x080080bb

08007470 <__sfmoreglue>:
 8007470:	b570      	push	{r4, r5, r6, lr}
 8007472:	1e4a      	subs	r2, r1, #1
 8007474:	2568      	movs	r5, #104	; 0x68
 8007476:	4355      	muls	r5, r2
 8007478:	460e      	mov	r6, r1
 800747a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800747e:	f000 f949 	bl	8007714 <_malloc_r>
 8007482:	4604      	mov	r4, r0
 8007484:	b140      	cbz	r0, 8007498 <__sfmoreglue+0x28>
 8007486:	2100      	movs	r1, #0
 8007488:	e880 0042 	stmia.w	r0, {r1, r6}
 800748c:	300c      	adds	r0, #12
 800748e:	60a0      	str	r0, [r4, #8]
 8007490:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007494:	f7ff fda7 	bl	8006fe6 <memset>
 8007498:	4620      	mov	r0, r4
 800749a:	bd70      	pop	{r4, r5, r6, pc}

0800749c <__sinit>:
 800749c:	6983      	ldr	r3, [r0, #24]
 800749e:	b510      	push	{r4, lr}
 80074a0:	4604      	mov	r4, r0
 80074a2:	bb33      	cbnz	r3, 80074f2 <__sinit+0x56>
 80074a4:	6483      	str	r3, [r0, #72]	; 0x48
 80074a6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80074a8:	6503      	str	r3, [r0, #80]	; 0x50
 80074aa:	4b12      	ldr	r3, [pc, #72]	; (80074f4 <__sinit+0x58>)
 80074ac:	4a12      	ldr	r2, [pc, #72]	; (80074f8 <__sinit+0x5c>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	6282      	str	r2, [r0, #40]	; 0x28
 80074b2:	4298      	cmp	r0, r3
 80074b4:	bf04      	itt	eq
 80074b6:	2301      	moveq	r3, #1
 80074b8:	6183      	streq	r3, [r0, #24]
 80074ba:	f000 f81f 	bl	80074fc <__sfp>
 80074be:	6060      	str	r0, [r4, #4]
 80074c0:	4620      	mov	r0, r4
 80074c2:	f000 f81b 	bl	80074fc <__sfp>
 80074c6:	60a0      	str	r0, [r4, #8]
 80074c8:	4620      	mov	r0, r4
 80074ca:	f000 f817 	bl	80074fc <__sfp>
 80074ce:	2200      	movs	r2, #0
 80074d0:	60e0      	str	r0, [r4, #12]
 80074d2:	2104      	movs	r1, #4
 80074d4:	6860      	ldr	r0, [r4, #4]
 80074d6:	f7ff ffa7 	bl	8007428 <std.isra.0>
 80074da:	2201      	movs	r2, #1
 80074dc:	2109      	movs	r1, #9
 80074de:	68a0      	ldr	r0, [r4, #8]
 80074e0:	f7ff ffa2 	bl	8007428 <std.isra.0>
 80074e4:	2202      	movs	r2, #2
 80074e6:	2112      	movs	r1, #18
 80074e8:	68e0      	ldr	r0, [r4, #12]
 80074ea:	f7ff ff9d 	bl	8007428 <std.isra.0>
 80074ee:	2301      	movs	r3, #1
 80074f0:	61a3      	str	r3, [r4, #24]
 80074f2:	bd10      	pop	{r4, pc}
 80074f4:	08008f74 	.word	0x08008f74
 80074f8:	0800741d 	.word	0x0800741d

080074fc <__sfp>:
 80074fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074fe:	4b1c      	ldr	r3, [pc, #112]	; (8007570 <__sfp+0x74>)
 8007500:	681e      	ldr	r6, [r3, #0]
 8007502:	69b3      	ldr	r3, [r6, #24]
 8007504:	4607      	mov	r7, r0
 8007506:	b913      	cbnz	r3, 800750e <__sfp+0x12>
 8007508:	4630      	mov	r0, r6
 800750a:	f7ff ffc7 	bl	800749c <__sinit>
 800750e:	3648      	adds	r6, #72	; 0x48
 8007510:	68b4      	ldr	r4, [r6, #8]
 8007512:	6873      	ldr	r3, [r6, #4]
 8007514:	3b01      	subs	r3, #1
 8007516:	d503      	bpl.n	8007520 <__sfp+0x24>
 8007518:	6833      	ldr	r3, [r6, #0]
 800751a:	b133      	cbz	r3, 800752a <__sfp+0x2e>
 800751c:	6836      	ldr	r6, [r6, #0]
 800751e:	e7f7      	b.n	8007510 <__sfp+0x14>
 8007520:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007524:	b16d      	cbz	r5, 8007542 <__sfp+0x46>
 8007526:	3468      	adds	r4, #104	; 0x68
 8007528:	e7f4      	b.n	8007514 <__sfp+0x18>
 800752a:	2104      	movs	r1, #4
 800752c:	4638      	mov	r0, r7
 800752e:	f7ff ff9f 	bl	8007470 <__sfmoreglue>
 8007532:	6030      	str	r0, [r6, #0]
 8007534:	2800      	cmp	r0, #0
 8007536:	d1f1      	bne.n	800751c <__sfp+0x20>
 8007538:	230c      	movs	r3, #12
 800753a:	603b      	str	r3, [r7, #0]
 800753c:	4604      	mov	r4, r0
 800753e:	4620      	mov	r0, r4
 8007540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007542:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007546:	81e3      	strh	r3, [r4, #14]
 8007548:	2301      	movs	r3, #1
 800754a:	81a3      	strh	r3, [r4, #12]
 800754c:	6665      	str	r5, [r4, #100]	; 0x64
 800754e:	6025      	str	r5, [r4, #0]
 8007550:	60a5      	str	r5, [r4, #8]
 8007552:	6065      	str	r5, [r4, #4]
 8007554:	6125      	str	r5, [r4, #16]
 8007556:	6165      	str	r5, [r4, #20]
 8007558:	61a5      	str	r5, [r4, #24]
 800755a:	2208      	movs	r2, #8
 800755c:	4629      	mov	r1, r5
 800755e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007562:	f7ff fd40 	bl	8006fe6 <memset>
 8007566:	6365      	str	r5, [r4, #52]	; 0x34
 8007568:	63a5      	str	r5, [r4, #56]	; 0x38
 800756a:	64a5      	str	r5, [r4, #72]	; 0x48
 800756c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800756e:	e7e6      	b.n	800753e <__sfp+0x42>
 8007570:	08008f74 	.word	0x08008f74

08007574 <_fwalk_reent>:
 8007574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007578:	4680      	mov	r8, r0
 800757a:	4689      	mov	r9, r1
 800757c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007580:	2600      	movs	r6, #0
 8007582:	b914      	cbnz	r4, 800758a <_fwalk_reent+0x16>
 8007584:	4630      	mov	r0, r6
 8007586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800758a:	68a5      	ldr	r5, [r4, #8]
 800758c:	6867      	ldr	r7, [r4, #4]
 800758e:	3f01      	subs	r7, #1
 8007590:	d501      	bpl.n	8007596 <_fwalk_reent+0x22>
 8007592:	6824      	ldr	r4, [r4, #0]
 8007594:	e7f5      	b.n	8007582 <_fwalk_reent+0xe>
 8007596:	89ab      	ldrh	r3, [r5, #12]
 8007598:	2b01      	cmp	r3, #1
 800759a:	d907      	bls.n	80075ac <_fwalk_reent+0x38>
 800759c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075a0:	3301      	adds	r3, #1
 80075a2:	d003      	beq.n	80075ac <_fwalk_reent+0x38>
 80075a4:	4629      	mov	r1, r5
 80075a6:	4640      	mov	r0, r8
 80075a8:	47c8      	blx	r9
 80075aa:	4306      	orrs	r6, r0
 80075ac:	3568      	adds	r5, #104	; 0x68
 80075ae:	e7ee      	b.n	800758e <_fwalk_reent+0x1a>

080075b0 <__swhatbuf_r>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	460e      	mov	r6, r1
 80075b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075b8:	2900      	cmp	r1, #0
 80075ba:	b090      	sub	sp, #64	; 0x40
 80075bc:	4614      	mov	r4, r2
 80075be:	461d      	mov	r5, r3
 80075c0:	da07      	bge.n	80075d2 <__swhatbuf_r+0x22>
 80075c2:	2300      	movs	r3, #0
 80075c4:	602b      	str	r3, [r5, #0]
 80075c6:	89b3      	ldrh	r3, [r6, #12]
 80075c8:	061a      	lsls	r2, r3, #24
 80075ca:	d410      	bmi.n	80075ee <__swhatbuf_r+0x3e>
 80075cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80075d0:	e00e      	b.n	80075f0 <__swhatbuf_r+0x40>
 80075d2:	aa01      	add	r2, sp, #4
 80075d4:	f000 fd98 	bl	8008108 <_fstat_r>
 80075d8:	2800      	cmp	r0, #0
 80075da:	dbf2      	blt.n	80075c2 <__swhatbuf_r+0x12>
 80075dc:	9a02      	ldr	r2, [sp, #8]
 80075de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80075e2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80075e6:	425a      	negs	r2, r3
 80075e8:	415a      	adcs	r2, r3
 80075ea:	602a      	str	r2, [r5, #0]
 80075ec:	e7ee      	b.n	80075cc <__swhatbuf_r+0x1c>
 80075ee:	2340      	movs	r3, #64	; 0x40
 80075f0:	2000      	movs	r0, #0
 80075f2:	6023      	str	r3, [r4, #0]
 80075f4:	b010      	add	sp, #64	; 0x40
 80075f6:	bd70      	pop	{r4, r5, r6, pc}

080075f8 <__smakebuf_r>:
 80075f8:	898b      	ldrh	r3, [r1, #12]
 80075fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80075fc:	079d      	lsls	r5, r3, #30
 80075fe:	4606      	mov	r6, r0
 8007600:	460c      	mov	r4, r1
 8007602:	d507      	bpl.n	8007614 <__smakebuf_r+0x1c>
 8007604:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	6123      	str	r3, [r4, #16]
 800760c:	2301      	movs	r3, #1
 800760e:	6163      	str	r3, [r4, #20]
 8007610:	b002      	add	sp, #8
 8007612:	bd70      	pop	{r4, r5, r6, pc}
 8007614:	ab01      	add	r3, sp, #4
 8007616:	466a      	mov	r2, sp
 8007618:	f7ff ffca 	bl	80075b0 <__swhatbuf_r>
 800761c:	9900      	ldr	r1, [sp, #0]
 800761e:	4605      	mov	r5, r0
 8007620:	4630      	mov	r0, r6
 8007622:	f000 f877 	bl	8007714 <_malloc_r>
 8007626:	b948      	cbnz	r0, 800763c <__smakebuf_r+0x44>
 8007628:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800762c:	059a      	lsls	r2, r3, #22
 800762e:	d4ef      	bmi.n	8007610 <__smakebuf_r+0x18>
 8007630:	f023 0303 	bic.w	r3, r3, #3
 8007634:	f043 0302 	orr.w	r3, r3, #2
 8007638:	81a3      	strh	r3, [r4, #12]
 800763a:	e7e3      	b.n	8007604 <__smakebuf_r+0xc>
 800763c:	4b0d      	ldr	r3, [pc, #52]	; (8007674 <__smakebuf_r+0x7c>)
 800763e:	62b3      	str	r3, [r6, #40]	; 0x28
 8007640:	89a3      	ldrh	r3, [r4, #12]
 8007642:	6020      	str	r0, [r4, #0]
 8007644:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007648:	81a3      	strh	r3, [r4, #12]
 800764a:	9b00      	ldr	r3, [sp, #0]
 800764c:	6163      	str	r3, [r4, #20]
 800764e:	9b01      	ldr	r3, [sp, #4]
 8007650:	6120      	str	r0, [r4, #16]
 8007652:	b15b      	cbz	r3, 800766c <__smakebuf_r+0x74>
 8007654:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007658:	4630      	mov	r0, r6
 800765a:	f000 fd67 	bl	800812c <_isatty_r>
 800765e:	b128      	cbz	r0, 800766c <__smakebuf_r+0x74>
 8007660:	89a3      	ldrh	r3, [r4, #12]
 8007662:	f023 0303 	bic.w	r3, r3, #3
 8007666:	f043 0301 	orr.w	r3, r3, #1
 800766a:	81a3      	strh	r3, [r4, #12]
 800766c:	89a3      	ldrh	r3, [r4, #12]
 800766e:	431d      	orrs	r5, r3
 8007670:	81a5      	strh	r5, [r4, #12]
 8007672:	e7cd      	b.n	8007610 <__smakebuf_r+0x18>
 8007674:	0800741d 	.word	0x0800741d

08007678 <_free_r>:
 8007678:	b538      	push	{r3, r4, r5, lr}
 800767a:	4605      	mov	r5, r0
 800767c:	2900      	cmp	r1, #0
 800767e:	d045      	beq.n	800770c <_free_r+0x94>
 8007680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007684:	1f0c      	subs	r4, r1, #4
 8007686:	2b00      	cmp	r3, #0
 8007688:	bfb8      	it	lt
 800768a:	18e4      	addlt	r4, r4, r3
 800768c:	f000 fd8a 	bl	80081a4 <__malloc_lock>
 8007690:	4a1f      	ldr	r2, [pc, #124]	; (8007710 <_free_r+0x98>)
 8007692:	6813      	ldr	r3, [r2, #0]
 8007694:	4610      	mov	r0, r2
 8007696:	b933      	cbnz	r3, 80076a6 <_free_r+0x2e>
 8007698:	6063      	str	r3, [r4, #4]
 800769a:	6014      	str	r4, [r2, #0]
 800769c:	4628      	mov	r0, r5
 800769e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a2:	f000 bd80 	b.w	80081a6 <__malloc_unlock>
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	d90c      	bls.n	80076c4 <_free_r+0x4c>
 80076aa:	6821      	ldr	r1, [r4, #0]
 80076ac:	1862      	adds	r2, r4, r1
 80076ae:	4293      	cmp	r3, r2
 80076b0:	bf04      	itt	eq
 80076b2:	681a      	ldreq	r2, [r3, #0]
 80076b4:	685b      	ldreq	r3, [r3, #4]
 80076b6:	6063      	str	r3, [r4, #4]
 80076b8:	bf04      	itt	eq
 80076ba:	1852      	addeq	r2, r2, r1
 80076bc:	6022      	streq	r2, [r4, #0]
 80076be:	6004      	str	r4, [r0, #0]
 80076c0:	e7ec      	b.n	800769c <_free_r+0x24>
 80076c2:	4613      	mov	r3, r2
 80076c4:	685a      	ldr	r2, [r3, #4]
 80076c6:	b10a      	cbz	r2, 80076cc <_free_r+0x54>
 80076c8:	42a2      	cmp	r2, r4
 80076ca:	d9fa      	bls.n	80076c2 <_free_r+0x4a>
 80076cc:	6819      	ldr	r1, [r3, #0]
 80076ce:	1858      	adds	r0, r3, r1
 80076d0:	42a0      	cmp	r0, r4
 80076d2:	d10b      	bne.n	80076ec <_free_r+0x74>
 80076d4:	6820      	ldr	r0, [r4, #0]
 80076d6:	4401      	add	r1, r0
 80076d8:	1858      	adds	r0, r3, r1
 80076da:	4282      	cmp	r2, r0
 80076dc:	6019      	str	r1, [r3, #0]
 80076de:	d1dd      	bne.n	800769c <_free_r+0x24>
 80076e0:	6810      	ldr	r0, [r2, #0]
 80076e2:	6852      	ldr	r2, [r2, #4]
 80076e4:	605a      	str	r2, [r3, #4]
 80076e6:	4401      	add	r1, r0
 80076e8:	6019      	str	r1, [r3, #0]
 80076ea:	e7d7      	b.n	800769c <_free_r+0x24>
 80076ec:	d902      	bls.n	80076f4 <_free_r+0x7c>
 80076ee:	230c      	movs	r3, #12
 80076f0:	602b      	str	r3, [r5, #0]
 80076f2:	e7d3      	b.n	800769c <_free_r+0x24>
 80076f4:	6820      	ldr	r0, [r4, #0]
 80076f6:	1821      	adds	r1, r4, r0
 80076f8:	428a      	cmp	r2, r1
 80076fa:	bf04      	itt	eq
 80076fc:	6811      	ldreq	r1, [r2, #0]
 80076fe:	6852      	ldreq	r2, [r2, #4]
 8007700:	6062      	str	r2, [r4, #4]
 8007702:	bf04      	itt	eq
 8007704:	1809      	addeq	r1, r1, r0
 8007706:	6021      	streq	r1, [r4, #0]
 8007708:	605c      	str	r4, [r3, #4]
 800770a:	e7c7      	b.n	800769c <_free_r+0x24>
 800770c:	bd38      	pop	{r3, r4, r5, pc}
 800770e:	bf00      	nop
 8007710:	200004cc 	.word	0x200004cc

08007714 <_malloc_r>:
 8007714:	b570      	push	{r4, r5, r6, lr}
 8007716:	1ccd      	adds	r5, r1, #3
 8007718:	f025 0503 	bic.w	r5, r5, #3
 800771c:	3508      	adds	r5, #8
 800771e:	2d0c      	cmp	r5, #12
 8007720:	bf38      	it	cc
 8007722:	250c      	movcc	r5, #12
 8007724:	2d00      	cmp	r5, #0
 8007726:	4606      	mov	r6, r0
 8007728:	db01      	blt.n	800772e <_malloc_r+0x1a>
 800772a:	42a9      	cmp	r1, r5
 800772c:	d903      	bls.n	8007736 <_malloc_r+0x22>
 800772e:	230c      	movs	r3, #12
 8007730:	6033      	str	r3, [r6, #0]
 8007732:	2000      	movs	r0, #0
 8007734:	bd70      	pop	{r4, r5, r6, pc}
 8007736:	f000 fd35 	bl	80081a4 <__malloc_lock>
 800773a:	4a23      	ldr	r2, [pc, #140]	; (80077c8 <_malloc_r+0xb4>)
 800773c:	6814      	ldr	r4, [r2, #0]
 800773e:	4621      	mov	r1, r4
 8007740:	b991      	cbnz	r1, 8007768 <_malloc_r+0x54>
 8007742:	4c22      	ldr	r4, [pc, #136]	; (80077cc <_malloc_r+0xb8>)
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	b91b      	cbnz	r3, 8007750 <_malloc_r+0x3c>
 8007748:	4630      	mov	r0, r6
 800774a:	f000 fc67 	bl	800801c <_sbrk_r>
 800774e:	6020      	str	r0, [r4, #0]
 8007750:	4629      	mov	r1, r5
 8007752:	4630      	mov	r0, r6
 8007754:	f000 fc62 	bl	800801c <_sbrk_r>
 8007758:	1c43      	adds	r3, r0, #1
 800775a:	d126      	bne.n	80077aa <_malloc_r+0x96>
 800775c:	230c      	movs	r3, #12
 800775e:	6033      	str	r3, [r6, #0]
 8007760:	4630      	mov	r0, r6
 8007762:	f000 fd20 	bl	80081a6 <__malloc_unlock>
 8007766:	e7e4      	b.n	8007732 <_malloc_r+0x1e>
 8007768:	680b      	ldr	r3, [r1, #0]
 800776a:	1b5b      	subs	r3, r3, r5
 800776c:	d41a      	bmi.n	80077a4 <_malloc_r+0x90>
 800776e:	2b0b      	cmp	r3, #11
 8007770:	d90f      	bls.n	8007792 <_malloc_r+0x7e>
 8007772:	600b      	str	r3, [r1, #0]
 8007774:	50cd      	str	r5, [r1, r3]
 8007776:	18cc      	adds	r4, r1, r3
 8007778:	4630      	mov	r0, r6
 800777a:	f000 fd14 	bl	80081a6 <__malloc_unlock>
 800777e:	f104 000b 	add.w	r0, r4, #11
 8007782:	1d23      	adds	r3, r4, #4
 8007784:	f020 0007 	bic.w	r0, r0, #7
 8007788:	1ac3      	subs	r3, r0, r3
 800778a:	d01b      	beq.n	80077c4 <_malloc_r+0xb0>
 800778c:	425a      	negs	r2, r3
 800778e:	50e2      	str	r2, [r4, r3]
 8007790:	bd70      	pop	{r4, r5, r6, pc}
 8007792:	428c      	cmp	r4, r1
 8007794:	bf0d      	iteet	eq
 8007796:	6863      	ldreq	r3, [r4, #4]
 8007798:	684b      	ldrne	r3, [r1, #4]
 800779a:	6063      	strne	r3, [r4, #4]
 800779c:	6013      	streq	r3, [r2, #0]
 800779e:	bf18      	it	ne
 80077a0:	460c      	movne	r4, r1
 80077a2:	e7e9      	b.n	8007778 <_malloc_r+0x64>
 80077a4:	460c      	mov	r4, r1
 80077a6:	6849      	ldr	r1, [r1, #4]
 80077a8:	e7ca      	b.n	8007740 <_malloc_r+0x2c>
 80077aa:	1cc4      	adds	r4, r0, #3
 80077ac:	f024 0403 	bic.w	r4, r4, #3
 80077b0:	42a0      	cmp	r0, r4
 80077b2:	d005      	beq.n	80077c0 <_malloc_r+0xac>
 80077b4:	1a21      	subs	r1, r4, r0
 80077b6:	4630      	mov	r0, r6
 80077b8:	f000 fc30 	bl	800801c <_sbrk_r>
 80077bc:	3001      	adds	r0, #1
 80077be:	d0cd      	beq.n	800775c <_malloc_r+0x48>
 80077c0:	6025      	str	r5, [r4, #0]
 80077c2:	e7d9      	b.n	8007778 <_malloc_r+0x64>
 80077c4:	bd70      	pop	{r4, r5, r6, pc}
 80077c6:	bf00      	nop
 80077c8:	200004cc 	.word	0x200004cc
 80077cc:	200004d0 	.word	0x200004d0

080077d0 <__ssputs_r>:
 80077d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077d4:	688e      	ldr	r6, [r1, #8]
 80077d6:	429e      	cmp	r6, r3
 80077d8:	4682      	mov	sl, r0
 80077da:	460c      	mov	r4, r1
 80077dc:	4691      	mov	r9, r2
 80077de:	4698      	mov	r8, r3
 80077e0:	d835      	bhi.n	800784e <__ssputs_r+0x7e>
 80077e2:	898a      	ldrh	r2, [r1, #12]
 80077e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80077e8:	d031      	beq.n	800784e <__ssputs_r+0x7e>
 80077ea:	6825      	ldr	r5, [r4, #0]
 80077ec:	6909      	ldr	r1, [r1, #16]
 80077ee:	1a6f      	subs	r7, r5, r1
 80077f0:	6965      	ldr	r5, [r4, #20]
 80077f2:	2302      	movs	r3, #2
 80077f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077f8:	fb95 f5f3 	sdiv	r5, r5, r3
 80077fc:	f108 0301 	add.w	r3, r8, #1
 8007800:	443b      	add	r3, r7
 8007802:	429d      	cmp	r5, r3
 8007804:	bf38      	it	cc
 8007806:	461d      	movcc	r5, r3
 8007808:	0553      	lsls	r3, r2, #21
 800780a:	d531      	bpl.n	8007870 <__ssputs_r+0xa0>
 800780c:	4629      	mov	r1, r5
 800780e:	f7ff ff81 	bl	8007714 <_malloc_r>
 8007812:	4606      	mov	r6, r0
 8007814:	b950      	cbnz	r0, 800782c <__ssputs_r+0x5c>
 8007816:	230c      	movs	r3, #12
 8007818:	f8ca 3000 	str.w	r3, [sl]
 800781c:	89a3      	ldrh	r3, [r4, #12]
 800781e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007822:	81a3      	strh	r3, [r4, #12]
 8007824:	f04f 30ff 	mov.w	r0, #4294967295
 8007828:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800782c:	463a      	mov	r2, r7
 800782e:	6921      	ldr	r1, [r4, #16]
 8007830:	f7ff fbce 	bl	8006fd0 <memcpy>
 8007834:	89a3      	ldrh	r3, [r4, #12]
 8007836:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800783a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800783e:	81a3      	strh	r3, [r4, #12]
 8007840:	6126      	str	r6, [r4, #16]
 8007842:	6165      	str	r5, [r4, #20]
 8007844:	443e      	add	r6, r7
 8007846:	1bed      	subs	r5, r5, r7
 8007848:	6026      	str	r6, [r4, #0]
 800784a:	60a5      	str	r5, [r4, #8]
 800784c:	4646      	mov	r6, r8
 800784e:	4546      	cmp	r6, r8
 8007850:	bf28      	it	cs
 8007852:	4646      	movcs	r6, r8
 8007854:	4632      	mov	r2, r6
 8007856:	4649      	mov	r1, r9
 8007858:	6820      	ldr	r0, [r4, #0]
 800785a:	f000 fc89 	bl	8008170 <memmove>
 800785e:	68a3      	ldr	r3, [r4, #8]
 8007860:	1b9b      	subs	r3, r3, r6
 8007862:	60a3      	str	r3, [r4, #8]
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	441e      	add	r6, r3
 8007868:	6026      	str	r6, [r4, #0]
 800786a:	2000      	movs	r0, #0
 800786c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007870:	462a      	mov	r2, r5
 8007872:	f000 fc99 	bl	80081a8 <_realloc_r>
 8007876:	4606      	mov	r6, r0
 8007878:	2800      	cmp	r0, #0
 800787a:	d1e1      	bne.n	8007840 <__ssputs_r+0x70>
 800787c:	6921      	ldr	r1, [r4, #16]
 800787e:	4650      	mov	r0, sl
 8007880:	f7ff fefa 	bl	8007678 <_free_r>
 8007884:	e7c7      	b.n	8007816 <__ssputs_r+0x46>
	...

08007888 <_svfiprintf_r>:
 8007888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800788c:	b09d      	sub	sp, #116	; 0x74
 800788e:	4680      	mov	r8, r0
 8007890:	9303      	str	r3, [sp, #12]
 8007892:	898b      	ldrh	r3, [r1, #12]
 8007894:	061c      	lsls	r4, r3, #24
 8007896:	460d      	mov	r5, r1
 8007898:	4616      	mov	r6, r2
 800789a:	d50f      	bpl.n	80078bc <_svfiprintf_r+0x34>
 800789c:	690b      	ldr	r3, [r1, #16]
 800789e:	b96b      	cbnz	r3, 80078bc <_svfiprintf_r+0x34>
 80078a0:	2140      	movs	r1, #64	; 0x40
 80078a2:	f7ff ff37 	bl	8007714 <_malloc_r>
 80078a6:	6028      	str	r0, [r5, #0]
 80078a8:	6128      	str	r0, [r5, #16]
 80078aa:	b928      	cbnz	r0, 80078b8 <_svfiprintf_r+0x30>
 80078ac:	230c      	movs	r3, #12
 80078ae:	f8c8 3000 	str.w	r3, [r8]
 80078b2:	f04f 30ff 	mov.w	r0, #4294967295
 80078b6:	e0c5      	b.n	8007a44 <_svfiprintf_r+0x1bc>
 80078b8:	2340      	movs	r3, #64	; 0x40
 80078ba:	616b      	str	r3, [r5, #20]
 80078bc:	2300      	movs	r3, #0
 80078be:	9309      	str	r3, [sp, #36]	; 0x24
 80078c0:	2320      	movs	r3, #32
 80078c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80078c6:	2330      	movs	r3, #48	; 0x30
 80078c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80078cc:	f04f 0b01 	mov.w	fp, #1
 80078d0:	4637      	mov	r7, r6
 80078d2:	463c      	mov	r4, r7
 80078d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d13c      	bne.n	8007956 <_svfiprintf_r+0xce>
 80078dc:	ebb7 0a06 	subs.w	sl, r7, r6
 80078e0:	d00b      	beq.n	80078fa <_svfiprintf_r+0x72>
 80078e2:	4653      	mov	r3, sl
 80078e4:	4632      	mov	r2, r6
 80078e6:	4629      	mov	r1, r5
 80078e8:	4640      	mov	r0, r8
 80078ea:	f7ff ff71 	bl	80077d0 <__ssputs_r>
 80078ee:	3001      	adds	r0, #1
 80078f0:	f000 80a3 	beq.w	8007a3a <_svfiprintf_r+0x1b2>
 80078f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f6:	4453      	add	r3, sl
 80078f8:	9309      	str	r3, [sp, #36]	; 0x24
 80078fa:	783b      	ldrb	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	f000 809c 	beq.w	8007a3a <_svfiprintf_r+0x1b2>
 8007902:	2300      	movs	r3, #0
 8007904:	f04f 32ff 	mov.w	r2, #4294967295
 8007908:	9304      	str	r3, [sp, #16]
 800790a:	9307      	str	r3, [sp, #28]
 800790c:	9205      	str	r2, [sp, #20]
 800790e:	9306      	str	r3, [sp, #24]
 8007910:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007914:	931a      	str	r3, [sp, #104]	; 0x68
 8007916:	2205      	movs	r2, #5
 8007918:	7821      	ldrb	r1, [r4, #0]
 800791a:	4850      	ldr	r0, [pc, #320]	; (8007a5c <_svfiprintf_r+0x1d4>)
 800791c:	f7f8 fc70 	bl	8000200 <memchr>
 8007920:	1c67      	adds	r7, r4, #1
 8007922:	9b04      	ldr	r3, [sp, #16]
 8007924:	b9d8      	cbnz	r0, 800795e <_svfiprintf_r+0xd6>
 8007926:	06d9      	lsls	r1, r3, #27
 8007928:	bf44      	itt	mi
 800792a:	2220      	movmi	r2, #32
 800792c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007930:	071a      	lsls	r2, r3, #28
 8007932:	bf44      	itt	mi
 8007934:	222b      	movmi	r2, #43	; 0x2b
 8007936:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800793a:	7822      	ldrb	r2, [r4, #0]
 800793c:	2a2a      	cmp	r2, #42	; 0x2a
 800793e:	d016      	beq.n	800796e <_svfiprintf_r+0xe6>
 8007940:	9a07      	ldr	r2, [sp, #28]
 8007942:	2100      	movs	r1, #0
 8007944:	200a      	movs	r0, #10
 8007946:	4627      	mov	r7, r4
 8007948:	3401      	adds	r4, #1
 800794a:	783b      	ldrb	r3, [r7, #0]
 800794c:	3b30      	subs	r3, #48	; 0x30
 800794e:	2b09      	cmp	r3, #9
 8007950:	d951      	bls.n	80079f6 <_svfiprintf_r+0x16e>
 8007952:	b1c9      	cbz	r1, 8007988 <_svfiprintf_r+0x100>
 8007954:	e011      	b.n	800797a <_svfiprintf_r+0xf2>
 8007956:	2b25      	cmp	r3, #37	; 0x25
 8007958:	d0c0      	beq.n	80078dc <_svfiprintf_r+0x54>
 800795a:	4627      	mov	r7, r4
 800795c:	e7b9      	b.n	80078d2 <_svfiprintf_r+0x4a>
 800795e:	4a3f      	ldr	r2, [pc, #252]	; (8007a5c <_svfiprintf_r+0x1d4>)
 8007960:	1a80      	subs	r0, r0, r2
 8007962:	fa0b f000 	lsl.w	r0, fp, r0
 8007966:	4318      	orrs	r0, r3
 8007968:	9004      	str	r0, [sp, #16]
 800796a:	463c      	mov	r4, r7
 800796c:	e7d3      	b.n	8007916 <_svfiprintf_r+0x8e>
 800796e:	9a03      	ldr	r2, [sp, #12]
 8007970:	1d11      	adds	r1, r2, #4
 8007972:	6812      	ldr	r2, [r2, #0]
 8007974:	9103      	str	r1, [sp, #12]
 8007976:	2a00      	cmp	r2, #0
 8007978:	db01      	blt.n	800797e <_svfiprintf_r+0xf6>
 800797a:	9207      	str	r2, [sp, #28]
 800797c:	e004      	b.n	8007988 <_svfiprintf_r+0x100>
 800797e:	4252      	negs	r2, r2
 8007980:	f043 0302 	orr.w	r3, r3, #2
 8007984:	9207      	str	r2, [sp, #28]
 8007986:	9304      	str	r3, [sp, #16]
 8007988:	783b      	ldrb	r3, [r7, #0]
 800798a:	2b2e      	cmp	r3, #46	; 0x2e
 800798c:	d10e      	bne.n	80079ac <_svfiprintf_r+0x124>
 800798e:	787b      	ldrb	r3, [r7, #1]
 8007990:	2b2a      	cmp	r3, #42	; 0x2a
 8007992:	f107 0101 	add.w	r1, r7, #1
 8007996:	d132      	bne.n	80079fe <_svfiprintf_r+0x176>
 8007998:	9b03      	ldr	r3, [sp, #12]
 800799a:	1d1a      	adds	r2, r3, #4
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	9203      	str	r2, [sp, #12]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	bfb8      	it	lt
 80079a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80079a8:	3702      	adds	r7, #2
 80079aa:	9305      	str	r3, [sp, #20]
 80079ac:	4c2c      	ldr	r4, [pc, #176]	; (8007a60 <_svfiprintf_r+0x1d8>)
 80079ae:	7839      	ldrb	r1, [r7, #0]
 80079b0:	2203      	movs	r2, #3
 80079b2:	4620      	mov	r0, r4
 80079b4:	f7f8 fc24 	bl	8000200 <memchr>
 80079b8:	b138      	cbz	r0, 80079ca <_svfiprintf_r+0x142>
 80079ba:	2340      	movs	r3, #64	; 0x40
 80079bc:	1b00      	subs	r0, r0, r4
 80079be:	fa03 f000 	lsl.w	r0, r3, r0
 80079c2:	9b04      	ldr	r3, [sp, #16]
 80079c4:	4303      	orrs	r3, r0
 80079c6:	9304      	str	r3, [sp, #16]
 80079c8:	3701      	adds	r7, #1
 80079ca:	7839      	ldrb	r1, [r7, #0]
 80079cc:	4825      	ldr	r0, [pc, #148]	; (8007a64 <_svfiprintf_r+0x1dc>)
 80079ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80079d2:	2206      	movs	r2, #6
 80079d4:	1c7e      	adds	r6, r7, #1
 80079d6:	f7f8 fc13 	bl	8000200 <memchr>
 80079da:	2800      	cmp	r0, #0
 80079dc:	d035      	beq.n	8007a4a <_svfiprintf_r+0x1c2>
 80079de:	4b22      	ldr	r3, [pc, #136]	; (8007a68 <_svfiprintf_r+0x1e0>)
 80079e0:	b9fb      	cbnz	r3, 8007a22 <_svfiprintf_r+0x19a>
 80079e2:	9b03      	ldr	r3, [sp, #12]
 80079e4:	3307      	adds	r3, #7
 80079e6:	f023 0307 	bic.w	r3, r3, #7
 80079ea:	3308      	adds	r3, #8
 80079ec:	9303      	str	r3, [sp, #12]
 80079ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f0:	444b      	add	r3, r9
 80079f2:	9309      	str	r3, [sp, #36]	; 0x24
 80079f4:	e76c      	b.n	80078d0 <_svfiprintf_r+0x48>
 80079f6:	fb00 3202 	mla	r2, r0, r2, r3
 80079fa:	2101      	movs	r1, #1
 80079fc:	e7a3      	b.n	8007946 <_svfiprintf_r+0xbe>
 80079fe:	2300      	movs	r3, #0
 8007a00:	9305      	str	r3, [sp, #20]
 8007a02:	4618      	mov	r0, r3
 8007a04:	240a      	movs	r4, #10
 8007a06:	460f      	mov	r7, r1
 8007a08:	3101      	adds	r1, #1
 8007a0a:	783a      	ldrb	r2, [r7, #0]
 8007a0c:	3a30      	subs	r2, #48	; 0x30
 8007a0e:	2a09      	cmp	r2, #9
 8007a10:	d903      	bls.n	8007a1a <_svfiprintf_r+0x192>
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d0ca      	beq.n	80079ac <_svfiprintf_r+0x124>
 8007a16:	9005      	str	r0, [sp, #20]
 8007a18:	e7c8      	b.n	80079ac <_svfiprintf_r+0x124>
 8007a1a:	fb04 2000 	mla	r0, r4, r0, r2
 8007a1e:	2301      	movs	r3, #1
 8007a20:	e7f1      	b.n	8007a06 <_svfiprintf_r+0x17e>
 8007a22:	ab03      	add	r3, sp, #12
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	462a      	mov	r2, r5
 8007a28:	4b10      	ldr	r3, [pc, #64]	; (8007a6c <_svfiprintf_r+0x1e4>)
 8007a2a:	a904      	add	r1, sp, #16
 8007a2c:	4640      	mov	r0, r8
 8007a2e:	f3af 8000 	nop.w
 8007a32:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007a36:	4681      	mov	r9, r0
 8007a38:	d1d9      	bne.n	80079ee <_svfiprintf_r+0x166>
 8007a3a:	89ab      	ldrh	r3, [r5, #12]
 8007a3c:	065b      	lsls	r3, r3, #25
 8007a3e:	f53f af38 	bmi.w	80078b2 <_svfiprintf_r+0x2a>
 8007a42:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a44:	b01d      	add	sp, #116	; 0x74
 8007a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a4a:	ab03      	add	r3, sp, #12
 8007a4c:	9300      	str	r3, [sp, #0]
 8007a4e:	462a      	mov	r2, r5
 8007a50:	4b06      	ldr	r3, [pc, #24]	; (8007a6c <_svfiprintf_r+0x1e4>)
 8007a52:	a904      	add	r1, sp, #16
 8007a54:	4640      	mov	r0, r8
 8007a56:	f000 f9c1 	bl	8007ddc <_printf_i>
 8007a5a:	e7ea      	b.n	8007a32 <_svfiprintf_r+0x1aa>
 8007a5c:	08008fd8 	.word	0x08008fd8
 8007a60:	08008fde 	.word	0x08008fde
 8007a64:	08008fe2 	.word	0x08008fe2
 8007a68:	00000000 	.word	0x00000000
 8007a6c:	080077d1 	.word	0x080077d1

08007a70 <__sfputc_r>:
 8007a70:	6893      	ldr	r3, [r2, #8]
 8007a72:	3b01      	subs	r3, #1
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	b410      	push	{r4}
 8007a78:	6093      	str	r3, [r2, #8]
 8007a7a:	da09      	bge.n	8007a90 <__sfputc_r+0x20>
 8007a7c:	6994      	ldr	r4, [r2, #24]
 8007a7e:	42a3      	cmp	r3, r4
 8007a80:	db02      	blt.n	8007a88 <__sfputc_r+0x18>
 8007a82:	b2cb      	uxtb	r3, r1
 8007a84:	2b0a      	cmp	r3, #10
 8007a86:	d103      	bne.n	8007a90 <__sfputc_r+0x20>
 8007a88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a8c:	f7ff bb54 	b.w	8007138 <__swbuf_r>
 8007a90:	6813      	ldr	r3, [r2, #0]
 8007a92:	1c58      	adds	r0, r3, #1
 8007a94:	6010      	str	r0, [r2, #0]
 8007a96:	7019      	strb	r1, [r3, #0]
 8007a98:	b2c8      	uxtb	r0, r1
 8007a9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <__sfputs_r>:
 8007aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aa2:	4606      	mov	r6, r0
 8007aa4:	460f      	mov	r7, r1
 8007aa6:	4614      	mov	r4, r2
 8007aa8:	18d5      	adds	r5, r2, r3
 8007aaa:	42ac      	cmp	r4, r5
 8007aac:	d101      	bne.n	8007ab2 <__sfputs_r+0x12>
 8007aae:	2000      	movs	r0, #0
 8007ab0:	e007      	b.n	8007ac2 <__sfputs_r+0x22>
 8007ab2:	463a      	mov	r2, r7
 8007ab4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ab8:	4630      	mov	r0, r6
 8007aba:	f7ff ffd9 	bl	8007a70 <__sfputc_r>
 8007abe:	1c43      	adds	r3, r0, #1
 8007ac0:	d1f3      	bne.n	8007aaa <__sfputs_r+0xa>
 8007ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ac4 <_vfiprintf_r>:
 8007ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	b09d      	sub	sp, #116	; 0x74
 8007aca:	460c      	mov	r4, r1
 8007acc:	4617      	mov	r7, r2
 8007ace:	9303      	str	r3, [sp, #12]
 8007ad0:	4606      	mov	r6, r0
 8007ad2:	b118      	cbz	r0, 8007adc <_vfiprintf_r+0x18>
 8007ad4:	6983      	ldr	r3, [r0, #24]
 8007ad6:	b90b      	cbnz	r3, 8007adc <_vfiprintf_r+0x18>
 8007ad8:	f7ff fce0 	bl	800749c <__sinit>
 8007adc:	4b7c      	ldr	r3, [pc, #496]	; (8007cd0 <_vfiprintf_r+0x20c>)
 8007ade:	429c      	cmp	r4, r3
 8007ae0:	d157      	bne.n	8007b92 <_vfiprintf_r+0xce>
 8007ae2:	6874      	ldr	r4, [r6, #4]
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	0718      	lsls	r0, r3, #28
 8007ae8:	d55d      	bpl.n	8007ba6 <_vfiprintf_r+0xe2>
 8007aea:	6923      	ldr	r3, [r4, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d05a      	beq.n	8007ba6 <_vfiprintf_r+0xe2>
 8007af0:	2300      	movs	r3, #0
 8007af2:	9309      	str	r3, [sp, #36]	; 0x24
 8007af4:	2320      	movs	r3, #32
 8007af6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007afa:	2330      	movs	r3, #48	; 0x30
 8007afc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b00:	f04f 0b01 	mov.w	fp, #1
 8007b04:	46b8      	mov	r8, r7
 8007b06:	4645      	mov	r5, r8
 8007b08:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d155      	bne.n	8007bbc <_vfiprintf_r+0xf8>
 8007b10:	ebb8 0a07 	subs.w	sl, r8, r7
 8007b14:	d00b      	beq.n	8007b2e <_vfiprintf_r+0x6a>
 8007b16:	4653      	mov	r3, sl
 8007b18:	463a      	mov	r2, r7
 8007b1a:	4621      	mov	r1, r4
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f7ff ffbf 	bl	8007aa0 <__sfputs_r>
 8007b22:	3001      	adds	r0, #1
 8007b24:	f000 80c4 	beq.w	8007cb0 <_vfiprintf_r+0x1ec>
 8007b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b2a:	4453      	add	r3, sl
 8007b2c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b2e:	f898 3000 	ldrb.w	r3, [r8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 80bc 	beq.w	8007cb0 <_vfiprintf_r+0x1ec>
 8007b38:	2300      	movs	r3, #0
 8007b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3e:	9304      	str	r3, [sp, #16]
 8007b40:	9307      	str	r3, [sp, #28]
 8007b42:	9205      	str	r2, [sp, #20]
 8007b44:	9306      	str	r3, [sp, #24]
 8007b46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b4a:	931a      	str	r3, [sp, #104]	; 0x68
 8007b4c:	2205      	movs	r2, #5
 8007b4e:	7829      	ldrb	r1, [r5, #0]
 8007b50:	4860      	ldr	r0, [pc, #384]	; (8007cd4 <_vfiprintf_r+0x210>)
 8007b52:	f7f8 fb55 	bl	8000200 <memchr>
 8007b56:	f105 0801 	add.w	r8, r5, #1
 8007b5a:	9b04      	ldr	r3, [sp, #16]
 8007b5c:	2800      	cmp	r0, #0
 8007b5e:	d131      	bne.n	8007bc4 <_vfiprintf_r+0x100>
 8007b60:	06d9      	lsls	r1, r3, #27
 8007b62:	bf44      	itt	mi
 8007b64:	2220      	movmi	r2, #32
 8007b66:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b6a:	071a      	lsls	r2, r3, #28
 8007b6c:	bf44      	itt	mi
 8007b6e:	222b      	movmi	r2, #43	; 0x2b
 8007b70:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007b74:	782a      	ldrb	r2, [r5, #0]
 8007b76:	2a2a      	cmp	r2, #42	; 0x2a
 8007b78:	d02c      	beq.n	8007bd4 <_vfiprintf_r+0x110>
 8007b7a:	9a07      	ldr	r2, [sp, #28]
 8007b7c:	2100      	movs	r1, #0
 8007b7e:	200a      	movs	r0, #10
 8007b80:	46a8      	mov	r8, r5
 8007b82:	3501      	adds	r5, #1
 8007b84:	f898 3000 	ldrb.w	r3, [r8]
 8007b88:	3b30      	subs	r3, #48	; 0x30
 8007b8a:	2b09      	cmp	r3, #9
 8007b8c:	d96d      	bls.n	8007c6a <_vfiprintf_r+0x1a6>
 8007b8e:	b371      	cbz	r1, 8007bee <_vfiprintf_r+0x12a>
 8007b90:	e026      	b.n	8007be0 <_vfiprintf_r+0x11c>
 8007b92:	4b51      	ldr	r3, [pc, #324]	; (8007cd8 <_vfiprintf_r+0x214>)
 8007b94:	429c      	cmp	r4, r3
 8007b96:	d101      	bne.n	8007b9c <_vfiprintf_r+0xd8>
 8007b98:	68b4      	ldr	r4, [r6, #8]
 8007b9a:	e7a3      	b.n	8007ae4 <_vfiprintf_r+0x20>
 8007b9c:	4b4f      	ldr	r3, [pc, #316]	; (8007cdc <_vfiprintf_r+0x218>)
 8007b9e:	429c      	cmp	r4, r3
 8007ba0:	bf08      	it	eq
 8007ba2:	68f4      	ldreq	r4, [r6, #12]
 8007ba4:	e79e      	b.n	8007ae4 <_vfiprintf_r+0x20>
 8007ba6:	4621      	mov	r1, r4
 8007ba8:	4630      	mov	r0, r6
 8007baa:	f7ff fb17 	bl	80071dc <__swsetup_r>
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d09e      	beq.n	8007af0 <_vfiprintf_r+0x2c>
 8007bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb6:	b01d      	add	sp, #116	; 0x74
 8007bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bbc:	2b25      	cmp	r3, #37	; 0x25
 8007bbe:	d0a7      	beq.n	8007b10 <_vfiprintf_r+0x4c>
 8007bc0:	46a8      	mov	r8, r5
 8007bc2:	e7a0      	b.n	8007b06 <_vfiprintf_r+0x42>
 8007bc4:	4a43      	ldr	r2, [pc, #268]	; (8007cd4 <_vfiprintf_r+0x210>)
 8007bc6:	1a80      	subs	r0, r0, r2
 8007bc8:	fa0b f000 	lsl.w	r0, fp, r0
 8007bcc:	4318      	orrs	r0, r3
 8007bce:	9004      	str	r0, [sp, #16]
 8007bd0:	4645      	mov	r5, r8
 8007bd2:	e7bb      	b.n	8007b4c <_vfiprintf_r+0x88>
 8007bd4:	9a03      	ldr	r2, [sp, #12]
 8007bd6:	1d11      	adds	r1, r2, #4
 8007bd8:	6812      	ldr	r2, [r2, #0]
 8007bda:	9103      	str	r1, [sp, #12]
 8007bdc:	2a00      	cmp	r2, #0
 8007bde:	db01      	blt.n	8007be4 <_vfiprintf_r+0x120>
 8007be0:	9207      	str	r2, [sp, #28]
 8007be2:	e004      	b.n	8007bee <_vfiprintf_r+0x12a>
 8007be4:	4252      	negs	r2, r2
 8007be6:	f043 0302 	orr.w	r3, r3, #2
 8007bea:	9207      	str	r2, [sp, #28]
 8007bec:	9304      	str	r3, [sp, #16]
 8007bee:	f898 3000 	ldrb.w	r3, [r8]
 8007bf2:	2b2e      	cmp	r3, #46	; 0x2e
 8007bf4:	d110      	bne.n	8007c18 <_vfiprintf_r+0x154>
 8007bf6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007bfa:	2b2a      	cmp	r3, #42	; 0x2a
 8007bfc:	f108 0101 	add.w	r1, r8, #1
 8007c00:	d137      	bne.n	8007c72 <_vfiprintf_r+0x1ae>
 8007c02:	9b03      	ldr	r3, [sp, #12]
 8007c04:	1d1a      	adds	r2, r3, #4
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	9203      	str	r2, [sp, #12]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	bfb8      	it	lt
 8007c0e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007c12:	f108 0802 	add.w	r8, r8, #2
 8007c16:	9305      	str	r3, [sp, #20]
 8007c18:	4d31      	ldr	r5, [pc, #196]	; (8007ce0 <_vfiprintf_r+0x21c>)
 8007c1a:	f898 1000 	ldrb.w	r1, [r8]
 8007c1e:	2203      	movs	r2, #3
 8007c20:	4628      	mov	r0, r5
 8007c22:	f7f8 faed 	bl	8000200 <memchr>
 8007c26:	b140      	cbz	r0, 8007c3a <_vfiprintf_r+0x176>
 8007c28:	2340      	movs	r3, #64	; 0x40
 8007c2a:	1b40      	subs	r0, r0, r5
 8007c2c:	fa03 f000 	lsl.w	r0, r3, r0
 8007c30:	9b04      	ldr	r3, [sp, #16]
 8007c32:	4303      	orrs	r3, r0
 8007c34:	9304      	str	r3, [sp, #16]
 8007c36:	f108 0801 	add.w	r8, r8, #1
 8007c3a:	f898 1000 	ldrb.w	r1, [r8]
 8007c3e:	4829      	ldr	r0, [pc, #164]	; (8007ce4 <_vfiprintf_r+0x220>)
 8007c40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c44:	2206      	movs	r2, #6
 8007c46:	f108 0701 	add.w	r7, r8, #1
 8007c4a:	f7f8 fad9 	bl	8000200 <memchr>
 8007c4e:	2800      	cmp	r0, #0
 8007c50:	d034      	beq.n	8007cbc <_vfiprintf_r+0x1f8>
 8007c52:	4b25      	ldr	r3, [pc, #148]	; (8007ce8 <_vfiprintf_r+0x224>)
 8007c54:	bb03      	cbnz	r3, 8007c98 <_vfiprintf_r+0x1d4>
 8007c56:	9b03      	ldr	r3, [sp, #12]
 8007c58:	3307      	adds	r3, #7
 8007c5a:	f023 0307 	bic.w	r3, r3, #7
 8007c5e:	3308      	adds	r3, #8
 8007c60:	9303      	str	r3, [sp, #12]
 8007c62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c64:	444b      	add	r3, r9
 8007c66:	9309      	str	r3, [sp, #36]	; 0x24
 8007c68:	e74c      	b.n	8007b04 <_vfiprintf_r+0x40>
 8007c6a:	fb00 3202 	mla	r2, r0, r2, r3
 8007c6e:	2101      	movs	r1, #1
 8007c70:	e786      	b.n	8007b80 <_vfiprintf_r+0xbc>
 8007c72:	2300      	movs	r3, #0
 8007c74:	9305      	str	r3, [sp, #20]
 8007c76:	4618      	mov	r0, r3
 8007c78:	250a      	movs	r5, #10
 8007c7a:	4688      	mov	r8, r1
 8007c7c:	3101      	adds	r1, #1
 8007c7e:	f898 2000 	ldrb.w	r2, [r8]
 8007c82:	3a30      	subs	r2, #48	; 0x30
 8007c84:	2a09      	cmp	r2, #9
 8007c86:	d903      	bls.n	8007c90 <_vfiprintf_r+0x1cc>
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d0c5      	beq.n	8007c18 <_vfiprintf_r+0x154>
 8007c8c:	9005      	str	r0, [sp, #20]
 8007c8e:	e7c3      	b.n	8007c18 <_vfiprintf_r+0x154>
 8007c90:	fb05 2000 	mla	r0, r5, r0, r2
 8007c94:	2301      	movs	r3, #1
 8007c96:	e7f0      	b.n	8007c7a <_vfiprintf_r+0x1b6>
 8007c98:	ab03      	add	r3, sp, #12
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	4622      	mov	r2, r4
 8007c9e:	4b13      	ldr	r3, [pc, #76]	; (8007cec <_vfiprintf_r+0x228>)
 8007ca0:	a904      	add	r1, sp, #16
 8007ca2:	4630      	mov	r0, r6
 8007ca4:	f3af 8000 	nop.w
 8007ca8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007cac:	4681      	mov	r9, r0
 8007cae:	d1d8      	bne.n	8007c62 <_vfiprintf_r+0x19e>
 8007cb0:	89a3      	ldrh	r3, [r4, #12]
 8007cb2:	065b      	lsls	r3, r3, #25
 8007cb4:	f53f af7d 	bmi.w	8007bb2 <_vfiprintf_r+0xee>
 8007cb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cba:	e77c      	b.n	8007bb6 <_vfiprintf_r+0xf2>
 8007cbc:	ab03      	add	r3, sp, #12
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	4622      	mov	r2, r4
 8007cc2:	4b0a      	ldr	r3, [pc, #40]	; (8007cec <_vfiprintf_r+0x228>)
 8007cc4:	a904      	add	r1, sp, #16
 8007cc6:	4630      	mov	r0, r6
 8007cc8:	f000 f888 	bl	8007ddc <_printf_i>
 8007ccc:	e7ec      	b.n	8007ca8 <_vfiprintf_r+0x1e4>
 8007cce:	bf00      	nop
 8007cd0:	08008f98 	.word	0x08008f98
 8007cd4:	08008fd8 	.word	0x08008fd8
 8007cd8:	08008fb8 	.word	0x08008fb8
 8007cdc:	08008f78 	.word	0x08008f78
 8007ce0:	08008fde 	.word	0x08008fde
 8007ce4:	08008fe2 	.word	0x08008fe2
 8007ce8:	00000000 	.word	0x00000000
 8007cec:	08007aa1 	.word	0x08007aa1

08007cf0 <_printf_common>:
 8007cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf4:	4691      	mov	r9, r2
 8007cf6:	461f      	mov	r7, r3
 8007cf8:	688a      	ldr	r2, [r1, #8]
 8007cfa:	690b      	ldr	r3, [r1, #16]
 8007cfc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	bfb8      	it	lt
 8007d04:	4613      	movlt	r3, r2
 8007d06:	f8c9 3000 	str.w	r3, [r9]
 8007d0a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d0e:	4606      	mov	r6, r0
 8007d10:	460c      	mov	r4, r1
 8007d12:	b112      	cbz	r2, 8007d1a <_printf_common+0x2a>
 8007d14:	3301      	adds	r3, #1
 8007d16:	f8c9 3000 	str.w	r3, [r9]
 8007d1a:	6823      	ldr	r3, [r4, #0]
 8007d1c:	0699      	lsls	r1, r3, #26
 8007d1e:	bf42      	ittt	mi
 8007d20:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007d24:	3302      	addmi	r3, #2
 8007d26:	f8c9 3000 	strmi.w	r3, [r9]
 8007d2a:	6825      	ldr	r5, [r4, #0]
 8007d2c:	f015 0506 	ands.w	r5, r5, #6
 8007d30:	d107      	bne.n	8007d42 <_printf_common+0x52>
 8007d32:	f104 0a19 	add.w	sl, r4, #25
 8007d36:	68e3      	ldr	r3, [r4, #12]
 8007d38:	f8d9 2000 	ldr.w	r2, [r9]
 8007d3c:	1a9b      	subs	r3, r3, r2
 8007d3e:	429d      	cmp	r5, r3
 8007d40:	db29      	blt.n	8007d96 <_printf_common+0xa6>
 8007d42:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007d46:	6822      	ldr	r2, [r4, #0]
 8007d48:	3300      	adds	r3, #0
 8007d4a:	bf18      	it	ne
 8007d4c:	2301      	movne	r3, #1
 8007d4e:	0692      	lsls	r2, r2, #26
 8007d50:	d42e      	bmi.n	8007db0 <_printf_common+0xc0>
 8007d52:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d56:	4639      	mov	r1, r7
 8007d58:	4630      	mov	r0, r6
 8007d5a:	47c0      	blx	r8
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d021      	beq.n	8007da4 <_printf_common+0xb4>
 8007d60:	6823      	ldr	r3, [r4, #0]
 8007d62:	68e5      	ldr	r5, [r4, #12]
 8007d64:	f8d9 2000 	ldr.w	r2, [r9]
 8007d68:	f003 0306 	and.w	r3, r3, #6
 8007d6c:	2b04      	cmp	r3, #4
 8007d6e:	bf08      	it	eq
 8007d70:	1aad      	subeq	r5, r5, r2
 8007d72:	68a3      	ldr	r3, [r4, #8]
 8007d74:	6922      	ldr	r2, [r4, #16]
 8007d76:	bf0c      	ite	eq
 8007d78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d7c:	2500      	movne	r5, #0
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	bfc4      	itt	gt
 8007d82:	1a9b      	subgt	r3, r3, r2
 8007d84:	18ed      	addgt	r5, r5, r3
 8007d86:	f04f 0900 	mov.w	r9, #0
 8007d8a:	341a      	adds	r4, #26
 8007d8c:	454d      	cmp	r5, r9
 8007d8e:	d11b      	bne.n	8007dc8 <_printf_common+0xd8>
 8007d90:	2000      	movs	r0, #0
 8007d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d96:	2301      	movs	r3, #1
 8007d98:	4652      	mov	r2, sl
 8007d9a:	4639      	mov	r1, r7
 8007d9c:	4630      	mov	r0, r6
 8007d9e:	47c0      	blx	r8
 8007da0:	3001      	adds	r0, #1
 8007da2:	d103      	bne.n	8007dac <_printf_common+0xbc>
 8007da4:	f04f 30ff 	mov.w	r0, #4294967295
 8007da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dac:	3501      	adds	r5, #1
 8007dae:	e7c2      	b.n	8007d36 <_printf_common+0x46>
 8007db0:	18e1      	adds	r1, r4, r3
 8007db2:	1c5a      	adds	r2, r3, #1
 8007db4:	2030      	movs	r0, #48	; 0x30
 8007db6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dba:	4422      	add	r2, r4
 8007dbc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dc0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007dc4:	3302      	adds	r3, #2
 8007dc6:	e7c4      	b.n	8007d52 <_printf_common+0x62>
 8007dc8:	2301      	movs	r3, #1
 8007dca:	4622      	mov	r2, r4
 8007dcc:	4639      	mov	r1, r7
 8007dce:	4630      	mov	r0, r6
 8007dd0:	47c0      	blx	r8
 8007dd2:	3001      	adds	r0, #1
 8007dd4:	d0e6      	beq.n	8007da4 <_printf_common+0xb4>
 8007dd6:	f109 0901 	add.w	r9, r9, #1
 8007dda:	e7d7      	b.n	8007d8c <_printf_common+0x9c>

08007ddc <_printf_i>:
 8007ddc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007de0:	4617      	mov	r7, r2
 8007de2:	7e0a      	ldrb	r2, [r1, #24]
 8007de4:	b085      	sub	sp, #20
 8007de6:	2a6e      	cmp	r2, #110	; 0x6e
 8007de8:	4698      	mov	r8, r3
 8007dea:	4606      	mov	r6, r0
 8007dec:	460c      	mov	r4, r1
 8007dee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007df0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007df4:	f000 80bc 	beq.w	8007f70 <_printf_i+0x194>
 8007df8:	d81a      	bhi.n	8007e30 <_printf_i+0x54>
 8007dfa:	2a63      	cmp	r2, #99	; 0x63
 8007dfc:	d02e      	beq.n	8007e5c <_printf_i+0x80>
 8007dfe:	d80a      	bhi.n	8007e16 <_printf_i+0x3a>
 8007e00:	2a00      	cmp	r2, #0
 8007e02:	f000 80c8 	beq.w	8007f96 <_printf_i+0x1ba>
 8007e06:	2a58      	cmp	r2, #88	; 0x58
 8007e08:	f000 808a 	beq.w	8007f20 <_printf_i+0x144>
 8007e0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e10:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007e14:	e02a      	b.n	8007e6c <_printf_i+0x90>
 8007e16:	2a64      	cmp	r2, #100	; 0x64
 8007e18:	d001      	beq.n	8007e1e <_printf_i+0x42>
 8007e1a:	2a69      	cmp	r2, #105	; 0x69
 8007e1c:	d1f6      	bne.n	8007e0c <_printf_i+0x30>
 8007e1e:	6821      	ldr	r1, [r4, #0]
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007e26:	d023      	beq.n	8007e70 <_printf_i+0x94>
 8007e28:	1d11      	adds	r1, r2, #4
 8007e2a:	6019      	str	r1, [r3, #0]
 8007e2c:	6813      	ldr	r3, [r2, #0]
 8007e2e:	e027      	b.n	8007e80 <_printf_i+0xa4>
 8007e30:	2a73      	cmp	r2, #115	; 0x73
 8007e32:	f000 80b4 	beq.w	8007f9e <_printf_i+0x1c2>
 8007e36:	d808      	bhi.n	8007e4a <_printf_i+0x6e>
 8007e38:	2a6f      	cmp	r2, #111	; 0x6f
 8007e3a:	d02a      	beq.n	8007e92 <_printf_i+0xb6>
 8007e3c:	2a70      	cmp	r2, #112	; 0x70
 8007e3e:	d1e5      	bne.n	8007e0c <_printf_i+0x30>
 8007e40:	680a      	ldr	r2, [r1, #0]
 8007e42:	f042 0220 	orr.w	r2, r2, #32
 8007e46:	600a      	str	r2, [r1, #0]
 8007e48:	e003      	b.n	8007e52 <_printf_i+0x76>
 8007e4a:	2a75      	cmp	r2, #117	; 0x75
 8007e4c:	d021      	beq.n	8007e92 <_printf_i+0xb6>
 8007e4e:	2a78      	cmp	r2, #120	; 0x78
 8007e50:	d1dc      	bne.n	8007e0c <_printf_i+0x30>
 8007e52:	2278      	movs	r2, #120	; 0x78
 8007e54:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007e58:	496e      	ldr	r1, [pc, #440]	; (8008014 <_printf_i+0x238>)
 8007e5a:	e064      	b.n	8007f26 <_printf_i+0x14a>
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007e62:	1d11      	adds	r1, r2, #4
 8007e64:	6019      	str	r1, [r3, #0]
 8007e66:	6813      	ldr	r3, [r2, #0]
 8007e68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e0a3      	b.n	8007fb8 <_printf_i+0x1dc>
 8007e70:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007e74:	f102 0104 	add.w	r1, r2, #4
 8007e78:	6019      	str	r1, [r3, #0]
 8007e7a:	d0d7      	beq.n	8007e2c <_printf_i+0x50>
 8007e7c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	da03      	bge.n	8007e8c <_printf_i+0xb0>
 8007e84:	222d      	movs	r2, #45	; 0x2d
 8007e86:	425b      	negs	r3, r3
 8007e88:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007e8c:	4962      	ldr	r1, [pc, #392]	; (8008018 <_printf_i+0x23c>)
 8007e8e:	220a      	movs	r2, #10
 8007e90:	e017      	b.n	8007ec2 <_printf_i+0xe6>
 8007e92:	6820      	ldr	r0, [r4, #0]
 8007e94:	6819      	ldr	r1, [r3, #0]
 8007e96:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007e9a:	d003      	beq.n	8007ea4 <_printf_i+0xc8>
 8007e9c:	1d08      	adds	r0, r1, #4
 8007e9e:	6018      	str	r0, [r3, #0]
 8007ea0:	680b      	ldr	r3, [r1, #0]
 8007ea2:	e006      	b.n	8007eb2 <_printf_i+0xd6>
 8007ea4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ea8:	f101 0004 	add.w	r0, r1, #4
 8007eac:	6018      	str	r0, [r3, #0]
 8007eae:	d0f7      	beq.n	8007ea0 <_printf_i+0xc4>
 8007eb0:	880b      	ldrh	r3, [r1, #0]
 8007eb2:	4959      	ldr	r1, [pc, #356]	; (8008018 <_printf_i+0x23c>)
 8007eb4:	2a6f      	cmp	r2, #111	; 0x6f
 8007eb6:	bf14      	ite	ne
 8007eb8:	220a      	movne	r2, #10
 8007eba:	2208      	moveq	r2, #8
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007ec2:	6865      	ldr	r5, [r4, #4]
 8007ec4:	60a5      	str	r5, [r4, #8]
 8007ec6:	2d00      	cmp	r5, #0
 8007ec8:	f2c0 809c 	blt.w	8008004 <_printf_i+0x228>
 8007ecc:	6820      	ldr	r0, [r4, #0]
 8007ece:	f020 0004 	bic.w	r0, r0, #4
 8007ed2:	6020      	str	r0, [r4, #0]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d13f      	bne.n	8007f58 <_printf_i+0x17c>
 8007ed8:	2d00      	cmp	r5, #0
 8007eda:	f040 8095 	bne.w	8008008 <_printf_i+0x22c>
 8007ede:	4675      	mov	r5, lr
 8007ee0:	2a08      	cmp	r2, #8
 8007ee2:	d10b      	bne.n	8007efc <_printf_i+0x120>
 8007ee4:	6823      	ldr	r3, [r4, #0]
 8007ee6:	07da      	lsls	r2, r3, #31
 8007ee8:	d508      	bpl.n	8007efc <_printf_i+0x120>
 8007eea:	6923      	ldr	r3, [r4, #16]
 8007eec:	6862      	ldr	r2, [r4, #4]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	bfde      	ittt	le
 8007ef2:	2330      	movle	r3, #48	; 0x30
 8007ef4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ef8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007efc:	ebae 0305 	sub.w	r3, lr, r5
 8007f00:	6123      	str	r3, [r4, #16]
 8007f02:	f8cd 8000 	str.w	r8, [sp]
 8007f06:	463b      	mov	r3, r7
 8007f08:	aa03      	add	r2, sp, #12
 8007f0a:	4621      	mov	r1, r4
 8007f0c:	4630      	mov	r0, r6
 8007f0e:	f7ff feef 	bl	8007cf0 <_printf_common>
 8007f12:	3001      	adds	r0, #1
 8007f14:	d155      	bne.n	8007fc2 <_printf_i+0x1e6>
 8007f16:	f04f 30ff 	mov.w	r0, #4294967295
 8007f1a:	b005      	add	sp, #20
 8007f1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007f20:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007f24:	493c      	ldr	r1, [pc, #240]	; (8008018 <_printf_i+0x23c>)
 8007f26:	6822      	ldr	r2, [r4, #0]
 8007f28:	6818      	ldr	r0, [r3, #0]
 8007f2a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007f2e:	f100 0504 	add.w	r5, r0, #4
 8007f32:	601d      	str	r5, [r3, #0]
 8007f34:	d001      	beq.n	8007f3a <_printf_i+0x15e>
 8007f36:	6803      	ldr	r3, [r0, #0]
 8007f38:	e002      	b.n	8007f40 <_printf_i+0x164>
 8007f3a:	0655      	lsls	r5, r2, #25
 8007f3c:	d5fb      	bpl.n	8007f36 <_printf_i+0x15a>
 8007f3e:	8803      	ldrh	r3, [r0, #0]
 8007f40:	07d0      	lsls	r0, r2, #31
 8007f42:	bf44      	itt	mi
 8007f44:	f042 0220 	orrmi.w	r2, r2, #32
 8007f48:	6022      	strmi	r2, [r4, #0]
 8007f4a:	b91b      	cbnz	r3, 8007f54 <_printf_i+0x178>
 8007f4c:	6822      	ldr	r2, [r4, #0]
 8007f4e:	f022 0220 	bic.w	r2, r2, #32
 8007f52:	6022      	str	r2, [r4, #0]
 8007f54:	2210      	movs	r2, #16
 8007f56:	e7b1      	b.n	8007ebc <_printf_i+0xe0>
 8007f58:	4675      	mov	r5, lr
 8007f5a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007f5e:	fb02 3310 	mls	r3, r2, r0, r3
 8007f62:	5ccb      	ldrb	r3, [r1, r3]
 8007f64:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007f68:	4603      	mov	r3, r0
 8007f6a:	2800      	cmp	r0, #0
 8007f6c:	d1f5      	bne.n	8007f5a <_printf_i+0x17e>
 8007f6e:	e7b7      	b.n	8007ee0 <_printf_i+0x104>
 8007f70:	6808      	ldr	r0, [r1, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	6949      	ldr	r1, [r1, #20]
 8007f76:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007f7a:	d004      	beq.n	8007f86 <_printf_i+0x1aa>
 8007f7c:	1d10      	adds	r0, r2, #4
 8007f7e:	6018      	str	r0, [r3, #0]
 8007f80:	6813      	ldr	r3, [r2, #0]
 8007f82:	6019      	str	r1, [r3, #0]
 8007f84:	e007      	b.n	8007f96 <_printf_i+0x1ba>
 8007f86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007f8a:	f102 0004 	add.w	r0, r2, #4
 8007f8e:	6018      	str	r0, [r3, #0]
 8007f90:	6813      	ldr	r3, [r2, #0]
 8007f92:	d0f6      	beq.n	8007f82 <_printf_i+0x1a6>
 8007f94:	8019      	strh	r1, [r3, #0]
 8007f96:	2300      	movs	r3, #0
 8007f98:	6123      	str	r3, [r4, #16]
 8007f9a:	4675      	mov	r5, lr
 8007f9c:	e7b1      	b.n	8007f02 <_printf_i+0x126>
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	1d11      	adds	r1, r2, #4
 8007fa2:	6019      	str	r1, [r3, #0]
 8007fa4:	6815      	ldr	r5, [r2, #0]
 8007fa6:	6862      	ldr	r2, [r4, #4]
 8007fa8:	2100      	movs	r1, #0
 8007faa:	4628      	mov	r0, r5
 8007fac:	f7f8 f928 	bl	8000200 <memchr>
 8007fb0:	b108      	cbz	r0, 8007fb6 <_printf_i+0x1da>
 8007fb2:	1b40      	subs	r0, r0, r5
 8007fb4:	6060      	str	r0, [r4, #4]
 8007fb6:	6863      	ldr	r3, [r4, #4]
 8007fb8:	6123      	str	r3, [r4, #16]
 8007fba:	2300      	movs	r3, #0
 8007fbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fc0:	e79f      	b.n	8007f02 <_printf_i+0x126>
 8007fc2:	6923      	ldr	r3, [r4, #16]
 8007fc4:	462a      	mov	r2, r5
 8007fc6:	4639      	mov	r1, r7
 8007fc8:	4630      	mov	r0, r6
 8007fca:	47c0      	blx	r8
 8007fcc:	3001      	adds	r0, #1
 8007fce:	d0a2      	beq.n	8007f16 <_printf_i+0x13a>
 8007fd0:	6823      	ldr	r3, [r4, #0]
 8007fd2:	079b      	lsls	r3, r3, #30
 8007fd4:	d507      	bpl.n	8007fe6 <_printf_i+0x20a>
 8007fd6:	2500      	movs	r5, #0
 8007fd8:	f104 0919 	add.w	r9, r4, #25
 8007fdc:	68e3      	ldr	r3, [r4, #12]
 8007fde:	9a03      	ldr	r2, [sp, #12]
 8007fe0:	1a9b      	subs	r3, r3, r2
 8007fe2:	429d      	cmp	r5, r3
 8007fe4:	db05      	blt.n	8007ff2 <_printf_i+0x216>
 8007fe6:	68e0      	ldr	r0, [r4, #12]
 8007fe8:	9b03      	ldr	r3, [sp, #12]
 8007fea:	4298      	cmp	r0, r3
 8007fec:	bfb8      	it	lt
 8007fee:	4618      	movlt	r0, r3
 8007ff0:	e793      	b.n	8007f1a <_printf_i+0x13e>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	464a      	mov	r2, r9
 8007ff6:	4639      	mov	r1, r7
 8007ff8:	4630      	mov	r0, r6
 8007ffa:	47c0      	blx	r8
 8007ffc:	3001      	adds	r0, #1
 8007ffe:	d08a      	beq.n	8007f16 <_printf_i+0x13a>
 8008000:	3501      	adds	r5, #1
 8008002:	e7eb      	b.n	8007fdc <_printf_i+0x200>
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1a7      	bne.n	8007f58 <_printf_i+0x17c>
 8008008:	780b      	ldrb	r3, [r1, #0]
 800800a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800800e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008012:	e765      	b.n	8007ee0 <_printf_i+0x104>
 8008014:	08008ffa 	.word	0x08008ffa
 8008018:	08008fe9 	.word	0x08008fe9

0800801c <_sbrk_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4c06      	ldr	r4, [pc, #24]	; (8008038 <_sbrk_r+0x1c>)
 8008020:	2300      	movs	r3, #0
 8008022:	4605      	mov	r5, r0
 8008024:	4608      	mov	r0, r1
 8008026:	6023      	str	r3, [r4, #0]
 8008028:	f7fe fbc6 	bl	80067b8 <_sbrk>
 800802c:	1c43      	adds	r3, r0, #1
 800802e:	d102      	bne.n	8008036 <_sbrk_r+0x1a>
 8008030:	6823      	ldr	r3, [r4, #0]
 8008032:	b103      	cbz	r3, 8008036 <_sbrk_r+0x1a>
 8008034:	602b      	str	r3, [r5, #0]
 8008036:	bd38      	pop	{r3, r4, r5, pc}
 8008038:	20000ee0 	.word	0x20000ee0

0800803c <__sread>:
 800803c:	b510      	push	{r4, lr}
 800803e:	460c      	mov	r4, r1
 8008040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008044:	f000 f8d6 	bl	80081f4 <_read_r>
 8008048:	2800      	cmp	r0, #0
 800804a:	bfab      	itete	ge
 800804c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800804e:	89a3      	ldrhlt	r3, [r4, #12]
 8008050:	181b      	addge	r3, r3, r0
 8008052:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008056:	bfac      	ite	ge
 8008058:	6563      	strge	r3, [r4, #84]	; 0x54
 800805a:	81a3      	strhlt	r3, [r4, #12]
 800805c:	bd10      	pop	{r4, pc}

0800805e <__swrite>:
 800805e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008062:	461f      	mov	r7, r3
 8008064:	898b      	ldrh	r3, [r1, #12]
 8008066:	05db      	lsls	r3, r3, #23
 8008068:	4605      	mov	r5, r0
 800806a:	460c      	mov	r4, r1
 800806c:	4616      	mov	r6, r2
 800806e:	d505      	bpl.n	800807c <__swrite+0x1e>
 8008070:	2302      	movs	r3, #2
 8008072:	2200      	movs	r2, #0
 8008074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008078:	f000 f868 	bl	800814c <_lseek_r>
 800807c:	89a3      	ldrh	r3, [r4, #12]
 800807e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008086:	81a3      	strh	r3, [r4, #12]
 8008088:	4632      	mov	r2, r6
 800808a:	463b      	mov	r3, r7
 800808c:	4628      	mov	r0, r5
 800808e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008092:	f000 b817 	b.w	80080c4 <_write_r>

08008096 <__sseek>:
 8008096:	b510      	push	{r4, lr}
 8008098:	460c      	mov	r4, r1
 800809a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800809e:	f000 f855 	bl	800814c <_lseek_r>
 80080a2:	1c43      	adds	r3, r0, #1
 80080a4:	89a3      	ldrh	r3, [r4, #12]
 80080a6:	bf15      	itete	ne
 80080a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80080aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080b2:	81a3      	strheq	r3, [r4, #12]
 80080b4:	bf18      	it	ne
 80080b6:	81a3      	strhne	r3, [r4, #12]
 80080b8:	bd10      	pop	{r4, pc}

080080ba <__sclose>:
 80080ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080be:	f000 b813 	b.w	80080e8 <_close_r>
	...

080080c4 <_write_r>:
 80080c4:	b538      	push	{r3, r4, r5, lr}
 80080c6:	4c07      	ldr	r4, [pc, #28]	; (80080e4 <_write_r+0x20>)
 80080c8:	4605      	mov	r5, r0
 80080ca:	4608      	mov	r0, r1
 80080cc:	4611      	mov	r1, r2
 80080ce:	2200      	movs	r2, #0
 80080d0:	6022      	str	r2, [r4, #0]
 80080d2:	461a      	mov	r2, r3
 80080d4:	f7fe fb54 	bl	8006780 <_write>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	d102      	bne.n	80080e2 <_write_r+0x1e>
 80080dc:	6823      	ldr	r3, [r4, #0]
 80080de:	b103      	cbz	r3, 80080e2 <_write_r+0x1e>
 80080e0:	602b      	str	r3, [r5, #0]
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	20000ee0 	.word	0x20000ee0

080080e8 <_close_r>:
 80080e8:	b538      	push	{r3, r4, r5, lr}
 80080ea:	4c06      	ldr	r4, [pc, #24]	; (8008104 <_close_r+0x1c>)
 80080ec:	2300      	movs	r3, #0
 80080ee:	4605      	mov	r5, r0
 80080f0:	4608      	mov	r0, r1
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	f7fe fb8c 	bl	8006810 <_close>
 80080f8:	1c43      	adds	r3, r0, #1
 80080fa:	d102      	bne.n	8008102 <_close_r+0x1a>
 80080fc:	6823      	ldr	r3, [r4, #0]
 80080fe:	b103      	cbz	r3, 8008102 <_close_r+0x1a>
 8008100:	602b      	str	r3, [r5, #0]
 8008102:	bd38      	pop	{r3, r4, r5, pc}
 8008104:	20000ee0 	.word	0x20000ee0

08008108 <_fstat_r>:
 8008108:	b538      	push	{r3, r4, r5, lr}
 800810a:	4c07      	ldr	r4, [pc, #28]	; (8008128 <_fstat_r+0x20>)
 800810c:	2300      	movs	r3, #0
 800810e:	4605      	mov	r5, r0
 8008110:	4608      	mov	r0, r1
 8008112:	4611      	mov	r1, r2
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	f7fe fb87 	bl	8006828 <_fstat>
 800811a:	1c43      	adds	r3, r0, #1
 800811c:	d102      	bne.n	8008124 <_fstat_r+0x1c>
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	b103      	cbz	r3, 8008124 <_fstat_r+0x1c>
 8008122:	602b      	str	r3, [r5, #0]
 8008124:	bd38      	pop	{r3, r4, r5, pc}
 8008126:	bf00      	nop
 8008128:	20000ee0 	.word	0x20000ee0

0800812c <_isatty_r>:
 800812c:	b538      	push	{r3, r4, r5, lr}
 800812e:	4c06      	ldr	r4, [pc, #24]	; (8008148 <_isatty_r+0x1c>)
 8008130:	2300      	movs	r3, #0
 8008132:	4605      	mov	r5, r0
 8008134:	4608      	mov	r0, r1
 8008136:	6023      	str	r3, [r4, #0]
 8008138:	f7fe fb86 	bl	8006848 <_isatty>
 800813c:	1c43      	adds	r3, r0, #1
 800813e:	d102      	bne.n	8008146 <_isatty_r+0x1a>
 8008140:	6823      	ldr	r3, [r4, #0]
 8008142:	b103      	cbz	r3, 8008146 <_isatty_r+0x1a>
 8008144:	602b      	str	r3, [r5, #0]
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	20000ee0 	.word	0x20000ee0

0800814c <_lseek_r>:
 800814c:	b538      	push	{r3, r4, r5, lr}
 800814e:	4c07      	ldr	r4, [pc, #28]	; (800816c <_lseek_r+0x20>)
 8008150:	4605      	mov	r5, r0
 8008152:	4608      	mov	r0, r1
 8008154:	4611      	mov	r1, r2
 8008156:	2200      	movs	r2, #0
 8008158:	6022      	str	r2, [r4, #0]
 800815a:	461a      	mov	r2, r3
 800815c:	f7fe fb7f 	bl	800685e <_lseek>
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d102      	bne.n	800816a <_lseek_r+0x1e>
 8008164:	6823      	ldr	r3, [r4, #0]
 8008166:	b103      	cbz	r3, 800816a <_lseek_r+0x1e>
 8008168:	602b      	str	r3, [r5, #0]
 800816a:	bd38      	pop	{r3, r4, r5, pc}
 800816c:	20000ee0 	.word	0x20000ee0

08008170 <memmove>:
 8008170:	4288      	cmp	r0, r1
 8008172:	b510      	push	{r4, lr}
 8008174:	eb01 0302 	add.w	r3, r1, r2
 8008178:	d803      	bhi.n	8008182 <memmove+0x12>
 800817a:	1e42      	subs	r2, r0, #1
 800817c:	4299      	cmp	r1, r3
 800817e:	d10c      	bne.n	800819a <memmove+0x2a>
 8008180:	bd10      	pop	{r4, pc}
 8008182:	4298      	cmp	r0, r3
 8008184:	d2f9      	bcs.n	800817a <memmove+0xa>
 8008186:	1881      	adds	r1, r0, r2
 8008188:	1ad2      	subs	r2, r2, r3
 800818a:	42d3      	cmn	r3, r2
 800818c:	d100      	bne.n	8008190 <memmove+0x20>
 800818e:	bd10      	pop	{r4, pc}
 8008190:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008194:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008198:	e7f7      	b.n	800818a <memmove+0x1a>
 800819a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800819e:	f802 4f01 	strb.w	r4, [r2, #1]!
 80081a2:	e7eb      	b.n	800817c <memmove+0xc>

080081a4 <__malloc_lock>:
 80081a4:	4770      	bx	lr

080081a6 <__malloc_unlock>:
 80081a6:	4770      	bx	lr

080081a8 <_realloc_r>:
 80081a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081aa:	4607      	mov	r7, r0
 80081ac:	4614      	mov	r4, r2
 80081ae:	460e      	mov	r6, r1
 80081b0:	b921      	cbnz	r1, 80081bc <_realloc_r+0x14>
 80081b2:	4611      	mov	r1, r2
 80081b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80081b8:	f7ff baac 	b.w	8007714 <_malloc_r>
 80081bc:	b922      	cbnz	r2, 80081c8 <_realloc_r+0x20>
 80081be:	f7ff fa5b 	bl	8007678 <_free_r>
 80081c2:	4625      	mov	r5, r4
 80081c4:	4628      	mov	r0, r5
 80081c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081c8:	f000 f826 	bl	8008218 <_malloc_usable_size_r>
 80081cc:	4284      	cmp	r4, r0
 80081ce:	d90f      	bls.n	80081f0 <_realloc_r+0x48>
 80081d0:	4621      	mov	r1, r4
 80081d2:	4638      	mov	r0, r7
 80081d4:	f7ff fa9e 	bl	8007714 <_malloc_r>
 80081d8:	4605      	mov	r5, r0
 80081da:	2800      	cmp	r0, #0
 80081dc:	d0f2      	beq.n	80081c4 <_realloc_r+0x1c>
 80081de:	4631      	mov	r1, r6
 80081e0:	4622      	mov	r2, r4
 80081e2:	f7fe fef5 	bl	8006fd0 <memcpy>
 80081e6:	4631      	mov	r1, r6
 80081e8:	4638      	mov	r0, r7
 80081ea:	f7ff fa45 	bl	8007678 <_free_r>
 80081ee:	e7e9      	b.n	80081c4 <_realloc_r+0x1c>
 80081f0:	4635      	mov	r5, r6
 80081f2:	e7e7      	b.n	80081c4 <_realloc_r+0x1c>

080081f4 <_read_r>:
 80081f4:	b538      	push	{r3, r4, r5, lr}
 80081f6:	4c07      	ldr	r4, [pc, #28]	; (8008214 <_read_r+0x20>)
 80081f8:	4605      	mov	r5, r0
 80081fa:	4608      	mov	r0, r1
 80081fc:	4611      	mov	r1, r2
 80081fe:	2200      	movs	r2, #0
 8008200:	6022      	str	r2, [r4, #0]
 8008202:	461a      	mov	r2, r3
 8008204:	f7fe fa9f 	bl	8006746 <_read>
 8008208:	1c43      	adds	r3, r0, #1
 800820a:	d102      	bne.n	8008212 <_read_r+0x1e>
 800820c:	6823      	ldr	r3, [r4, #0]
 800820e:	b103      	cbz	r3, 8008212 <_read_r+0x1e>
 8008210:	602b      	str	r3, [r5, #0]
 8008212:	bd38      	pop	{r3, r4, r5, pc}
 8008214:	20000ee0 	.word	0x20000ee0

08008218 <_malloc_usable_size_r>:
 8008218:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800821c:	2800      	cmp	r0, #0
 800821e:	f1a0 0004 	sub.w	r0, r0, #4
 8008222:	bfbc      	itt	lt
 8008224:	580b      	ldrlt	r3, [r1, r0]
 8008226:	18c0      	addlt	r0, r0, r3
 8008228:	4770      	bx	lr
	...

0800822c <_init>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	bf00      	nop
 8008230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008232:	bc08      	pop	{r3}
 8008234:	469e      	mov	lr, r3
 8008236:	4770      	bx	lr

08008238 <_fini>:
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	bf00      	nop
 800823c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823e:	bc08      	pop	{r3}
 8008240:	469e      	mov	lr, r3
 8008242:	4770      	bx	lr
