Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 20 06:16:34 2024
| Host         : iNOMAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong3ds_timing_summary_routed.rpt -pb pong3ds_timing_summary_routed.pb -rpx pong3ds_timing_summary_routed.rpx -warn_on_violation
| Design       : pong3ds
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.611        0.000                      0                   44        0.202        0.000                      0                   44        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.611        0.000                      0                   44        0.202        0.000                      0                   44        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    14.728    display_vga/v_line_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[7]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    14.728    display_vga/v_line_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[8]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y139         FDRE (Setup_fdre_C_R)       -0.524    14.728    display_vga/v_line_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[0]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.845    display_vga/v_line_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.845    display_vga/v_line_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.845    display_vga/v_line_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 display_vga/v_line_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.058ns (27.784%)  route 2.750ns (72.216%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  display_vga/v_line_ctr_reg[5]/Q
                         net (fo=4, routed)           1.044     6.809    display_vga/v_line_ctr[5]
    SLICE_X2Y140         LUT4 (Prop_lut4_I2_O)        0.150     6.959 r  display_vga/v_line_ctr[8]_i_7/O
                         net (fo=1, routed)           0.165     7.125    display_vga/v_line_ctr[8]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.328     7.453 r  display_vga/v_line_ctr[8]_i_4/O
                         net (fo=4, routed)           0.912     8.365    display_vga/v_line_ctr[8]_i_4_n_0
    SLICE_X2Y139         LUT3 (Prop_lut3_I1_O)        0.124     8.489 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     9.117    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism              0.300    15.309    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y139         FDRE (Setup_fdre_C_R)       -0.429    14.845    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.192ns (36.491%)  route 2.075ns (63.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=7, routed)           0.695     6.424    display_vga/h_pixel_ctr[1]
    SLICE_X0Y140         LUT5 (Prop_lut5_I3_O)        0.329     6.753 r  display_vga/h_pixel_ctr[8]_i_2/O
                         net (fo=4, routed)           0.482     7.234    display_vga/h_pixel_ctr[8]_i_2_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I1_O)        0.327     7.561 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          0.352     7.913    display_vga/h_pixel_ctr_next[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.117     8.030 r  display_vga/h_pixel_ctr[9]_i_1/O
                         net (fo=7, routed)           0.546     8.576    display_vga/h_pixel_ctr[9]_i_1_n_0
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y140         FDSE (Setup_fdse_C_CE)      -0.412    14.840    display_vga/h_pixel_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.192ns (36.491%)  route 2.075ns (63.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=7, routed)           0.695     6.424    display_vga/h_pixel_ctr[1]
    SLICE_X0Y140         LUT5 (Prop_lut5_I3_O)        0.329     6.753 r  display_vga/h_pixel_ctr[8]_i_2/O
                         net (fo=4, routed)           0.482     7.234    display_vga/h_pixel_ctr[8]_i_2_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I1_O)        0.327     7.561 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          0.352     7.913    display_vga/h_pixel_ctr_next[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.117     8.030 r  display_vga/h_pixel_ctr[9]_i_1/O
                         net (fo=7, routed)           0.546     8.576    display_vga/h_pixel_ctr[9]_i_1_n_0
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y140         FDSE (Setup_fdse_C_CE)      -0.412    14.840    display_vga/h_pixel_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.192ns (36.491%)  route 2.075ns (63.509%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 r  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=7, routed)           0.695     6.424    display_vga/h_pixel_ctr[1]
    SLICE_X0Y140         LUT5 (Prop_lut5_I3_O)        0.329     6.753 r  display_vga/h_pixel_ctr[8]_i_2/O
                         net (fo=4, routed)           0.482     7.234    display_vga/h_pixel_ctr[8]_i_2_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I1_O)        0.327     7.561 r  display_vga/v_line_ctr[8]_i_2/O
                         net (fo=22, routed)          0.352     7.913    display_vga/h_pixel_ctr_next[9]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.117     8.030 r  display_vga/h_pixel_ctr[9]_i_1/O
                         net (fo=7, routed)           0.546     8.576    display_vga/h_pixel_ctr[9]_i_1_n_0
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587    15.009    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X0Y140         FDSE (Setup_fdse_C_CE)      -0.412    14.840    display_vga/h_pixel_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_dev_mdl/tim_25mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_dev_mdl/tim_25mhz_reg/Q
                         net (fo=5, routed)           0.120     1.777    display_vga/tim_25mhz
    SLICE_X0Y139         LUT5 (Prop_lut5_I1_O)        0.045     1.822 r  display_vga/h_pixel_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    display_vga/h_pixel_ctr[5]_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
                         clock pessimism             -0.505     1.528    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.091     1.619    display_vga/h_pixel_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  display_vga/h_pixel_ctr_reg[0]/Q
                         net (fo=8, routed)           0.141     1.799    display_vga/h_pixel_ctr[0]
    SLICE_X0Y140         LUT5 (Prop_lut5_I1_O)        0.048     1.847 r  display_vga/h_pixel_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    display_vga/h_pixel_ctr[3]_i_1_n_0
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y140         FDSE (Hold_fdse_C_D)         0.107     1.636    display_vga/h_pixel_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.492%)  route 0.143ns (43.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    display_vga/clk_IBUF_BUFG
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  display_vga/v_line_ctr_reg[2]/Q
                         net (fo=7, routed)           0.143     1.801    display_vga/v_line_ctr[2]
    SLICE_X3Y139         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  display_vga/v_line_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    display_vga/p_1_in[5]
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.092     1.623    display_vga/v_line_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  display_vga/h_pixel_ctr_reg[0]/Q
                         net (fo=8, routed)           0.141     1.799    display_vga/h_pixel_ctr[0]
    SLICE_X0Y140         LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  display_vga/h_pixel_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    display_vga/h_pixel_ctr[2]_i_1_n_0
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y140         FDSE (Hold_fdse_C_D)         0.091     1.620    display_vga/h_pixel_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  display_vga/h_pixel_ctr_reg[0]/Q
                         net (fo=8, routed)           0.142     1.800    display_vga/h_pixel_ctr[0]
    SLICE_X0Y140         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  display_vga/h_pixel_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    display_vga/h_pixel_ctr[4]_i_1_n_0
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y140         FDSE (Hold_fdse_C_D)         0.092     1.621    display_vga/h_pixel_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.631%)  route 0.148ns (44.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    display_vga/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_vga/h_pixel_ctr_reg[7]/Q
                         net (fo=5, routed)           0.148     1.805    display_vga/h_pixel_ctr[7]
    SLICE_X1Y140         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  display_vga/h_pixel_ctr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.850    display_vga/h_pixel_ctr[9]_i_2_n_0
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[9]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y140         FDSE (Hold_fdse_C_D)         0.092     1.624    display_vga/h_pixel_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.257%)  route 0.138ns (39.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.164     1.679 r  display_vga/v_line_ctr_reg[6]/Q
                         net (fo=6, routed)           0.138     1.817    display_vga/v_line_ctr[6]
    SLICE_X2Y139         LUT2 (Prop_lut2_I1_O)        0.045     1.862 r  display_vga/v_line_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.862    display_vga/p_1_in[6]
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.121     1.636    display_vga/v_line_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_dev_mdl/clk_dev_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_dev_mdl/clk_dev_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  clk_dev_mdl/clk_dev_reg[0]/Q
                         net (fo=3, routed)           0.168     1.825    clk_dev_mdl/clk_dev_reg_n_0_[0]
    SLICE_X1Y138         LUT2 (Prop_lut2_I1_O)        0.042     1.867 r  clk_dev_mdl/clk_dev[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    clk_dev_mdl/clk_dev[1]_i_1_n_0
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[1]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y138         FDSE (Hold_fdse_C_D)         0.107     1.622    clk_dev_mdl/clk_dev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 display_vga/v_line_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/v_line_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_vga/v_line_ctr_reg[1]/Q
                         net (fo=7, routed)           0.168     1.825    display_vga/v_line_ctr[1]
    SLICE_X3Y139         LUT5 (Prop_lut5_I2_O)        0.042     1.867 r  display_vga/v_line_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    display_vga/p_1_in[4]
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.107     1.622    display_vga/v_line_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display_vga/h_pixel_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_vga/h_pixel_ctr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.020%)  route 0.172ns (47.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.596     1.515    display_vga/clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_vga/h_pixel_ctr_reg[5]/Q
                         net (fo=6, routed)           0.172     1.828    display_vga/h_pixel_ctr[5]
    SLICE_X1Y140         LUT6 (Prop_lut6_I3_O)        0.045     1.873 r  display_vga/h_pixel_ctr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.873    display_vga/h_pixel_ctr[8]_i_1_n_0
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[8]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y140         FDSE (Hold_fdse_C_D)         0.092     1.624    display_vga/h_pixel_ctr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y139    clk_dev_mdl/tim_25mhz_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y140    display_vga/h_pixel_ctr_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y140    display_vga/h_pixel_ctr_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y140    display_vga/h_pixel_ctr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y139    display_vga/h_pixel_ctr_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y139    clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y139    clk_dev_mdl/tim_25mhz_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y138    clk_dev_mdl/clk_dev_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y139    clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y139    clk_dev_mdl/tim_25mhz_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y140    display_vga/h_pixel_ctr_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 4.641ns (60.508%)  route 3.029ns (39.492%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X1Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDSE (Prop_fdse_C_Q)         0.419     5.728 f  display_vga/h_pixel_ctr_reg[1]/Q
                         net (fo=7, routed)           0.695     6.424    display_vga/h_pixel_ctr[1]
    SLICE_X0Y140         LUT4 (Prop_lut4_I1_O)        0.299     6.723 r  display_vga/h_sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.658     7.381    display_vga/h_sync_OBUF_inst_i_2_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I3_O)        0.150     7.531 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.675     9.206    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.773    12.979 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.979    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.269ns (57.076%)  route 3.211ns (42.924%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.707     5.309    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  display_vga/v_line_ctr_reg[1]/Q
                         net (fo=7, routed)           0.978     6.743    display_vga/v_line_ctr[1]
    SLICE_X3Y140         LUT6 (Prop_lut6_I0_O)        0.124     6.867 r  display_vga/v_sync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.517     7.384    display_vga/v_sync_OBUF_inst_i_2_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I0_O)        0.124     7.508 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.716     9.224    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    12.789 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.789    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_vga/v_line_ctr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.452ns (74.080%)  route 0.508ns (25.920%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    display_vga/clk_IBUF_BUFG
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 f  display_vga/v_line_ctr_reg[3]/Q
                         net (fo=6, routed)           0.161     1.819    display_vga/v_line_ctr[3]
    SLICE_X2Y140         LUT5 (Prop_lut5_I4_O)        0.045     1.864 r  display_vga/v_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.347     2.210    v_sync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.476 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.476    v_sync
    B12                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_vga/h_pixel_ctr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.522ns (74.378%)  route 0.524ns (25.622%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.597     1.516    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  display_vga/h_pixel_ctr_reg[4]/Q
                         net (fo=4, routed)           0.178     1.836    display_vga/h_pixel_ctr[4]
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.049     1.885 r  display_vga/h_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     2.231    h_sync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.332     3.563 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.563    h_sync
    B11                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.602ns (32.853%)  route 3.273ns (67.147%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          2.645     4.122    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.124     4.246 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.629     4.875    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  display_vga/v_line_ctr_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.554ns  (logic 1.478ns (32.443%)  route 3.077ns (67.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          3.077     4.554    display_vga/rst_IBUF
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.554ns  (logic 1.478ns (32.443%)  route 3.077ns (67.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          3.077     4.554    display_vga/rst_IBUF
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.554ns  (logic 1.478ns (32.443%)  route 3.077ns (67.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=17, routed)          3.077     4.554    display_vga/rst_IBUF
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.587     5.009    display_vga/clk_IBUF_BUFG
    SLICE_X0Y140         FDSE                                         r  display_vga/h_pixel_ctr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_dev_mdl/clk_dev_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.245ns (22.235%)  route 0.858ns (77.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.858     1.104    clk_dev_mdl/rst_IBUF
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_dev_mdl/clk_dev_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.245ns (22.235%)  route 0.858ns (77.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=17, routed)          0.858     1.104    clk_dev_mdl/rst_IBUF
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X1Y138         FDSE                                         r  clk_dev_mdl/clk_dev_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.290ns (24.622%)  route 0.889ns (75.378%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.889     1.135    display_vga/rst_IBUF
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.045     1.180 r  display_vga/h_pixel_ctr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.180    display_vga/h_pixel_ctr[6]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.290ns (23.731%)  route 0.933ns (76.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.933     1.179    display_vga/rst_IBUF
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.045     1.224 r  display_vga/h_pixel_ctr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.224    display_vga/h_pixel_ctr[7]_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_dev_mdl/tim_25mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.266ns  (logic 0.290ns (22.949%)  route 0.975ns (77.051%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=17, routed)          0.975     1.221    clk_dev_mdl/rst_IBUF
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.045     1.266 r  clk_dev_mdl/tim_25mhz_i_1/O
                         net (fo=1, routed)           0.000     1.266    clk_dev_mdl/tim_25mhz_i_1_n_0
    SLICE_X1Y139         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    clk_dev_mdl/clk_IBUF_BUFG
    SLICE_X1Y139         FDRE                                         r  clk_dev_mdl/tim_25mhz_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.245ns (18.833%)  route 1.058ns (81.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.058     1.303    display_vga/rst_IBUF
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.245ns (18.833%)  route 1.058ns (81.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.058     1.303    display_vga/rst_IBUF
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.245ns (18.833%)  route 1.058ns (81.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.058     1.303    display_vga/rst_IBUF
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.870     2.035    display_vga/clk_IBUF_BUFG
    SLICE_X3Y140         FDSE                                         r  display_vga/v_line_ctr_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/h_pixel_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.290ns (21.521%)  route 1.059ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=17, routed)          1.059     1.305    display_vga/rst_IBUF
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.045     1.350 r  display_vga/h_pixel_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.350    display_vga/h_pixel_ctr[5]_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  display_vga/h_pixel_ctr_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_vga/v_line_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.290ns (18.561%)  route 1.274ns (81.439%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=17, routed)          1.037     1.282    display_vga/rst_IBUF
    SLICE_X2Y139         LUT3 (Prop_lut3_I2_O)        0.045     1.327 r  display_vga/v_line_ctr[8]_i_1/O
                         net (fo=7, routed)           0.238     1.565    display_vga/v_line_ctr[8]_i_1_n_0
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.869     2.034    display_vga/clk_IBUF_BUFG
    SLICE_X3Y139         FDRE                                         r  display_vga/v_line_ctr_reg[0]/C





