\hypertarget{union_a_d_c___r_e_f_c_t_r_l___type}{}\doxysection{ADC\+\_\+\+REFCTRL\+\_\+\+Type Union Reference}
\label{union_a_d_c___r_e_f_c_t_r_l___type}\index{ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___r_e_f_c_t_r_l___type_ada3617cfeedb80bca1ba8e8381f00b79}{REFSEL}}:4\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___r_e_f_c_t_r_l___type_ad5a62dfbf1827d3e6a2fefeacb3969f4}{\_\_pad0\_\_}}:3\\
\>uint8\_t \mbox{\hyperlink{union_a_d_c___r_e_f_c_t_r_l___type_ae1b9c4b5ecb465bb9ed10260c03610d4}{REFCOMP}}:1\\
\} \mbox{\hyperlink{union_a_d_c___r_e_f_c_t_r_l___type_a62a75f9d21e72780942dcc8140db716b}{bit}}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{union_a_d_c___r_e_f_c_t_r_l___type_a610b7851af71ca71e89dfbf6b4da218d}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_a_d_c___r_e_f_c_t_r_l___type_ad5a62dfbf1827d3e6a2fefeacb3969f4}\label{union_a_d_c___r_e_f_c_t_r_l___type_ad5a62dfbf1827d3e6a2fefeacb3969f4}} 
\index{ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+REFCTRL\+\_\+\+Type\+::\+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 4.. 6 Reserved ~\newline
 \mbox{\Hypertarget{union_a_d_c___r_e_f_c_t_r_l___type_a62a75f9d21e72780942dcc8140db716b}\label{union_a_d_c___r_e_f_c_t_r_l___type_a62a75f9d21e72780942dcc8140db716b}} 
\index{ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}!bit@{bit}}
\index{bit@{bit}!ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  ADC\+\_\+\+REFCTRL\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_a_d_c___r_e_f_c_t_r_l___type_ae1b9c4b5ecb465bb9ed10260c03610d4}\label{union_a_d_c___r_e_f_c_t_r_l___type_ae1b9c4b5ecb465bb9ed10260c03610d4}} 
\index{ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}!REFCOMP@{REFCOMP}}
\index{REFCOMP@{REFCOMP}!ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{REFCOMP}{REFCOMP}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+REFCTRL\+\_\+\+Type\+::\+REFCOMP}

bit\+: 7 Reference Buffer Offset Compensation Enable \mbox{\Hypertarget{union_a_d_c___r_e_f_c_t_r_l___type_ada3617cfeedb80bca1ba8e8381f00b79}\label{union_a_d_c___r_e_f_c_t_r_l___type_ada3617cfeedb80bca1ba8e8381f00b79}} 
\index{ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}!REFSEL@{REFSEL}}
\index{REFSEL@{REFSEL}!ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{REFSEL}{REFSEL}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+REFCTRL\+\_\+\+Type\+::\+REFSEL}

bit\+: 0.. 3 Reference Selection ~\newline
 \mbox{\Hypertarget{union_a_d_c___r_e_f_c_t_r_l___type_a610b7851af71ca71e89dfbf6b4da218d}\label{union_a_d_c___r_e_f_c_t_r_l___type_a610b7851af71ca71e89dfbf6b4da218d}} 
\index{ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}!reg@{reg}}
\index{reg@{reg}!ADC\_REFCTRL\_Type@{ADC\_REFCTRL\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint8\+\_\+t ADC\+\_\+\+REFCTRL\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2adc_8h}{adc.\+h}}\end{DoxyCompactItemize}
