# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Warning: COMP96_0003: Source file "C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd" is empty.
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0015: fowardingdemuc.vhd : (7, 7): '(' expected.
# Error: COMP96_0028: fowardingdemuc.vhd : (7, 7): Identifier or keyword expected.
# Error: COMP96_0015: fowardingdemuc.vhd : (7, 7): ';' expected.
# Error: COMP96_0019: fowardingdemuc.vhd : (7, 10): Keyword 'end' expected.
# Error: COMP96_0015: fowardingdemuc.vhd : (7, 10): ';' expected.
# Error: COMP96_0016: fowardingdemuc.vhd : (7, 11): Design unit declaration expected.
# Error: COMP96_0111: fowardingdemuc.vhd : (16, 5): Labels do not match.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0015: fowardingdemuc.vhd : (10, 36): ':' expected.
# Error: COMP96_0111: fowardingdemuc.vhd : (16, 5): Labels do not match.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0111: fowardingdemuc.vhd : (16, 5): Labels do not match.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Entity => fowardingdemuc
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# Compile Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Warning: COMP96_0994: fowardingdemuc.vhd : (6, 1): Multiple entity "fowardingdemuc" found in "C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd", "C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd".
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Error: COMP96_0019: datapath.vhd : (78, 2): Keyword 'begin' expected.
# Error: COMP96_0016: datapath.vhd : (78, 9): Design unit declaration expected.
# Compile Entity "fowardingdemuc"
# Error: COMP96_0078: datapath.vhd : (277, 34): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: datapath.vhd : (277, 34): Unknown type.
# Error: COMP96_0078: datapath.vhd : (278, 52): Unknown identifier "std_logic".
# Error: COMP96_0064: datapath.vhd : (278, 52): Unknown type.
# Error: COMP96_0078: datapath.vhd : (279, 31): Unknown identifier "std_logic_vector".
# Error: COMP96_0064: datapath.vhd : (279, 31): Unknown type.
# Error: COMP96_0078: datapath.vhd : (280, 49): Unknown identifier "std_logic".
# Error: COMP96_0064: datapath.vhd : (280, 49): Unknown type.
# Error: COMP96_0078: datapath.vhd : (281, 46): Unknown identifier "std_logic".
# Error: COMP96_0064: datapath.vhd : (281, 46): Unknown type.
# Error: COMP96_0016: datapath.vhd : (283, 2): Design unit declaration expected.
# Compile failure 13 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0019: datapath.vhd : (276, 2): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (276, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (277, 56): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (277, 58): ';' expected.
# Error: COMP96_0015: datapath.vhd : (278, 15): ';' expected.
# Error: COMP96_0019: datapath.vhd : (278, 15): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (278, 17): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0018: datapath.vhd : (283, 1): Identifier expected.
# Error: COMP96_0019: datapath.vhd : (284, 3): Keyword 'end' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0018: datapath.vhd : (283, 1): Identifier expected.
# Error: COMP96_0015: datapath.vhd : (283, 5): ';' expected.
# Error: COMP96_0019: datapath.vhd : (284, 3): Keyword 'end' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0018: datapath.vhd : (283, 1): Identifier expected.
# Error: COMP96_0015: datapath.vhd : (283, 5): ';' expected.
# Error: COMP96_0019: datapath.vhd : (284, 3): Keyword 'end' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (280, 17): Unknown identifier "memtoregex".
# Error: COMP96_0078: datapath.vhd : (280, 29): Unknown identifier "regwritemem".
# Error: COMP96_0078: datapath.vhd : (281, 33): Unknown identifier "s_mems_r1".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (280, 17): Unknown identifier "memtoregex".
# Error: COMP96_0078: datapath.vhd : (280, 29): Unknown identifier "regwritemem".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/fowardingdemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Error: COMP96_0122: fowardingdemuc.vhd : (8, 4): Symbol "regwriteid" has already been declared in this scope.
# Error: COMP96_0019: fowardingdemuc.vhd : (15, 2): Keyword 'begin' expected.
# Error: COMP96_0016: fowardingdemuc.vhd : (15, 6): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (80, 5): Symbol "regwriteid" has already been declared in this scope.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (17, 42): Unknown identifier "branch".
# Error: COMP96_0133: fowardingdemuc.vhd : (17, 42): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (17, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (17, 42): Unknown identifier "branchid".
# Error: COMP96_0133: fowardingdemuc.vhd : (17, 42): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (17, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (17, 43): Unknown identifier "branchid".
# Error: COMP96_0133: fowardingdemuc.vhd : (17, 43): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (17, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (17, 42): Unknown identifier "branchid".
# Error: COMP96_0133: fowardingdemuc.vhd : (17, 42): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (17, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0367: datapath.vhd : (109, 56): Improper array length (19). Expected length is 20.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (17, 42): Unknown identifier "branchid".
# Error: COMP96_0133: fowardingdemuc.vhd : (17, 42): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (17, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0367: datapath.vhd : (109, 56): Improper array length (19). Expected length is 20.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (17, 42): Unknown identifier "branchid".
# Error: COMP96_0133: fowardingdemuc.vhd : (17, 42): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (17, 16): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# Error: COMP96_0078: fowardingdemuc.vhd : (18, 39): Unknown identifier "regwrteid".
# Error: COMP96_0133: fowardingdemuc.vhd : (18, 39): Cannot find object declaration.
# Error: COMP96_0077: fowardingdemuc.vhd : (18, 10): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0010: fowardingdemuc.vhd : (21, 42): Invalid literal.
# Error: COMP96_0015: fowardingdemuc.vhd : (16, 53): ';' expected.
# Error: COMP96_0015: fowardingdemuc.vhd : (21, 42): ';' expected.
# Error: COMP96_0019: fowardingdemuc.vhd : (21, 42): Keyword 'end' expected.
# Error: COMP96_0016: fowardingdemuc.vhd : (22, 1): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0015: fowardingdemuc.vhd : (16, 53): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0015: hazarddemuc.vhd : (8, 1): ':' expected.
# Error: COMP96_0015: hazarddemuc.vhd : (9, 1): ':' expected.
# Error: COMP96_0015: hazarddemuc.vhd : (9, 5): ':' expected.
# Error: COMP96_0018: hazarddemuc.vhd : (9, 5): Identifier expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0019: hazarddemuc.vhd : (14, 47): Keyword 'begin' expected.
# Error: COMP96_0016: hazarddemuc.vhd : (15, 1): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0111: hazarddemuc.vhd : (16, 5): Labels do not match.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => testbench
# Entity => hazarddemuc
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0015: datapath.vhd : (115, 14): ':' expected.
# Error: COMP96_0018: datapath.vhd : (118, 2): Identifier expected.
# Error: COMP96_0724: datapath.vhd : (297, 33): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (297, 35): ';' expected.
# Error: COMP96_0015: datapath.vhd : (298, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (298, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (298, 14): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (297, 33): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (297, 35): ';' expected.
# Error: COMP96_0015: datapath.vhd : (298, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (298, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (298, 14): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0331: datapath.vhd : (268, 41): Syntax error in expression.
# Error: COMP96_0015: datapath.vhd : (268, 43): ')' expected.
# Error: COMP96_0019: datapath.vhd : (274, 2): Keyword 'when' expected.
# Error: COMP96_0015: datapath.vhd : (274, 2): ';' expected.
# Error: COMP96_0724: datapath.vhd : (298, 33): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (298, 35): ';' expected.
# Error: COMP96_0015: datapath.vhd : (299, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (299, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (299, 14): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0049: datapath.vhd : (269, 40): Syntax error in expression.
# Error: COMP96_0724: datapath.vhd : (299, 33): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (299, 35): ';' expected.
# Error: COMP96_0015: datapath.vhd : (300, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (300, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (300, 14): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0049: datapath.vhd : (269, 40): Syntax error in expression.
# Error: COMP96_0724: datapath.vhd : (299, 33): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (299, 35): ';' expected.
# Error: COMP96_0015: datapath.vhd : (300, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (300, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (300, 14): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (299, 33): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (299, 35): ';' expected.
# Error: COMP96_0015: datapath.vhd : (300, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (300, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (300, 14): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (299, 35): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (299, 37): ';' expected.
# Error: COMP96_0015: datapath.vhd : (300, 12): ';' expected.
# Error: COMP96_0019: datapath.vhd : (300, 12): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (300, 14): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Top-level unit(s) detected:
# Entity => registrador_n
# Entity => sl2
# Entity => testbench
# Entity => signext
# Entity => regfile
# Entity => registrador_1
# Entity => mux2
# Entity => hazarddemuc
# Entity => fowardingdemuc
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (300, 35): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (300, 37): ';' expected.
# Error: COMP96_0015: datapath.vhd : (301, 13): ';' expected.
# Error: COMP96_0019: datapath.vhd : (301, 13): Keyword 'end' expected.
# Error: COMP96_0016: datapath.vhd : (301, 15): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (115, 2): Symbol "pcsrc" has already been declared in this scope.
# Error: COMP96_0367: datapath.vhd : (120, 56): Improper array length (5). Expected length is 6.
# Error: COMP96_0078: datapath.vhd : (136, 42): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (144, 42): Unknown identifier "s_recover".
# Error: COMP96_0078: datapath.vhd : (191, 6): Unknown identifier "s_result".
# Error: COMP96_0078: datapath.vhd : (191, 16): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (201, 42): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (206, 60): Unknown identifier "s_preview".
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0367: datapath.vhd : (119, 56): Improper array length (5). Expected length is 6.
# Error: COMP96_0078: datapath.vhd : (135, 42): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (143, 42): Unknown identifier "s_recover".
# Error: COMP96_0078: datapath.vhd : (190, 6): Unknown identifier "s_result".
# Error: COMP96_0078: datapath.vhd : (190, 16): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (200, 42): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (205, 60): Unknown identifier "s_preview".
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (200, 42): Unknown identifier "s_preview".
# Error: COMP96_0078: datapath.vhd : (205, 60): Unknown identifier "s_preview".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/aludec.vhd $dsn/src/dmem.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/adder.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/hazarddemuc.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0367: datapath.vhd : (118, 56): Improper array length (21). Expected length is 20.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
# Warning: Content of 'wave.asdb' has changed after last modification of AWC file.
# Warning: WAVEFORM: Object matching /testbench/dut/writedata not found in C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb
# Warning: WAVEFORM: Object matching /testbench/dut/memwrite not found in C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb
# Warning: WAVEFORM: Object matching /testbench/dut/mips1/cont/md/branch not found in C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  01:23, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run @100ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: stopped at time: 100 ns
run @500ns
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 160 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 165 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 170 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 185 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: WARNING: NUMERIC_STD."/=": metavalue detected, returning FALSE
# KERNEL: Time: 185 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 185 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 185 ns + 1.
# KERNEL: Warning: KERNEL_0291 Signal '/testbench/reset' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testbench/dut/mips1/pc' has already been traced.
# 0 signal(s) traced.
# KERNEL: Warning: KERNEL_0291 Signal '/testbench/dut/mips1/instr' has already been traced.
# 0 signal(s) traced.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
run @200ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 185 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 190 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 190 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 195 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 200 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: stopped at time: 200 ns
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
run @200ns
# KERNEL: stopped at time: 200 ns
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  01:28, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run @200ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: stopped at time: 200 ns
run @500ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  01:34, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run @300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:01, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run @300ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:04, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:07, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:08, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:11, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
# 1 signal(s) traced.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:12, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run @500ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 75 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 160 ns,  Iteration: 6,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 170 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 175 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 180 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 200 ns,  Iteration: 11,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 210 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 215 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 220 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:16, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 85 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 95 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 100 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 105 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 110 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 110 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 115 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 120 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 120 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 130 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 135 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 140 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 140 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 150 ns,  Iteration: 9,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 220 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 225 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 225 ns + 1.
# 1 signal(s) traced.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:21, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 240 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 245 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 245 ns + 1.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:22, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 240 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 245 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 245 ns + 1.
# 1 signal(s) traced.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  02:37, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 240 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 245 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 245 ns + 1.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  03:11, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 240 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 245 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 245 ns + 1.
# 1 signal(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  03:12, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 240 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: Simulation failed
# EXECUTION:: Time: 245 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 245 ns + 1.
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  03:15, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 30 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 40 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 45 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 50 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 60 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 70 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 80 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 90 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 240 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: NO ERRORS: Simulation succeeded
# EXECUTION:: Time: 245 ns,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 245 ns + 1.
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/maindec.vhd $dsn/src/registrador_n.vhd $dsn/src/sl2.vhd $dsn/src/signext.vhd $dsn/src/regfile.vhd $dsn/src/registrador_1.vhd $dsn/src/mux2.vhd $dsn/src/dmem.vhd $dsn/src/hazarddemuc.vhd $dsn/src/imem.vhd $dsn/src/fowardingdemuc.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\hazarddemuc.vhd
# Compile Entity "hazarddemuc"
# Compile Architecture "hazarddemuc_arc" of Entity "hazarddemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\fowardingdemuc.vhd
# Compile Entity "fowardingdemuc"
# Compile Architecture "fowardingdemuc_arc" of Entity "fowardingdemuc"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim -O5 testbench test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7265 kB (elbread=1280 elab2=5843 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\wave.asdb
#  03:21, sexta-feira, 16 de novembro de 2018
#  Simulation has been initialized
# Waveform file 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/TestbenchSimulation.awc' connected to 'C:/Users/renan/Documents/FPGA/MIPS_projeto/MIPS_fowarding/MIPS_projeto/src/wave.asdb'.
run
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/rf,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/imem1,  Process: line__13.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 24 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 27 ns,  Iteration: 4,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 28500 ps,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 30 ns,  Iteration: 1,  Instance: /testbench/dut/dmem1,  Process: line__14.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 33 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 36 ns,  Iteration: 5,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 39 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 42 ns,  Iteration: 7,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 42 ns,  Iteration: 10,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# KERNEL: WARNING: NUMERIC_STD."=": metavalue detected, returning FALSE
# KERNEL: Time: 87 ns,  Iteration: 4,  Instance: /testbench/dut/mips1/dp/mainalu,  Process: line__29.
# EXECUTION:: FAILURE: NO ERRORS: Simulation succeeded
# EXECUTION:: Time: 88500 ps,  Iteration: 1,  Instance: /testbench,  Process: line__37.
# KERNEL: Stopped at time 88500 ps + 1.
# Adding file C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\TestbenchSimulation.awc ... Done
