#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001d27c126cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001d27c16b0b0_0 .net "PC", 31 0, v000001d27c164360_0;  1 drivers
v000001d27c16b3d0_0 .var "clk", 0 0;
v000001d27c16a570_0 .net "clkout", 0 0, L_000001d27c16c630;  1 drivers
v000001d27c16ab10_0 .net "cycles_consumed", 31 0, v000001d27c16a070_0;  1 drivers
v000001d27c16a250_0 .var "rst", 0 0;
S_000001d27c127010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001d27c126cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001d27c13f3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d27c13f408 .param/l "add" 0 4 5, C4<100000>;
P_000001d27c13f440 .param/l "addi" 0 4 8, C4<001000>;
P_000001d27c13f478 .param/l "addu" 0 4 5, C4<100001>;
P_000001d27c13f4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001d27c13f4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d27c13f520 .param/l "beq" 0 4 10, C4<000100>;
P_000001d27c13f558 .param/l "bne" 0 4 10, C4<000101>;
P_000001d27c13f590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d27c13f5c8 .param/l "j" 0 4 12, C4<000010>;
P_000001d27c13f600 .param/l "jal" 0 4 12, C4<000011>;
P_000001d27c13f638 .param/l "jr" 0 4 6, C4<001000>;
P_000001d27c13f670 .param/l "lw" 0 4 8, C4<100011>;
P_000001d27c13f6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d27c13f6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d27c13f718 .param/l "ori" 0 4 8, C4<001101>;
P_000001d27c13f750 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d27c13f788 .param/l "sll" 0 4 6, C4<000000>;
P_000001d27c13f7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001d27c13f7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d27c13f830 .param/l "srl" 0 4 6, C4<000010>;
P_000001d27c13f868 .param/l "sub" 0 4 5, C4<100010>;
P_000001d27c13f8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001d27c13f8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d27c13f910 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d27c13f948 .param/l "xori" 0 4 8, C4<001110>;
L_000001d27c16cf60 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c320 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16cbe0 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c1d0 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16ce80 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c0f0 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c710 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c470 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c630 .functor OR 1, v000001d27c16b3d0_0, v000001d27c133670_0, C4<0>, C4<0>;
L_000001d27c16cef0 .functor OR 1, L_000001d27c25e980, L_000001d27c25f7e0, C4<0>, C4<0>;
L_000001d27c16c780 .functor AND 1, L_000001d27c25e700, L_000001d27c25f1a0, C4<1>, C4<1>;
L_000001d27c16c160 .functor NOT 1, v000001d27c16a250_0, C4<0>, C4<0>, C4<0>;
L_000001d27c16c7f0 .functor OR 1, L_000001d27c25fd80, L_000001d27c25dee0, C4<0>, C4<0>;
L_000001d27c16c2b0 .functor OR 1, L_000001d27c16c7f0, L_000001d27c25ec00, C4<0>, C4<0>;
L_000001d27c16c6a0 .functor OR 1, L_000001d27c25e5c0, L_000001d27c271a80, C4<0>, C4<0>;
L_000001d27c16ca90 .functor AND 1, L_000001d27c25e520, L_000001d27c16c6a0, C4<1>, C4<1>;
L_000001d27c16c5c0 .functor OR 1, L_000001d27c2716c0, L_000001d27c270180, C4<0>, C4<0>;
L_000001d27c16c860 .functor AND 1, L_000001d27c271c60, L_000001d27c16c5c0, C4<1>, C4<1>;
L_000001d27c16ce10 .functor NOT 1, L_000001d27c16c630, C4<0>, C4<0>, C4<0>;
v000001d27c165120_0 .net "ALUOp", 3 0, v000001d27c133ad0_0;  1 drivers
v000001d27c164900_0 .net "ALUResult", 31 0, v000001d27c165bc0_0;  1 drivers
v000001d27c1649a0_0 .net "ALUSrc", 0 0, v000001d27c1344d0_0;  1 drivers
v000001d27c167270_0 .net "ALUin2", 31 0, L_000001d27c26ffa0;  1 drivers
v000001d27c166f50_0 .net "MemReadEn", 0 0, v000001d27c132bd0_0;  1 drivers
v000001d27c166d70_0 .net "MemWriteEn", 0 0, v000001d27c132810_0;  1 drivers
v000001d27c166190_0 .net "MemtoReg", 0 0, v000001d27c132770_0;  1 drivers
v000001d27c167810_0 .net "PC", 31 0, v000001d27c164360_0;  alias, 1 drivers
v000001d27c167db0_0 .net "PCPlus1", 31 0, L_000001d27c25e160;  1 drivers
v000001d27c1674f0_0 .net "PCsrc", 0 0, v000001d27c165440_0;  1 drivers
v000001d27c166230_0 .net "RegDst", 0 0, v000001d27c133350_0;  1 drivers
v000001d27c167630_0 .net "RegWriteEn", 0 0, v000001d27c1333f0_0;  1 drivers
v000001d27c166b90_0 .net "WriteRegister", 4 0, L_000001d27c25eb60;  1 drivers
v000001d27c1662d0_0 .net *"_ivl_0", 0 0, L_000001d27c16cf60;  1 drivers
L_000001d27c211ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d27c166ff0_0 .net/2u *"_ivl_10", 4 0, L_000001d27c211ec0;  1 drivers
L_000001d27c2122b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c166690_0 .net *"_ivl_101", 15 0, L_000001d27c2122b0;  1 drivers
v000001d27c167950_0 .net *"_ivl_102", 31 0, L_000001d27c25fa60;  1 drivers
L_000001d27c2122f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c166e10_0 .net *"_ivl_105", 25 0, L_000001d27c2122f8;  1 drivers
L_000001d27c212340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c167450_0 .net/2u *"_ivl_106", 31 0, L_000001d27c212340;  1 drivers
v000001d27c167d10_0 .net *"_ivl_108", 0 0, L_000001d27c25e700;  1 drivers
L_000001d27c212388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001d27c167310_0 .net/2u *"_ivl_110", 5 0, L_000001d27c212388;  1 drivers
v000001d27c167130_0 .net *"_ivl_112", 0 0, L_000001d27c25f1a0;  1 drivers
v000001d27c166c30_0 .net *"_ivl_115", 0 0, L_000001d27c16c780;  1 drivers
v000001d27c166a50_0 .net *"_ivl_116", 47 0, L_000001d27c25ed40;  1 drivers
L_000001d27c2123d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c167e50_0 .net *"_ivl_119", 15 0, L_000001d27c2123d0;  1 drivers
L_000001d27c211f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d27c1671d0_0 .net/2u *"_ivl_12", 5 0, L_000001d27c211f08;  1 drivers
v000001d27c167c70_0 .net *"_ivl_120", 47 0, L_000001d27c25f060;  1 drivers
L_000001d27c212418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c1667d0_0 .net *"_ivl_123", 15 0, L_000001d27c212418;  1 drivers
v000001d27c167590_0 .net *"_ivl_125", 0 0, L_000001d27c25e840;  1 drivers
v000001d27c166af0_0 .net *"_ivl_126", 31 0, L_000001d27c25df80;  1 drivers
v000001d27c166eb0_0 .net *"_ivl_128", 47 0, L_000001d27c25e8e0;  1 drivers
v000001d27c1676d0_0 .net *"_ivl_130", 47 0, L_000001d27c25eac0;  1 drivers
v000001d27c167090_0 .net *"_ivl_132", 47 0, L_000001d27c25ede0;  1 drivers
v000001d27c167770_0 .net *"_ivl_134", 47 0, L_000001d27c25f240;  1 drivers
v000001d27c1673b0_0 .net *"_ivl_14", 0 0, L_000001d27c16b5b0;  1 drivers
v000001d27c1679f0_0 .net *"_ivl_140", 0 0, L_000001d27c16c160;  1 drivers
L_000001d27c2124a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c1678b0_0 .net/2u *"_ivl_142", 31 0, L_000001d27c2124a8;  1 drivers
L_000001d27c212580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001d27c166cd0_0 .net/2u *"_ivl_146", 5 0, L_000001d27c212580;  1 drivers
v000001d27c167a90_0 .net *"_ivl_148", 0 0, L_000001d27c25fd80;  1 drivers
L_000001d27c2125c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001d27c167b30_0 .net/2u *"_ivl_150", 5 0, L_000001d27c2125c8;  1 drivers
v000001d27c167bd0_0 .net *"_ivl_152", 0 0, L_000001d27c25dee0;  1 drivers
v000001d27c167ef0_0 .net *"_ivl_155", 0 0, L_000001d27c16c7f0;  1 drivers
L_000001d27c212610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001d27c166050_0 .net/2u *"_ivl_156", 5 0, L_000001d27c212610;  1 drivers
v000001d27c1660f0_0 .net *"_ivl_158", 0 0, L_000001d27c25ec00;  1 drivers
L_000001d27c211f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001d27c166370_0 .net/2u *"_ivl_16", 4 0, L_000001d27c211f50;  1 drivers
v000001d27c1664b0_0 .net *"_ivl_161", 0 0, L_000001d27c16c2b0;  1 drivers
L_000001d27c212658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c166410_0 .net/2u *"_ivl_162", 15 0, L_000001d27c212658;  1 drivers
v000001d27c166550_0 .net *"_ivl_164", 31 0, L_000001d27c25e0c0;  1 drivers
v000001d27c1665f0_0 .net *"_ivl_167", 0 0, L_000001d27c25e2a0;  1 drivers
v000001d27c166730_0 .net *"_ivl_168", 15 0, L_000001d27c25e340;  1 drivers
v000001d27c166870_0 .net *"_ivl_170", 31 0, L_000001d27c25e3e0;  1 drivers
v000001d27c166910_0 .net *"_ivl_174", 31 0, L_000001d27c25eca0;  1 drivers
L_000001d27c2126a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c1669b0_0 .net *"_ivl_177", 25 0, L_000001d27c2126a0;  1 drivers
L_000001d27c2126e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169640_0 .net/2u *"_ivl_178", 31 0, L_000001d27c2126e8;  1 drivers
v000001d27c169500_0 .net *"_ivl_180", 0 0, L_000001d27c25e520;  1 drivers
L_000001d27c212730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d27c168600_0 .net/2u *"_ivl_182", 5 0, L_000001d27c212730;  1 drivers
v000001d27c168060_0 .net *"_ivl_184", 0 0, L_000001d27c25e5c0;  1 drivers
L_000001d27c212778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d27c1693c0_0 .net/2u *"_ivl_186", 5 0, L_000001d27c212778;  1 drivers
v000001d27c169820_0 .net *"_ivl_188", 0 0, L_000001d27c271a80;  1 drivers
v000001d27c168ce0_0 .net *"_ivl_19", 4 0, L_000001d27c16bf10;  1 drivers
v000001d27c1689c0_0 .net *"_ivl_191", 0 0, L_000001d27c16c6a0;  1 drivers
v000001d27c168d80_0 .net *"_ivl_193", 0 0, L_000001d27c16ca90;  1 drivers
L_000001d27c2127c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d27c168920_0 .net/2u *"_ivl_194", 5 0, L_000001d27c2127c0;  1 drivers
v000001d27c169d20_0 .net *"_ivl_196", 0 0, L_000001d27c271620;  1 drivers
L_000001d27c212808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d27c1686a0_0 .net/2u *"_ivl_198", 31 0, L_000001d27c212808;  1 drivers
L_000001d27c211e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169b40_0 .net/2u *"_ivl_2", 5 0, L_000001d27c211e78;  1 drivers
v000001d27c168560_0 .net *"_ivl_20", 4 0, L_000001d27c16a610;  1 drivers
v000001d27c169be0_0 .net *"_ivl_200", 31 0, L_000001d27c2700e0;  1 drivers
v000001d27c1695a0_0 .net *"_ivl_204", 31 0, L_000001d27c271bc0;  1 drivers
L_000001d27c212850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169c80_0 .net *"_ivl_207", 25 0, L_000001d27c212850;  1 drivers
L_000001d27c212898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169140_0 .net/2u *"_ivl_208", 31 0, L_000001d27c212898;  1 drivers
v000001d27c168e20_0 .net *"_ivl_210", 0 0, L_000001d27c271c60;  1 drivers
L_000001d27c2128e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d27c168b00_0 .net/2u *"_ivl_212", 5 0, L_000001d27c2128e0;  1 drivers
v000001d27c169280_0 .net *"_ivl_214", 0 0, L_000001d27c2716c0;  1 drivers
L_000001d27c212928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d27c168ba0_0 .net/2u *"_ivl_216", 5 0, L_000001d27c212928;  1 drivers
v000001d27c168240_0 .net *"_ivl_218", 0 0, L_000001d27c270180;  1 drivers
v000001d27c169dc0_0 .net *"_ivl_221", 0 0, L_000001d27c16c5c0;  1 drivers
v000001d27c1684c0_0 .net *"_ivl_223", 0 0, L_000001d27c16c860;  1 drivers
L_000001d27c212970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d27c169e60_0 .net/2u *"_ivl_224", 5 0, L_000001d27c212970;  1 drivers
v000001d27c168880_0 .net *"_ivl_226", 0 0, L_000001d27c26ff00;  1 drivers
v000001d27c169460_0 .net *"_ivl_228", 31 0, L_000001d27c2702c0;  1 drivers
v000001d27c1691e0_0 .net *"_ivl_24", 0 0, L_000001d27c16cbe0;  1 drivers
L_000001d27c211f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d27c169f00_0 .net/2u *"_ivl_26", 4 0, L_000001d27c211f98;  1 drivers
v000001d27c168100_0 .net *"_ivl_29", 4 0, L_000001d27c16a750;  1 drivers
v000001d27c168740_0 .net *"_ivl_32", 0 0, L_000001d27c16c1d0;  1 drivers
L_000001d27c211fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001d27c168ec0_0 .net/2u *"_ivl_34", 4 0, L_000001d27c211fe0;  1 drivers
v000001d27c169000_0 .net *"_ivl_37", 4 0, L_000001d27c16ba10;  1 drivers
v000001d27c168c40_0 .net *"_ivl_40", 0 0, L_000001d27c16ce80;  1 drivers
L_000001d27c212028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c168f60_0 .net/2u *"_ivl_42", 15 0, L_000001d27c212028;  1 drivers
v000001d27c168420_0 .net *"_ivl_45", 15 0, L_000001d27c25ee80;  1 drivers
v000001d27c1696e0_0 .net *"_ivl_48", 0 0, L_000001d27c16c0f0;  1 drivers
v000001d27c1687e0_0 .net *"_ivl_5", 5 0, L_000001d27c16b1f0;  1 drivers
L_000001d27c212070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c1681a0_0 .net/2u *"_ivl_50", 36 0, L_000001d27c212070;  1 drivers
L_000001d27c2120b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169aa0_0 .net/2u *"_ivl_52", 31 0, L_000001d27c2120b8;  1 drivers
v000001d27c1682e0_0 .net *"_ivl_55", 4 0, L_000001d27c25f920;  1 drivers
v000001d27c168a60_0 .net *"_ivl_56", 36 0, L_000001d27c25e660;  1 drivers
v000001d27c1690a0_0 .net *"_ivl_58", 36 0, L_000001d27c25f420;  1 drivers
v000001d27c168380_0 .net *"_ivl_62", 0 0, L_000001d27c16c710;  1 drivers
L_000001d27c212100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169320_0 .net/2u *"_ivl_64", 5 0, L_000001d27c212100;  1 drivers
v000001d27c169780_0 .net *"_ivl_67", 5 0, L_000001d27c25ea20;  1 drivers
v000001d27c1698c0_0 .net *"_ivl_70", 0 0, L_000001d27c16c470;  1 drivers
L_000001d27c212148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169960_0 .net/2u *"_ivl_72", 57 0, L_000001d27c212148;  1 drivers
L_000001d27c212190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c169a00_0 .net/2u *"_ivl_74", 31 0, L_000001d27c212190;  1 drivers
v000001d27c16ae30_0 .net *"_ivl_77", 25 0, L_000001d27c25f9c0;  1 drivers
v000001d27c16b8d0_0 .net *"_ivl_78", 57 0, L_000001d27c25f740;  1 drivers
v000001d27c16bd30_0 .net *"_ivl_8", 0 0, L_000001d27c16c320;  1 drivers
v000001d27c16b150_0 .net *"_ivl_80", 57 0, L_000001d27c25f380;  1 drivers
L_000001d27c2121d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d27c16bdd0_0 .net/2u *"_ivl_84", 31 0, L_000001d27c2121d8;  1 drivers
L_000001d27c212220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001d27c16b470_0 .net/2u *"_ivl_88", 5 0, L_000001d27c212220;  1 drivers
v000001d27c16bbf0_0 .net *"_ivl_90", 0 0, L_000001d27c25e980;  1 drivers
L_000001d27c212268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001d27c16b010_0 .net/2u *"_ivl_92", 5 0, L_000001d27c212268;  1 drivers
v000001d27c16a110_0 .net *"_ivl_94", 0 0, L_000001d27c25f7e0;  1 drivers
v000001d27c16a7f0_0 .net *"_ivl_97", 0 0, L_000001d27c16cef0;  1 drivers
v000001d27c16a890_0 .net *"_ivl_98", 47 0, L_000001d27c25fba0;  1 drivers
v000001d27c16b330_0 .net "adderResult", 31 0, L_000001d27c25f2e0;  1 drivers
v000001d27c16a2f0_0 .net "address", 31 0, L_000001d27c25f880;  1 drivers
v000001d27c16acf0_0 .net "clk", 0 0, L_000001d27c16c630;  alias, 1 drivers
v000001d27c16a070_0 .var "cycles_consumed", 31 0;
v000001d27c16a430_0 .net "extImm", 31 0, L_000001d27c25e480;  1 drivers
v000001d27c16bab0_0 .net "funct", 5 0, L_000001d27c25efc0;  1 drivers
v000001d27c16abb0_0 .net "hlt", 0 0, v000001d27c133670_0;  1 drivers
v000001d27c16bc90_0 .net "imm", 15 0, L_000001d27c25e7a0;  1 drivers
v000001d27c16a930_0 .net "immediate", 31 0, L_000001d27c270540;  1 drivers
v000001d27c16b6f0_0 .net "input_clk", 0 0, v000001d27c16b3d0_0;  1 drivers
v000001d27c16b290_0 .net "instruction", 31 0, L_000001d27c25f100;  1 drivers
v000001d27c16b510_0 .net "memoryReadData", 31 0, v000001d27c164f40_0;  1 drivers
v000001d27c16ad90_0 .net "nextPC", 31 0, L_000001d27c25f4c0;  1 drivers
v000001d27c16af70_0 .net "opcode", 5 0, L_000001d27c16be70;  1 drivers
v000001d27c16a9d0_0 .net "rd", 4 0, L_000001d27c16a6b0;  1 drivers
v000001d27c16a1b0_0 .net "readData1", 31 0, L_000001d27c16c080;  1 drivers
v000001d27c16ac50_0 .net "readData1_w", 31 0, L_000001d27c271b20;  1 drivers
v000001d27c16a390_0 .net "readData2", 31 0, L_000001d27c16cda0;  1 drivers
v000001d27c16b650_0 .net "rs", 4 0, L_000001d27c16b970;  1 drivers
v000001d27c16b830_0 .net "rst", 0 0, v000001d27c16a250_0;  1 drivers
v000001d27c16b790_0 .net "rt", 4 0, L_000001d27c25f600;  1 drivers
v000001d27c16bb50_0 .net "shamt", 31 0, L_000001d27c25ef20;  1 drivers
v000001d27c16aed0_0 .net "wire_instruction", 31 0, L_000001d27c16c400;  1 drivers
v000001d27c16aa70_0 .net "writeData", 31 0, L_000001d27c270220;  1 drivers
v000001d27c16a4d0_0 .net "zero", 0 0, L_000001d27c271080;  1 drivers
L_000001d27c16b1f0 .part L_000001d27c25f100, 26, 6;
L_000001d27c16be70 .functor MUXZ 6, L_000001d27c16b1f0, L_000001d27c211e78, L_000001d27c16cf60, C4<>;
L_000001d27c16b5b0 .cmp/eq 6, L_000001d27c16be70, L_000001d27c211f08;
L_000001d27c16bf10 .part L_000001d27c25f100, 11, 5;
L_000001d27c16a610 .functor MUXZ 5, L_000001d27c16bf10, L_000001d27c211f50, L_000001d27c16b5b0, C4<>;
L_000001d27c16a6b0 .functor MUXZ 5, L_000001d27c16a610, L_000001d27c211ec0, L_000001d27c16c320, C4<>;
L_000001d27c16a750 .part L_000001d27c25f100, 21, 5;
L_000001d27c16b970 .functor MUXZ 5, L_000001d27c16a750, L_000001d27c211f98, L_000001d27c16cbe0, C4<>;
L_000001d27c16ba10 .part L_000001d27c25f100, 16, 5;
L_000001d27c25f600 .functor MUXZ 5, L_000001d27c16ba10, L_000001d27c211fe0, L_000001d27c16c1d0, C4<>;
L_000001d27c25ee80 .part L_000001d27c25f100, 0, 16;
L_000001d27c25e7a0 .functor MUXZ 16, L_000001d27c25ee80, L_000001d27c212028, L_000001d27c16ce80, C4<>;
L_000001d27c25f920 .part L_000001d27c25f100, 6, 5;
L_000001d27c25e660 .concat [ 5 32 0 0], L_000001d27c25f920, L_000001d27c2120b8;
L_000001d27c25f420 .functor MUXZ 37, L_000001d27c25e660, L_000001d27c212070, L_000001d27c16c0f0, C4<>;
L_000001d27c25ef20 .part L_000001d27c25f420, 0, 32;
L_000001d27c25ea20 .part L_000001d27c25f100, 0, 6;
L_000001d27c25efc0 .functor MUXZ 6, L_000001d27c25ea20, L_000001d27c212100, L_000001d27c16c710, C4<>;
L_000001d27c25f9c0 .part L_000001d27c25f100, 0, 26;
L_000001d27c25f740 .concat [ 26 32 0 0], L_000001d27c25f9c0, L_000001d27c212190;
L_000001d27c25f380 .functor MUXZ 58, L_000001d27c25f740, L_000001d27c212148, L_000001d27c16c470, C4<>;
L_000001d27c25f880 .part L_000001d27c25f380, 0, 32;
L_000001d27c25e160 .arith/sum 32, v000001d27c164360_0, L_000001d27c2121d8;
L_000001d27c25e980 .cmp/eq 6, L_000001d27c16be70, L_000001d27c212220;
L_000001d27c25f7e0 .cmp/eq 6, L_000001d27c16be70, L_000001d27c212268;
L_000001d27c25fba0 .concat [ 32 16 0 0], L_000001d27c25f880, L_000001d27c2122b0;
L_000001d27c25fa60 .concat [ 6 26 0 0], L_000001d27c16be70, L_000001d27c2122f8;
L_000001d27c25e700 .cmp/eq 32, L_000001d27c25fa60, L_000001d27c212340;
L_000001d27c25f1a0 .cmp/eq 6, L_000001d27c25efc0, L_000001d27c212388;
L_000001d27c25ed40 .concat [ 32 16 0 0], L_000001d27c16c080, L_000001d27c2123d0;
L_000001d27c25f060 .concat [ 32 16 0 0], v000001d27c164360_0, L_000001d27c212418;
L_000001d27c25e840 .part L_000001d27c25e7a0, 15, 1;
LS_000001d27c25df80_0_0 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_4 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_8 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_12 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_16 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_20 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_24 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_0_28 .concat [ 1 1 1 1], L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840, L_000001d27c25e840;
LS_000001d27c25df80_1_0 .concat [ 4 4 4 4], LS_000001d27c25df80_0_0, LS_000001d27c25df80_0_4, LS_000001d27c25df80_0_8, LS_000001d27c25df80_0_12;
LS_000001d27c25df80_1_4 .concat [ 4 4 4 4], LS_000001d27c25df80_0_16, LS_000001d27c25df80_0_20, LS_000001d27c25df80_0_24, LS_000001d27c25df80_0_28;
L_000001d27c25df80 .concat [ 16 16 0 0], LS_000001d27c25df80_1_0, LS_000001d27c25df80_1_4;
L_000001d27c25e8e0 .concat [ 16 32 0 0], L_000001d27c25e7a0, L_000001d27c25df80;
L_000001d27c25eac0 .arith/sum 48, L_000001d27c25f060, L_000001d27c25e8e0;
L_000001d27c25ede0 .functor MUXZ 48, L_000001d27c25eac0, L_000001d27c25ed40, L_000001d27c16c780, C4<>;
L_000001d27c25f240 .functor MUXZ 48, L_000001d27c25ede0, L_000001d27c25fba0, L_000001d27c16cef0, C4<>;
L_000001d27c25f2e0 .part L_000001d27c25f240, 0, 32;
L_000001d27c25f4c0 .functor MUXZ 32, L_000001d27c25e160, L_000001d27c25f2e0, v000001d27c165440_0, C4<>;
L_000001d27c25f100 .functor MUXZ 32, L_000001d27c16c400, L_000001d27c2124a8, L_000001d27c16c160, C4<>;
L_000001d27c25fd80 .cmp/eq 6, L_000001d27c16be70, L_000001d27c212580;
L_000001d27c25dee0 .cmp/eq 6, L_000001d27c16be70, L_000001d27c2125c8;
L_000001d27c25ec00 .cmp/eq 6, L_000001d27c16be70, L_000001d27c212610;
L_000001d27c25e0c0 .concat [ 16 16 0 0], L_000001d27c25e7a0, L_000001d27c212658;
L_000001d27c25e2a0 .part L_000001d27c25e7a0, 15, 1;
LS_000001d27c25e340_0_0 .concat [ 1 1 1 1], L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0;
LS_000001d27c25e340_0_4 .concat [ 1 1 1 1], L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0;
LS_000001d27c25e340_0_8 .concat [ 1 1 1 1], L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0;
LS_000001d27c25e340_0_12 .concat [ 1 1 1 1], L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0, L_000001d27c25e2a0;
L_000001d27c25e340 .concat [ 4 4 4 4], LS_000001d27c25e340_0_0, LS_000001d27c25e340_0_4, LS_000001d27c25e340_0_8, LS_000001d27c25e340_0_12;
L_000001d27c25e3e0 .concat [ 16 16 0 0], L_000001d27c25e7a0, L_000001d27c25e340;
L_000001d27c25e480 .functor MUXZ 32, L_000001d27c25e3e0, L_000001d27c25e0c0, L_000001d27c16c2b0, C4<>;
L_000001d27c25eca0 .concat [ 6 26 0 0], L_000001d27c16be70, L_000001d27c2126a0;
L_000001d27c25e520 .cmp/eq 32, L_000001d27c25eca0, L_000001d27c2126e8;
L_000001d27c25e5c0 .cmp/eq 6, L_000001d27c25efc0, L_000001d27c212730;
L_000001d27c271a80 .cmp/eq 6, L_000001d27c25efc0, L_000001d27c212778;
L_000001d27c271620 .cmp/eq 6, L_000001d27c16be70, L_000001d27c2127c0;
L_000001d27c2700e0 .functor MUXZ 32, L_000001d27c25e480, L_000001d27c212808, L_000001d27c271620, C4<>;
L_000001d27c270540 .functor MUXZ 32, L_000001d27c2700e0, L_000001d27c25ef20, L_000001d27c16ca90, C4<>;
L_000001d27c271bc0 .concat [ 6 26 0 0], L_000001d27c16be70, L_000001d27c212850;
L_000001d27c271c60 .cmp/eq 32, L_000001d27c271bc0, L_000001d27c212898;
L_000001d27c2716c0 .cmp/eq 6, L_000001d27c25efc0, L_000001d27c2128e0;
L_000001d27c270180 .cmp/eq 6, L_000001d27c25efc0, L_000001d27c212928;
L_000001d27c26ff00 .cmp/eq 6, L_000001d27c16be70, L_000001d27c212970;
L_000001d27c2702c0 .functor MUXZ 32, L_000001d27c16c080, v000001d27c164360_0, L_000001d27c26ff00, C4<>;
L_000001d27c271b20 .functor MUXZ 32, L_000001d27c2702c0, L_000001d27c16cda0, L_000001d27c16c860, C4<>;
S_000001d27c1271a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d27c12b2d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d27c16c4e0 .functor NOT 1, v000001d27c1344d0_0, C4<0>, C4<0>, C4<0>;
v000001d27c1335d0_0 .net *"_ivl_0", 0 0, L_000001d27c16c4e0;  1 drivers
v000001d27c1330d0_0 .net "in1", 31 0, L_000001d27c16cda0;  alias, 1 drivers
v000001d27c133990_0 .net "in2", 31 0, L_000001d27c270540;  alias, 1 drivers
v000001d27c132950_0 .net "out", 31 0, L_000001d27c26ffa0;  alias, 1 drivers
v000001d27c134430_0 .net "s", 0 0, v000001d27c1344d0_0;  alias, 1 drivers
L_000001d27c26ffa0 .functor MUXZ 32, L_000001d27c270540, L_000001d27c16cda0, L_000001d27c16c4e0, C4<>;
S_000001d27c1d69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001d27c161a20 .param/l "RType" 0 4 2, C4<000000>;
P_000001d27c161a58 .param/l "add" 0 4 5, C4<100000>;
P_000001d27c161a90 .param/l "addi" 0 4 8, C4<001000>;
P_000001d27c161ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001d27c161b00 .param/l "and_" 0 4 5, C4<100100>;
P_000001d27c161b38 .param/l "andi" 0 4 8, C4<001100>;
P_000001d27c161b70 .param/l "beq" 0 4 10, C4<000100>;
P_000001d27c161ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001d27c161be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d27c161c18 .param/l "j" 0 4 12, C4<000010>;
P_000001d27c161c50 .param/l "jal" 0 4 12, C4<000011>;
P_000001d27c161c88 .param/l "jr" 0 4 6, C4<001000>;
P_000001d27c161cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001d27c161cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d27c161d30 .param/l "or_" 0 4 5, C4<100101>;
P_000001d27c161d68 .param/l "ori" 0 4 8, C4<001101>;
P_000001d27c161da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d27c161dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001d27c161e10 .param/l "slt" 0 4 5, C4<101010>;
P_000001d27c161e48 .param/l "slti" 0 4 8, C4<101010>;
P_000001d27c161e80 .param/l "srl" 0 4 6, C4<000010>;
P_000001d27c161eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001d27c161ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000001d27c161f28 .param/l "sw" 0 4 8, C4<101011>;
P_000001d27c161f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d27c161f98 .param/l "xori" 0 4 8, C4<001110>;
v000001d27c133ad0_0 .var "ALUOp", 3 0;
v000001d27c1344d0_0 .var "ALUSrc", 0 0;
v000001d27c132bd0_0 .var "MemReadEn", 0 0;
v000001d27c132810_0 .var "MemWriteEn", 0 0;
v000001d27c132770_0 .var "MemtoReg", 0 0;
v000001d27c133350_0 .var "RegDst", 0 0;
v000001d27c1333f0_0 .var "RegWriteEn", 0 0;
v000001d27c132c70_0 .net "funct", 5 0, L_000001d27c25efc0;  alias, 1 drivers
v000001d27c133670_0 .var "hlt", 0 0;
v000001d27c133710_0 .net "opcode", 5 0, L_000001d27c16be70;  alias, 1 drivers
v000001d27c133f30_0 .net "rst", 0 0, v000001d27c16a250_0;  alias, 1 drivers
E_000001d27c12b010 .event anyedge, v000001d27c133f30_0, v000001d27c133710_0, v000001d27c132c70_0;
S_000001d27c1d6c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001d27c12aa90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001d27c16c400 .functor BUFZ 32, L_000001d27c25fb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d27c132d10_0 .net "Data_Out", 31 0, L_000001d27c16c400;  alias, 1 drivers
v000001d27c133490 .array "InstMem", 0 1023, 31 0;
v000001d27c1328b0_0 .net *"_ivl_0", 31 0, L_000001d27c25fb00;  1 drivers
v000001d27c133d50_0 .net *"_ivl_3", 9 0, L_000001d27c25e020;  1 drivers
v000001d27c132e50_0 .net *"_ivl_4", 11 0, L_000001d27c25fce0;  1 drivers
L_000001d27c212460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d27c133850_0 .net *"_ivl_7", 1 0, L_000001d27c212460;  1 drivers
v000001d27c134110_0 .net "addr", 31 0, v000001d27c164360_0;  alias, 1 drivers
v000001d27c133b70_0 .var/i "i", 31 0;
L_000001d27c25fb00 .array/port v000001d27c133490, L_000001d27c25fce0;
L_000001d27c25e020 .part v000001d27c164360_0, 0, 10;
L_000001d27c25fce0 .concat [ 10 2 0 0], L_000001d27c25e020, L_000001d27c212460;
S_000001d27c0d1320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001d27c16c080 .functor BUFZ 32, L_000001d27c25f560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d27c16cda0 .functor BUFZ 32, L_000001d27c25e200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d27c133df0_0 .net *"_ivl_0", 31 0, L_000001d27c25f560;  1 drivers
v000001d27c133fd0_0 .net *"_ivl_10", 6 0, L_000001d27c25fc40;  1 drivers
L_000001d27c212538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d27c1140e0_0 .net *"_ivl_13", 1 0, L_000001d27c212538;  1 drivers
v000001d27c1126a0_0 .net *"_ivl_2", 6 0, L_000001d27c25f6a0;  1 drivers
L_000001d27c2124f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d27c1656c0_0 .net *"_ivl_5", 1 0, L_000001d27c2124f0;  1 drivers
v000001d27c1654e0_0 .net *"_ivl_8", 31 0, L_000001d27c25e200;  1 drivers
v000001d27c165a80_0 .net "clk", 0 0, L_000001d27c16c630;  alias, 1 drivers
v000001d27c165940_0 .var/i "i", 31 0;
v000001d27c164b80_0 .net "readData1", 31 0, L_000001d27c16c080;  alias, 1 drivers
v000001d27c1651c0_0 .net "readData2", 31 0, L_000001d27c16cda0;  alias, 1 drivers
v000001d27c164720_0 .net "readRegister1", 4 0, L_000001d27c16b970;  alias, 1 drivers
v000001d27c164220_0 .net "readRegister2", 4 0, L_000001d27c25f600;  alias, 1 drivers
v000001d27c165d00 .array "registers", 31 0, 31 0;
v000001d27c164400_0 .net "rst", 0 0, v000001d27c16a250_0;  alias, 1 drivers
v000001d27c165b20_0 .net "we", 0 0, v000001d27c1333f0_0;  alias, 1 drivers
v000001d27c165760_0 .net "writeData", 31 0, L_000001d27c270220;  alias, 1 drivers
v000001d27c1653a0_0 .net "writeRegister", 4 0, L_000001d27c25eb60;  alias, 1 drivers
E_000001d27c12b610/0 .event negedge, v000001d27c133f30_0;
E_000001d27c12b610/1 .event posedge, v000001d27c165a80_0;
E_000001d27c12b610 .event/or E_000001d27c12b610/0, E_000001d27c12b610/1;
L_000001d27c25f560 .array/port v000001d27c165d00, L_000001d27c25f6a0;
L_000001d27c25f6a0 .concat [ 5 2 0 0], L_000001d27c16b970, L_000001d27c2124f0;
L_000001d27c25e200 .array/port v000001d27c165d00, L_000001d27c25fc40;
L_000001d27c25fc40 .concat [ 5 2 0 0], L_000001d27c25f600, L_000001d27c212538;
S_000001d27c0d14b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001d27c0d1320;
 .timescale 0 0;
v000001d27c133cb0_0 .var/i "i", 31 0;
S_000001d27c0baf60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001d27c12b790 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001d27c16cb70 .functor NOT 1, v000001d27c133350_0, C4<0>, C4<0>, C4<0>;
v000001d27c164a40_0 .net *"_ivl_0", 0 0, L_000001d27c16cb70;  1 drivers
v000001d27c164860_0 .net "in1", 4 0, L_000001d27c25f600;  alias, 1 drivers
v000001d27c164d60_0 .net "in2", 4 0, L_000001d27c16a6b0;  alias, 1 drivers
v000001d27c165800_0 .net "out", 4 0, L_000001d27c25eb60;  alias, 1 drivers
v000001d27c164040_0 .net "s", 0 0, v000001d27c133350_0;  alias, 1 drivers
L_000001d27c25eb60 .functor MUXZ 5, L_000001d27c16a6b0, L_000001d27c25f600, L_000001d27c16cb70, C4<>;
S_000001d27c0bb0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001d27c12b7d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001d27c16c550 .functor NOT 1, v000001d27c132770_0, C4<0>, C4<0>, C4<0>;
v000001d27c164c20_0 .net *"_ivl_0", 0 0, L_000001d27c16c550;  1 drivers
v000001d27c164cc0_0 .net "in1", 31 0, v000001d27c165bc0_0;  alias, 1 drivers
v000001d27c1645e0_0 .net "in2", 31 0, v000001d27c164f40_0;  alias, 1 drivers
v000001d27c1659e0_0 .net "out", 31 0, L_000001d27c270220;  alias, 1 drivers
v000001d27c1644a0_0 .net "s", 0 0, v000001d27c132770_0;  alias, 1 drivers
L_000001d27c270220 .functor MUXZ 32, v000001d27c164f40_0, v000001d27c165bc0_0, L_000001d27c16c550, C4<>;
S_000001d27c100980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001d27c100b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000001d27c100b48 .param/l "AND" 0 9 12, C4<0010>;
P_000001d27c100b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000001d27c100bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000001d27c100bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001d27c100c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000001d27c100c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000001d27c100c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000001d27c100cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001d27c100d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000001d27c100d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001d27c100d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001d27c2129b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d27c164ae0_0 .net/2u *"_ivl_0", 31 0, L_000001d27c2129b8;  1 drivers
v000001d27c1658a0_0 .net "opSel", 3 0, v000001d27c133ad0_0;  alias, 1 drivers
v000001d27c165620_0 .net "operand1", 31 0, L_000001d27c271b20;  alias, 1 drivers
v000001d27c164e00_0 .net "operand2", 31 0, L_000001d27c26ffa0;  alias, 1 drivers
v000001d27c165bc0_0 .var "result", 31 0;
v000001d27c164ea0_0 .net "zero", 0 0, L_000001d27c271080;  alias, 1 drivers
E_000001d27c12b850 .event anyedge, v000001d27c133ad0_0, v000001d27c165620_0, v000001d27c132950_0;
L_000001d27c271080 .cmp/eq 32, v000001d27c165bc0_0, L_000001d27c2129b8;
S_000001d27c0ea800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001d27c2110a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001d27c2110d8 .param/l "add" 0 4 5, C4<100000>;
P_000001d27c211110 .param/l "addi" 0 4 8, C4<001000>;
P_000001d27c211148 .param/l "addu" 0 4 5, C4<100001>;
P_000001d27c211180 .param/l "and_" 0 4 5, C4<100100>;
P_000001d27c2111b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001d27c2111f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001d27c211228 .param/l "bne" 0 4 10, C4<000101>;
P_000001d27c211260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001d27c211298 .param/l "j" 0 4 12, C4<000010>;
P_000001d27c2112d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001d27c211308 .param/l "jr" 0 4 6, C4<001000>;
P_000001d27c211340 .param/l "lw" 0 4 8, C4<100011>;
P_000001d27c211378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001d27c2113b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001d27c2113e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001d27c211420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001d27c211458 .param/l "sll" 0 4 6, C4<000000>;
P_000001d27c211490 .param/l "slt" 0 4 5, C4<101010>;
P_000001d27c2114c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001d27c211500 .param/l "srl" 0 4 6, C4<000010>;
P_000001d27c211538 .param/l "sub" 0 4 5, C4<100010>;
P_000001d27c211570 .param/l "subu" 0 4 5, C4<100011>;
P_000001d27c2115a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001d27c2115e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001d27c211618 .param/l "xori" 0 4 8, C4<001110>;
v000001d27c165440_0 .var "PCsrc", 0 0;
v000001d27c165c60_0 .net "funct", 5 0, L_000001d27c25efc0;  alias, 1 drivers
v000001d27c164fe0_0 .net "opcode", 5 0, L_000001d27c16be70;  alias, 1 drivers
v000001d27c165580_0 .net "operand1", 31 0, L_000001d27c16c080;  alias, 1 drivers
v000001d27c165da0_0 .net "operand2", 31 0, L_000001d27c26ffa0;  alias, 1 drivers
v000001d27c165e40_0 .net "rst", 0 0, v000001d27c16a250_0;  alias, 1 drivers
E_000001d27c12b050/0 .event anyedge, v000001d27c133f30_0, v000001d27c133710_0, v000001d27c164b80_0, v000001d27c132950_0;
E_000001d27c12b050/1 .event anyedge, v000001d27c132c70_0;
E_000001d27c12b050 .event/or E_000001d27c12b050/0, E_000001d27c12b050/1;
S_000001d27c0ea990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001d27c164540 .array "DataMem", 0 1023, 31 0;
v000001d27c165ee0_0 .net "address", 31 0, v000001d27c165bc0_0;  alias, 1 drivers
v000001d27c1640e0_0 .net "clock", 0 0, L_000001d27c16ce10;  1 drivers
v000001d27c164180_0 .net "data", 31 0, L_000001d27c16cda0;  alias, 1 drivers
v000001d27c165260_0 .var/i "i", 31 0;
v000001d27c164f40_0 .var "q", 31 0;
v000001d27c1642c0_0 .net "rden", 0 0, v000001d27c132bd0_0;  alias, 1 drivers
v000001d27c165080_0 .net "wren", 0 0, v000001d27c132810_0;  alias, 1 drivers
E_000001d27c12b890 .event posedge, v000001d27c1640e0_0;
S_000001d27c0b6a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001d27c127010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001d27c12b8d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001d27c165300_0 .net "PCin", 31 0, L_000001d27c25f4c0;  alias, 1 drivers
v000001d27c164360_0 .var "PCout", 31 0;
v000001d27c164680_0 .net "clk", 0 0, L_000001d27c16c630;  alias, 1 drivers
v000001d27c1647c0_0 .net "rst", 0 0, v000001d27c16a250_0;  alias, 1 drivers
    .scope S_000001d27c0ea800;
T_0 ;
    %wait E_000001d27c12b050;
    %load/vec4 v000001d27c165e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d27c165440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d27c164fe0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001d27c165580_0;
    %load/vec4 v000001d27c165da0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001d27c164fe0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001d27c165580_0;
    %load/vec4 v000001d27c165da0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001d27c164fe0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001d27c164fe0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001d27c164fe0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001d27c165c60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001d27c165440_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d27c0b6a80;
T_1 ;
    %wait E_000001d27c12b610;
    %load/vec4 v000001d27c1647c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d27c164360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d27c165300_0;
    %assign/vec4 v000001d27c164360_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d27c1d6c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d27c133b70_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001d27c133b70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d27c133b70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %load/vec4 v000001d27c133b70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d27c133b70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c133490, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001d27c1d69c0;
T_3 ;
    %wait E_000001d27c12b010;
    %load/vec4 v000001d27c133f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001d27c133670_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d27c132810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d27c132770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001d27c132bd0_0, 0;
    %assign/vec4 v000001d27c133350_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001d27c133670_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001d27c133ad0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001d27c1344d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d27c1333f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d27c132810_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d27c132770_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001d27c132bd0_0, 0, 1;
    %store/vec4 v000001d27c133350_0, 0, 1;
    %load/vec4 v000001d27c133710_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c133670_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c133350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %load/vec4 v000001d27c132c70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c133350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d27c133350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c132bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1333f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c132770_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c132810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d27c1344d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001d27c133ad0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d27c0d1320;
T_4 ;
    %wait E_000001d27c12b610;
    %fork t_1, S_000001d27c0d14b0;
    %jmp t_0;
    .scope S_000001d27c0d14b0;
t_1 ;
    %load/vec4 v000001d27c164400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d27c133cb0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001d27c133cb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d27c133cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c165d00, 0, 4;
    %load/vec4 v000001d27c133cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d27c133cb0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d27c165b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d27c165760_0;
    %load/vec4 v000001d27c1653a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c165d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c165d00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001d27c0d1320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d27c0d1320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d27c165940_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001d27c165940_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001d27c165940_0;
    %ix/getv/s 4, v000001d27c165940_0;
    %load/vec4a v000001d27c165d00, 4;
    %ix/getv/s 4, v000001d27c165940_0;
    %load/vec4a v000001d27c165d00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001d27c165940_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d27c165940_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001d27c100980;
T_6 ;
    %wait E_000001d27c12b850;
    %load/vec4 v000001d27c1658a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %add;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %sub;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %and;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %or;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %xor;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %or;
    %inv;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001d27c165620_0;
    %load/vec4 v000001d27c164e00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001d27c164e00_0;
    %load/vec4 v000001d27c165620_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001d27c165620_0;
    %ix/getv 4, v000001d27c164e00_0;
    %shiftl 4;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001d27c165620_0;
    %ix/getv 4, v000001d27c164e00_0;
    %shiftr 4;
    %assign/vec4 v000001d27c165bc0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d27c0ea990;
T_7 ;
    %wait E_000001d27c12b890;
    %load/vec4 v000001d27c1642c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001d27c165ee0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001d27c164540, 4;
    %assign/vec4 v000001d27c164f40_0, 0;
T_7.0 ;
    %load/vec4 v000001d27c165080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d27c164180_0;
    %ix/getv 3, v000001d27c165ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c164540, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d27c0ea990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d27c165260_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001d27c165260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001d27c165260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d27c164540, 0, 4;
    %load/vec4 v000001d27c165260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d27c165260_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001d27c0ea990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d27c165260_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001d27c165260_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001d27c165260_0;
    %load/vec4a v000001d27c164540, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001d27c165260_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001d27c165260_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d27c165260_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001d27c127010;
T_10 ;
    %wait E_000001d27c12b610;
    %load/vec4 v000001d27c16b830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d27c16a070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d27c16a070_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001d27c16a070_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d27c126cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d27c16b3d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d27c16a250_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001d27c126cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001d27c16b3d0_0;
    %inv;
    %assign/vec4 v000001d27c16b3d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d27c126cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d27c16a250_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d27c16a250_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001d27c16ab10_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
