//  (c) Cologne Chip AG
//  Config File Data for FPGA programmingtop_checkered_00     Version: Version 4.2 (1 July 2024)
//  Compile Time: 2024-07-19 13:57:40
//  Program Run:  2024-08-25 18:25:02
//  Program Call: /home/user/FPGA/Boards/GateMate/cc-toolchain-linux//bin/p_r/p_r -i net/top_checkered_synth.v -o top_checkered -ccf top_checkered.ccf -cCP 
//  File Type:    CFG


// Config Command Path   CMD_PATH
// ---------------------------------
D9 // Command: CMD_PATH      addr: 32'h0000 0000
01 // Length: 1
ED // -- CRC low byte
96 // -- CRC high byte
10  // _prog 
4D // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config Select PLL   CMD_SPLL
// ---------------------------------
DD // Command: CMD_SPLL      addr: 32'h0000 0010
01 // Length: 1
8D // -- CRC low byte
F1 // -- CRC high byte
01
//    write config of PLL0
//    select config-set 0 of PLL0
//    select config-set 0 of PLL1
//    select config-set 0 of PLL2
//    select config-set 0 of PLL3
45 // -- CRC low byte
D7 // -- CRC high byte


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0017
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
82  //  0 PLL Config data 0
1C  //  1 PLL Config data 1
0A  //  2 PLL Config data 2
08  //  3 PLL Config data 3
07  //  4 PLL Config data 4
04  //  5 PLL Config data 5
00  //  6 PLL Config data 6
64  //  7 PLL Config data 7
10  //  8 PLL Config data 8
01  //  9 PLL Config data 9
CB  // 10 PLL Config data 10
01  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
14  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
11  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
C0 // -- CRC low byte
98 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config Latches on x-1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 003B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
00 // y_sel: -1
DE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0043
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x-1y-2
00  // 14 bottom_edge_EN1 at x-1y-2
00  // 15 bottom_edge_EN2 at x-1y-2
00  // 16 bottom_edge_EN3 at x-1y-2
00  // 17 bottom_edge_EN4 at x-1y-2
00  // 18 bottom_edge_EN5 at x-1y-2
00  // 19 bottom_edge_EN0 at x0y-2
00  // 20 bottom_edge_EN1 at x0y-2
00  // 21 bottom_edge_EN2 at x0y-2
00  // 22 bottom_edge_EN3 at x0y-2
00  // 23 bottom_edge_EN4 at x0y-2
00  // 24 bottom_edge_EN5 at x0y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y-1 SB_BIG plane 1
12  // 65 x-1y-1 SB_BIG plane 1
00  // 66 x-1y-1 SB_DRIVE plane 2,1
48  // 67 x-1y-1 SB_BIG plane 2
12  // 68 x-1y-1 SB_BIG plane 2
48  // 69 x-1y-1 SB_BIG plane 3
12  // 70 x-1y-1 SB_BIG plane 3
00  // 71 x-1y-1 SB_DRIVE plane 4,3
48  // 72 x-1y-1 SB_BIG plane 4
12  // 73 x-1y-1 SB_BIG plane 4
48  // 74 x-1y-1 SB_BIG plane 5
12  // 75 x-1y-1 SB_BIG plane 5
00  // 76 x-1y-1 SB_DRIVE plane 6,5
48  // 77 x-1y-1 SB_BIG plane 6
12  // 78 x-1y-1 SB_BIG plane 6
48  // 79 x-1y-1 SB_BIG plane 7
12  // 80 x-1y-1 SB_BIG plane 7
00  // 81 x-1y-1 SB_DRIVE plane 8,7
48  // 82 x-1y-1 SB_BIG plane 8
12  // 83 x-1y-1 SB_BIG plane 8
48  // 84 x-1y-1 SB_BIG plane 9
12  // 85 x-1y-1 SB_BIG plane 9
00  // 86 x-1y-1 SB_DRIVE plane 10,9
48  // 87 x-1y-1 SB_BIG plane 10
12  // 88 x-1y-1 SB_BIG plane 10
48  // 89 x-1y-1 SB_BIG plane 11
12  // 90 x-1y-1 SB_BIG plane 11
00  // 91 x-1y-1 SB_DRIVE plane 12,11
48  // 92 x-1y-1 SB_BIG plane 12
12  // 93 x-1y-1 SB_BIG plane 12
A8  // 94 x0y0 SB_SML plane 1
82  // 95 x0y0 SB_SML plane 2,1
2A  // 96 x0y0 SB_SML plane 2
A8  // 97 x0y0 SB_SML plane 3
82  // 98 x0y0 SB_SML plane 4,3
2A  // 99 x0y0 SB_SML plane 4
A8  // 100 x0y0 SB_SML plane 5
82  // 101 x0y0 SB_SML plane 6,5
2A  // 102 x0y0 SB_SML plane 6
A8  // 103 x0y0 SB_SML plane 7
82  // 104 x0y0 SB_SML plane 8,7
2A  // 105 x0y0 SB_SML plane 8
A8  // 106 x0y0 SB_SML plane 9
82  // 107 x0y0 SB_SML plane 10,9
2A  // 108 x0y0 SB_SML plane 10
A8  // 109 x0y0 SB_SML plane 11
82  // 110 x0y0 SB_SML plane 12,11
2A  // 111 x0y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 00B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
00 // y_sel: -1
06 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 00C1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x1y-2
00  // 14 bottom_edge_EN1 at x1y-2
00  // 15 bottom_edge_EN2 at x1y-2
00  // 16 bottom_edge_EN3 at x1y-2
00  // 17 bottom_edge_EN4 at x1y-2
00  // 18 bottom_edge_EN5 at x1y-2
00  // 19 bottom_edge_EN0 at x2y-2
00  // 20 bottom_edge_EN1 at x2y-2
00  // 21 bottom_edge_EN2 at x2y-2
00  // 22 bottom_edge_EN3 at x2y-2
00  // 23 bottom_edge_EN4 at x2y-2
00  // 24 bottom_edge_EN5 at x2y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x2y0 SB_BIG plane 1
12  // 65 x2y0 SB_BIG plane 1
00  // 66 x2y0 SB_DRIVE plane 2,1
48  // 67 x2y0 SB_BIG plane 2
12  // 68 x2y0 SB_BIG plane 2
48  // 69 x2y0 SB_BIG plane 3
12  // 70 x2y0 SB_BIG plane 3
00  // 71 x2y0 SB_DRIVE plane 4,3
48  // 72 x2y0 SB_BIG plane 4
12  // 73 x2y0 SB_BIG plane 4
48  // 74 x2y0 SB_BIG plane 5
12  // 75 x2y0 SB_BIG plane 5
00  // 76 x2y0 SB_DRIVE plane 6,5
48  // 77 x2y0 SB_BIG plane 6
12  // 78 x2y0 SB_BIG plane 6
48  // 79 x2y0 SB_BIG plane 7
12  // 80 x2y0 SB_BIG plane 7
00  // 81 x2y0 SB_DRIVE plane 8,7
48  // 82 x2y0 SB_BIG plane 8
12  // 83 x2y0 SB_BIG plane 8
48  // 84 x2y0 SB_BIG plane 9
12  // 85 x2y0 SB_BIG plane 9
00  // 86 x2y0 SB_DRIVE plane 10,9
48  // 87 x2y0 SB_BIG plane 10
12  // 88 x2y0 SB_BIG plane 10
48  // 89 x2y0 SB_BIG plane 11
12  // 90 x2y0 SB_BIG plane 11
00  // 91 x2y0 SB_DRIVE plane 12,11
48  // 92 x2y0 SB_BIG plane 12
12  // 93 x2y0 SB_BIG plane 12
A8  // 94 x1y-1 SB_SML plane 1
82  // 95 x1y-1 SB_SML plane 2,1
2A  // 96 x1y-1 SB_SML plane 2
A8  // 97 x1y-1 SB_SML plane 3
82  // 98 x1y-1 SB_SML plane 4,3
2A  // 99 x1y-1 SB_SML plane 4
A8  // 100 x1y-1 SB_SML plane 5
82  // 101 x1y-1 SB_SML plane 6,5
2A  // 102 x1y-1 SB_SML plane 6
A8  // 103 x1y-1 SB_SML plane 7
82  // 104 x1y-1 SB_SML plane 8,7
2A  // 105 x1y-1 SB_SML plane 8
A8  // 106 x1y-1 SB_SML plane 9
82  // 107 x1y-1 SB_SML plane 10,9
2A  // 108 x1y-1 SB_SML plane 10
A8  // 109 x1y-1 SB_SML plane 11
82  // 110 x1y-1 SB_SML plane 12,11
2A  // 111 x1y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0137     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
00 // y_sel: -1
6E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 013F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x3y-2
00  // 14 bottom_edge_EN1 at x3y-2
00  // 15 bottom_edge_EN2 at x3y-2
00  // 16 bottom_edge_EN3 at x3y-2
00  // 17 bottom_edge_EN4 at x3y-2
00  // 18 bottom_edge_EN5 at x3y-2
00  // 19 bottom_edge_EN0 at x4y-2
00  // 20 bottom_edge_EN1 at x4y-2
00  // 21 bottom_edge_EN2 at x4y-2
00  // 22 bottom_edge_EN3 at x4y-2
00  // 23 bottom_edge_EN4 at x4y-2
00  // 24 bottom_edge_EN5 at x4y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x3y-1 SB_BIG plane 1
12  // 65 x3y-1 SB_BIG plane 1
00  // 66 x3y-1 SB_DRIVE plane 2,1
48  // 67 x3y-1 SB_BIG plane 2
12  // 68 x3y-1 SB_BIG plane 2
48  // 69 x3y-1 SB_BIG plane 3
12  // 70 x3y-1 SB_BIG plane 3
00  // 71 x3y-1 SB_DRIVE plane 4,3
48  // 72 x3y-1 SB_BIG plane 4
12  // 73 x3y-1 SB_BIG plane 4
48  // 74 x3y-1 SB_BIG plane 5
12  // 75 x3y-1 SB_BIG plane 5
00  // 76 x3y-1 SB_DRIVE plane 6,5
48  // 77 x3y-1 SB_BIG plane 6
12  // 78 x3y-1 SB_BIG plane 6
48  // 79 x3y-1 SB_BIG plane 7
12  // 80 x3y-1 SB_BIG plane 7
00  // 81 x3y-1 SB_DRIVE plane 8,7
48  // 82 x3y-1 SB_BIG plane 8
12  // 83 x3y-1 SB_BIG plane 8
48  // 84 x3y-1 SB_BIG plane 9
12  // 85 x3y-1 SB_BIG plane 9
00  // 86 x3y-1 SB_DRIVE plane 10,9
48  // 87 x3y-1 SB_BIG plane 10
12  // 88 x3y-1 SB_BIG plane 10
48  // 89 x3y-1 SB_BIG plane 11
12  // 90 x3y-1 SB_BIG plane 11
00  // 91 x3y-1 SB_DRIVE plane 12,11
48  // 92 x3y-1 SB_BIG plane 12
12  // 93 x3y-1 SB_BIG plane 12
A8  // 94 x4y0 SB_SML plane 1
82  // 95 x4y0 SB_SML plane 2,1
2A  // 96 x4y0 SB_SML plane 2
A8  // 97 x4y0 SB_SML plane 3
82  // 98 x4y0 SB_SML plane 4,3
2A  // 99 x4y0 SB_SML plane 4
A8  // 100 x4y0 SB_SML plane 5
82  // 101 x4y0 SB_SML plane 6,5
2A  // 102 x4y0 SB_SML plane 6
A8  // 103 x4y0 SB_SML plane 7
82  // 104 x4y0 SB_SML plane 8,7
2A  // 105 x4y0 SB_SML plane 8
A8  // 106 x4y0 SB_SML plane 9
82  // 107 x4y0 SB_SML plane 10,9
2A  // 108 x4y0 SB_SML plane 10
A8  // 109 x4y0 SB_SML plane 11
82  // 110 x4y0 SB_SML plane 12,11
2A  // 111 x4y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 01B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
00 // y_sel: -1
B6 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 01BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x5y-2
00  // 14 bottom_edge_EN1 at x5y-2
00  // 15 bottom_edge_EN2 at x5y-2
00  // 16 bottom_edge_EN3 at x5y-2
00  // 17 bottom_edge_EN4 at x5y-2
00  // 18 bottom_edge_EN5 at x5y-2
00  // 19 bottom_edge_EN0 at x6y-2
00  // 20 bottom_edge_EN1 at x6y-2
00  // 21 bottom_edge_EN2 at x6y-2
00  // 22 bottom_edge_EN3 at x6y-2
00  // 23 bottom_edge_EN4 at x6y-2
00  // 24 bottom_edge_EN5 at x6y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x6y0 SB_BIG plane 1
12  // 65 x6y0 SB_BIG plane 1
00  // 66 x6y0 SB_DRIVE plane 2,1
48  // 67 x6y0 SB_BIG plane 2
12  // 68 x6y0 SB_BIG plane 2
48  // 69 x6y0 SB_BIG plane 3
12  // 70 x6y0 SB_BIG plane 3
00  // 71 x6y0 SB_DRIVE plane 4,3
48  // 72 x6y0 SB_BIG plane 4
12  // 73 x6y0 SB_BIG plane 4
48  // 74 x6y0 SB_BIG plane 5
12  // 75 x6y0 SB_BIG plane 5
00  // 76 x6y0 SB_DRIVE plane 6,5
48  // 77 x6y0 SB_BIG plane 6
12  // 78 x6y0 SB_BIG plane 6
48  // 79 x6y0 SB_BIG plane 7
12  // 80 x6y0 SB_BIG plane 7
00  // 81 x6y0 SB_DRIVE plane 8,7
48  // 82 x6y0 SB_BIG plane 8
12  // 83 x6y0 SB_BIG plane 8
48  // 84 x6y0 SB_BIG plane 9
12  // 85 x6y0 SB_BIG plane 9
00  // 86 x6y0 SB_DRIVE plane 10,9
48  // 87 x6y0 SB_BIG plane 10
12  // 88 x6y0 SB_BIG plane 10
48  // 89 x6y0 SB_BIG plane 11
12  // 90 x6y0 SB_BIG plane 11
00  // 91 x6y0 SB_DRIVE plane 12,11
48  // 92 x6y0 SB_BIG plane 12
12  // 93 x6y0 SB_BIG plane 12
A8  // 94 x5y-1 SB_SML plane 1
82  // 95 x5y-1 SB_SML plane 2,1
2A  // 96 x5y-1 SB_SML plane 2
A8  // 97 x5y-1 SB_SML plane 3
82  // 98 x5y-1 SB_SML plane 4,3
2A  // 99 x5y-1 SB_SML plane 4
A8  // 100 x5y-1 SB_SML plane 5
82  // 101 x5y-1 SB_SML plane 6,5
2A  // 102 x5y-1 SB_SML plane 6
A8  // 103 x5y-1 SB_SML plane 7
82  // 104 x5y-1 SB_SML plane 8,7
2A  // 105 x5y-1 SB_SML plane 8
A8  // 106 x5y-1 SB_SML plane 9
82  // 107 x5y-1 SB_SML plane 10,9
2A  // 108 x5y-1 SB_SML plane 10
A8  // 109 x5y-1 SB_SML plane 11
82  // 110 x5y-1 SB_SML plane 12,11
2A  // 111 x5y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0233     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
00 // y_sel: -1
BE // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 023B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x7y-2
00  // 14 bottom_edge_EN1 at x7y-2
00  // 15 bottom_edge_EN2 at x7y-2
00  // 16 bottom_edge_EN3 at x7y-2
00  // 17 bottom_edge_EN4 at x7y-2
00  // 18 bottom_edge_EN5 at x7y-2
00  // 19 bottom_edge_EN0 at x8y-2
00  // 20 bottom_edge_EN1 at x8y-2
00  // 21 bottom_edge_EN2 at x8y-2
00  // 22 bottom_edge_EN3 at x8y-2
00  // 23 bottom_edge_EN4 at x8y-2
00  // 24 bottom_edge_EN5 at x8y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x7y-1 SB_BIG plane 1
12  // 65 x7y-1 SB_BIG plane 1
00  // 66 x7y-1 SB_DRIVE plane 2,1
48  // 67 x7y-1 SB_BIG plane 2
12  // 68 x7y-1 SB_BIG plane 2
48  // 69 x7y-1 SB_BIG plane 3
12  // 70 x7y-1 SB_BIG plane 3
00  // 71 x7y-1 SB_DRIVE plane 4,3
48  // 72 x7y-1 SB_BIG plane 4
12  // 73 x7y-1 SB_BIG plane 4
48  // 74 x7y-1 SB_BIG plane 5
12  // 75 x7y-1 SB_BIG plane 5
00  // 76 x7y-1 SB_DRIVE plane 6,5
48  // 77 x7y-1 SB_BIG plane 6
12  // 78 x7y-1 SB_BIG plane 6
48  // 79 x7y-1 SB_BIG plane 7
12  // 80 x7y-1 SB_BIG plane 7
00  // 81 x7y-1 SB_DRIVE plane 8,7
48  // 82 x7y-1 SB_BIG plane 8
12  // 83 x7y-1 SB_BIG plane 8
48  // 84 x7y-1 SB_BIG plane 9
12  // 85 x7y-1 SB_BIG plane 9
00  // 86 x7y-1 SB_DRIVE plane 10,9
48  // 87 x7y-1 SB_BIG plane 10
12  // 88 x7y-1 SB_BIG plane 10
48  // 89 x7y-1 SB_BIG plane 11
12  // 90 x7y-1 SB_BIG plane 11
00  // 91 x7y-1 SB_DRIVE plane 12,11
48  // 92 x7y-1 SB_BIG plane 12
12  // 93 x7y-1 SB_BIG plane 12
A8  // 94 x8y0 SB_SML plane 1
82  // 95 x8y0 SB_SML plane 2,1
2A  // 96 x8y0 SB_SML plane 2
A8  // 97 x8y0 SB_SML plane 3
82  // 98 x8y0 SB_SML plane 4,3
2A  // 99 x8y0 SB_SML plane 4
A8  // 100 x8y0 SB_SML plane 5
82  // 101 x8y0 SB_SML plane 6,5
2A  // 102 x8y0 SB_SML plane 6
A8  // 103 x8y0 SB_SML plane 7
82  // 104 x8y0 SB_SML plane 8,7
2A  // 105 x8y0 SB_SML plane 8
A8  // 106 x8y0 SB_SML plane 9
82  // 107 x8y0 SB_SML plane 10,9
2A  // 108 x8y0 SB_SML plane 10
A8  // 109 x8y0 SB_SML plane 11
82  // 110 x8y0 SB_SML plane 12,11
2A  // 111 x8y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 02B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
00 // y_sel: -1
66 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 02B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x9y-2
00  // 14 bottom_edge_EN1 at x9y-2
00  // 15 bottom_edge_EN2 at x9y-2
00  // 16 bottom_edge_EN3 at x9y-2
00  // 17 bottom_edge_EN4 at x9y-2
00  // 18 bottom_edge_EN5 at x9y-2
00  // 19 bottom_edge_EN0 at x10y-2
00  // 20 bottom_edge_EN1 at x10y-2
00  // 21 bottom_edge_EN2 at x10y-2
00  // 22 bottom_edge_EN3 at x10y-2
00  // 23 bottom_edge_EN4 at x10y-2
00  // 24 bottom_edge_EN5 at x10y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x10y0 SB_BIG plane 1
12  // 65 x10y0 SB_BIG plane 1
00  // 66 x10y0 SB_DRIVE plane 2,1
48  // 67 x10y0 SB_BIG plane 2
12  // 68 x10y0 SB_BIG plane 2
48  // 69 x10y0 SB_BIG plane 3
12  // 70 x10y0 SB_BIG plane 3
00  // 71 x10y0 SB_DRIVE plane 4,3
48  // 72 x10y0 SB_BIG plane 4
12  // 73 x10y0 SB_BIG plane 4
48  // 74 x10y0 SB_BIG plane 5
12  // 75 x10y0 SB_BIG plane 5
00  // 76 x10y0 SB_DRIVE plane 6,5
48  // 77 x10y0 SB_BIG plane 6
12  // 78 x10y0 SB_BIG plane 6
48  // 79 x10y0 SB_BIG plane 7
12  // 80 x10y0 SB_BIG plane 7
00  // 81 x10y0 SB_DRIVE plane 8,7
48  // 82 x10y0 SB_BIG plane 8
12  // 83 x10y0 SB_BIG plane 8
48  // 84 x10y0 SB_BIG plane 9
12  // 85 x10y0 SB_BIG plane 9
00  // 86 x10y0 SB_DRIVE plane 10,9
48  // 87 x10y0 SB_BIG plane 10
12  // 88 x10y0 SB_BIG plane 10
48  // 89 x10y0 SB_BIG plane 11
12  // 90 x10y0 SB_BIG plane 11
00  // 91 x10y0 SB_DRIVE plane 12,11
48  // 92 x10y0 SB_BIG plane 12
12  // 93 x10y0 SB_BIG plane 12
A8  // 94 x9y-1 SB_SML plane 1
82  // 95 x9y-1 SB_SML plane 2,1
2A  // 96 x9y-1 SB_SML plane 2
A8  // 97 x9y-1 SB_SML plane 3
82  // 98 x9y-1 SB_SML plane 4,3
2A  // 99 x9y-1 SB_SML plane 4
A8  // 100 x9y-1 SB_SML plane 5
82  // 101 x9y-1 SB_SML plane 6,5
2A  // 102 x9y-1 SB_SML plane 6
A8  // 103 x9y-1 SB_SML plane 7
82  // 104 x9y-1 SB_SML plane 8,7
2A  // 105 x9y-1 SB_SML plane 8
A8  // 106 x9y-1 SB_SML plane 9
82  // 107 x9y-1 SB_SML plane 10,9
2A  // 108 x9y-1 SB_SML plane 10
A8  // 109 x9y-1 SB_SML plane 11
82  // 110 x9y-1 SB_SML plane 12,11
2A  // 111 x9y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 032F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
00 // y_sel: -1
0E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0337
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x11y-2
00  // 14 bottom_edge_EN1 at x11y-2
00  // 15 bottom_edge_EN2 at x11y-2
00  // 16 bottom_edge_EN3 at x11y-2
00  // 17 bottom_edge_EN4 at x11y-2
00  // 18 bottom_edge_EN5 at x11y-2
00  // 19 bottom_edge_EN0 at x12y-2
00  // 20 bottom_edge_EN1 at x12y-2
00  // 21 bottom_edge_EN2 at x12y-2
00  // 22 bottom_edge_EN3 at x12y-2
00  // 23 bottom_edge_EN4 at x12y-2
00  // 24 bottom_edge_EN5 at x12y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x11y-1 SB_BIG plane 1
12  // 65 x11y-1 SB_BIG plane 1
00  // 66 x11y-1 SB_DRIVE plane 2,1
48  // 67 x11y-1 SB_BIG plane 2
12  // 68 x11y-1 SB_BIG plane 2
48  // 69 x11y-1 SB_BIG plane 3
12  // 70 x11y-1 SB_BIG plane 3
00  // 71 x11y-1 SB_DRIVE plane 4,3
48  // 72 x11y-1 SB_BIG plane 4
12  // 73 x11y-1 SB_BIG plane 4
48  // 74 x11y-1 SB_BIG plane 5
12  // 75 x11y-1 SB_BIG plane 5
00  // 76 x11y-1 SB_DRIVE plane 6,5
48  // 77 x11y-1 SB_BIG plane 6
12  // 78 x11y-1 SB_BIG plane 6
48  // 79 x11y-1 SB_BIG plane 7
12  // 80 x11y-1 SB_BIG plane 7
00  // 81 x11y-1 SB_DRIVE plane 8,7
48  // 82 x11y-1 SB_BIG plane 8
12  // 83 x11y-1 SB_BIG plane 8
48  // 84 x11y-1 SB_BIG plane 9
12  // 85 x11y-1 SB_BIG plane 9
00  // 86 x11y-1 SB_DRIVE plane 10,9
48  // 87 x11y-1 SB_BIG plane 10
12  // 88 x11y-1 SB_BIG plane 10
48  // 89 x11y-1 SB_BIG plane 11
12  // 90 x11y-1 SB_BIG plane 11
00  // 91 x11y-1 SB_DRIVE plane 12,11
48  // 92 x11y-1 SB_BIG plane 12
12  // 93 x11y-1 SB_BIG plane 12
A8  // 94 x12y0 SB_SML plane 1
82  // 95 x12y0 SB_SML plane 2,1
2A  // 96 x12y0 SB_SML plane 2
A8  // 97 x12y0 SB_SML plane 3
82  // 98 x12y0 SB_SML plane 4,3
2A  // 99 x12y0 SB_SML plane 4
A8  // 100 x12y0 SB_SML plane 5
82  // 101 x12y0 SB_SML plane 6,5
2A  // 102 x12y0 SB_SML plane 6
A8  // 103 x12y0 SB_SML plane 7
82  // 104 x12y0 SB_SML plane 8,7
2A  // 105 x12y0 SB_SML plane 8
A8  // 106 x12y0 SB_SML plane 9
82  // 107 x12y0 SB_SML plane 10,9
2A  // 108 x12y0 SB_SML plane 10
A8  // 109 x12y0 SB_SML plane 11
82  // 110 x12y0 SB_SML plane 12,11
2A  // 111 x12y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 03AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
00 // y_sel: -1
D6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 03B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x13y-2
00  // 14 bottom_edge_EN1 at x13y-2
00  // 15 bottom_edge_EN2 at x13y-2
00  // 16 bottom_edge_EN3 at x13y-2
00  // 17 bottom_edge_EN4 at x13y-2
00  // 18 bottom_edge_EN5 at x13y-2
00  // 19 bottom_edge_EN0 at x14y-2
00  // 20 bottom_edge_EN1 at x14y-2
00  // 21 bottom_edge_EN2 at x14y-2
00  // 22 bottom_edge_EN3 at x14y-2
00  // 23 bottom_edge_EN4 at x14y-2
00  // 24 bottom_edge_EN5 at x14y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x14y0 SB_BIG plane 1
12  // 65 x14y0 SB_BIG plane 1
00  // 66 x14y0 SB_DRIVE plane 2,1
48  // 67 x14y0 SB_BIG plane 2
12  // 68 x14y0 SB_BIG plane 2
48  // 69 x14y0 SB_BIG plane 3
12  // 70 x14y0 SB_BIG plane 3
00  // 71 x14y0 SB_DRIVE plane 4,3
48  // 72 x14y0 SB_BIG plane 4
12  // 73 x14y0 SB_BIG plane 4
48  // 74 x14y0 SB_BIG plane 5
12  // 75 x14y0 SB_BIG plane 5
00  // 76 x14y0 SB_DRIVE plane 6,5
48  // 77 x14y0 SB_BIG plane 6
12  // 78 x14y0 SB_BIG plane 6
48  // 79 x14y0 SB_BIG plane 7
12  // 80 x14y0 SB_BIG plane 7
00  // 81 x14y0 SB_DRIVE plane 8,7
48  // 82 x14y0 SB_BIG plane 8
12  // 83 x14y0 SB_BIG plane 8
48  // 84 x14y0 SB_BIG plane 9
12  // 85 x14y0 SB_BIG plane 9
00  // 86 x14y0 SB_DRIVE plane 10,9
48  // 87 x14y0 SB_BIG plane 10
12  // 88 x14y0 SB_BIG plane 10
48  // 89 x14y0 SB_BIG plane 11
12  // 90 x14y0 SB_BIG plane 11
00  // 91 x14y0 SB_DRIVE plane 12,11
48  // 92 x14y0 SB_BIG plane 12
12  // 93 x14y0 SB_BIG plane 12
A8  // 94 x13y-1 SB_SML plane 1
82  // 95 x13y-1 SB_SML plane 2,1
2A  // 96 x13y-1 SB_SML plane 2
A8  // 97 x13y-1 SB_SML plane 3
82  // 98 x13y-1 SB_SML plane 4,3
2A  // 99 x13y-1 SB_SML plane 4
A8  // 100 x13y-1 SB_SML plane 5
82  // 101 x13y-1 SB_SML plane 6,5
2A  // 102 x13y-1 SB_SML plane 6
A8  // 103 x13y-1 SB_SML plane 7
82  // 104 x13y-1 SB_SML plane 8,7
2A  // 105 x13y-1 SB_SML plane 8
A8  // 106 x13y-1 SB_SML plane 9
82  // 107 x13y-1 SB_SML plane 10,9
2A  // 108 x13y-1 SB_SML plane 10
A8  // 109 x13y-1 SB_SML plane 11
82  // 110 x13y-1 SB_SML plane 12,11
2A  // 111 x13y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 042B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
00 // y_sel: -1
1E // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0433
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x15y-2
00  // 14 bottom_edge_EN1 at x15y-2
00  // 15 bottom_edge_EN2 at x15y-2
00  // 16 bottom_edge_EN3 at x15y-2
00  // 17 bottom_edge_EN4 at x15y-2
00  // 18 bottom_edge_EN5 at x15y-2
00  // 19 bottom_edge_EN0 at x16y-2
00  // 20 bottom_edge_EN1 at x16y-2
00  // 21 bottom_edge_EN2 at x16y-2
00  // 22 bottom_edge_EN3 at x16y-2
00  // 23 bottom_edge_EN4 at x16y-2
00  // 24 bottom_edge_EN5 at x16y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x15y-1 SB_BIG plane 1
12  // 65 x15y-1 SB_BIG plane 1
00  // 66 x15y-1 SB_DRIVE plane 2,1
48  // 67 x15y-1 SB_BIG plane 2
12  // 68 x15y-1 SB_BIG plane 2
48  // 69 x15y-1 SB_BIG plane 3
12  // 70 x15y-1 SB_BIG plane 3
00  // 71 x15y-1 SB_DRIVE plane 4,3
48  // 72 x15y-1 SB_BIG plane 4
12  // 73 x15y-1 SB_BIG plane 4
48  // 74 x15y-1 SB_BIG plane 5
12  // 75 x15y-1 SB_BIG plane 5
00  // 76 x15y-1 SB_DRIVE plane 6,5
48  // 77 x15y-1 SB_BIG plane 6
12  // 78 x15y-1 SB_BIG plane 6
48  // 79 x15y-1 SB_BIG plane 7
12  // 80 x15y-1 SB_BIG plane 7
00  // 81 x15y-1 SB_DRIVE plane 8,7
48  // 82 x15y-1 SB_BIG plane 8
12  // 83 x15y-1 SB_BIG plane 8
48  // 84 x15y-1 SB_BIG plane 9
12  // 85 x15y-1 SB_BIG plane 9
00  // 86 x15y-1 SB_DRIVE plane 10,9
48  // 87 x15y-1 SB_BIG plane 10
12  // 88 x15y-1 SB_BIG plane 10
48  // 89 x15y-1 SB_BIG plane 11
12  // 90 x15y-1 SB_BIG plane 11
00  // 91 x15y-1 SB_DRIVE plane 12,11
48  // 92 x15y-1 SB_BIG plane 12
12  // 93 x15y-1 SB_BIG plane 12
A8  // 94 x16y0 SB_SML plane 1
82  // 95 x16y0 SB_SML plane 2,1
2A  // 96 x16y0 SB_SML plane 2
A8  // 97 x16y0 SB_SML plane 3
82  // 98 x16y0 SB_SML plane 4,3
2A  // 99 x16y0 SB_SML plane 4
A8  // 100 x16y0 SB_SML plane 5
82  // 101 x16y0 SB_SML plane 6,5
2A  // 102 x16y0 SB_SML plane 6
A8  // 103 x16y0 SB_SML plane 7
82  // 104 x16y0 SB_SML plane 8,7
2A  // 105 x16y0 SB_SML plane 8
A8  // 106 x16y0 SB_SML plane 9
82  // 107 x16y0 SB_SML plane 10,9
2A  // 108 x16y0 SB_SML plane 10
A8  // 109 x16y0 SB_SML plane 11
82  // 110 x16y0 SB_SML plane 12,11
2A  // 111 x16y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 04A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
00 // y_sel: -1
C6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 04B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x17y-2
00  // 14 bottom_edge_EN1 at x17y-2
00  // 15 bottom_edge_EN2 at x17y-2
00  // 16 bottom_edge_EN3 at x17y-2
00  // 17 bottom_edge_EN4 at x17y-2
00  // 18 bottom_edge_EN5 at x17y-2
00  // 19 bottom_edge_EN0 at x18y-2
00  // 20 bottom_edge_EN1 at x18y-2
00  // 21 bottom_edge_EN2 at x18y-2
00  // 22 bottom_edge_EN3 at x18y-2
00  // 23 bottom_edge_EN4 at x18y-2
00  // 24 bottom_edge_EN5 at x18y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x18y0 SB_BIG plane 1
12  // 65 x18y0 SB_BIG plane 1
00  // 66 x18y0 SB_DRIVE plane 2,1
48  // 67 x18y0 SB_BIG plane 2
12  // 68 x18y0 SB_BIG plane 2
48  // 69 x18y0 SB_BIG plane 3
12  // 70 x18y0 SB_BIG plane 3
00  // 71 x18y0 SB_DRIVE plane 4,3
48  // 72 x18y0 SB_BIG plane 4
12  // 73 x18y0 SB_BIG plane 4
48  // 74 x18y0 SB_BIG plane 5
12  // 75 x18y0 SB_BIG plane 5
00  // 76 x18y0 SB_DRIVE plane 6,5
48  // 77 x18y0 SB_BIG plane 6
12  // 78 x18y0 SB_BIG plane 6
48  // 79 x18y0 SB_BIG plane 7
12  // 80 x18y0 SB_BIG plane 7
00  // 81 x18y0 SB_DRIVE plane 8,7
48  // 82 x18y0 SB_BIG plane 8
12  // 83 x18y0 SB_BIG plane 8
48  // 84 x18y0 SB_BIG plane 9
12  // 85 x18y0 SB_BIG plane 9
00  // 86 x18y0 SB_DRIVE plane 10,9
48  // 87 x18y0 SB_BIG plane 10
12  // 88 x18y0 SB_BIG plane 10
48  // 89 x18y0 SB_BIG plane 11
12  // 90 x18y0 SB_BIG plane 11
00  // 91 x18y0 SB_DRIVE plane 12,11
48  // 92 x18y0 SB_BIG plane 12
12  // 93 x18y0 SB_BIG plane 12
A8  // 94 x17y-1 SB_SML plane 1
82  // 95 x17y-1 SB_SML plane 2,1
2A  // 96 x17y-1 SB_SML plane 2
A8  // 97 x17y-1 SB_SML plane 3
82  // 98 x17y-1 SB_SML plane 4,3
2A  // 99 x17y-1 SB_SML plane 4
A8  // 100 x17y-1 SB_SML plane 5
82  // 101 x17y-1 SB_SML plane 6,5
2A  // 102 x17y-1 SB_SML plane 6
A8  // 103 x17y-1 SB_SML plane 7
82  // 104 x17y-1 SB_SML plane 8,7
2A  // 105 x17y-1 SB_SML plane 8
A8  // 106 x17y-1 SB_SML plane 9
82  // 107 x17y-1 SB_SML plane 10,9
2A  // 108 x17y-1 SB_SML plane 10
A8  // 109 x17y-1 SB_SML plane 11
82  // 110 x17y-1 SB_SML plane 12,11
2A  // 111 x17y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0527     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
00 // y_sel: -1
AE // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 052F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x19y-2
00  // 14 bottom_edge_EN1 at x19y-2
00  // 15 bottom_edge_EN2 at x19y-2
00  // 16 bottom_edge_EN3 at x19y-2
00  // 17 bottom_edge_EN4 at x19y-2
00  // 18 bottom_edge_EN5 at x19y-2
00  // 19 bottom_edge_EN0 at x20y-2
00  // 20 bottom_edge_EN1 at x20y-2
00  // 21 bottom_edge_EN2 at x20y-2
00  // 22 bottom_edge_EN3 at x20y-2
00  // 23 bottom_edge_EN4 at x20y-2
00  // 24 bottom_edge_EN5 at x20y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x19y-1 SB_BIG plane 1
12  // 65 x19y-1 SB_BIG plane 1
00  // 66 x19y-1 SB_DRIVE plane 2,1
48  // 67 x19y-1 SB_BIG plane 2
12  // 68 x19y-1 SB_BIG plane 2
48  // 69 x19y-1 SB_BIG plane 3
12  // 70 x19y-1 SB_BIG plane 3
00  // 71 x19y-1 SB_DRIVE plane 4,3
48  // 72 x19y-1 SB_BIG plane 4
12  // 73 x19y-1 SB_BIG plane 4
48  // 74 x19y-1 SB_BIG plane 5
12  // 75 x19y-1 SB_BIG plane 5
00  // 76 x19y-1 SB_DRIVE plane 6,5
48  // 77 x19y-1 SB_BIG plane 6
12  // 78 x19y-1 SB_BIG plane 6
48  // 79 x19y-1 SB_BIG plane 7
12  // 80 x19y-1 SB_BIG plane 7
00  // 81 x19y-1 SB_DRIVE plane 8,7
48  // 82 x19y-1 SB_BIG plane 8
12  // 83 x19y-1 SB_BIG plane 8
48  // 84 x19y-1 SB_BIG plane 9
12  // 85 x19y-1 SB_BIG plane 9
00  // 86 x19y-1 SB_DRIVE plane 10,9
48  // 87 x19y-1 SB_BIG plane 10
12  // 88 x19y-1 SB_BIG plane 10
48  // 89 x19y-1 SB_BIG plane 11
12  // 90 x19y-1 SB_BIG plane 11
00  // 91 x19y-1 SB_DRIVE plane 12,11
48  // 92 x19y-1 SB_BIG plane 12
12  // 93 x19y-1 SB_BIG plane 12
A8  // 94 x20y0 SB_SML plane 1
82  // 95 x20y0 SB_SML plane 2,1
2A  // 96 x20y0 SB_SML plane 2
A8  // 97 x20y0 SB_SML plane 3
82  // 98 x20y0 SB_SML plane 4,3
2A  // 99 x20y0 SB_SML plane 4
A8  // 100 x20y0 SB_SML plane 5
82  // 101 x20y0 SB_SML plane 6,5
2A  // 102 x20y0 SB_SML plane 6
A8  // 103 x20y0 SB_SML plane 7
82  // 104 x20y0 SB_SML plane 8,7
2A  // 105 x20y0 SB_SML plane 8
A8  // 106 x20y0 SB_SML plane 9
82  // 107 x20y0 SB_SML plane 10,9
2A  // 108 x20y0 SB_SML plane 10
A8  // 109 x20y0 SB_SML plane 11
82  // 110 x20y0 SB_SML plane 12,11
2A  // 111 x20y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 05A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
00 // y_sel: -1
76 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 05AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x21y-2
00  // 14 bottom_edge_EN1 at x21y-2
00  // 15 bottom_edge_EN2 at x21y-2
00  // 16 bottom_edge_EN3 at x21y-2
00  // 17 bottom_edge_EN4 at x21y-2
00  // 18 bottom_edge_EN5 at x21y-2
00  // 19 bottom_edge_EN0 at x22y-2
00  // 20 bottom_edge_EN1 at x22y-2
00  // 21 bottom_edge_EN2 at x22y-2
00  // 22 bottom_edge_EN3 at x22y-2
00  // 23 bottom_edge_EN4 at x22y-2
00  // 24 bottom_edge_EN5 at x22y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x22y0 SB_BIG plane 1
12  // 65 x22y0 SB_BIG plane 1
00  // 66 x22y0 SB_DRIVE plane 2,1
48  // 67 x22y0 SB_BIG plane 2
12  // 68 x22y0 SB_BIG plane 2
48  // 69 x22y0 SB_BIG plane 3
12  // 70 x22y0 SB_BIG plane 3
00  // 71 x22y0 SB_DRIVE plane 4,3
48  // 72 x22y0 SB_BIG plane 4
12  // 73 x22y0 SB_BIG plane 4
48  // 74 x22y0 SB_BIG plane 5
12  // 75 x22y0 SB_BIG plane 5
00  // 76 x22y0 SB_DRIVE plane 6,5
48  // 77 x22y0 SB_BIG plane 6
12  // 78 x22y0 SB_BIG plane 6
48  // 79 x22y0 SB_BIG plane 7
12  // 80 x22y0 SB_BIG plane 7
00  // 81 x22y0 SB_DRIVE plane 8,7
48  // 82 x22y0 SB_BIG plane 8
12  // 83 x22y0 SB_BIG plane 8
48  // 84 x22y0 SB_BIG plane 9
12  // 85 x22y0 SB_BIG plane 9
00  // 86 x22y0 SB_DRIVE plane 10,9
48  // 87 x22y0 SB_BIG plane 10
12  // 88 x22y0 SB_BIG plane 10
48  // 89 x22y0 SB_BIG plane 11
12  // 90 x22y0 SB_BIG plane 11
00  // 91 x22y0 SB_DRIVE plane 12,11
48  // 92 x22y0 SB_BIG plane 12
12  // 93 x22y0 SB_BIG plane 12
A8  // 94 x21y-1 SB_SML plane 1
82  // 95 x21y-1 SB_SML plane 2,1
2A  // 96 x21y-1 SB_SML plane 2
A8  // 97 x21y-1 SB_SML plane 3
82  // 98 x21y-1 SB_SML plane 4,3
2A  // 99 x21y-1 SB_SML plane 4
A8  // 100 x21y-1 SB_SML plane 5
82  // 101 x21y-1 SB_SML plane 6,5
2A  // 102 x21y-1 SB_SML plane 6
A8  // 103 x21y-1 SB_SML plane 7
82  // 104 x21y-1 SB_SML plane 8,7
2A  // 105 x21y-1 SB_SML plane 8
A8  // 106 x21y-1 SB_SML plane 9
82  // 107 x21y-1 SB_SML plane 10,9
2A  // 108 x21y-1 SB_SML plane 10
A8  // 109 x21y-1 SB_SML plane 11
82  // 110 x21y-1 SB_SML plane 12,11
2A  // 111 x21y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0623     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
00 // y_sel: -1
7E // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 062B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x23y-2
00  // 14 bottom_edge_EN1 at x23y-2
00  // 15 bottom_edge_EN2 at x23y-2
00  // 16 bottom_edge_EN3 at x23y-2
00  // 17 bottom_edge_EN4 at x23y-2
00  // 18 bottom_edge_EN5 at x23y-2
00  // 19 bottom_edge_EN0 at x24y-2
00  // 20 bottom_edge_EN1 at x24y-2
00  // 21 bottom_edge_EN2 at x24y-2
00  // 22 bottom_edge_EN3 at x24y-2
00  // 23 bottom_edge_EN4 at x24y-2
00  // 24 bottom_edge_EN5 at x24y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x23y-1 SB_BIG plane 1
12  // 65 x23y-1 SB_BIG plane 1
00  // 66 x23y-1 SB_DRIVE plane 2,1
48  // 67 x23y-1 SB_BIG plane 2
12  // 68 x23y-1 SB_BIG plane 2
48  // 69 x23y-1 SB_BIG plane 3
12  // 70 x23y-1 SB_BIG plane 3
00  // 71 x23y-1 SB_DRIVE plane 4,3
48  // 72 x23y-1 SB_BIG plane 4
12  // 73 x23y-1 SB_BIG plane 4
48  // 74 x23y-1 SB_BIG plane 5
12  // 75 x23y-1 SB_BIG plane 5
00  // 76 x23y-1 SB_DRIVE plane 6,5
48  // 77 x23y-1 SB_BIG plane 6
12  // 78 x23y-1 SB_BIG plane 6
48  // 79 x23y-1 SB_BIG plane 7
12  // 80 x23y-1 SB_BIG plane 7
00  // 81 x23y-1 SB_DRIVE plane 8,7
48  // 82 x23y-1 SB_BIG plane 8
12  // 83 x23y-1 SB_BIG plane 8
48  // 84 x23y-1 SB_BIG plane 9
12  // 85 x23y-1 SB_BIG plane 9
00  // 86 x23y-1 SB_DRIVE plane 10,9
48  // 87 x23y-1 SB_BIG plane 10
12  // 88 x23y-1 SB_BIG plane 10
48  // 89 x23y-1 SB_BIG plane 11
12  // 90 x23y-1 SB_BIG plane 11
00  // 91 x23y-1 SB_DRIVE plane 12,11
48  // 92 x23y-1 SB_BIG plane 12
12  // 93 x23y-1 SB_BIG plane 12
A8  // 94 x24y0 SB_SML plane 1
82  // 95 x24y0 SB_SML plane 2,1
2A  // 96 x24y0 SB_SML plane 2
A8  // 97 x24y0 SB_SML plane 3
82  // 98 x24y0 SB_SML plane 4,3
2A  // 99 x24y0 SB_SML plane 4
A8  // 100 x24y0 SB_SML plane 5
82  // 101 x24y0 SB_SML plane 6,5
2A  // 102 x24y0 SB_SML plane 6
A8  // 103 x24y0 SB_SML plane 7
82  // 104 x24y0 SB_SML plane 8,7
2A  // 105 x24y0 SB_SML plane 8
A8  // 106 x24y0 SB_SML plane 9
82  // 107 x24y0 SB_SML plane 10,9
2A  // 108 x24y0 SB_SML plane 10
A8  // 109 x24y0 SB_SML plane 11
82  // 110 x24y0 SB_SML plane 12,11
2A  // 111 x24y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 06A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
00 // y_sel: -1
A6 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 06A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x25y-2
00  // 14 bottom_edge_EN1 at x25y-2
00  // 15 bottom_edge_EN2 at x25y-2
00  // 16 bottom_edge_EN3 at x25y-2
00  // 17 bottom_edge_EN4 at x25y-2
00  // 18 bottom_edge_EN5 at x25y-2
00  // 19 bottom_edge_EN0 at x26y-2
00  // 20 bottom_edge_EN1 at x26y-2
00  // 21 bottom_edge_EN2 at x26y-2
00  // 22 bottom_edge_EN3 at x26y-2
00  // 23 bottom_edge_EN4 at x26y-2
00  // 24 bottom_edge_EN5 at x26y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x26y0 SB_BIG plane 1
12  // 65 x26y0 SB_BIG plane 1
00  // 66 x26y0 SB_DRIVE plane 2,1
48  // 67 x26y0 SB_BIG plane 2
12  // 68 x26y0 SB_BIG plane 2
48  // 69 x26y0 SB_BIG plane 3
12  // 70 x26y0 SB_BIG plane 3
00  // 71 x26y0 SB_DRIVE plane 4,3
48  // 72 x26y0 SB_BIG plane 4
12  // 73 x26y0 SB_BIG plane 4
48  // 74 x26y0 SB_BIG plane 5
12  // 75 x26y0 SB_BIG plane 5
00  // 76 x26y0 SB_DRIVE plane 6,5
48  // 77 x26y0 SB_BIG plane 6
12  // 78 x26y0 SB_BIG plane 6
48  // 79 x26y0 SB_BIG plane 7
12  // 80 x26y0 SB_BIG plane 7
00  // 81 x26y0 SB_DRIVE plane 8,7
48  // 82 x26y0 SB_BIG plane 8
12  // 83 x26y0 SB_BIG plane 8
48  // 84 x26y0 SB_BIG plane 9
12  // 85 x26y0 SB_BIG plane 9
00  // 86 x26y0 SB_DRIVE plane 10,9
48  // 87 x26y0 SB_BIG plane 10
12  // 88 x26y0 SB_BIG plane 10
48  // 89 x26y0 SB_BIG plane 11
12  // 90 x26y0 SB_BIG plane 11
00  // 91 x26y0 SB_DRIVE plane 12,11
48  // 92 x26y0 SB_BIG plane 12
12  // 93 x26y0 SB_BIG plane 12
A8  // 94 x25y-1 SB_SML plane 1
82  // 95 x25y-1 SB_SML plane 2,1
2A  // 96 x25y-1 SB_SML plane 2
A8  // 97 x25y-1 SB_SML plane 3
82  // 98 x25y-1 SB_SML plane 4,3
2A  // 99 x25y-1 SB_SML plane 4
A8  // 100 x25y-1 SB_SML plane 5
82  // 101 x25y-1 SB_SML plane 6,5
2A  // 102 x25y-1 SB_SML plane 6
A8  // 103 x25y-1 SB_SML plane 7
82  // 104 x25y-1 SB_SML plane 8,7
2A  // 105 x25y-1 SB_SML plane 8
A8  // 106 x25y-1 SB_SML plane 9
82  // 107 x25y-1 SB_SML plane 10,9
2A  // 108 x25y-1 SB_SML plane 10
A8  // 109 x25y-1 SB_SML plane 11
82  // 110 x25y-1 SB_SML plane 12,11
2A  // 111 x25y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 071F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
00 // y_sel: -1
CE // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0727
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x27y-2
00  // 14 bottom_edge_EN1 at x27y-2
00  // 15 bottom_edge_EN2 at x27y-2
00  // 16 bottom_edge_EN3 at x27y-2
00  // 17 bottom_edge_EN4 at x27y-2
00  // 18 bottom_edge_EN5 at x27y-2
00  // 19 bottom_edge_EN0 at x28y-2
00  // 20 bottom_edge_EN1 at x28y-2
00  // 21 bottom_edge_EN2 at x28y-2
00  // 22 bottom_edge_EN3 at x28y-2
00  // 23 bottom_edge_EN4 at x28y-2
00  // 24 bottom_edge_EN5 at x28y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x27y-1 SB_BIG plane 1
12  // 65 x27y-1 SB_BIG plane 1
00  // 66 x27y-1 SB_DRIVE plane 2,1
48  // 67 x27y-1 SB_BIG plane 2
12  // 68 x27y-1 SB_BIG plane 2
48  // 69 x27y-1 SB_BIG plane 3
12  // 70 x27y-1 SB_BIG plane 3
00  // 71 x27y-1 SB_DRIVE plane 4,3
48  // 72 x27y-1 SB_BIG plane 4
12  // 73 x27y-1 SB_BIG plane 4
48  // 74 x27y-1 SB_BIG plane 5
12  // 75 x27y-1 SB_BIG plane 5
00  // 76 x27y-1 SB_DRIVE plane 6,5
48  // 77 x27y-1 SB_BIG plane 6
12  // 78 x27y-1 SB_BIG plane 6
48  // 79 x27y-1 SB_BIG plane 7
12  // 80 x27y-1 SB_BIG plane 7
00  // 81 x27y-1 SB_DRIVE plane 8,7
48  // 82 x27y-1 SB_BIG plane 8
12  // 83 x27y-1 SB_BIG plane 8
48  // 84 x27y-1 SB_BIG plane 9
12  // 85 x27y-1 SB_BIG plane 9
00  // 86 x27y-1 SB_DRIVE plane 10,9
48  // 87 x27y-1 SB_BIG plane 10
12  // 88 x27y-1 SB_BIG plane 10
48  // 89 x27y-1 SB_BIG plane 11
12  // 90 x27y-1 SB_BIG plane 11
00  // 91 x27y-1 SB_DRIVE plane 12,11
48  // 92 x27y-1 SB_BIG plane 12
12  // 93 x27y-1 SB_BIG plane 12
A8  // 94 x28y0 SB_SML plane 1
82  // 95 x28y0 SB_SML plane 2,1
2A  // 96 x28y0 SB_SML plane 2
A8  // 97 x28y0 SB_SML plane 3
82  // 98 x28y0 SB_SML plane 4,3
2A  // 99 x28y0 SB_SML plane 4
A8  // 100 x28y0 SB_SML plane 5
82  // 101 x28y0 SB_SML plane 6,5
2A  // 102 x28y0 SB_SML plane 6
A8  // 103 x28y0 SB_SML plane 7
82  // 104 x28y0 SB_SML plane 8,7
2A  // 105 x28y0 SB_SML plane 8
A8  // 106 x28y0 SB_SML plane 9
82  // 107 x28y0 SB_SML plane 10,9
2A  // 108 x28y0 SB_SML plane 10
A8  // 109 x28y0 SB_SML plane 11
82  // 110 x28y0 SB_SML plane 12,11
2A  // 111 x28y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 079D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
00 // y_sel: -1
16 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 07A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x29y-2
00  // 14 bottom_edge_EN1 at x29y-2
00  // 15 bottom_edge_EN2 at x29y-2
00  // 16 bottom_edge_EN3 at x29y-2
00  // 17 bottom_edge_EN4 at x29y-2
00  // 18 bottom_edge_EN5 at x29y-2
00  // 19 bottom_edge_EN0 at x30y-2
00  // 20 bottom_edge_EN1 at x30y-2
00  // 21 bottom_edge_EN2 at x30y-2
00  // 22 bottom_edge_EN3 at x30y-2
00  // 23 bottom_edge_EN4 at x30y-2
00  // 24 bottom_edge_EN5 at x30y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x30y0 SB_BIG plane 1
12  // 65 x30y0 SB_BIG plane 1
00  // 66 x30y0 SB_DRIVE plane 2,1
48  // 67 x30y0 SB_BIG plane 2
12  // 68 x30y0 SB_BIG plane 2
48  // 69 x30y0 SB_BIG plane 3
12  // 70 x30y0 SB_BIG plane 3
00  // 71 x30y0 SB_DRIVE plane 4,3
48  // 72 x30y0 SB_BIG plane 4
12  // 73 x30y0 SB_BIG plane 4
48  // 74 x30y0 SB_BIG plane 5
12  // 75 x30y0 SB_BIG plane 5
00  // 76 x30y0 SB_DRIVE plane 6,5
48  // 77 x30y0 SB_BIG plane 6
12  // 78 x30y0 SB_BIG plane 6
48  // 79 x30y0 SB_BIG plane 7
12  // 80 x30y0 SB_BIG plane 7
00  // 81 x30y0 SB_DRIVE plane 8,7
48  // 82 x30y0 SB_BIG plane 8
12  // 83 x30y0 SB_BIG plane 8
48  // 84 x30y0 SB_BIG plane 9
12  // 85 x30y0 SB_BIG plane 9
00  // 86 x30y0 SB_DRIVE plane 10,9
48  // 87 x30y0 SB_BIG plane 10
12  // 88 x30y0 SB_BIG plane 10
48  // 89 x30y0 SB_BIG plane 11
12  // 90 x30y0 SB_BIG plane 11
00  // 91 x30y0 SB_DRIVE plane 12,11
48  // 92 x30y0 SB_BIG plane 12
12  // 93 x30y0 SB_BIG plane 12
A8  // 94 x29y-1 SB_SML plane 1
82  // 95 x29y-1 SB_SML plane 2,1
2A  // 96 x29y-1 SB_SML plane 2
A8  // 97 x29y-1 SB_SML plane 3
82  // 98 x29y-1 SB_SML plane 4,3
2A  // 99 x29y-1 SB_SML plane 4
A8  // 100 x29y-1 SB_SML plane 5
82  // 101 x29y-1 SB_SML plane 6,5
2A  // 102 x29y-1 SB_SML plane 6
A8  // 103 x29y-1 SB_SML plane 7
82  // 104 x29y-1 SB_SML plane 8,7
2A  // 105 x29y-1 SB_SML plane 8
A8  // 106 x29y-1 SB_SML plane 9
82  // 107 x29y-1 SB_SML plane 10,9
2A  // 108 x29y-1 SB_SML plane 10
A8  // 109 x29y-1 SB_SML plane 11
82  // 110 x29y-1 SB_SML plane 12,11
2A  // 111 x29y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 081B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
00 // y_sel: -1
4F // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0823
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x31y-2
00  // 14 bottom_edge_EN1 at x31y-2
00  // 15 bottom_edge_EN2 at x31y-2
00  // 16 bottom_edge_EN3 at x31y-2
00  // 17 bottom_edge_EN4 at x31y-2
00  // 18 bottom_edge_EN5 at x31y-2
00  // 19 bottom_edge_EN0 at x32y-2
00  // 20 bottom_edge_EN1 at x32y-2
00  // 21 bottom_edge_EN2 at x32y-2
00  // 22 bottom_edge_EN3 at x32y-2
00  // 23 bottom_edge_EN4 at x32y-2
00  // 24 bottom_edge_EN5 at x32y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x31y-1 SB_BIG plane 1
12  // 65 x31y-1 SB_BIG plane 1
00  // 66 x31y-1 SB_DRIVE plane 2,1
48  // 67 x31y-1 SB_BIG plane 2
12  // 68 x31y-1 SB_BIG plane 2
48  // 69 x31y-1 SB_BIG plane 3
12  // 70 x31y-1 SB_BIG plane 3
00  // 71 x31y-1 SB_DRIVE plane 4,3
48  // 72 x31y-1 SB_BIG plane 4
12  // 73 x31y-1 SB_BIG plane 4
48  // 74 x31y-1 SB_BIG plane 5
12  // 75 x31y-1 SB_BIG plane 5
00  // 76 x31y-1 SB_DRIVE plane 6,5
48  // 77 x31y-1 SB_BIG plane 6
12  // 78 x31y-1 SB_BIG plane 6
48  // 79 x31y-1 SB_BIG plane 7
12  // 80 x31y-1 SB_BIG plane 7
00  // 81 x31y-1 SB_DRIVE plane 8,7
48  // 82 x31y-1 SB_BIG plane 8
12  // 83 x31y-1 SB_BIG plane 8
48  // 84 x31y-1 SB_BIG plane 9
12  // 85 x31y-1 SB_BIG plane 9
00  // 86 x31y-1 SB_DRIVE plane 10,9
48  // 87 x31y-1 SB_BIG plane 10
12  // 88 x31y-1 SB_BIG plane 10
48  // 89 x31y-1 SB_BIG plane 11
12  // 90 x31y-1 SB_BIG plane 11
00  // 91 x31y-1 SB_DRIVE plane 12,11
48  // 92 x31y-1 SB_BIG plane 12
12  // 93 x31y-1 SB_BIG plane 12
A8  // 94 x32y0 SB_SML plane 1
82  // 95 x32y0 SB_SML plane 2,1
2A  // 96 x32y0 SB_SML plane 2
A8  // 97 x32y0 SB_SML plane 3
82  // 98 x32y0 SB_SML plane 4,3
2A  // 99 x32y0 SB_SML plane 4
A8  // 100 x32y0 SB_SML plane 5
82  // 101 x32y0 SB_SML plane 6,5
2A  // 102 x32y0 SB_SML plane 6
A8  // 103 x32y0 SB_SML plane 7
82  // 104 x32y0 SB_SML plane 8,7
2A  // 105 x32y0 SB_SML plane 8
A8  // 106 x32y0 SB_SML plane 9
82  // 107 x32y0 SB_SML plane 10,9
2A  // 108 x32y0 SB_SML plane 10
A8  // 109 x32y0 SB_SML plane 11
82  // 110 x32y0 SB_SML plane 12,11
2A  // 111 x32y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0899     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
00 // y_sel: -1
97 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 08A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x33y-2
00  // 14 bottom_edge_EN1 at x33y-2
00  // 15 bottom_edge_EN2 at x33y-2
00  // 16 bottom_edge_EN3 at x33y-2
00  // 17 bottom_edge_EN4 at x33y-2
00  // 18 bottom_edge_EN5 at x33y-2
00  // 19 bottom_edge_EN0 at x34y-2
00  // 20 bottom_edge_EN1 at x34y-2
00  // 21 bottom_edge_EN2 at x34y-2
00  // 22 bottom_edge_EN3 at x34y-2
00  // 23 bottom_edge_EN4 at x34y-2
00  // 24 bottom_edge_EN5 at x34y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x34y0 SB_BIG plane 1
12  // 65 x34y0 SB_BIG plane 1
00  // 66 x34y0 SB_DRIVE plane 2,1
48  // 67 x34y0 SB_BIG plane 2
12  // 68 x34y0 SB_BIG plane 2
48  // 69 x34y0 SB_BIG plane 3
12  // 70 x34y0 SB_BIG plane 3
00  // 71 x34y0 SB_DRIVE plane 4,3
48  // 72 x34y0 SB_BIG plane 4
12  // 73 x34y0 SB_BIG plane 4
48  // 74 x34y0 SB_BIG plane 5
12  // 75 x34y0 SB_BIG plane 5
00  // 76 x34y0 SB_DRIVE plane 6,5
48  // 77 x34y0 SB_BIG plane 6
12  // 78 x34y0 SB_BIG plane 6
48  // 79 x34y0 SB_BIG plane 7
12  // 80 x34y0 SB_BIG plane 7
00  // 81 x34y0 SB_DRIVE plane 8,7
48  // 82 x34y0 SB_BIG plane 8
12  // 83 x34y0 SB_BIG plane 8
48  // 84 x34y0 SB_BIG plane 9
12  // 85 x34y0 SB_BIG plane 9
00  // 86 x34y0 SB_DRIVE plane 10,9
48  // 87 x34y0 SB_BIG plane 10
12  // 88 x34y0 SB_BIG plane 10
48  // 89 x34y0 SB_BIG plane 11
12  // 90 x34y0 SB_BIG plane 11
00  // 91 x34y0 SB_DRIVE plane 12,11
48  // 92 x34y0 SB_BIG plane 12
12  // 93 x34y0 SB_BIG plane 12
A8  // 94 x33y-1 SB_SML plane 1
82  // 95 x33y-1 SB_SML plane 2,1
2A  // 96 x33y-1 SB_SML plane 2
A8  // 97 x33y-1 SB_SML plane 3
82  // 98 x33y-1 SB_SML plane 4,3
2A  // 99 x33y-1 SB_SML plane 4
A8  // 100 x33y-1 SB_SML plane 5
82  // 101 x33y-1 SB_SML plane 6,5
2A  // 102 x33y-1 SB_SML plane 6
A8  // 103 x33y-1 SB_SML plane 7
82  // 104 x33y-1 SB_SML plane 8,7
2A  // 105 x33y-1 SB_SML plane 8
A8  // 106 x33y-1 SB_SML plane 9
82  // 107 x33y-1 SB_SML plane 10,9
2A  // 108 x33y-1 SB_SML plane 10
A8  // 109 x33y-1 SB_SML plane 11
82  // 110 x33y-1 SB_SML plane 12,11
2A  // 111 x33y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0917     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
00 // y_sel: -1
FF // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 091F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x35y-2
00  // 14 bottom_edge_EN1 at x35y-2
00  // 15 bottom_edge_EN2 at x35y-2
00  // 16 bottom_edge_EN3 at x35y-2
00  // 17 bottom_edge_EN4 at x35y-2
00  // 18 bottom_edge_EN5 at x35y-2
00  // 19 bottom_edge_EN0 at x36y-2
00  // 20 bottom_edge_EN1 at x36y-2
00  // 21 bottom_edge_EN2 at x36y-2
00  // 22 bottom_edge_EN3 at x36y-2
00  // 23 bottom_edge_EN4 at x36y-2
00  // 24 bottom_edge_EN5 at x36y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x35y-1 SB_BIG plane 1
12  // 65 x35y-1 SB_BIG plane 1
00  // 66 x35y-1 SB_DRIVE plane 2,1
48  // 67 x35y-1 SB_BIG plane 2
12  // 68 x35y-1 SB_BIG plane 2
48  // 69 x35y-1 SB_BIG plane 3
12  // 70 x35y-1 SB_BIG plane 3
00  // 71 x35y-1 SB_DRIVE plane 4,3
48  // 72 x35y-1 SB_BIG plane 4
12  // 73 x35y-1 SB_BIG plane 4
48  // 74 x35y-1 SB_BIG plane 5
12  // 75 x35y-1 SB_BIG plane 5
00  // 76 x35y-1 SB_DRIVE plane 6,5
48  // 77 x35y-1 SB_BIG plane 6
12  // 78 x35y-1 SB_BIG plane 6
48  // 79 x35y-1 SB_BIG plane 7
12  // 80 x35y-1 SB_BIG plane 7
00  // 81 x35y-1 SB_DRIVE plane 8,7
48  // 82 x35y-1 SB_BIG plane 8
12  // 83 x35y-1 SB_BIG plane 8
48  // 84 x35y-1 SB_BIG plane 9
12  // 85 x35y-1 SB_BIG plane 9
00  // 86 x35y-1 SB_DRIVE plane 10,9
48  // 87 x35y-1 SB_BIG plane 10
12  // 88 x35y-1 SB_BIG plane 10
48  // 89 x35y-1 SB_BIG plane 11
12  // 90 x35y-1 SB_BIG plane 11
00  // 91 x35y-1 SB_DRIVE plane 12,11
48  // 92 x35y-1 SB_BIG plane 12
12  // 93 x35y-1 SB_BIG plane 12
A8  // 94 x36y0 SB_SML plane 1
82  // 95 x36y0 SB_SML plane 2,1
2A  // 96 x36y0 SB_SML plane 2
A8  // 97 x36y0 SB_SML plane 3
82  // 98 x36y0 SB_SML plane 4,3
2A  // 99 x36y0 SB_SML plane 4
A8  // 100 x36y0 SB_SML plane 5
82  // 101 x36y0 SB_SML plane 6,5
2A  // 102 x36y0 SB_SML plane 6
A8  // 103 x36y0 SB_SML plane 7
82  // 104 x36y0 SB_SML plane 8,7
2A  // 105 x36y0 SB_SML plane 8
A8  // 106 x36y0 SB_SML plane 9
82  // 107 x36y0 SB_SML plane 10,9
2A  // 108 x36y0 SB_SML plane 10
A8  // 109 x36y0 SB_SML plane 11
82  // 110 x36y0 SB_SML plane 12,11
2A  // 111 x36y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0995     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
00 // y_sel: -1
27 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 099D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x37y-2
00  // 14 bottom_edge_EN1 at x37y-2
00  // 15 bottom_edge_EN2 at x37y-2
00  // 16 bottom_edge_EN3 at x37y-2
00  // 17 bottom_edge_EN4 at x37y-2
00  // 18 bottom_edge_EN5 at x37y-2
00  // 19 bottom_edge_EN0 at x38y-2
00  // 20 bottom_edge_EN1 at x38y-2
00  // 21 bottom_edge_EN2 at x38y-2
00  // 22 bottom_edge_EN3 at x38y-2
00  // 23 bottom_edge_EN4 at x38y-2
00  // 24 bottom_edge_EN5 at x38y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x38y0 SB_BIG plane 1
12  // 65 x38y0 SB_BIG plane 1
00  // 66 x38y0 SB_DRIVE plane 2,1
48  // 67 x38y0 SB_BIG plane 2
12  // 68 x38y0 SB_BIG plane 2
48  // 69 x38y0 SB_BIG plane 3
12  // 70 x38y0 SB_BIG plane 3
00  // 71 x38y0 SB_DRIVE plane 4,3
48  // 72 x38y0 SB_BIG plane 4
12  // 73 x38y0 SB_BIG plane 4
48  // 74 x38y0 SB_BIG plane 5
12  // 75 x38y0 SB_BIG plane 5
00  // 76 x38y0 SB_DRIVE plane 6,5
48  // 77 x38y0 SB_BIG plane 6
12  // 78 x38y0 SB_BIG plane 6
48  // 79 x38y0 SB_BIG plane 7
12  // 80 x38y0 SB_BIG plane 7
00  // 81 x38y0 SB_DRIVE plane 8,7
48  // 82 x38y0 SB_BIG plane 8
12  // 83 x38y0 SB_BIG plane 8
48  // 84 x38y0 SB_BIG plane 9
12  // 85 x38y0 SB_BIG plane 9
00  // 86 x38y0 SB_DRIVE plane 10,9
48  // 87 x38y0 SB_BIG plane 10
12  // 88 x38y0 SB_BIG plane 10
48  // 89 x38y0 SB_BIG plane 11
12  // 90 x38y0 SB_BIG plane 11
00  // 91 x38y0 SB_DRIVE plane 12,11
48  // 92 x38y0 SB_BIG plane 12
12  // 93 x38y0 SB_BIG plane 12
A8  // 94 x37y-1 SB_SML plane 1
82  // 95 x37y-1 SB_SML plane 2,1
2A  // 96 x37y-1 SB_SML plane 2
A8  // 97 x37y-1 SB_SML plane 3
82  // 98 x37y-1 SB_SML plane 4,3
2A  // 99 x37y-1 SB_SML plane 4
A8  // 100 x37y-1 SB_SML plane 5
82  // 101 x37y-1 SB_SML plane 6,5
2A  // 102 x37y-1 SB_SML plane 6
A8  // 103 x37y-1 SB_SML plane 7
82  // 104 x37y-1 SB_SML plane 8,7
2A  // 105 x37y-1 SB_SML plane 8
A8  // 106 x37y-1 SB_SML plane 9
82  // 107 x37y-1 SB_SML plane 10,9
2A  // 108 x37y-1 SB_SML plane 10
A8  // 109 x37y-1 SB_SML plane 11
82  // 110 x37y-1 SB_SML plane 12,11
2A  // 111 x37y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A13     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
00 // y_sel: -1
2F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A1B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x39y-2
00  // 14 bottom_edge_EN1 at x39y-2
00  // 15 bottom_edge_EN2 at x39y-2
00  // 16 bottom_edge_EN3 at x39y-2
00  // 17 bottom_edge_EN4 at x39y-2
00  // 18 bottom_edge_EN5 at x39y-2
00  // 19 bottom_edge_EN0 at x40y-2
00  // 20 bottom_edge_EN1 at x40y-2
00  // 21 bottom_edge_EN2 at x40y-2
00  // 22 bottom_edge_EN3 at x40y-2
00  // 23 bottom_edge_EN4 at x40y-2
00  // 24 bottom_edge_EN5 at x40y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x39y-1 SB_BIG plane 1
12  // 65 x39y-1 SB_BIG plane 1
00  // 66 x39y-1 SB_DRIVE plane 2,1
48  // 67 x39y-1 SB_BIG plane 2
12  // 68 x39y-1 SB_BIG plane 2
48  // 69 x39y-1 SB_BIG plane 3
12  // 70 x39y-1 SB_BIG plane 3
00  // 71 x39y-1 SB_DRIVE plane 4,3
48  // 72 x39y-1 SB_BIG plane 4
12  // 73 x39y-1 SB_BIG plane 4
48  // 74 x39y-1 SB_BIG plane 5
12  // 75 x39y-1 SB_BIG plane 5
00  // 76 x39y-1 SB_DRIVE plane 6,5
48  // 77 x39y-1 SB_BIG plane 6
12  // 78 x39y-1 SB_BIG plane 6
48  // 79 x39y-1 SB_BIG plane 7
12  // 80 x39y-1 SB_BIG plane 7
00  // 81 x39y-1 SB_DRIVE plane 8,7
48  // 82 x39y-1 SB_BIG plane 8
12  // 83 x39y-1 SB_BIG plane 8
48  // 84 x39y-1 SB_BIG plane 9
12  // 85 x39y-1 SB_BIG plane 9
00  // 86 x39y-1 SB_DRIVE plane 10,9
48  // 87 x39y-1 SB_BIG plane 10
12  // 88 x39y-1 SB_BIG plane 10
48  // 89 x39y-1 SB_BIG plane 11
12  // 90 x39y-1 SB_BIG plane 11
00  // 91 x39y-1 SB_DRIVE plane 12,11
48  // 92 x39y-1 SB_BIG plane 12
12  // 93 x39y-1 SB_BIG plane 12
A8  // 94 x40y0 SB_SML plane 1
82  // 95 x40y0 SB_SML plane 2,1
2A  // 96 x40y0 SB_SML plane 2
A8  // 97 x40y0 SB_SML plane 3
82  // 98 x40y0 SB_SML plane 4,3
2A  // 99 x40y0 SB_SML plane 4
A8  // 100 x40y0 SB_SML plane 5
82  // 101 x40y0 SB_SML plane 6,5
2A  // 102 x40y0 SB_SML plane 6
A8  // 103 x40y0 SB_SML plane 7
82  // 104 x40y0 SB_SML plane 8,7
2A  // 105 x40y0 SB_SML plane 8
A8  // 106 x40y0 SB_SML plane 9
82  // 107 x40y0 SB_SML plane 10,9
2A  // 108 x40y0 SB_SML plane 10
A8  // 109 x40y0 SB_SML plane 11
82  // 110 x40y0 SB_SML plane 12,11
2A  // 111 x40y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A91     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
00 // y_sel: -1
F7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A99
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x41y-2
00  // 14 bottom_edge_EN1 at x41y-2
00  // 15 bottom_edge_EN2 at x41y-2
00  // 16 bottom_edge_EN3 at x41y-2
00  // 17 bottom_edge_EN4 at x41y-2
00  // 18 bottom_edge_EN5 at x41y-2
00  // 19 bottom_edge_EN0 at x42y-2
00  // 20 bottom_edge_EN1 at x42y-2
00  // 21 bottom_edge_EN2 at x42y-2
00  // 22 bottom_edge_EN3 at x42y-2
00  // 23 bottom_edge_EN4 at x42y-2
00  // 24 bottom_edge_EN5 at x42y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x42y0 SB_BIG plane 1
12  // 65 x42y0 SB_BIG plane 1
00  // 66 x42y0 SB_DRIVE plane 2,1
48  // 67 x42y0 SB_BIG plane 2
12  // 68 x42y0 SB_BIG plane 2
48  // 69 x42y0 SB_BIG plane 3
12  // 70 x42y0 SB_BIG plane 3
00  // 71 x42y0 SB_DRIVE plane 4,3
48  // 72 x42y0 SB_BIG plane 4
12  // 73 x42y0 SB_BIG plane 4
48  // 74 x42y0 SB_BIG plane 5
12  // 75 x42y0 SB_BIG plane 5
00  // 76 x42y0 SB_DRIVE plane 6,5
48  // 77 x42y0 SB_BIG plane 6
12  // 78 x42y0 SB_BIG plane 6
48  // 79 x42y0 SB_BIG plane 7
12  // 80 x42y0 SB_BIG plane 7
00  // 81 x42y0 SB_DRIVE plane 8,7
48  // 82 x42y0 SB_BIG plane 8
12  // 83 x42y0 SB_BIG plane 8
48  // 84 x42y0 SB_BIG plane 9
12  // 85 x42y0 SB_BIG plane 9
00  // 86 x42y0 SB_DRIVE plane 10,9
48  // 87 x42y0 SB_BIG plane 10
12  // 88 x42y0 SB_BIG plane 10
48  // 89 x42y0 SB_BIG plane 11
12  // 90 x42y0 SB_BIG plane 11
00  // 91 x42y0 SB_DRIVE plane 12,11
48  // 92 x42y0 SB_BIG plane 12
12  // 93 x42y0 SB_BIG plane 12
A8  // 94 x41y-1 SB_SML plane 1
82  // 95 x41y-1 SB_SML plane 2,1
2A  // 96 x41y-1 SB_SML plane 2
A8  // 97 x41y-1 SB_SML plane 3
82  // 98 x41y-1 SB_SML plane 4,3
2A  // 99 x41y-1 SB_SML plane 4
A8  // 100 x41y-1 SB_SML plane 5
82  // 101 x41y-1 SB_SML plane 6,5
2A  // 102 x41y-1 SB_SML plane 6
A8  // 103 x41y-1 SB_SML plane 7
82  // 104 x41y-1 SB_SML plane 8,7
2A  // 105 x41y-1 SB_SML plane 8
A8  // 106 x41y-1 SB_SML plane 9
82  // 107 x41y-1 SB_SML plane 10,9
2A  // 108 x41y-1 SB_SML plane 10
A8  // 109 x41y-1 SB_SML plane 11
82  // 110 x41y-1 SB_SML plane 12,11
2A  // 111 x41y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B0F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
00 // y_sel: -1
9F // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B17
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x43y-2
00  // 14 bottom_edge_EN1 at x43y-2
00  // 15 bottom_edge_EN2 at x43y-2
00  // 16 bottom_edge_EN3 at x43y-2
00  // 17 bottom_edge_EN4 at x43y-2
00  // 18 bottom_edge_EN5 at x43y-2
00  // 19 bottom_edge_EN0 at x44y-2
00  // 20 bottom_edge_EN1 at x44y-2
00  // 21 bottom_edge_EN2 at x44y-2
00  // 22 bottom_edge_EN3 at x44y-2
00  // 23 bottom_edge_EN4 at x44y-2
00  // 24 bottom_edge_EN5 at x44y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x43y-1 SB_BIG plane 1
12  // 65 x43y-1 SB_BIG plane 1
00  // 66 x43y-1 SB_DRIVE plane 2,1
48  // 67 x43y-1 SB_BIG plane 2
12  // 68 x43y-1 SB_BIG plane 2
48  // 69 x43y-1 SB_BIG plane 3
12  // 70 x43y-1 SB_BIG plane 3
00  // 71 x43y-1 SB_DRIVE plane 4,3
48  // 72 x43y-1 SB_BIG plane 4
12  // 73 x43y-1 SB_BIG plane 4
48  // 74 x43y-1 SB_BIG plane 5
12  // 75 x43y-1 SB_BIG plane 5
00  // 76 x43y-1 SB_DRIVE plane 6,5
48  // 77 x43y-1 SB_BIG plane 6
12  // 78 x43y-1 SB_BIG plane 6
48  // 79 x43y-1 SB_BIG plane 7
12  // 80 x43y-1 SB_BIG plane 7
00  // 81 x43y-1 SB_DRIVE plane 8,7
48  // 82 x43y-1 SB_BIG plane 8
12  // 83 x43y-1 SB_BIG plane 8
48  // 84 x43y-1 SB_BIG plane 9
12  // 85 x43y-1 SB_BIG plane 9
00  // 86 x43y-1 SB_DRIVE plane 10,9
48  // 87 x43y-1 SB_BIG plane 10
12  // 88 x43y-1 SB_BIG plane 10
48  // 89 x43y-1 SB_BIG plane 11
12  // 90 x43y-1 SB_BIG plane 11
00  // 91 x43y-1 SB_DRIVE plane 12,11
48  // 92 x43y-1 SB_BIG plane 12
12  // 93 x43y-1 SB_BIG plane 12
A8  // 94 x44y0 SB_SML plane 1
82  // 95 x44y0 SB_SML plane 2,1
2A  // 96 x44y0 SB_SML plane 2
A8  // 97 x44y0 SB_SML plane 3
82  // 98 x44y0 SB_SML plane 4,3
2A  // 99 x44y0 SB_SML plane 4
A8  // 100 x44y0 SB_SML plane 5
82  // 101 x44y0 SB_SML plane 6,5
2A  // 102 x44y0 SB_SML plane 6
A8  // 103 x44y0 SB_SML plane 7
82  // 104 x44y0 SB_SML plane 8,7
2A  // 105 x44y0 SB_SML plane 8
A8  // 106 x44y0 SB_SML plane 9
82  // 107 x44y0 SB_SML plane 10,9
2A  // 108 x44y0 SB_SML plane 10
A8  // 109 x44y0 SB_SML plane 11
82  // 110 x44y0 SB_SML plane 12,11
2A  // 111 x44y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B8D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
00 // y_sel: -1
47 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B95
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x45y-2
00  // 14 bottom_edge_EN1 at x45y-2
00  // 15 bottom_edge_EN2 at x45y-2
00  // 16 bottom_edge_EN3 at x45y-2
00  // 17 bottom_edge_EN4 at x45y-2
00  // 18 bottom_edge_EN5 at x45y-2
00  // 19 bottom_edge_EN0 at x46y-2
00  // 20 bottom_edge_EN1 at x46y-2
00  // 21 bottom_edge_EN2 at x46y-2
00  // 22 bottom_edge_EN3 at x46y-2
00  // 23 bottom_edge_EN4 at x46y-2
00  // 24 bottom_edge_EN5 at x46y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x46y0 SB_BIG plane 1
12  // 65 x46y0 SB_BIG plane 1
00  // 66 x46y0 SB_DRIVE plane 2,1
48  // 67 x46y0 SB_BIG plane 2
12  // 68 x46y0 SB_BIG plane 2
48  // 69 x46y0 SB_BIG plane 3
12  // 70 x46y0 SB_BIG plane 3
00  // 71 x46y0 SB_DRIVE plane 4,3
48  // 72 x46y0 SB_BIG plane 4
12  // 73 x46y0 SB_BIG plane 4
48  // 74 x46y0 SB_BIG plane 5
12  // 75 x46y0 SB_BIG plane 5
00  // 76 x46y0 SB_DRIVE plane 6,5
48  // 77 x46y0 SB_BIG plane 6
12  // 78 x46y0 SB_BIG plane 6
48  // 79 x46y0 SB_BIG plane 7
12  // 80 x46y0 SB_BIG plane 7
00  // 81 x46y0 SB_DRIVE plane 8,7
48  // 82 x46y0 SB_BIG plane 8
12  // 83 x46y0 SB_BIG plane 8
48  // 84 x46y0 SB_BIG plane 9
12  // 85 x46y0 SB_BIG plane 9
00  // 86 x46y0 SB_DRIVE plane 10,9
48  // 87 x46y0 SB_BIG plane 10
12  // 88 x46y0 SB_BIG plane 10
48  // 89 x46y0 SB_BIG plane 11
12  // 90 x46y0 SB_BIG plane 11
00  // 91 x46y0 SB_DRIVE plane 12,11
48  // 92 x46y0 SB_BIG plane 12
12  // 93 x46y0 SB_BIG plane 12
A8  // 94 x45y-1 SB_SML plane 1
82  // 95 x45y-1 SB_SML plane 2,1
2A  // 96 x45y-1 SB_SML plane 2
A8  // 97 x45y-1 SB_SML plane 3
82  // 98 x45y-1 SB_SML plane 4,3
2A  // 99 x45y-1 SB_SML plane 4
A8  // 100 x45y-1 SB_SML plane 5
82  // 101 x45y-1 SB_SML plane 6,5
2A  // 102 x45y-1 SB_SML plane 6
A8  // 103 x45y-1 SB_SML plane 7
82  // 104 x45y-1 SB_SML plane 8,7
2A  // 105 x45y-1 SB_SML plane 8
A8  // 106 x45y-1 SB_SML plane 9
82  // 107 x45y-1 SB_SML plane 10,9
2A  // 108 x45y-1 SB_SML plane 10
A8  // 109 x45y-1 SB_SML plane 11
82  // 110 x45y-1 SB_SML plane 12,11
2A  // 111 x45y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C0B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
00 // y_sel: -1
8F // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C13
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x47y-2
00  // 14 bottom_edge_EN1 at x47y-2
00  // 15 bottom_edge_EN2 at x47y-2
00  // 16 bottom_edge_EN3 at x47y-2
00  // 17 bottom_edge_EN4 at x47y-2
00  // 18 bottom_edge_EN5 at x47y-2
00  // 19 bottom_edge_EN0 at x48y-2
00  // 20 bottom_edge_EN1 at x48y-2
00  // 21 bottom_edge_EN2 at x48y-2
00  // 22 bottom_edge_EN3 at x48y-2
00  // 23 bottom_edge_EN4 at x48y-2
00  // 24 bottom_edge_EN5 at x48y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x47y-1 SB_BIG plane 1
12  // 65 x47y-1 SB_BIG plane 1
00  // 66 x47y-1 SB_DRIVE plane 2,1
48  // 67 x47y-1 SB_BIG plane 2
12  // 68 x47y-1 SB_BIG plane 2
48  // 69 x47y-1 SB_BIG plane 3
12  // 70 x47y-1 SB_BIG plane 3
00  // 71 x47y-1 SB_DRIVE plane 4,3
48  // 72 x47y-1 SB_BIG plane 4
12  // 73 x47y-1 SB_BIG plane 4
48  // 74 x47y-1 SB_BIG plane 5
12  // 75 x47y-1 SB_BIG plane 5
00  // 76 x47y-1 SB_DRIVE plane 6,5
48  // 77 x47y-1 SB_BIG plane 6
12  // 78 x47y-1 SB_BIG plane 6
48  // 79 x47y-1 SB_BIG plane 7
12  // 80 x47y-1 SB_BIG plane 7
00  // 81 x47y-1 SB_DRIVE plane 8,7
48  // 82 x47y-1 SB_BIG plane 8
12  // 83 x47y-1 SB_BIG plane 8
48  // 84 x47y-1 SB_BIG plane 9
12  // 85 x47y-1 SB_BIG plane 9
00  // 86 x47y-1 SB_DRIVE plane 10,9
48  // 87 x47y-1 SB_BIG plane 10
12  // 88 x47y-1 SB_BIG plane 10
48  // 89 x47y-1 SB_BIG plane 11
12  // 90 x47y-1 SB_BIG plane 11
00  // 91 x47y-1 SB_DRIVE plane 12,11
48  // 92 x47y-1 SB_BIG plane 12
12  // 93 x47y-1 SB_BIG plane 12
A8  // 94 x48y0 SB_SML plane 1
82  // 95 x48y0 SB_SML plane 2,1
2A  // 96 x48y0 SB_SML plane 2
A8  // 97 x48y0 SB_SML plane 3
82  // 98 x48y0 SB_SML plane 4,3
2A  // 99 x48y0 SB_SML plane 4
A8  // 100 x48y0 SB_SML plane 5
82  // 101 x48y0 SB_SML plane 6,5
2A  // 102 x48y0 SB_SML plane 6
A8  // 103 x48y0 SB_SML plane 7
82  // 104 x48y0 SB_SML plane 8,7
2A  // 105 x48y0 SB_SML plane 8
A8  // 106 x48y0 SB_SML plane 9
82  // 107 x48y0 SB_SML plane 10,9
2A  // 108 x48y0 SB_SML plane 10
A8  // 109 x48y0 SB_SML plane 11
82  // 110 x48y0 SB_SML plane 12,11
2A  // 111 x48y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C89     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
00 // y_sel: -1
57 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C91
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x49y-2
00  // 14 bottom_edge_EN1 at x49y-2
00  // 15 bottom_edge_EN2 at x49y-2
00  // 16 bottom_edge_EN3 at x49y-2
00  // 17 bottom_edge_EN4 at x49y-2
00  // 18 bottom_edge_EN5 at x49y-2
00  // 19 bottom_edge_EN0 at x50y-2
00  // 20 bottom_edge_EN1 at x50y-2
00  // 21 bottom_edge_EN2 at x50y-2
00  // 22 bottom_edge_EN3 at x50y-2
00  // 23 bottom_edge_EN4 at x50y-2
00  // 24 bottom_edge_EN5 at x50y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x50y0 SB_BIG plane 1
12  // 65 x50y0 SB_BIG plane 1
00  // 66 x50y0 SB_DRIVE plane 2,1
48  // 67 x50y0 SB_BIG plane 2
12  // 68 x50y0 SB_BIG plane 2
48  // 69 x50y0 SB_BIG plane 3
12  // 70 x50y0 SB_BIG plane 3
00  // 71 x50y0 SB_DRIVE plane 4,3
48  // 72 x50y0 SB_BIG plane 4
12  // 73 x50y0 SB_BIG plane 4
48  // 74 x50y0 SB_BIG plane 5
12  // 75 x50y0 SB_BIG plane 5
00  // 76 x50y0 SB_DRIVE plane 6,5
48  // 77 x50y0 SB_BIG plane 6
12  // 78 x50y0 SB_BIG plane 6
48  // 79 x50y0 SB_BIG plane 7
12  // 80 x50y0 SB_BIG plane 7
00  // 81 x50y0 SB_DRIVE plane 8,7
48  // 82 x50y0 SB_BIG plane 8
12  // 83 x50y0 SB_BIG plane 8
48  // 84 x50y0 SB_BIG plane 9
12  // 85 x50y0 SB_BIG plane 9
00  // 86 x50y0 SB_DRIVE plane 10,9
48  // 87 x50y0 SB_BIG plane 10
12  // 88 x50y0 SB_BIG plane 10
48  // 89 x50y0 SB_BIG plane 11
12  // 90 x50y0 SB_BIG plane 11
00  // 91 x50y0 SB_DRIVE plane 12,11
48  // 92 x50y0 SB_BIG plane 12
12  // 93 x50y0 SB_BIG plane 12
A8  // 94 x49y-1 SB_SML plane 1
82  // 95 x49y-1 SB_SML plane 2,1
2A  // 96 x49y-1 SB_SML plane 2
A8  // 97 x49y-1 SB_SML plane 3
82  // 98 x49y-1 SB_SML plane 4,3
2A  // 99 x49y-1 SB_SML plane 4
A8  // 100 x49y-1 SB_SML plane 5
82  // 101 x49y-1 SB_SML plane 6,5
2A  // 102 x49y-1 SB_SML plane 6
A8  // 103 x49y-1 SB_SML plane 7
82  // 104 x49y-1 SB_SML plane 8,7
2A  // 105 x49y-1 SB_SML plane 8
A8  // 106 x49y-1 SB_SML plane 9
82  // 107 x49y-1 SB_SML plane 10,9
2A  // 108 x49y-1 SB_SML plane 10
A8  // 109 x49y-1 SB_SML plane 11
82  // 110 x49y-1 SB_SML plane 12,11
2A  // 111 x49y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D07     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
00 // y_sel: -1
3F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D0F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x51y-2
00  // 14 bottom_edge_EN1 at x51y-2
00  // 15 bottom_edge_EN2 at x51y-2
00  // 16 bottom_edge_EN3 at x51y-2
00  // 17 bottom_edge_EN4 at x51y-2
00  // 18 bottom_edge_EN5 at x51y-2
00  // 19 bottom_edge_EN0 at x52y-2
00  // 20 bottom_edge_EN1 at x52y-2
00  // 21 bottom_edge_EN2 at x52y-2
00  // 22 bottom_edge_EN3 at x52y-2
00  // 23 bottom_edge_EN4 at x52y-2
00  // 24 bottom_edge_EN5 at x52y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x51y-1 SB_BIG plane 1
12  // 65 x51y-1 SB_BIG plane 1
00  // 66 x51y-1 SB_DRIVE plane 2,1
48  // 67 x51y-1 SB_BIG plane 2
12  // 68 x51y-1 SB_BIG plane 2
48  // 69 x51y-1 SB_BIG plane 3
12  // 70 x51y-1 SB_BIG plane 3
00  // 71 x51y-1 SB_DRIVE plane 4,3
48  // 72 x51y-1 SB_BIG plane 4
12  // 73 x51y-1 SB_BIG plane 4
48  // 74 x51y-1 SB_BIG plane 5
12  // 75 x51y-1 SB_BIG plane 5
00  // 76 x51y-1 SB_DRIVE plane 6,5
48  // 77 x51y-1 SB_BIG plane 6
12  // 78 x51y-1 SB_BIG plane 6
48  // 79 x51y-1 SB_BIG plane 7
12  // 80 x51y-1 SB_BIG plane 7
00  // 81 x51y-1 SB_DRIVE plane 8,7
48  // 82 x51y-1 SB_BIG plane 8
12  // 83 x51y-1 SB_BIG plane 8
48  // 84 x51y-1 SB_BIG plane 9
12  // 85 x51y-1 SB_BIG plane 9
00  // 86 x51y-1 SB_DRIVE plane 10,9
48  // 87 x51y-1 SB_BIG plane 10
12  // 88 x51y-1 SB_BIG plane 10
48  // 89 x51y-1 SB_BIG plane 11
12  // 90 x51y-1 SB_BIG plane 11
00  // 91 x51y-1 SB_DRIVE plane 12,11
48  // 92 x51y-1 SB_BIG plane 12
12  // 93 x51y-1 SB_BIG plane 12
A8  // 94 x52y0 SB_SML plane 1
82  // 95 x52y0 SB_SML plane 2,1
2A  // 96 x52y0 SB_SML plane 2
A8  // 97 x52y0 SB_SML plane 3
82  // 98 x52y0 SB_SML plane 4,3
2A  // 99 x52y0 SB_SML plane 4
A8  // 100 x52y0 SB_SML plane 5
82  // 101 x52y0 SB_SML plane 6,5
2A  // 102 x52y0 SB_SML plane 6
A8  // 103 x52y0 SB_SML plane 7
82  // 104 x52y0 SB_SML plane 8,7
2A  // 105 x52y0 SB_SML plane 8
A8  // 106 x52y0 SB_SML plane 9
82  // 107 x52y0 SB_SML plane 10,9
2A  // 108 x52y0 SB_SML plane 10
A8  // 109 x52y0 SB_SML plane 11
82  // 110 x52y0 SB_SML plane 12,11
2A  // 111 x52y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
00 // y_sel: -1
E7 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D8D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x53y-2
00  // 14 bottom_edge_EN1 at x53y-2
00  // 15 bottom_edge_EN2 at x53y-2
00  // 16 bottom_edge_EN3 at x53y-2
00  // 17 bottom_edge_EN4 at x53y-2
00  // 18 bottom_edge_EN5 at x53y-2
00  // 19 bottom_edge_EN0 at x54y-2
00  // 20 bottom_edge_EN1 at x54y-2
00  // 21 bottom_edge_EN2 at x54y-2
00  // 22 bottom_edge_EN3 at x54y-2
00  // 23 bottom_edge_EN4 at x54y-2
00  // 24 bottom_edge_EN5 at x54y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x54y0 SB_BIG plane 1
12  // 65 x54y0 SB_BIG plane 1
00  // 66 x54y0 SB_DRIVE plane 2,1
48  // 67 x54y0 SB_BIG plane 2
12  // 68 x54y0 SB_BIG plane 2
48  // 69 x54y0 SB_BIG plane 3
12  // 70 x54y0 SB_BIG plane 3
00  // 71 x54y0 SB_DRIVE plane 4,3
48  // 72 x54y0 SB_BIG plane 4
12  // 73 x54y0 SB_BIG plane 4
48  // 74 x54y0 SB_BIG plane 5
12  // 75 x54y0 SB_BIG plane 5
00  // 76 x54y0 SB_DRIVE plane 6,5
48  // 77 x54y0 SB_BIG plane 6
12  // 78 x54y0 SB_BIG plane 6
48  // 79 x54y0 SB_BIG plane 7
12  // 80 x54y0 SB_BIG plane 7
00  // 81 x54y0 SB_DRIVE plane 8,7
48  // 82 x54y0 SB_BIG plane 8
12  // 83 x54y0 SB_BIG plane 8
48  // 84 x54y0 SB_BIG plane 9
12  // 85 x54y0 SB_BIG plane 9
00  // 86 x54y0 SB_DRIVE plane 10,9
48  // 87 x54y0 SB_BIG plane 10
12  // 88 x54y0 SB_BIG plane 10
48  // 89 x54y0 SB_BIG plane 11
12  // 90 x54y0 SB_BIG plane 11
00  // 91 x54y0 SB_DRIVE plane 12,11
48  // 92 x54y0 SB_BIG plane 12
12  // 93 x54y0 SB_BIG plane 12
A8  // 94 x53y-1 SB_SML plane 1
82  // 95 x53y-1 SB_SML plane 2,1
2A  // 96 x53y-1 SB_SML plane 2
A8  // 97 x53y-1 SB_SML plane 3
82  // 98 x53y-1 SB_SML plane 4,3
2A  // 99 x53y-1 SB_SML plane 4
A8  // 100 x53y-1 SB_SML plane 5
82  // 101 x53y-1 SB_SML plane 6,5
2A  // 102 x53y-1 SB_SML plane 6
A8  // 103 x53y-1 SB_SML plane 7
82  // 104 x53y-1 SB_SML plane 8,7
2A  // 105 x53y-1 SB_SML plane 8
A8  // 106 x53y-1 SB_SML plane 9
82  // 107 x53y-1 SB_SML plane 10,9
2A  // 108 x53y-1 SB_SML plane 10
A8  // 109 x53y-1 SB_SML plane 11
82  // 110 x53y-1 SB_SML plane 12,11
2A  // 111 x53y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
00 // y_sel: -1
EF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x55y-2
00  // 14 bottom_edge_EN1 at x55y-2
00  // 15 bottom_edge_EN2 at x55y-2
00  // 16 bottom_edge_EN3 at x55y-2
00  // 17 bottom_edge_EN4 at x55y-2
00  // 18 bottom_edge_EN5 at x55y-2
00  // 19 bottom_edge_EN0 at x56y-2
00  // 20 bottom_edge_EN1 at x56y-2
00  // 21 bottom_edge_EN2 at x56y-2
00  // 22 bottom_edge_EN3 at x56y-2
00  // 23 bottom_edge_EN4 at x56y-2
00  // 24 bottom_edge_EN5 at x56y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x55y-1 SB_BIG plane 1
12  // 65 x55y-1 SB_BIG plane 1
00  // 66 x55y-1 SB_DRIVE plane 2,1
48  // 67 x55y-1 SB_BIG plane 2
12  // 68 x55y-1 SB_BIG plane 2
48  // 69 x55y-1 SB_BIG plane 3
12  // 70 x55y-1 SB_BIG plane 3
00  // 71 x55y-1 SB_DRIVE plane 4,3
48  // 72 x55y-1 SB_BIG plane 4
12  // 73 x55y-1 SB_BIG plane 4
48  // 74 x55y-1 SB_BIG plane 5
12  // 75 x55y-1 SB_BIG plane 5
00  // 76 x55y-1 SB_DRIVE plane 6,5
48  // 77 x55y-1 SB_BIG plane 6
12  // 78 x55y-1 SB_BIG plane 6
48  // 79 x55y-1 SB_BIG plane 7
12  // 80 x55y-1 SB_BIG plane 7
00  // 81 x55y-1 SB_DRIVE plane 8,7
48  // 82 x55y-1 SB_BIG plane 8
12  // 83 x55y-1 SB_BIG plane 8
48  // 84 x55y-1 SB_BIG plane 9
12  // 85 x55y-1 SB_BIG plane 9
00  // 86 x55y-1 SB_DRIVE plane 10,9
48  // 87 x55y-1 SB_BIG plane 10
12  // 88 x55y-1 SB_BIG plane 10
48  // 89 x55y-1 SB_BIG plane 11
12  // 90 x55y-1 SB_BIG plane 11
00  // 91 x55y-1 SB_DRIVE plane 12,11
48  // 92 x55y-1 SB_BIG plane 12
12  // 93 x55y-1 SB_BIG plane 12
A8  // 94 x56y0 SB_SML plane 1
82  // 95 x56y0 SB_SML plane 2,1
2A  // 96 x56y0 SB_SML plane 2
A8  // 97 x56y0 SB_SML plane 3
82  // 98 x56y0 SB_SML plane 4,3
2A  // 99 x56y0 SB_SML plane 4
A8  // 100 x56y0 SB_SML plane 5
82  // 101 x56y0 SB_SML plane 6,5
2A  // 102 x56y0 SB_SML plane 6
A8  // 103 x56y0 SB_SML plane 7
82  // 104 x56y0 SB_SML plane 8,7
2A  // 105 x56y0 SB_SML plane 8
A8  // 106 x56y0 SB_SML plane 9
82  // 107 x56y0 SB_SML plane 10,9
2A  // 108 x56y0 SB_SML plane 10
A8  // 109 x56y0 SB_SML plane 11
82  // 110 x56y0 SB_SML plane 12,11
2A  // 111 x56y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E81     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
00 // y_sel: -1
37 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x57y-2
00  // 14 bottom_edge_EN1 at x57y-2
00  // 15 bottom_edge_EN2 at x57y-2
00  // 16 bottom_edge_EN3 at x57y-2
00  // 17 bottom_edge_EN4 at x57y-2
00  // 18 bottom_edge_EN5 at x57y-2
00  // 19 bottom_edge_EN0 at x58y-2
00  // 20 bottom_edge_EN1 at x58y-2
00  // 21 bottom_edge_EN2 at x58y-2
00  // 22 bottom_edge_EN3 at x58y-2
00  // 23 bottom_edge_EN4 at x58y-2
00  // 24 bottom_edge_EN5 at x58y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x58y0 SB_BIG plane 1
12  // 65 x58y0 SB_BIG plane 1
00  // 66 x58y0 SB_DRIVE plane 2,1
48  // 67 x58y0 SB_BIG plane 2
12  // 68 x58y0 SB_BIG plane 2
48  // 69 x58y0 SB_BIG plane 3
12  // 70 x58y0 SB_BIG plane 3
00  // 71 x58y0 SB_DRIVE plane 4,3
48  // 72 x58y0 SB_BIG plane 4
12  // 73 x58y0 SB_BIG plane 4
48  // 74 x58y0 SB_BIG plane 5
12  // 75 x58y0 SB_BIG plane 5
00  // 76 x58y0 SB_DRIVE plane 6,5
48  // 77 x58y0 SB_BIG plane 6
12  // 78 x58y0 SB_BIG plane 6
48  // 79 x58y0 SB_BIG plane 7
12  // 80 x58y0 SB_BIG plane 7
00  // 81 x58y0 SB_DRIVE plane 8,7
48  // 82 x58y0 SB_BIG plane 8
12  // 83 x58y0 SB_BIG plane 8
48  // 84 x58y0 SB_BIG plane 9
12  // 85 x58y0 SB_BIG plane 9
00  // 86 x58y0 SB_DRIVE plane 10,9
48  // 87 x58y0 SB_BIG plane 10
12  // 88 x58y0 SB_BIG plane 10
48  // 89 x58y0 SB_BIG plane 11
12  // 90 x58y0 SB_BIG plane 11
00  // 91 x58y0 SB_DRIVE plane 12,11
48  // 92 x58y0 SB_BIG plane 12
12  // 93 x58y0 SB_BIG plane 12
A8  // 94 x57y-1 SB_SML plane 1
82  // 95 x57y-1 SB_SML plane 2,1
2A  // 96 x57y-1 SB_SML plane 2
A8  // 97 x57y-1 SB_SML plane 3
82  // 98 x57y-1 SB_SML plane 4,3
2A  // 99 x57y-1 SB_SML plane 4
A8  // 100 x57y-1 SB_SML plane 5
82  // 101 x57y-1 SB_SML plane 6,5
2A  // 102 x57y-1 SB_SML plane 6
A8  // 103 x57y-1 SB_SML plane 7
82  // 104 x57y-1 SB_SML plane 8,7
2A  // 105 x57y-1 SB_SML plane 8
A8  // 106 x57y-1 SB_SML plane 9
82  // 107 x57y-1 SB_SML plane 10,9
2A  // 108 x57y-1 SB_SML plane 10
A8  // 109 x57y-1 SB_SML plane 11
82  // 110 x57y-1 SB_SML plane 12,11
2A  // 111 x57y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0EFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
00 // y_sel: -1
5F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x59y-2
00  // 14 bottom_edge_EN1 at x59y-2
00  // 15 bottom_edge_EN2 at x59y-2
00  // 16 bottom_edge_EN3 at x59y-2
00  // 17 bottom_edge_EN4 at x59y-2
00  // 18 bottom_edge_EN5 at x59y-2
00  // 19 bottom_edge_EN0 at x60y-2
00  // 20 bottom_edge_EN1 at x60y-2
00  // 21 bottom_edge_EN2 at x60y-2
00  // 22 bottom_edge_EN3 at x60y-2
00  // 23 bottom_edge_EN4 at x60y-2
00  // 24 bottom_edge_EN5 at x60y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x59y-1 SB_BIG plane 1
12  // 65 x59y-1 SB_BIG plane 1
00  // 66 x59y-1 SB_DRIVE plane 2,1
48  // 67 x59y-1 SB_BIG plane 2
12  // 68 x59y-1 SB_BIG plane 2
48  // 69 x59y-1 SB_BIG plane 3
12  // 70 x59y-1 SB_BIG plane 3
00  // 71 x59y-1 SB_DRIVE plane 4,3
48  // 72 x59y-1 SB_BIG plane 4
12  // 73 x59y-1 SB_BIG plane 4
48  // 74 x59y-1 SB_BIG plane 5
12  // 75 x59y-1 SB_BIG plane 5
00  // 76 x59y-1 SB_DRIVE plane 6,5
48  // 77 x59y-1 SB_BIG plane 6
12  // 78 x59y-1 SB_BIG plane 6
48  // 79 x59y-1 SB_BIG plane 7
12  // 80 x59y-1 SB_BIG plane 7
00  // 81 x59y-1 SB_DRIVE plane 8,7
48  // 82 x59y-1 SB_BIG plane 8
12  // 83 x59y-1 SB_BIG plane 8
48  // 84 x59y-1 SB_BIG plane 9
12  // 85 x59y-1 SB_BIG plane 9
00  // 86 x59y-1 SB_DRIVE plane 10,9
48  // 87 x59y-1 SB_BIG plane 10
12  // 88 x59y-1 SB_BIG plane 10
48  // 89 x59y-1 SB_BIG plane 11
12  // 90 x59y-1 SB_BIG plane 11
00  // 91 x59y-1 SB_DRIVE plane 12,11
48  // 92 x59y-1 SB_BIG plane 12
12  // 93 x59y-1 SB_BIG plane 12
A8  // 94 x60y0 SB_SML plane 1
82  // 95 x60y0 SB_SML plane 2,1
2A  // 96 x60y0 SB_SML plane 2
A8  // 97 x60y0 SB_SML plane 3
82  // 98 x60y0 SB_SML plane 4,3
2A  // 99 x60y0 SB_SML plane 4
A8  // 100 x60y0 SB_SML plane 5
82  // 101 x60y0 SB_SML plane 6,5
2A  // 102 x60y0 SB_SML plane 6
A8  // 103 x60y0 SB_SML plane 7
82  // 104 x60y0 SB_SML plane 8,7
2A  // 105 x60y0 SB_SML plane 8
A8  // 106 x60y0 SB_SML plane 9
82  // 107 x60y0 SB_SML plane 10,9
2A  // 108 x60y0 SB_SML plane 10
A8  // 109 x60y0 SB_SML plane 11
82  // 110 x60y0 SB_SML plane 12,11
2A  // 111 x60y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0F7D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
00 // y_sel: -1
87 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F85
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x61y-2
00  // 14 bottom_edge_EN1 at x61y-2
00  // 15 bottom_edge_EN2 at x61y-2
00  // 16 bottom_edge_EN3 at x61y-2
00  // 17 bottom_edge_EN4 at x61y-2
00  // 18 bottom_edge_EN5 at x61y-2
00  // 19 bottom_edge_EN0 at x62y-2
00  // 20 bottom_edge_EN1 at x62y-2
00  // 21 bottom_edge_EN2 at x62y-2
00  // 22 bottom_edge_EN3 at x62y-2
00  // 23 bottom_edge_EN4 at x62y-2
00  // 24 bottom_edge_EN5 at x62y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x62y0 SB_BIG plane 1
12  // 65 x62y0 SB_BIG plane 1
00  // 66 x62y0 SB_DRIVE plane 2,1
48  // 67 x62y0 SB_BIG plane 2
12  // 68 x62y0 SB_BIG plane 2
48  // 69 x62y0 SB_BIG plane 3
12  // 70 x62y0 SB_BIG plane 3
00  // 71 x62y0 SB_DRIVE plane 4,3
48  // 72 x62y0 SB_BIG plane 4
12  // 73 x62y0 SB_BIG plane 4
48  // 74 x62y0 SB_BIG plane 5
12  // 75 x62y0 SB_BIG plane 5
00  // 76 x62y0 SB_DRIVE plane 6,5
48  // 77 x62y0 SB_BIG plane 6
12  // 78 x62y0 SB_BIG plane 6
48  // 79 x62y0 SB_BIG plane 7
12  // 80 x62y0 SB_BIG plane 7
00  // 81 x62y0 SB_DRIVE plane 8,7
48  // 82 x62y0 SB_BIG plane 8
12  // 83 x62y0 SB_BIG plane 8
48  // 84 x62y0 SB_BIG plane 9
12  // 85 x62y0 SB_BIG plane 9
00  // 86 x62y0 SB_DRIVE plane 10,9
48  // 87 x62y0 SB_BIG plane 10
12  // 88 x62y0 SB_BIG plane 10
48  // 89 x62y0 SB_BIG plane 11
12  // 90 x62y0 SB_BIG plane 11
00  // 91 x62y0 SB_DRIVE plane 12,11
48  // 92 x62y0 SB_BIG plane 12
12  // 93 x62y0 SB_BIG plane 12
A8  // 94 x61y-1 SB_SML plane 1
82  // 95 x61y-1 SB_SML plane 2,1
2A  // 96 x61y-1 SB_SML plane 2
A8  // 97 x61y-1 SB_SML plane 3
82  // 98 x61y-1 SB_SML plane 4,3
2A  // 99 x61y-1 SB_SML plane 4
A8  // 100 x61y-1 SB_SML plane 5
82  // 101 x61y-1 SB_SML plane 6,5
2A  // 102 x61y-1 SB_SML plane 6
A8  // 103 x61y-1 SB_SML plane 7
82  // 104 x61y-1 SB_SML plane 8,7
2A  // 105 x61y-1 SB_SML plane 8
A8  // 106 x61y-1 SB_SML plane 9
82  // 107 x61y-1 SB_SML plane 10,9
2A  // 108 x61y-1 SB_SML plane 10
A8  // 109 x61y-1 SB_SML plane 11
82  // 110 x61y-1 SB_SML plane 12,11
2A  // 111 x61y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0FFB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
00 // y_sel: -1
ED // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1003
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x63y-2
00  // 14 bottom_edge_EN1 at x63y-2
00  // 15 bottom_edge_EN2 at x63y-2
00  // 16 bottom_edge_EN3 at x63y-2
00  // 17 bottom_edge_EN4 at x63y-2
00  // 18 bottom_edge_EN5 at x63y-2
00  // 19 bottom_edge_EN0 at x64y-2
00  // 20 bottom_edge_EN1 at x64y-2
00  // 21 bottom_edge_EN2 at x64y-2
00  // 22 bottom_edge_EN3 at x64y-2
00  // 23 bottom_edge_EN4 at x64y-2
00  // 24 bottom_edge_EN5 at x64y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x63y-1 SB_BIG plane 1
12  // 65 x63y-1 SB_BIG plane 1
00  // 66 x63y-1 SB_DRIVE plane 2,1
48  // 67 x63y-1 SB_BIG plane 2
12  // 68 x63y-1 SB_BIG plane 2
48  // 69 x63y-1 SB_BIG plane 3
12  // 70 x63y-1 SB_BIG plane 3
00  // 71 x63y-1 SB_DRIVE plane 4,3
48  // 72 x63y-1 SB_BIG plane 4
12  // 73 x63y-1 SB_BIG plane 4
48  // 74 x63y-1 SB_BIG plane 5
12  // 75 x63y-1 SB_BIG plane 5
00  // 76 x63y-1 SB_DRIVE plane 6,5
48  // 77 x63y-1 SB_BIG plane 6
12  // 78 x63y-1 SB_BIG plane 6
48  // 79 x63y-1 SB_BIG plane 7
12  // 80 x63y-1 SB_BIG plane 7
00  // 81 x63y-1 SB_DRIVE plane 8,7
48  // 82 x63y-1 SB_BIG plane 8
12  // 83 x63y-1 SB_BIG plane 8
48  // 84 x63y-1 SB_BIG plane 9
12  // 85 x63y-1 SB_BIG plane 9
00  // 86 x63y-1 SB_DRIVE plane 10,9
48  // 87 x63y-1 SB_BIG plane 10
12  // 88 x63y-1 SB_BIG plane 10
48  // 89 x63y-1 SB_BIG plane 11
12  // 90 x63y-1 SB_BIG plane 11
00  // 91 x63y-1 SB_DRIVE plane 12,11
48  // 92 x63y-1 SB_BIG plane 12
12  // 93 x63y-1 SB_BIG plane 12
A8  // 94 x64y0 SB_SML plane 1
82  // 95 x64y0 SB_SML plane 2,1
2A  // 96 x64y0 SB_SML plane 2
A8  // 97 x64y0 SB_SML plane 3
82  // 98 x64y0 SB_SML plane 4,3
2A  // 99 x64y0 SB_SML plane 4
A8  // 100 x64y0 SB_SML plane 5
82  // 101 x64y0 SB_SML plane 6,5
2A  // 102 x64y0 SB_SML plane 6
A8  // 103 x64y0 SB_SML plane 7
82  // 104 x64y0 SB_SML plane 8,7
2A  // 105 x64y0 SB_SML plane 8
A8  // 106 x64y0 SB_SML plane 9
82  // 107 x64y0 SB_SML plane 10,9
2A  // 108 x64y0 SB_SML plane 10
A8  // 109 x64y0 SB_SML plane 11
82  // 110 x64y0 SB_SML plane 12,11
2A  // 111 x64y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1079     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
00 // y_sel: -1
35 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1081
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x65y-2
00  // 14 bottom_edge_EN1 at x65y-2
00  // 15 bottom_edge_EN2 at x65y-2
00  // 16 bottom_edge_EN3 at x65y-2
00  // 17 bottom_edge_EN4 at x65y-2
00  // 18 bottom_edge_EN5 at x65y-2
00  // 19 bottom_edge_EN0 at x66y-2
00  // 20 bottom_edge_EN1 at x66y-2
00  // 21 bottom_edge_EN2 at x66y-2
00  // 22 bottom_edge_EN3 at x66y-2
00  // 23 bottom_edge_EN4 at x66y-2
00  // 24 bottom_edge_EN5 at x66y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x66y0 SB_BIG plane 1
12  // 65 x66y0 SB_BIG plane 1
00  // 66 x66y0 SB_DRIVE plane 2,1
48  // 67 x66y0 SB_BIG plane 2
12  // 68 x66y0 SB_BIG plane 2
48  // 69 x66y0 SB_BIG plane 3
12  // 70 x66y0 SB_BIG plane 3
00  // 71 x66y0 SB_DRIVE plane 4,3
48  // 72 x66y0 SB_BIG plane 4
12  // 73 x66y0 SB_BIG plane 4
48  // 74 x66y0 SB_BIG plane 5
12  // 75 x66y0 SB_BIG plane 5
00  // 76 x66y0 SB_DRIVE plane 6,5
48  // 77 x66y0 SB_BIG plane 6
12  // 78 x66y0 SB_BIG plane 6
48  // 79 x66y0 SB_BIG plane 7
12  // 80 x66y0 SB_BIG plane 7
00  // 81 x66y0 SB_DRIVE plane 8,7
48  // 82 x66y0 SB_BIG plane 8
12  // 83 x66y0 SB_BIG plane 8
48  // 84 x66y0 SB_BIG plane 9
12  // 85 x66y0 SB_BIG plane 9
00  // 86 x66y0 SB_DRIVE plane 10,9
48  // 87 x66y0 SB_BIG plane 10
12  // 88 x66y0 SB_BIG plane 10
48  // 89 x66y0 SB_BIG plane 11
12  // 90 x66y0 SB_BIG plane 11
00  // 91 x66y0 SB_DRIVE plane 12,11
48  // 92 x66y0 SB_BIG plane 12
12  // 93 x66y0 SB_BIG plane 12
A8  // 94 x65y-1 SB_SML plane 1
82  // 95 x65y-1 SB_SML plane 2,1
2A  // 96 x65y-1 SB_SML plane 2
A8  // 97 x65y-1 SB_SML plane 3
82  // 98 x65y-1 SB_SML plane 4,3
2A  // 99 x65y-1 SB_SML plane 4
A8  // 100 x65y-1 SB_SML plane 5
82  // 101 x65y-1 SB_SML plane 6,5
2A  // 102 x65y-1 SB_SML plane 6
A8  // 103 x65y-1 SB_SML plane 7
82  // 104 x65y-1 SB_SML plane 8,7
2A  // 105 x65y-1 SB_SML plane 8
A8  // 106 x65y-1 SB_SML plane 9
82  // 107 x65y-1 SB_SML plane 10,9
2A  // 108 x65y-1 SB_SML plane 10
A8  // 109 x65y-1 SB_SML plane 11
82  // 110 x65y-1 SB_SML plane 12,11
2A  // 111 x65y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 10F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
00 // y_sel: -1
5D // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 10FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x67y-2
00  // 14 bottom_edge_EN1 at x67y-2
00  // 15 bottom_edge_EN2 at x67y-2
00  // 16 bottom_edge_EN3 at x67y-2
00  // 17 bottom_edge_EN4 at x67y-2
00  // 18 bottom_edge_EN5 at x67y-2
00  // 19 bottom_edge_EN0 at x68y-2
00  // 20 bottom_edge_EN1 at x68y-2
00  // 21 bottom_edge_EN2 at x68y-2
00  // 22 bottom_edge_EN3 at x68y-2
00  // 23 bottom_edge_EN4 at x68y-2
00  // 24 bottom_edge_EN5 at x68y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x67y-1 SB_BIG plane 1
12  // 65 x67y-1 SB_BIG plane 1
00  // 66 x67y-1 SB_DRIVE plane 2,1
48  // 67 x67y-1 SB_BIG plane 2
12  // 68 x67y-1 SB_BIG plane 2
48  // 69 x67y-1 SB_BIG plane 3
12  // 70 x67y-1 SB_BIG plane 3
00  // 71 x67y-1 SB_DRIVE plane 4,3
48  // 72 x67y-1 SB_BIG plane 4
12  // 73 x67y-1 SB_BIG plane 4
48  // 74 x67y-1 SB_BIG plane 5
12  // 75 x67y-1 SB_BIG plane 5
00  // 76 x67y-1 SB_DRIVE plane 6,5
48  // 77 x67y-1 SB_BIG plane 6
12  // 78 x67y-1 SB_BIG plane 6
48  // 79 x67y-1 SB_BIG plane 7
12  // 80 x67y-1 SB_BIG plane 7
00  // 81 x67y-1 SB_DRIVE plane 8,7
48  // 82 x67y-1 SB_BIG plane 8
12  // 83 x67y-1 SB_BIG plane 8
48  // 84 x67y-1 SB_BIG plane 9
12  // 85 x67y-1 SB_BIG plane 9
00  // 86 x67y-1 SB_DRIVE plane 10,9
48  // 87 x67y-1 SB_BIG plane 10
12  // 88 x67y-1 SB_BIG plane 10
48  // 89 x67y-1 SB_BIG plane 11
12  // 90 x67y-1 SB_BIG plane 11
00  // 91 x67y-1 SB_DRIVE plane 12,11
48  // 92 x67y-1 SB_BIG plane 12
12  // 93 x67y-1 SB_BIG plane 12
A8  // 94 x68y0 SB_SML plane 1
82  // 95 x68y0 SB_SML plane 2,1
2A  // 96 x68y0 SB_SML plane 2
A8  // 97 x68y0 SB_SML plane 3
82  // 98 x68y0 SB_SML plane 4,3
2A  // 99 x68y0 SB_SML plane 4
A8  // 100 x68y0 SB_SML plane 5
82  // 101 x68y0 SB_SML plane 6,5
2A  // 102 x68y0 SB_SML plane 6
A8  // 103 x68y0 SB_SML plane 7
82  // 104 x68y0 SB_SML plane 8,7
2A  // 105 x68y0 SB_SML plane 8
A8  // 106 x68y0 SB_SML plane 9
82  // 107 x68y0 SB_SML plane 10,9
2A  // 108 x68y0 SB_SML plane 10
A8  // 109 x68y0 SB_SML plane 11
82  // 110 x68y0 SB_SML plane 12,11
2A  // 111 x68y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1175     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
00 // y_sel: -1
85 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 117D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x69y-2
00  // 14 bottom_edge_EN1 at x69y-2
00  // 15 bottom_edge_EN2 at x69y-2
00  // 16 bottom_edge_EN3 at x69y-2
00  // 17 bottom_edge_EN4 at x69y-2
00  // 18 bottom_edge_EN5 at x69y-2
00  // 19 bottom_edge_EN0 at x70y-2
00  // 20 bottom_edge_EN1 at x70y-2
00  // 21 bottom_edge_EN2 at x70y-2
00  // 22 bottom_edge_EN3 at x70y-2
00  // 23 bottom_edge_EN4 at x70y-2
00  // 24 bottom_edge_EN5 at x70y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x70y0 SB_BIG plane 1
12  // 65 x70y0 SB_BIG plane 1
00  // 66 x70y0 SB_DRIVE plane 2,1
48  // 67 x70y0 SB_BIG plane 2
12  // 68 x70y0 SB_BIG plane 2
48  // 69 x70y0 SB_BIG plane 3
12  // 70 x70y0 SB_BIG plane 3
00  // 71 x70y0 SB_DRIVE plane 4,3
48  // 72 x70y0 SB_BIG plane 4
12  // 73 x70y0 SB_BIG plane 4
48  // 74 x70y0 SB_BIG plane 5
12  // 75 x70y0 SB_BIG plane 5
00  // 76 x70y0 SB_DRIVE plane 6,5
48  // 77 x70y0 SB_BIG plane 6
12  // 78 x70y0 SB_BIG plane 6
48  // 79 x70y0 SB_BIG plane 7
12  // 80 x70y0 SB_BIG plane 7
00  // 81 x70y0 SB_DRIVE plane 8,7
48  // 82 x70y0 SB_BIG plane 8
12  // 83 x70y0 SB_BIG plane 8
48  // 84 x70y0 SB_BIG plane 9
12  // 85 x70y0 SB_BIG plane 9
00  // 86 x70y0 SB_DRIVE plane 10,9
48  // 87 x70y0 SB_BIG plane 10
12  // 88 x70y0 SB_BIG plane 10
48  // 89 x70y0 SB_BIG plane 11
12  // 90 x70y0 SB_BIG plane 11
00  // 91 x70y0 SB_DRIVE plane 12,11
48  // 92 x70y0 SB_BIG plane 12
12  // 93 x70y0 SB_BIG plane 12
A8  // 94 x69y-1 SB_SML plane 1
82  // 95 x69y-1 SB_SML plane 2,1
2A  // 96 x69y-1 SB_SML plane 2
A8  // 97 x69y-1 SB_SML plane 3
82  // 98 x69y-1 SB_SML plane 4,3
2A  // 99 x69y-1 SB_SML plane 4
A8  // 100 x69y-1 SB_SML plane 5
82  // 101 x69y-1 SB_SML plane 6,5
2A  // 102 x69y-1 SB_SML plane 6
A8  // 103 x69y-1 SB_SML plane 7
82  // 104 x69y-1 SB_SML plane 8,7
2A  // 105 x69y-1 SB_SML plane 8
A8  // 106 x69y-1 SB_SML plane 9
82  // 107 x69y-1 SB_SML plane 10,9
2A  // 108 x69y-1 SB_SML plane 10
A8  // 109 x69y-1 SB_SML plane 11
82  // 110 x69y-1 SB_SML plane 12,11
2A  // 111 x69y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 11F3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
00 // y_sel: -1
8D // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 11FB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x71y-2
00  // 14 bottom_edge_EN1 at x71y-2
00  // 15 bottom_edge_EN2 at x71y-2
00  // 16 bottom_edge_EN3 at x71y-2
00  // 17 bottom_edge_EN4 at x71y-2
00  // 18 bottom_edge_EN5 at x71y-2
00  // 19 bottom_edge_EN0 at x72y-2
00  // 20 bottom_edge_EN1 at x72y-2
00  // 21 bottom_edge_EN2 at x72y-2
00  // 22 bottom_edge_EN3 at x72y-2
00  // 23 bottom_edge_EN4 at x72y-2
00  // 24 bottom_edge_EN5 at x72y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x71y-1 SB_BIG plane 1
12  // 65 x71y-1 SB_BIG plane 1
00  // 66 x71y-1 SB_DRIVE plane 2,1
48  // 67 x71y-1 SB_BIG plane 2
12  // 68 x71y-1 SB_BIG plane 2
48  // 69 x71y-1 SB_BIG plane 3
12  // 70 x71y-1 SB_BIG plane 3
00  // 71 x71y-1 SB_DRIVE plane 4,3
48  // 72 x71y-1 SB_BIG plane 4
12  // 73 x71y-1 SB_BIG plane 4
48  // 74 x71y-1 SB_BIG plane 5
12  // 75 x71y-1 SB_BIG plane 5
00  // 76 x71y-1 SB_DRIVE plane 6,5
48  // 77 x71y-1 SB_BIG plane 6
12  // 78 x71y-1 SB_BIG plane 6
48  // 79 x71y-1 SB_BIG plane 7
12  // 80 x71y-1 SB_BIG plane 7
00  // 81 x71y-1 SB_DRIVE plane 8,7
48  // 82 x71y-1 SB_BIG plane 8
12  // 83 x71y-1 SB_BIG plane 8
48  // 84 x71y-1 SB_BIG plane 9
12  // 85 x71y-1 SB_BIG plane 9
00  // 86 x71y-1 SB_DRIVE plane 10,9
48  // 87 x71y-1 SB_BIG plane 10
12  // 88 x71y-1 SB_BIG plane 10
48  // 89 x71y-1 SB_BIG plane 11
12  // 90 x71y-1 SB_BIG plane 11
00  // 91 x71y-1 SB_DRIVE plane 12,11
48  // 92 x71y-1 SB_BIG plane 12
12  // 93 x71y-1 SB_BIG plane 12
A8  // 94 x72y0 SB_SML plane 1
82  // 95 x72y0 SB_SML plane 2,1
2A  // 96 x72y0 SB_SML plane 2
A8  // 97 x72y0 SB_SML plane 3
82  // 98 x72y0 SB_SML plane 4,3
2A  // 99 x72y0 SB_SML plane 4
A8  // 100 x72y0 SB_SML plane 5
82  // 101 x72y0 SB_SML plane 6,5
2A  // 102 x72y0 SB_SML plane 6
A8  // 103 x72y0 SB_SML plane 7
82  // 104 x72y0 SB_SML plane 8,7
2A  // 105 x72y0 SB_SML plane 8
A8  // 106 x72y0 SB_SML plane 9
82  // 107 x72y0 SB_SML plane 10,9
2A  // 108 x72y0 SB_SML plane 10
A8  // 109 x72y0 SB_SML plane 11
82  // 110 x72y0 SB_SML plane 12,11
2A  // 111 x72y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1271     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
00 // y_sel: -1
55 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1279
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x73y-2
00  // 14 bottom_edge_EN1 at x73y-2
00  // 15 bottom_edge_EN2 at x73y-2
00  // 16 bottom_edge_EN3 at x73y-2
00  // 17 bottom_edge_EN4 at x73y-2
00  // 18 bottom_edge_EN5 at x73y-2
00  // 19 bottom_edge_EN0 at x74y-2
00  // 20 bottom_edge_EN1 at x74y-2
00  // 21 bottom_edge_EN2 at x74y-2
00  // 22 bottom_edge_EN3 at x74y-2
00  // 23 bottom_edge_EN4 at x74y-2
00  // 24 bottom_edge_EN5 at x74y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x74y0 SB_BIG plane 1
12  // 65 x74y0 SB_BIG plane 1
00  // 66 x74y0 SB_DRIVE plane 2,1
48  // 67 x74y0 SB_BIG plane 2
12  // 68 x74y0 SB_BIG plane 2
48  // 69 x74y0 SB_BIG plane 3
12  // 70 x74y0 SB_BIG plane 3
00  // 71 x74y0 SB_DRIVE plane 4,3
48  // 72 x74y0 SB_BIG plane 4
12  // 73 x74y0 SB_BIG plane 4
48  // 74 x74y0 SB_BIG plane 5
12  // 75 x74y0 SB_BIG plane 5
00  // 76 x74y0 SB_DRIVE plane 6,5
48  // 77 x74y0 SB_BIG plane 6
12  // 78 x74y0 SB_BIG plane 6
48  // 79 x74y0 SB_BIG plane 7
12  // 80 x74y0 SB_BIG plane 7
00  // 81 x74y0 SB_DRIVE plane 8,7
48  // 82 x74y0 SB_BIG plane 8
12  // 83 x74y0 SB_BIG plane 8
48  // 84 x74y0 SB_BIG plane 9
12  // 85 x74y0 SB_BIG plane 9
00  // 86 x74y0 SB_DRIVE plane 10,9
48  // 87 x74y0 SB_BIG plane 10
12  // 88 x74y0 SB_BIG plane 10
48  // 89 x74y0 SB_BIG plane 11
12  // 90 x74y0 SB_BIG plane 11
00  // 91 x74y0 SB_DRIVE plane 12,11
48  // 92 x74y0 SB_BIG plane 12
12  // 93 x74y0 SB_BIG plane 12
A8  // 94 x73y-1 SB_SML plane 1
82  // 95 x73y-1 SB_SML plane 2,1
2A  // 96 x73y-1 SB_SML plane 2
A8  // 97 x73y-1 SB_SML plane 3
82  // 98 x73y-1 SB_SML plane 4,3
2A  // 99 x73y-1 SB_SML plane 4
A8  // 100 x73y-1 SB_SML plane 5
82  // 101 x73y-1 SB_SML plane 6,5
2A  // 102 x73y-1 SB_SML plane 6
A8  // 103 x73y-1 SB_SML plane 7
82  // 104 x73y-1 SB_SML plane 8,7
2A  // 105 x73y-1 SB_SML plane 8
A8  // 106 x73y-1 SB_SML plane 9
82  // 107 x73y-1 SB_SML plane 10,9
2A  // 108 x73y-1 SB_SML plane 10
A8  // 109 x73y-1 SB_SML plane 11
82  // 110 x73y-1 SB_SML plane 12,11
2A  // 111 x73y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 12EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
00 // y_sel: -1
3D // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 12F7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x75y-2
00  // 14 bottom_edge_EN1 at x75y-2
00  // 15 bottom_edge_EN2 at x75y-2
00  // 16 bottom_edge_EN3 at x75y-2
00  // 17 bottom_edge_EN4 at x75y-2
00  // 18 bottom_edge_EN5 at x75y-2
00  // 19 bottom_edge_EN0 at x76y-2
00  // 20 bottom_edge_EN1 at x76y-2
00  // 21 bottom_edge_EN2 at x76y-2
00  // 22 bottom_edge_EN3 at x76y-2
00  // 23 bottom_edge_EN4 at x76y-2
00  // 24 bottom_edge_EN5 at x76y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x75y-1 SB_BIG plane 1
12  // 65 x75y-1 SB_BIG plane 1
00  // 66 x75y-1 SB_DRIVE plane 2,1
48  // 67 x75y-1 SB_BIG plane 2
12  // 68 x75y-1 SB_BIG plane 2
48  // 69 x75y-1 SB_BIG plane 3
12  // 70 x75y-1 SB_BIG plane 3
00  // 71 x75y-1 SB_DRIVE plane 4,3
48  // 72 x75y-1 SB_BIG plane 4
12  // 73 x75y-1 SB_BIG plane 4
48  // 74 x75y-1 SB_BIG plane 5
12  // 75 x75y-1 SB_BIG plane 5
00  // 76 x75y-1 SB_DRIVE plane 6,5
48  // 77 x75y-1 SB_BIG plane 6
12  // 78 x75y-1 SB_BIG plane 6
48  // 79 x75y-1 SB_BIG plane 7
12  // 80 x75y-1 SB_BIG plane 7
00  // 81 x75y-1 SB_DRIVE plane 8,7
48  // 82 x75y-1 SB_BIG plane 8
12  // 83 x75y-1 SB_BIG plane 8
48  // 84 x75y-1 SB_BIG plane 9
12  // 85 x75y-1 SB_BIG plane 9
00  // 86 x75y-1 SB_DRIVE plane 10,9
48  // 87 x75y-1 SB_BIG plane 10
12  // 88 x75y-1 SB_BIG plane 10
48  // 89 x75y-1 SB_BIG plane 11
12  // 90 x75y-1 SB_BIG plane 11
00  // 91 x75y-1 SB_DRIVE plane 12,11
48  // 92 x75y-1 SB_BIG plane 12
12  // 93 x75y-1 SB_BIG plane 12
A8  // 94 x76y0 SB_SML plane 1
82  // 95 x76y0 SB_SML plane 2,1
2A  // 96 x76y0 SB_SML plane 2
A8  // 97 x76y0 SB_SML plane 3
82  // 98 x76y0 SB_SML plane 4,3
2A  // 99 x76y0 SB_SML plane 4
A8  // 100 x76y0 SB_SML plane 5
82  // 101 x76y0 SB_SML plane 6,5
2A  // 102 x76y0 SB_SML plane 6
A8  // 103 x76y0 SB_SML plane 7
82  // 104 x76y0 SB_SML plane 8,7
2A  // 105 x76y0 SB_SML plane 8
A8  // 106 x76y0 SB_SML plane 9
82  // 107 x76y0 SB_SML plane 10,9
2A  // 108 x76y0 SB_SML plane 10
A8  // 109 x76y0 SB_SML plane 11
82  // 110 x76y0 SB_SML plane 12,11
2A  // 111 x76y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 136D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
00 // y_sel: -1
E5 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1375
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x77y-2
00  // 14 bottom_edge_EN1 at x77y-2
00  // 15 bottom_edge_EN2 at x77y-2
00  // 16 bottom_edge_EN3 at x77y-2
00  // 17 bottom_edge_EN4 at x77y-2
00  // 18 bottom_edge_EN5 at x77y-2
00  // 19 bottom_edge_EN0 at x78y-2
00  // 20 bottom_edge_EN1 at x78y-2
00  // 21 bottom_edge_EN2 at x78y-2
00  // 22 bottom_edge_EN3 at x78y-2
00  // 23 bottom_edge_EN4 at x78y-2
00  // 24 bottom_edge_EN5 at x78y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x78y0 SB_BIG plane 1
12  // 65 x78y0 SB_BIG plane 1
00  // 66 x78y0 SB_DRIVE plane 2,1
48  // 67 x78y0 SB_BIG plane 2
12  // 68 x78y0 SB_BIG plane 2
48  // 69 x78y0 SB_BIG plane 3
12  // 70 x78y0 SB_BIG plane 3
00  // 71 x78y0 SB_DRIVE plane 4,3
48  // 72 x78y0 SB_BIG plane 4
12  // 73 x78y0 SB_BIG plane 4
48  // 74 x78y0 SB_BIG plane 5
12  // 75 x78y0 SB_BIG plane 5
00  // 76 x78y0 SB_DRIVE plane 6,5
48  // 77 x78y0 SB_BIG plane 6
12  // 78 x78y0 SB_BIG plane 6
48  // 79 x78y0 SB_BIG plane 7
12  // 80 x78y0 SB_BIG plane 7
00  // 81 x78y0 SB_DRIVE plane 8,7
48  // 82 x78y0 SB_BIG plane 8
12  // 83 x78y0 SB_BIG plane 8
48  // 84 x78y0 SB_BIG plane 9
12  // 85 x78y0 SB_BIG plane 9
00  // 86 x78y0 SB_DRIVE plane 10,9
48  // 87 x78y0 SB_BIG plane 10
12  // 88 x78y0 SB_BIG plane 10
48  // 89 x78y0 SB_BIG plane 11
12  // 90 x78y0 SB_BIG plane 11
00  // 91 x78y0 SB_DRIVE plane 12,11
48  // 92 x78y0 SB_BIG plane 12
12  // 93 x78y0 SB_BIG plane 12
A8  // 94 x77y-1 SB_SML plane 1
82  // 95 x77y-1 SB_SML plane 2,1
2A  // 96 x77y-1 SB_SML plane 2
A8  // 97 x77y-1 SB_SML plane 3
82  // 98 x77y-1 SB_SML plane 4,3
2A  // 99 x77y-1 SB_SML plane 4
A8  // 100 x77y-1 SB_SML plane 5
82  // 101 x77y-1 SB_SML plane 6,5
2A  // 102 x77y-1 SB_SML plane 6
A8  // 103 x77y-1 SB_SML plane 7
82  // 104 x77y-1 SB_SML plane 8,7
2A  // 105 x77y-1 SB_SML plane 8
A8  // 106 x77y-1 SB_SML plane 9
82  // 107 x77y-1 SB_SML plane 10,9
2A  // 108 x77y-1 SB_SML plane 10
A8  // 109 x77y-1 SB_SML plane 11
82  // 110 x77y-1 SB_SML plane 12,11
2A  // 111 x77y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 13EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
00 // y_sel: -1
2D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 13F3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x79y-2
00  // 14 bottom_edge_EN1 at x79y-2
00  // 15 bottom_edge_EN2 at x79y-2
00  // 16 bottom_edge_EN3 at x79y-2
00  // 17 bottom_edge_EN4 at x79y-2
00  // 18 bottom_edge_EN5 at x79y-2
00  // 19 bottom_edge_EN0 at x80y-2
00  // 20 bottom_edge_EN1 at x80y-2
00  // 21 bottom_edge_EN2 at x80y-2
00  // 22 bottom_edge_EN3 at x80y-2
00  // 23 bottom_edge_EN4 at x80y-2
00  // 24 bottom_edge_EN5 at x80y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x79y-1 SB_BIG plane 1
12  // 65 x79y-1 SB_BIG plane 1
00  // 66 x79y-1 SB_DRIVE plane 2,1
48  // 67 x79y-1 SB_BIG plane 2
12  // 68 x79y-1 SB_BIG plane 2
48  // 69 x79y-1 SB_BIG plane 3
12  // 70 x79y-1 SB_BIG plane 3
00  // 71 x79y-1 SB_DRIVE plane 4,3
48  // 72 x79y-1 SB_BIG plane 4
12  // 73 x79y-1 SB_BIG plane 4
48  // 74 x79y-1 SB_BIG plane 5
12  // 75 x79y-1 SB_BIG plane 5
00  // 76 x79y-1 SB_DRIVE plane 6,5
48  // 77 x79y-1 SB_BIG plane 6
12  // 78 x79y-1 SB_BIG plane 6
48  // 79 x79y-1 SB_BIG plane 7
12  // 80 x79y-1 SB_BIG plane 7
00  // 81 x79y-1 SB_DRIVE plane 8,7
48  // 82 x79y-1 SB_BIG plane 8
12  // 83 x79y-1 SB_BIG plane 8
48  // 84 x79y-1 SB_BIG plane 9
12  // 85 x79y-1 SB_BIG plane 9
00  // 86 x79y-1 SB_DRIVE plane 10,9
48  // 87 x79y-1 SB_BIG plane 10
12  // 88 x79y-1 SB_BIG plane 10
48  // 89 x79y-1 SB_BIG plane 11
12  // 90 x79y-1 SB_BIG plane 11
00  // 91 x79y-1 SB_DRIVE plane 12,11
48  // 92 x79y-1 SB_BIG plane 12
12  // 93 x79y-1 SB_BIG plane 12
A8  // 94 x80y0 SB_SML plane 1
82  // 95 x80y0 SB_SML plane 2,1
2A  // 96 x80y0 SB_SML plane 2
A8  // 97 x80y0 SB_SML plane 3
82  // 98 x80y0 SB_SML plane 4,3
2A  // 99 x80y0 SB_SML plane 4
A8  // 100 x80y0 SB_SML plane 5
82  // 101 x80y0 SB_SML plane 6,5
2A  // 102 x80y0 SB_SML plane 6
A8  // 103 x80y0 SB_SML plane 7
82  // 104 x80y0 SB_SML plane 8,7
2A  // 105 x80y0 SB_SML plane 8
A8  // 106 x80y0 SB_SML plane 9
82  // 107 x80y0 SB_SML plane 10,9
2A  // 108 x80y0 SB_SML plane 10
A8  // 109 x80y0 SB_SML plane 11
82  // 110 x80y0 SB_SML plane 12,11
2A  // 111 x80y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1469     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
00 // y_sel: -1
F5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1471
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x81y-2
00  // 14 bottom_edge_EN1 at x81y-2
00  // 15 bottom_edge_EN2 at x81y-2
00  // 16 bottom_edge_EN3 at x81y-2
00  // 17 bottom_edge_EN4 at x81y-2
00  // 18 bottom_edge_EN5 at x81y-2
00  // 19 bottom_edge_EN0 at x82y-2
00  // 20 bottom_edge_EN1 at x82y-2
00  // 21 bottom_edge_EN2 at x82y-2
00  // 22 bottom_edge_EN3 at x82y-2
00  // 23 bottom_edge_EN4 at x82y-2
00  // 24 bottom_edge_EN5 at x82y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x82y0 SB_BIG plane 1
12  // 65 x82y0 SB_BIG plane 1
00  // 66 x82y0 SB_DRIVE plane 2,1
48  // 67 x82y0 SB_BIG plane 2
12  // 68 x82y0 SB_BIG plane 2
48  // 69 x82y0 SB_BIG plane 3
12  // 70 x82y0 SB_BIG plane 3
00  // 71 x82y0 SB_DRIVE plane 4,3
48  // 72 x82y0 SB_BIG plane 4
12  // 73 x82y0 SB_BIG plane 4
48  // 74 x82y0 SB_BIG plane 5
12  // 75 x82y0 SB_BIG plane 5
00  // 76 x82y0 SB_DRIVE plane 6,5
48  // 77 x82y0 SB_BIG plane 6
12  // 78 x82y0 SB_BIG plane 6
48  // 79 x82y0 SB_BIG plane 7
12  // 80 x82y0 SB_BIG plane 7
00  // 81 x82y0 SB_DRIVE plane 8,7
48  // 82 x82y0 SB_BIG plane 8
12  // 83 x82y0 SB_BIG plane 8
48  // 84 x82y0 SB_BIG plane 9
12  // 85 x82y0 SB_BIG plane 9
00  // 86 x82y0 SB_DRIVE plane 10,9
48  // 87 x82y0 SB_BIG plane 10
12  // 88 x82y0 SB_BIG plane 10
48  // 89 x82y0 SB_BIG plane 11
12  // 90 x82y0 SB_BIG plane 11
00  // 91 x82y0 SB_DRIVE plane 12,11
48  // 92 x82y0 SB_BIG plane 12
12  // 93 x82y0 SB_BIG plane 12
A8  // 94 x81y-1 SB_SML plane 1
82  // 95 x81y-1 SB_SML plane 2,1
2A  // 96 x81y-1 SB_SML plane 2
A8  // 97 x81y-1 SB_SML plane 3
82  // 98 x81y-1 SB_SML plane 4,3
2A  // 99 x81y-1 SB_SML plane 4
A8  // 100 x81y-1 SB_SML plane 5
82  // 101 x81y-1 SB_SML plane 6,5
2A  // 102 x81y-1 SB_SML plane 6
A8  // 103 x81y-1 SB_SML plane 7
82  // 104 x81y-1 SB_SML plane 8,7
2A  // 105 x81y-1 SB_SML plane 8
A8  // 106 x81y-1 SB_SML plane 9
82  // 107 x81y-1 SB_SML plane 10,9
2A  // 108 x81y-1 SB_SML plane 10
A8  // 109 x81y-1 SB_SML plane 11
82  // 110 x81y-1 SB_SML plane 12,11
2A  // 111 x81y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 14E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
00 // y_sel: -1
9D // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 14EF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x83y-2
00  // 14 bottom_edge_EN1 at x83y-2
00  // 15 bottom_edge_EN2 at x83y-2
00  // 16 bottom_edge_EN3 at x83y-2
00  // 17 bottom_edge_EN4 at x83y-2
00  // 18 bottom_edge_EN5 at x83y-2
00  // 19 bottom_edge_EN0 at x84y-2
00  // 20 bottom_edge_EN1 at x84y-2
00  // 21 bottom_edge_EN2 at x84y-2
00  // 22 bottom_edge_EN3 at x84y-2
00  // 23 bottom_edge_EN4 at x84y-2
00  // 24 bottom_edge_EN5 at x84y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x83y-1 SB_BIG plane 1
12  // 65 x83y-1 SB_BIG plane 1
00  // 66 x83y-1 SB_DRIVE plane 2,1
48  // 67 x83y-1 SB_BIG plane 2
12  // 68 x83y-1 SB_BIG plane 2
48  // 69 x83y-1 SB_BIG plane 3
12  // 70 x83y-1 SB_BIG plane 3
00  // 71 x83y-1 SB_DRIVE plane 4,3
48  // 72 x83y-1 SB_BIG plane 4
12  // 73 x83y-1 SB_BIG plane 4
48  // 74 x83y-1 SB_BIG plane 5
12  // 75 x83y-1 SB_BIG plane 5
00  // 76 x83y-1 SB_DRIVE plane 6,5
48  // 77 x83y-1 SB_BIG plane 6
12  // 78 x83y-1 SB_BIG plane 6
48  // 79 x83y-1 SB_BIG plane 7
12  // 80 x83y-1 SB_BIG plane 7
00  // 81 x83y-1 SB_DRIVE plane 8,7
48  // 82 x83y-1 SB_BIG plane 8
12  // 83 x83y-1 SB_BIG plane 8
48  // 84 x83y-1 SB_BIG plane 9
12  // 85 x83y-1 SB_BIG plane 9
00  // 86 x83y-1 SB_DRIVE plane 10,9
48  // 87 x83y-1 SB_BIG plane 10
12  // 88 x83y-1 SB_BIG plane 10
48  // 89 x83y-1 SB_BIG plane 11
12  // 90 x83y-1 SB_BIG plane 11
00  // 91 x83y-1 SB_DRIVE plane 12,11
48  // 92 x83y-1 SB_BIG plane 12
12  // 93 x83y-1 SB_BIG plane 12
A8  // 94 x84y0 SB_SML plane 1
82  // 95 x84y0 SB_SML plane 2,1
2A  // 96 x84y0 SB_SML plane 2
A8  // 97 x84y0 SB_SML plane 3
82  // 98 x84y0 SB_SML plane 4,3
2A  // 99 x84y0 SB_SML plane 4
A8  // 100 x84y0 SB_SML plane 5
82  // 101 x84y0 SB_SML plane 6,5
2A  // 102 x84y0 SB_SML plane 6
A8  // 103 x84y0 SB_SML plane 7
82  // 104 x84y0 SB_SML plane 8,7
2A  // 105 x84y0 SB_SML plane 8
A8  // 106 x84y0 SB_SML plane 9
82  // 107 x84y0 SB_SML plane 10,9
2A  // 108 x84y0 SB_SML plane 10
A8  // 109 x84y0 SB_SML plane 11
82  // 110 x84y0 SB_SML plane 12,11
2A  // 111 x84y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1565     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
00 // y_sel: -1
45 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 156D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x85y-2
00  // 14 bottom_edge_EN1 at x85y-2
00  // 15 bottom_edge_EN2 at x85y-2
00  // 16 bottom_edge_EN3 at x85y-2
00  // 17 bottom_edge_EN4 at x85y-2
00  // 18 bottom_edge_EN5 at x85y-2
00  // 19 bottom_edge_EN0 at x86y-2
00  // 20 bottom_edge_EN1 at x86y-2
00  // 21 bottom_edge_EN2 at x86y-2
00  // 22 bottom_edge_EN3 at x86y-2
00  // 23 bottom_edge_EN4 at x86y-2
00  // 24 bottom_edge_EN5 at x86y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x86y0 SB_BIG plane 1
12  // 65 x86y0 SB_BIG plane 1
00  // 66 x86y0 SB_DRIVE plane 2,1
48  // 67 x86y0 SB_BIG plane 2
12  // 68 x86y0 SB_BIG plane 2
48  // 69 x86y0 SB_BIG plane 3
12  // 70 x86y0 SB_BIG plane 3
00  // 71 x86y0 SB_DRIVE plane 4,3
48  // 72 x86y0 SB_BIG plane 4
12  // 73 x86y0 SB_BIG plane 4
48  // 74 x86y0 SB_BIG plane 5
12  // 75 x86y0 SB_BIG plane 5
00  // 76 x86y0 SB_DRIVE plane 6,5
48  // 77 x86y0 SB_BIG plane 6
12  // 78 x86y0 SB_BIG plane 6
48  // 79 x86y0 SB_BIG plane 7
12  // 80 x86y0 SB_BIG plane 7
00  // 81 x86y0 SB_DRIVE plane 8,7
48  // 82 x86y0 SB_BIG plane 8
12  // 83 x86y0 SB_BIG plane 8
48  // 84 x86y0 SB_BIG plane 9
12  // 85 x86y0 SB_BIG plane 9
00  // 86 x86y0 SB_DRIVE plane 10,9
48  // 87 x86y0 SB_BIG plane 10
12  // 88 x86y0 SB_BIG plane 10
48  // 89 x86y0 SB_BIG plane 11
12  // 90 x86y0 SB_BIG plane 11
00  // 91 x86y0 SB_DRIVE plane 12,11
48  // 92 x86y0 SB_BIG plane 12
12  // 93 x86y0 SB_BIG plane 12
A8  // 94 x85y-1 SB_SML plane 1
82  // 95 x85y-1 SB_SML plane 2,1
2A  // 96 x85y-1 SB_SML plane 2
A8  // 97 x85y-1 SB_SML plane 3
82  // 98 x85y-1 SB_SML plane 4,3
2A  // 99 x85y-1 SB_SML plane 4
A8  // 100 x85y-1 SB_SML plane 5
82  // 101 x85y-1 SB_SML plane 6,5
2A  // 102 x85y-1 SB_SML plane 6
A8  // 103 x85y-1 SB_SML plane 7
82  // 104 x85y-1 SB_SML plane 8,7
2A  // 105 x85y-1 SB_SML plane 8
A8  // 106 x85y-1 SB_SML plane 9
82  // 107 x85y-1 SB_SML plane 10,9
2A  // 108 x85y-1 SB_SML plane 10
A8  // 109 x85y-1 SB_SML plane 11
82  // 110 x85y-1 SB_SML plane 12,11
2A  // 111 x85y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 15E3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
00 // y_sel: -1
4D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 15EB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x87y-2
00  // 14 bottom_edge_EN1 at x87y-2
00  // 15 bottom_edge_EN2 at x87y-2
00  // 16 bottom_edge_EN3 at x87y-2
00  // 17 bottom_edge_EN4 at x87y-2
00  // 18 bottom_edge_EN5 at x87y-2
00  // 19 bottom_edge_EN0 at x88y-2
00  // 20 bottom_edge_EN1 at x88y-2
00  // 21 bottom_edge_EN2 at x88y-2
00  // 22 bottom_edge_EN3 at x88y-2
00  // 23 bottom_edge_EN4 at x88y-2
00  // 24 bottom_edge_EN5 at x88y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x87y-1 SB_BIG plane 1
12  // 65 x87y-1 SB_BIG plane 1
00  // 66 x87y-1 SB_DRIVE plane 2,1
48  // 67 x87y-1 SB_BIG plane 2
12  // 68 x87y-1 SB_BIG plane 2
48  // 69 x87y-1 SB_BIG plane 3
12  // 70 x87y-1 SB_BIG plane 3
00  // 71 x87y-1 SB_DRIVE plane 4,3
48  // 72 x87y-1 SB_BIG plane 4
12  // 73 x87y-1 SB_BIG plane 4
48  // 74 x87y-1 SB_BIG plane 5
12  // 75 x87y-1 SB_BIG plane 5
00  // 76 x87y-1 SB_DRIVE plane 6,5
48  // 77 x87y-1 SB_BIG plane 6
12  // 78 x87y-1 SB_BIG plane 6
48  // 79 x87y-1 SB_BIG plane 7
12  // 80 x87y-1 SB_BIG plane 7
00  // 81 x87y-1 SB_DRIVE plane 8,7
48  // 82 x87y-1 SB_BIG plane 8
12  // 83 x87y-1 SB_BIG plane 8
48  // 84 x87y-1 SB_BIG plane 9
12  // 85 x87y-1 SB_BIG plane 9
00  // 86 x87y-1 SB_DRIVE plane 10,9
48  // 87 x87y-1 SB_BIG plane 10
12  // 88 x87y-1 SB_BIG plane 10
48  // 89 x87y-1 SB_BIG plane 11
12  // 90 x87y-1 SB_BIG plane 11
00  // 91 x87y-1 SB_DRIVE plane 12,11
48  // 92 x87y-1 SB_BIG plane 12
12  // 93 x87y-1 SB_BIG plane 12
A8  // 94 x88y0 SB_SML plane 1
82  // 95 x88y0 SB_SML plane 2,1
2A  // 96 x88y0 SB_SML plane 2
A8  // 97 x88y0 SB_SML plane 3
82  // 98 x88y0 SB_SML plane 4,3
2A  // 99 x88y0 SB_SML plane 4
A8  // 100 x88y0 SB_SML plane 5
82  // 101 x88y0 SB_SML plane 6,5
2A  // 102 x88y0 SB_SML plane 6
A8  // 103 x88y0 SB_SML plane 7
82  // 104 x88y0 SB_SML plane 8,7
2A  // 105 x88y0 SB_SML plane 8
A8  // 106 x88y0 SB_SML plane 9
82  // 107 x88y0 SB_SML plane 10,9
2A  // 108 x88y0 SB_SML plane 10
A8  // 109 x88y0 SB_SML plane 11
82  // 110 x88y0 SB_SML plane 12,11
2A  // 111 x88y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1661     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
00 // y_sel: -1
95 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1669
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x89y-2
00  // 14 bottom_edge_EN1 at x89y-2
00  // 15 bottom_edge_EN2 at x89y-2
00  // 16 bottom_edge_EN3 at x89y-2
00  // 17 bottom_edge_EN4 at x89y-2
00  // 18 bottom_edge_EN5 at x89y-2
00  // 19 bottom_edge_EN0 at x90y-2
00  // 20 bottom_edge_EN1 at x90y-2
00  // 21 bottom_edge_EN2 at x90y-2
00  // 22 bottom_edge_EN3 at x90y-2
00  // 23 bottom_edge_EN4 at x90y-2
00  // 24 bottom_edge_EN5 at x90y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x90y0 SB_BIG plane 1
12  // 65 x90y0 SB_BIG plane 1
00  // 66 x90y0 SB_DRIVE plane 2,1
48  // 67 x90y0 SB_BIG plane 2
12  // 68 x90y0 SB_BIG plane 2
48  // 69 x90y0 SB_BIG plane 3
12  // 70 x90y0 SB_BIG plane 3
00  // 71 x90y0 SB_DRIVE plane 4,3
48  // 72 x90y0 SB_BIG plane 4
12  // 73 x90y0 SB_BIG plane 4
48  // 74 x90y0 SB_BIG plane 5
12  // 75 x90y0 SB_BIG plane 5
00  // 76 x90y0 SB_DRIVE plane 6,5
48  // 77 x90y0 SB_BIG plane 6
12  // 78 x90y0 SB_BIG plane 6
48  // 79 x90y0 SB_BIG plane 7
12  // 80 x90y0 SB_BIG plane 7
00  // 81 x90y0 SB_DRIVE plane 8,7
48  // 82 x90y0 SB_BIG plane 8
12  // 83 x90y0 SB_BIG plane 8
48  // 84 x90y0 SB_BIG plane 9
12  // 85 x90y0 SB_BIG plane 9
00  // 86 x90y0 SB_DRIVE plane 10,9
48  // 87 x90y0 SB_BIG plane 10
12  // 88 x90y0 SB_BIG plane 10
48  // 89 x90y0 SB_BIG plane 11
12  // 90 x90y0 SB_BIG plane 11
00  // 91 x90y0 SB_DRIVE plane 12,11
48  // 92 x90y0 SB_BIG plane 12
12  // 93 x90y0 SB_BIG plane 12
A8  // 94 x89y-1 SB_SML plane 1
82  // 95 x89y-1 SB_SML plane 2,1
2A  // 96 x89y-1 SB_SML plane 2
A8  // 97 x89y-1 SB_SML plane 3
82  // 98 x89y-1 SB_SML plane 4,3
2A  // 99 x89y-1 SB_SML plane 4
A8  // 100 x89y-1 SB_SML plane 5
82  // 101 x89y-1 SB_SML plane 6,5
2A  // 102 x89y-1 SB_SML plane 6
A8  // 103 x89y-1 SB_SML plane 7
82  // 104 x89y-1 SB_SML plane 8,7
2A  // 105 x89y-1 SB_SML plane 8
A8  // 106 x89y-1 SB_SML plane 9
82  // 107 x89y-1 SB_SML plane 10,9
2A  // 108 x89y-1 SB_SML plane 10
A8  // 109 x89y-1 SB_SML plane 11
82  // 110 x89y-1 SB_SML plane 12,11
2A  // 111 x89y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 16DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
00 // y_sel: -1
FD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 16E7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x91y-2
00  // 14 bottom_edge_EN1 at x91y-2
00  // 15 bottom_edge_EN2 at x91y-2
00  // 16 bottom_edge_EN3 at x91y-2
00  // 17 bottom_edge_EN4 at x91y-2
00  // 18 bottom_edge_EN5 at x91y-2
00  // 19 bottom_edge_EN0 at x92y-2
00  // 20 bottom_edge_EN1 at x92y-2
00  // 21 bottom_edge_EN2 at x92y-2
00  // 22 bottom_edge_EN3 at x92y-2
00  // 23 bottom_edge_EN4 at x92y-2
00  // 24 bottom_edge_EN5 at x92y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x91y-1 SB_BIG plane 1
12  // 65 x91y-1 SB_BIG plane 1
00  // 66 x91y-1 SB_DRIVE plane 2,1
48  // 67 x91y-1 SB_BIG plane 2
12  // 68 x91y-1 SB_BIG plane 2
48  // 69 x91y-1 SB_BIG plane 3
12  // 70 x91y-1 SB_BIG plane 3
00  // 71 x91y-1 SB_DRIVE plane 4,3
48  // 72 x91y-1 SB_BIG plane 4
12  // 73 x91y-1 SB_BIG plane 4
48  // 74 x91y-1 SB_BIG plane 5
12  // 75 x91y-1 SB_BIG plane 5
00  // 76 x91y-1 SB_DRIVE plane 6,5
48  // 77 x91y-1 SB_BIG plane 6
12  // 78 x91y-1 SB_BIG plane 6
48  // 79 x91y-1 SB_BIG plane 7
12  // 80 x91y-1 SB_BIG plane 7
00  // 81 x91y-1 SB_DRIVE plane 8,7
48  // 82 x91y-1 SB_BIG plane 8
12  // 83 x91y-1 SB_BIG plane 8
48  // 84 x91y-1 SB_BIG plane 9
12  // 85 x91y-1 SB_BIG plane 9
00  // 86 x91y-1 SB_DRIVE plane 10,9
48  // 87 x91y-1 SB_BIG plane 10
12  // 88 x91y-1 SB_BIG plane 10
48  // 89 x91y-1 SB_BIG plane 11
12  // 90 x91y-1 SB_BIG plane 11
00  // 91 x91y-1 SB_DRIVE plane 12,11
48  // 92 x91y-1 SB_BIG plane 12
12  // 93 x91y-1 SB_BIG plane 12
A8  // 94 x92y0 SB_SML plane 1
82  // 95 x92y0 SB_SML plane 2,1
2A  // 96 x92y0 SB_SML plane 2
A8  // 97 x92y0 SB_SML plane 3
82  // 98 x92y0 SB_SML plane 4,3
2A  // 99 x92y0 SB_SML plane 4
A8  // 100 x92y0 SB_SML plane 5
82  // 101 x92y0 SB_SML plane 6,5
2A  // 102 x92y0 SB_SML plane 6
A8  // 103 x92y0 SB_SML plane 7
82  // 104 x92y0 SB_SML plane 8,7
2A  // 105 x92y0 SB_SML plane 8
A8  // 106 x92y0 SB_SML plane 9
82  // 107 x92y0 SB_SML plane 10,9
2A  // 108 x92y0 SB_SML plane 10
A8  // 109 x92y0 SB_SML plane 11
82  // 110 x92y0 SB_SML plane 12,11
2A  // 111 x92y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 175D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
00 // y_sel: -1
25 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1765
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x93y-2
00  // 14 bottom_edge_EN1 at x93y-2
00  // 15 bottom_edge_EN2 at x93y-2
00  // 16 bottom_edge_EN3 at x93y-2
00  // 17 bottom_edge_EN4 at x93y-2
00  // 18 bottom_edge_EN5 at x93y-2
00  // 19 bottom_edge_EN0 at x94y-2
00  // 20 bottom_edge_EN1 at x94y-2
00  // 21 bottom_edge_EN2 at x94y-2
00  // 22 bottom_edge_EN3 at x94y-2
00  // 23 bottom_edge_EN4 at x94y-2
00  // 24 bottom_edge_EN5 at x94y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x94y0 SB_BIG plane 1
12  // 65 x94y0 SB_BIG plane 1
00  // 66 x94y0 SB_DRIVE plane 2,1
48  // 67 x94y0 SB_BIG plane 2
12  // 68 x94y0 SB_BIG plane 2
48  // 69 x94y0 SB_BIG plane 3
12  // 70 x94y0 SB_BIG plane 3
00  // 71 x94y0 SB_DRIVE plane 4,3
48  // 72 x94y0 SB_BIG plane 4
12  // 73 x94y0 SB_BIG plane 4
48  // 74 x94y0 SB_BIG plane 5
12  // 75 x94y0 SB_BIG plane 5
00  // 76 x94y0 SB_DRIVE plane 6,5
48  // 77 x94y0 SB_BIG plane 6
12  // 78 x94y0 SB_BIG plane 6
48  // 79 x94y0 SB_BIG plane 7
12  // 80 x94y0 SB_BIG plane 7
00  // 81 x94y0 SB_DRIVE plane 8,7
48  // 82 x94y0 SB_BIG plane 8
12  // 83 x94y0 SB_BIG plane 8
48  // 84 x94y0 SB_BIG plane 9
12  // 85 x94y0 SB_BIG plane 9
00  // 86 x94y0 SB_DRIVE plane 10,9
48  // 87 x94y0 SB_BIG plane 10
12  // 88 x94y0 SB_BIG plane 10
48  // 89 x94y0 SB_BIG plane 11
12  // 90 x94y0 SB_BIG plane 11
00  // 91 x94y0 SB_DRIVE plane 12,11
48  // 92 x94y0 SB_BIG plane 12
12  // 93 x94y0 SB_BIG plane 12
A8  // 94 x93y-1 SB_SML plane 1
82  // 95 x93y-1 SB_SML plane 2,1
2A  // 96 x93y-1 SB_SML plane 2
A8  // 97 x93y-1 SB_SML plane 3
82  // 98 x93y-1 SB_SML plane 4,3
2A  // 99 x93y-1 SB_SML plane 4
A8  // 100 x93y-1 SB_SML plane 5
82  // 101 x93y-1 SB_SML plane 6,5
2A  // 102 x93y-1 SB_SML plane 6
A8  // 103 x93y-1 SB_SML plane 7
82  // 104 x93y-1 SB_SML plane 8,7
2A  // 105 x93y-1 SB_SML plane 8
A8  // 106 x93y-1 SB_SML plane 9
82  // 107 x93y-1 SB_SML plane 10,9
2A  // 108 x93y-1 SB_SML plane 10
A8  // 109 x93y-1 SB_SML plane 11
82  // 110 x93y-1 SB_SML plane 12,11
2A  // 111 x93y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 17DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
00 // y_sel: -1
7C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 17E3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x95y-2
00  // 14 bottom_edge_EN1 at x95y-2
00  // 15 bottom_edge_EN2 at x95y-2
00  // 16 bottom_edge_EN3 at x95y-2
00  // 17 bottom_edge_EN4 at x95y-2
00  // 18 bottom_edge_EN5 at x95y-2
00  // 19 bottom_edge_EN0 at x96y-2
00  // 20 bottom_edge_EN1 at x96y-2
00  // 21 bottom_edge_EN2 at x96y-2
00  // 22 bottom_edge_EN3 at x96y-2
00  // 23 bottom_edge_EN4 at x96y-2
00  // 24 bottom_edge_EN5 at x96y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x95y-1 SB_BIG plane 1
12  // 65 x95y-1 SB_BIG plane 1
00  // 66 x95y-1 SB_DRIVE plane 2,1
48  // 67 x95y-1 SB_BIG plane 2
12  // 68 x95y-1 SB_BIG plane 2
48  // 69 x95y-1 SB_BIG plane 3
12  // 70 x95y-1 SB_BIG plane 3
00  // 71 x95y-1 SB_DRIVE plane 4,3
48  // 72 x95y-1 SB_BIG plane 4
12  // 73 x95y-1 SB_BIG plane 4
48  // 74 x95y-1 SB_BIG plane 5
12  // 75 x95y-1 SB_BIG plane 5
00  // 76 x95y-1 SB_DRIVE plane 6,5
48  // 77 x95y-1 SB_BIG plane 6
12  // 78 x95y-1 SB_BIG plane 6
48  // 79 x95y-1 SB_BIG plane 7
12  // 80 x95y-1 SB_BIG plane 7
00  // 81 x95y-1 SB_DRIVE plane 8,7
48  // 82 x95y-1 SB_BIG plane 8
12  // 83 x95y-1 SB_BIG plane 8
48  // 84 x95y-1 SB_BIG plane 9
12  // 85 x95y-1 SB_BIG plane 9
00  // 86 x95y-1 SB_DRIVE plane 10,9
48  // 87 x95y-1 SB_BIG plane 10
12  // 88 x95y-1 SB_BIG plane 10
48  // 89 x95y-1 SB_BIG plane 11
12  // 90 x95y-1 SB_BIG plane 11
00  // 91 x95y-1 SB_DRIVE plane 12,11
48  // 92 x95y-1 SB_BIG plane 12
12  // 93 x95y-1 SB_BIG plane 12
A8  // 94 x96y0 SB_SML plane 1
82  // 95 x96y0 SB_SML plane 2,1
2A  // 96 x96y0 SB_SML plane 2
A8  // 97 x96y0 SB_SML plane 3
82  // 98 x96y0 SB_SML plane 4,3
2A  // 99 x96y0 SB_SML plane 4
A8  // 100 x96y0 SB_SML plane 5
82  // 101 x96y0 SB_SML plane 6,5
2A  // 102 x96y0 SB_SML plane 6
A8  // 103 x96y0 SB_SML plane 7
82  // 104 x96y0 SB_SML plane 8,7
2A  // 105 x96y0 SB_SML plane 8
A8  // 106 x96y0 SB_SML plane 9
82  // 107 x96y0 SB_SML plane 10,9
2A  // 108 x96y0 SB_SML plane 10
A8  // 109 x96y0 SB_SML plane 11
82  // 110 x96y0 SB_SML plane 12,11
2A  // 111 x96y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1859     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
00 // y_sel: -1
A4 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1861
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x97y-2
00  // 14 bottom_edge_EN1 at x97y-2
00  // 15 bottom_edge_EN2 at x97y-2
00  // 16 bottom_edge_EN3 at x97y-2
00  // 17 bottom_edge_EN4 at x97y-2
00  // 18 bottom_edge_EN5 at x97y-2
00  // 19 bottom_edge_EN0 at x98y-2
00  // 20 bottom_edge_EN1 at x98y-2
00  // 21 bottom_edge_EN2 at x98y-2
00  // 22 bottom_edge_EN3 at x98y-2
00  // 23 bottom_edge_EN4 at x98y-2
00  // 24 bottom_edge_EN5 at x98y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x98y0 SB_BIG plane 1
12  // 65 x98y0 SB_BIG plane 1
00  // 66 x98y0 SB_DRIVE plane 2,1
48  // 67 x98y0 SB_BIG plane 2
12  // 68 x98y0 SB_BIG plane 2
48  // 69 x98y0 SB_BIG plane 3
12  // 70 x98y0 SB_BIG plane 3
00  // 71 x98y0 SB_DRIVE plane 4,3
48  // 72 x98y0 SB_BIG plane 4
12  // 73 x98y0 SB_BIG plane 4
48  // 74 x98y0 SB_BIG plane 5
12  // 75 x98y0 SB_BIG plane 5
00  // 76 x98y0 SB_DRIVE plane 6,5
48  // 77 x98y0 SB_BIG plane 6
12  // 78 x98y0 SB_BIG plane 6
48  // 79 x98y0 SB_BIG plane 7
12  // 80 x98y0 SB_BIG plane 7
00  // 81 x98y0 SB_DRIVE plane 8,7
48  // 82 x98y0 SB_BIG plane 8
12  // 83 x98y0 SB_BIG plane 8
48  // 84 x98y0 SB_BIG plane 9
12  // 85 x98y0 SB_BIG plane 9
00  // 86 x98y0 SB_DRIVE plane 10,9
48  // 87 x98y0 SB_BIG plane 10
12  // 88 x98y0 SB_BIG plane 10
48  // 89 x98y0 SB_BIG plane 11
12  // 90 x98y0 SB_BIG plane 11
00  // 91 x98y0 SB_DRIVE plane 12,11
48  // 92 x98y0 SB_BIG plane 12
12  // 93 x98y0 SB_BIG plane 12
A8  // 94 x97y-1 SB_SML plane 1
82  // 95 x97y-1 SB_SML plane 2,1
2A  // 96 x97y-1 SB_SML plane 2
A8  // 97 x97y-1 SB_SML plane 3
82  // 98 x97y-1 SB_SML plane 4,3
2A  // 99 x97y-1 SB_SML plane 4
A8  // 100 x97y-1 SB_SML plane 5
82  // 101 x97y-1 SB_SML plane 6,5
2A  // 102 x97y-1 SB_SML plane 6
A8  // 103 x97y-1 SB_SML plane 7
82  // 104 x97y-1 SB_SML plane 8,7
2A  // 105 x97y-1 SB_SML plane 8
A8  // 106 x97y-1 SB_SML plane 9
82  // 107 x97y-1 SB_SML plane 10,9
2A  // 108 x97y-1 SB_SML plane 10
A8  // 109 x97y-1 SB_SML plane 11
82  // 110 x97y-1 SB_SML plane 12,11
2A  // 111 x97y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 18D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
00 // y_sel: -1
CC // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 18DF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x99y-2
00  // 14 bottom_edge_EN1 at x99y-2
00  // 15 bottom_edge_EN2 at x99y-2
00  // 16 bottom_edge_EN3 at x99y-2
00  // 17 bottom_edge_EN4 at x99y-2
00  // 18 bottom_edge_EN5 at x99y-2
00  // 19 bottom_edge_EN0 at x100y-2
00  // 20 bottom_edge_EN1 at x100y-2
00  // 21 bottom_edge_EN2 at x100y-2
00  // 22 bottom_edge_EN3 at x100y-2
00  // 23 bottom_edge_EN4 at x100y-2
00  // 24 bottom_edge_EN5 at x100y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x99y-1 SB_BIG plane 1
12  // 65 x99y-1 SB_BIG plane 1
00  // 66 x99y-1 SB_DRIVE plane 2,1
48  // 67 x99y-1 SB_BIG plane 2
12  // 68 x99y-1 SB_BIG plane 2
48  // 69 x99y-1 SB_BIG plane 3
12  // 70 x99y-1 SB_BIG plane 3
00  // 71 x99y-1 SB_DRIVE plane 4,3
48  // 72 x99y-1 SB_BIG plane 4
12  // 73 x99y-1 SB_BIG plane 4
48  // 74 x99y-1 SB_BIG plane 5
12  // 75 x99y-1 SB_BIG plane 5
00  // 76 x99y-1 SB_DRIVE plane 6,5
48  // 77 x99y-1 SB_BIG plane 6
12  // 78 x99y-1 SB_BIG plane 6
48  // 79 x99y-1 SB_BIG plane 7
12  // 80 x99y-1 SB_BIG plane 7
00  // 81 x99y-1 SB_DRIVE plane 8,7
48  // 82 x99y-1 SB_BIG plane 8
12  // 83 x99y-1 SB_BIG plane 8
48  // 84 x99y-1 SB_BIG plane 9
12  // 85 x99y-1 SB_BIG plane 9
00  // 86 x99y-1 SB_DRIVE plane 10,9
48  // 87 x99y-1 SB_BIG plane 10
12  // 88 x99y-1 SB_BIG plane 10
48  // 89 x99y-1 SB_BIG plane 11
12  // 90 x99y-1 SB_BIG plane 11
00  // 91 x99y-1 SB_DRIVE plane 12,11
48  // 92 x99y-1 SB_BIG plane 12
12  // 93 x99y-1 SB_BIG plane 12
A8  // 94 x100y0 SB_SML plane 1
82  // 95 x100y0 SB_SML plane 2,1
2A  // 96 x100y0 SB_SML plane 2
A8  // 97 x100y0 SB_SML plane 3
82  // 98 x100y0 SB_SML plane 4,3
2A  // 99 x100y0 SB_SML plane 4
A8  // 100 x100y0 SB_SML plane 5
82  // 101 x100y0 SB_SML plane 6,5
2A  // 102 x100y0 SB_SML plane 6
A8  // 103 x100y0 SB_SML plane 7
82  // 104 x100y0 SB_SML plane 8,7
2A  // 105 x100y0 SB_SML plane 8
A8  // 106 x100y0 SB_SML plane 9
82  // 107 x100y0 SB_SML plane 10,9
2A  // 108 x100y0 SB_SML plane 10
A8  // 109 x100y0 SB_SML plane 11
82  // 110 x100y0 SB_SML plane 12,11
2A  // 111 x100y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1955     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
00 // y_sel: -1
14 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 195D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x101y-2
00  // 14 bottom_edge_EN1 at x101y-2
00  // 15 bottom_edge_EN2 at x101y-2
00  // 16 bottom_edge_EN3 at x101y-2
00  // 17 bottom_edge_EN4 at x101y-2
00  // 18 bottom_edge_EN5 at x101y-2
00  // 19 bottom_edge_EN0 at x102y-2
00  // 20 bottom_edge_EN1 at x102y-2
00  // 21 bottom_edge_EN2 at x102y-2
00  // 22 bottom_edge_EN3 at x102y-2
00  // 23 bottom_edge_EN4 at x102y-2
00  // 24 bottom_edge_EN5 at x102y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x102y0 SB_BIG plane 1
12  // 65 x102y0 SB_BIG plane 1
00  // 66 x102y0 SB_DRIVE plane 2,1
48  // 67 x102y0 SB_BIG plane 2
12  // 68 x102y0 SB_BIG plane 2
48  // 69 x102y0 SB_BIG plane 3
12  // 70 x102y0 SB_BIG plane 3
00  // 71 x102y0 SB_DRIVE plane 4,3
48  // 72 x102y0 SB_BIG plane 4
12  // 73 x102y0 SB_BIG plane 4
48  // 74 x102y0 SB_BIG plane 5
12  // 75 x102y0 SB_BIG plane 5
00  // 76 x102y0 SB_DRIVE plane 6,5
48  // 77 x102y0 SB_BIG plane 6
12  // 78 x102y0 SB_BIG plane 6
48  // 79 x102y0 SB_BIG plane 7
12  // 80 x102y0 SB_BIG plane 7
00  // 81 x102y0 SB_DRIVE plane 8,7
48  // 82 x102y0 SB_BIG plane 8
12  // 83 x102y0 SB_BIG plane 8
48  // 84 x102y0 SB_BIG plane 9
12  // 85 x102y0 SB_BIG plane 9
00  // 86 x102y0 SB_DRIVE plane 10,9
48  // 87 x102y0 SB_BIG plane 10
12  // 88 x102y0 SB_BIG plane 10
48  // 89 x102y0 SB_BIG plane 11
12  // 90 x102y0 SB_BIG plane 11
00  // 91 x102y0 SB_DRIVE plane 12,11
48  // 92 x102y0 SB_BIG plane 12
12  // 93 x102y0 SB_BIG plane 12
A8  // 94 x101y-1 SB_SML plane 1
82  // 95 x101y-1 SB_SML plane 2,1
2A  // 96 x101y-1 SB_SML plane 2
A8  // 97 x101y-1 SB_SML plane 3
82  // 98 x101y-1 SB_SML plane 4,3
2A  // 99 x101y-1 SB_SML plane 4
A8  // 100 x101y-1 SB_SML plane 5
82  // 101 x101y-1 SB_SML plane 6,5
2A  // 102 x101y-1 SB_SML plane 6
A8  // 103 x101y-1 SB_SML plane 7
82  // 104 x101y-1 SB_SML plane 8,7
2A  // 105 x101y-1 SB_SML plane 8
A8  // 106 x101y-1 SB_SML plane 9
82  // 107 x101y-1 SB_SML plane 10,9
2A  // 108 x101y-1 SB_SML plane 10
A8  // 109 x101y-1 SB_SML plane 11
82  // 110 x101y-1 SB_SML plane 12,11
2A  // 111 x101y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 19D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
00 // y_sel: -1
1C // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 19DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x103y-2
00  // 14 bottom_edge_EN1 at x103y-2
00  // 15 bottom_edge_EN2 at x103y-2
00  // 16 bottom_edge_EN3 at x103y-2
00  // 17 bottom_edge_EN4 at x103y-2
00  // 18 bottom_edge_EN5 at x103y-2
00  // 19 bottom_edge_EN0 at x104y-2
00  // 20 bottom_edge_EN1 at x104y-2
00  // 21 bottom_edge_EN2 at x104y-2
00  // 22 bottom_edge_EN3 at x104y-2
00  // 23 bottom_edge_EN4 at x104y-2
00  // 24 bottom_edge_EN5 at x104y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x103y-1 SB_BIG plane 1
12  // 65 x103y-1 SB_BIG plane 1
00  // 66 x103y-1 SB_DRIVE plane 2,1
48  // 67 x103y-1 SB_BIG plane 2
12  // 68 x103y-1 SB_BIG plane 2
48  // 69 x103y-1 SB_BIG plane 3
12  // 70 x103y-1 SB_BIG plane 3
00  // 71 x103y-1 SB_DRIVE plane 4,3
48  // 72 x103y-1 SB_BIG plane 4
12  // 73 x103y-1 SB_BIG plane 4
48  // 74 x103y-1 SB_BIG plane 5
12  // 75 x103y-1 SB_BIG plane 5
00  // 76 x103y-1 SB_DRIVE plane 6,5
48  // 77 x103y-1 SB_BIG plane 6
12  // 78 x103y-1 SB_BIG plane 6
48  // 79 x103y-1 SB_BIG plane 7
12  // 80 x103y-1 SB_BIG plane 7
00  // 81 x103y-1 SB_DRIVE plane 8,7
48  // 82 x103y-1 SB_BIG plane 8
12  // 83 x103y-1 SB_BIG plane 8
48  // 84 x103y-1 SB_BIG plane 9
12  // 85 x103y-1 SB_BIG plane 9
00  // 86 x103y-1 SB_DRIVE plane 10,9
48  // 87 x103y-1 SB_BIG plane 10
12  // 88 x103y-1 SB_BIG plane 10
48  // 89 x103y-1 SB_BIG plane 11
12  // 90 x103y-1 SB_BIG plane 11
00  // 91 x103y-1 SB_DRIVE plane 12,11
48  // 92 x103y-1 SB_BIG plane 12
12  // 93 x103y-1 SB_BIG plane 12
A8  // 94 x104y0 SB_SML plane 1
82  // 95 x104y0 SB_SML plane 2,1
2A  // 96 x104y0 SB_SML plane 2
A8  // 97 x104y0 SB_SML plane 3
82  // 98 x104y0 SB_SML plane 4,3
2A  // 99 x104y0 SB_SML plane 4
A8  // 100 x104y0 SB_SML plane 5
82  // 101 x104y0 SB_SML plane 6,5
2A  // 102 x104y0 SB_SML plane 6
A8  // 103 x104y0 SB_SML plane 7
82  // 104 x104y0 SB_SML plane 8,7
2A  // 105 x104y0 SB_SML plane 8
A8  // 106 x104y0 SB_SML plane 9
82  // 107 x104y0 SB_SML plane 10,9
2A  // 108 x104y0 SB_SML plane 10
A8  // 109 x104y0 SB_SML plane 11
82  // 110 x104y0 SB_SML plane 12,11
2A  // 111 x104y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1A51     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
00 // y_sel: -1
C4 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1A59
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x105y-2
00  // 14 bottom_edge_EN1 at x105y-2
00  // 15 bottom_edge_EN2 at x105y-2
00  // 16 bottom_edge_EN3 at x105y-2
00  // 17 bottom_edge_EN4 at x105y-2
00  // 18 bottom_edge_EN5 at x105y-2
00  // 19 bottom_edge_EN0 at x106y-2
00  // 20 bottom_edge_EN1 at x106y-2
00  // 21 bottom_edge_EN2 at x106y-2
00  // 22 bottom_edge_EN3 at x106y-2
00  // 23 bottom_edge_EN4 at x106y-2
00  // 24 bottom_edge_EN5 at x106y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x106y0 SB_BIG plane 1
12  // 65 x106y0 SB_BIG plane 1
00  // 66 x106y0 SB_DRIVE plane 2,1
48  // 67 x106y0 SB_BIG plane 2
12  // 68 x106y0 SB_BIG plane 2
48  // 69 x106y0 SB_BIG plane 3
12  // 70 x106y0 SB_BIG plane 3
00  // 71 x106y0 SB_DRIVE plane 4,3
48  // 72 x106y0 SB_BIG plane 4
12  // 73 x106y0 SB_BIG plane 4
48  // 74 x106y0 SB_BIG plane 5
12  // 75 x106y0 SB_BIG plane 5
00  // 76 x106y0 SB_DRIVE plane 6,5
48  // 77 x106y0 SB_BIG plane 6
12  // 78 x106y0 SB_BIG plane 6
48  // 79 x106y0 SB_BIG plane 7
12  // 80 x106y0 SB_BIG plane 7
00  // 81 x106y0 SB_DRIVE plane 8,7
48  // 82 x106y0 SB_BIG plane 8
12  // 83 x106y0 SB_BIG plane 8
48  // 84 x106y0 SB_BIG plane 9
12  // 85 x106y0 SB_BIG plane 9
00  // 86 x106y0 SB_DRIVE plane 10,9
48  // 87 x106y0 SB_BIG plane 10
12  // 88 x106y0 SB_BIG plane 10
48  // 89 x106y0 SB_BIG plane 11
12  // 90 x106y0 SB_BIG plane 11
00  // 91 x106y0 SB_DRIVE plane 12,11
48  // 92 x106y0 SB_BIG plane 12
12  // 93 x106y0 SB_BIG plane 12
A8  // 94 x105y-1 SB_SML plane 1
82  // 95 x105y-1 SB_SML plane 2,1
2A  // 96 x105y-1 SB_SML plane 2
A8  // 97 x105y-1 SB_SML plane 3
82  // 98 x105y-1 SB_SML plane 4,3
2A  // 99 x105y-1 SB_SML plane 4
A8  // 100 x105y-1 SB_SML plane 5
82  // 101 x105y-1 SB_SML plane 6,5
2A  // 102 x105y-1 SB_SML plane 6
A8  // 103 x105y-1 SB_SML plane 7
82  // 104 x105y-1 SB_SML plane 8,7
2A  // 105 x105y-1 SB_SML plane 8
A8  // 106 x105y-1 SB_SML plane 9
82  // 107 x105y-1 SB_SML plane 10,9
2A  // 108 x105y-1 SB_SML plane 10
A8  // 109 x105y-1 SB_SML plane 11
82  // 110 x105y-1 SB_SML plane 12,11
2A  // 111 x105y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1ACF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
00 // y_sel: -1
AC // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1AD7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x107y-2
00  // 14 bottom_edge_EN1 at x107y-2
00  // 15 bottom_edge_EN2 at x107y-2
00  // 16 bottom_edge_EN3 at x107y-2
00  // 17 bottom_edge_EN4 at x107y-2
00  // 18 bottom_edge_EN5 at x107y-2
00  // 19 bottom_edge_EN0 at x108y-2
00  // 20 bottom_edge_EN1 at x108y-2
00  // 21 bottom_edge_EN2 at x108y-2
00  // 22 bottom_edge_EN3 at x108y-2
00  // 23 bottom_edge_EN4 at x108y-2
00  // 24 bottom_edge_EN5 at x108y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x107y-1 SB_BIG plane 1
12  // 65 x107y-1 SB_BIG plane 1
00  // 66 x107y-1 SB_DRIVE plane 2,1
48  // 67 x107y-1 SB_BIG plane 2
12  // 68 x107y-1 SB_BIG plane 2
48  // 69 x107y-1 SB_BIG plane 3
12  // 70 x107y-1 SB_BIG plane 3
00  // 71 x107y-1 SB_DRIVE plane 4,3
48  // 72 x107y-1 SB_BIG plane 4
12  // 73 x107y-1 SB_BIG plane 4
48  // 74 x107y-1 SB_BIG plane 5
12  // 75 x107y-1 SB_BIG plane 5
00  // 76 x107y-1 SB_DRIVE plane 6,5
48  // 77 x107y-1 SB_BIG plane 6
12  // 78 x107y-1 SB_BIG plane 6
48  // 79 x107y-1 SB_BIG plane 7
12  // 80 x107y-1 SB_BIG plane 7
00  // 81 x107y-1 SB_DRIVE plane 8,7
48  // 82 x107y-1 SB_BIG plane 8
12  // 83 x107y-1 SB_BIG plane 8
48  // 84 x107y-1 SB_BIG plane 9
12  // 85 x107y-1 SB_BIG plane 9
00  // 86 x107y-1 SB_DRIVE plane 10,9
48  // 87 x107y-1 SB_BIG plane 10
12  // 88 x107y-1 SB_BIG plane 10
48  // 89 x107y-1 SB_BIG plane 11
12  // 90 x107y-1 SB_BIG plane 11
00  // 91 x107y-1 SB_DRIVE plane 12,11
48  // 92 x107y-1 SB_BIG plane 12
12  // 93 x107y-1 SB_BIG plane 12
A8  // 94 x108y0 SB_SML plane 1
82  // 95 x108y0 SB_SML plane 2,1
2A  // 96 x108y0 SB_SML plane 2
A8  // 97 x108y0 SB_SML plane 3
82  // 98 x108y0 SB_SML plane 4,3
2A  // 99 x108y0 SB_SML plane 4
A8  // 100 x108y0 SB_SML plane 5
82  // 101 x108y0 SB_SML plane 6,5
2A  // 102 x108y0 SB_SML plane 6
A8  // 103 x108y0 SB_SML plane 7
82  // 104 x108y0 SB_SML plane 8,7
2A  // 105 x108y0 SB_SML plane 8
A8  // 106 x108y0 SB_SML plane 9
82  // 107 x108y0 SB_SML plane 10,9
2A  // 108 x108y0 SB_SML plane 10
A8  // 109 x108y0 SB_SML plane 11
82  // 110 x108y0 SB_SML plane 12,11
2A  // 111 x108y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1B4D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
00 // y_sel: -1
74 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1B55
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x109y-2
00  // 14 bottom_edge_EN1 at x109y-2
00  // 15 bottom_edge_EN2 at x109y-2
00  // 16 bottom_edge_EN3 at x109y-2
00  // 17 bottom_edge_EN4 at x109y-2
00  // 18 bottom_edge_EN5 at x109y-2
00  // 19 bottom_edge_EN0 at x110y-2
00  // 20 bottom_edge_EN1 at x110y-2
00  // 21 bottom_edge_EN2 at x110y-2
00  // 22 bottom_edge_EN3 at x110y-2
00  // 23 bottom_edge_EN4 at x110y-2
00  // 24 bottom_edge_EN5 at x110y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x110y0 SB_BIG plane 1
12  // 65 x110y0 SB_BIG plane 1
00  // 66 x110y0 SB_DRIVE plane 2,1
48  // 67 x110y0 SB_BIG plane 2
12  // 68 x110y0 SB_BIG plane 2
48  // 69 x110y0 SB_BIG plane 3
12  // 70 x110y0 SB_BIG plane 3
00  // 71 x110y0 SB_DRIVE plane 4,3
48  // 72 x110y0 SB_BIG plane 4
12  // 73 x110y0 SB_BIG plane 4
48  // 74 x110y0 SB_BIG plane 5
12  // 75 x110y0 SB_BIG plane 5
00  // 76 x110y0 SB_DRIVE plane 6,5
48  // 77 x110y0 SB_BIG plane 6
12  // 78 x110y0 SB_BIG plane 6
48  // 79 x110y0 SB_BIG plane 7
12  // 80 x110y0 SB_BIG plane 7
00  // 81 x110y0 SB_DRIVE plane 8,7
48  // 82 x110y0 SB_BIG plane 8
12  // 83 x110y0 SB_BIG plane 8
48  // 84 x110y0 SB_BIG plane 9
12  // 85 x110y0 SB_BIG plane 9
00  // 86 x110y0 SB_DRIVE plane 10,9
48  // 87 x110y0 SB_BIG plane 10
12  // 88 x110y0 SB_BIG plane 10
48  // 89 x110y0 SB_BIG plane 11
12  // 90 x110y0 SB_BIG plane 11
00  // 91 x110y0 SB_DRIVE plane 12,11
48  // 92 x110y0 SB_BIG plane 12
12  // 93 x110y0 SB_BIG plane 12
A8  // 94 x109y-1 SB_SML plane 1
82  // 95 x109y-1 SB_SML plane 2,1
2A  // 96 x109y-1 SB_SML plane 2
A8  // 97 x109y-1 SB_SML plane 3
82  // 98 x109y-1 SB_SML plane 4,3
2A  // 99 x109y-1 SB_SML plane 4
A8  // 100 x109y-1 SB_SML plane 5
82  // 101 x109y-1 SB_SML plane 6,5
2A  // 102 x109y-1 SB_SML plane 6
A8  // 103 x109y-1 SB_SML plane 7
82  // 104 x109y-1 SB_SML plane 8,7
2A  // 105 x109y-1 SB_SML plane 8
A8  // 106 x109y-1 SB_SML plane 9
82  // 107 x109y-1 SB_SML plane 10,9
2A  // 108 x109y-1 SB_SML plane 10
A8  // 109 x109y-1 SB_SML plane 11
82  // 110 x109y-1 SB_SML plane 12,11
2A  // 111 x109y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1BCB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
00 // y_sel: -1
BC // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1BD3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x111y-2
00  // 14 bottom_edge_EN1 at x111y-2
00  // 15 bottom_edge_EN2 at x111y-2
00  // 16 bottom_edge_EN3 at x111y-2
00  // 17 bottom_edge_EN4 at x111y-2
00  // 18 bottom_edge_EN5 at x111y-2
00  // 19 bottom_edge_EN0 at x112y-2
00  // 20 bottom_edge_EN1 at x112y-2
00  // 21 bottom_edge_EN2 at x112y-2
00  // 22 bottom_edge_EN3 at x112y-2
00  // 23 bottom_edge_EN4 at x112y-2
00  // 24 bottom_edge_EN5 at x112y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x111y-1 SB_BIG plane 1
12  // 65 x111y-1 SB_BIG plane 1
00  // 66 x111y-1 SB_DRIVE plane 2,1
48  // 67 x111y-1 SB_BIG plane 2
12  // 68 x111y-1 SB_BIG plane 2
48  // 69 x111y-1 SB_BIG plane 3
12  // 70 x111y-1 SB_BIG plane 3
00  // 71 x111y-1 SB_DRIVE plane 4,3
48  // 72 x111y-1 SB_BIG plane 4
12  // 73 x111y-1 SB_BIG plane 4
48  // 74 x111y-1 SB_BIG plane 5
12  // 75 x111y-1 SB_BIG plane 5
00  // 76 x111y-1 SB_DRIVE plane 6,5
48  // 77 x111y-1 SB_BIG plane 6
12  // 78 x111y-1 SB_BIG plane 6
48  // 79 x111y-1 SB_BIG plane 7
12  // 80 x111y-1 SB_BIG plane 7
00  // 81 x111y-1 SB_DRIVE plane 8,7
48  // 82 x111y-1 SB_BIG plane 8
12  // 83 x111y-1 SB_BIG plane 8
48  // 84 x111y-1 SB_BIG plane 9
12  // 85 x111y-1 SB_BIG plane 9
00  // 86 x111y-1 SB_DRIVE plane 10,9
48  // 87 x111y-1 SB_BIG plane 10
12  // 88 x111y-1 SB_BIG plane 10
48  // 89 x111y-1 SB_BIG plane 11
12  // 90 x111y-1 SB_BIG plane 11
00  // 91 x111y-1 SB_DRIVE plane 12,11
48  // 92 x111y-1 SB_BIG plane 12
12  // 93 x111y-1 SB_BIG plane 12
A8  // 94 x112y0 SB_SML plane 1
82  // 95 x112y0 SB_SML plane 2,1
2A  // 96 x112y0 SB_SML plane 2
A8  // 97 x112y0 SB_SML plane 3
82  // 98 x112y0 SB_SML plane 4,3
2A  // 99 x112y0 SB_SML plane 4
A8  // 100 x112y0 SB_SML plane 5
82  // 101 x112y0 SB_SML plane 6,5
2A  // 102 x112y0 SB_SML plane 6
A8  // 103 x112y0 SB_SML plane 7
82  // 104 x112y0 SB_SML plane 8,7
2A  // 105 x112y0 SB_SML plane 8
A8  // 106 x112y0 SB_SML plane 9
82  // 107 x112y0 SB_SML plane 10,9
2A  // 108 x112y0 SB_SML plane 10
A8  // 109 x112y0 SB_SML plane 11
82  // 110 x112y0 SB_SML plane 12,11
2A  // 111 x112y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1C49     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
00 // y_sel: -1
64 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1C51
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x113y-2
00  // 14 bottom_edge_EN1 at x113y-2
00  // 15 bottom_edge_EN2 at x113y-2
00  // 16 bottom_edge_EN3 at x113y-2
00  // 17 bottom_edge_EN4 at x113y-2
00  // 18 bottom_edge_EN5 at x113y-2
00  // 19 bottom_edge_EN0 at x114y-2
00  // 20 bottom_edge_EN1 at x114y-2
00  // 21 bottom_edge_EN2 at x114y-2
00  // 22 bottom_edge_EN3 at x114y-2
00  // 23 bottom_edge_EN4 at x114y-2
00  // 24 bottom_edge_EN5 at x114y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x114y0 SB_BIG plane 1
12  // 65 x114y0 SB_BIG plane 1
00  // 66 x114y0 SB_DRIVE plane 2,1
48  // 67 x114y0 SB_BIG plane 2
12  // 68 x114y0 SB_BIG plane 2
48  // 69 x114y0 SB_BIG plane 3
12  // 70 x114y0 SB_BIG plane 3
00  // 71 x114y0 SB_DRIVE plane 4,3
48  // 72 x114y0 SB_BIG plane 4
12  // 73 x114y0 SB_BIG plane 4
48  // 74 x114y0 SB_BIG plane 5
12  // 75 x114y0 SB_BIG plane 5
00  // 76 x114y0 SB_DRIVE plane 6,5
48  // 77 x114y0 SB_BIG plane 6
12  // 78 x114y0 SB_BIG plane 6
48  // 79 x114y0 SB_BIG plane 7
12  // 80 x114y0 SB_BIG plane 7
00  // 81 x114y0 SB_DRIVE plane 8,7
48  // 82 x114y0 SB_BIG plane 8
12  // 83 x114y0 SB_BIG plane 8
48  // 84 x114y0 SB_BIG plane 9
12  // 85 x114y0 SB_BIG plane 9
00  // 86 x114y0 SB_DRIVE plane 10,9
48  // 87 x114y0 SB_BIG plane 10
12  // 88 x114y0 SB_BIG plane 10
48  // 89 x114y0 SB_BIG plane 11
12  // 90 x114y0 SB_BIG plane 11
00  // 91 x114y0 SB_DRIVE plane 12,11
48  // 92 x114y0 SB_BIG plane 12
12  // 93 x114y0 SB_BIG plane 12
A8  // 94 x113y-1 SB_SML plane 1
82  // 95 x113y-1 SB_SML plane 2,1
2A  // 96 x113y-1 SB_SML plane 2
A8  // 97 x113y-1 SB_SML plane 3
82  // 98 x113y-1 SB_SML plane 4,3
2A  // 99 x113y-1 SB_SML plane 4
A8  // 100 x113y-1 SB_SML plane 5
82  // 101 x113y-1 SB_SML plane 6,5
2A  // 102 x113y-1 SB_SML plane 6
A8  // 103 x113y-1 SB_SML plane 7
82  // 104 x113y-1 SB_SML plane 8,7
2A  // 105 x113y-1 SB_SML plane 8
A8  // 106 x113y-1 SB_SML plane 9
82  // 107 x113y-1 SB_SML plane 10,9
2A  // 108 x113y-1 SB_SML plane 10
A8  // 109 x113y-1 SB_SML plane 11
82  // 110 x113y-1 SB_SML plane 12,11
2A  // 111 x113y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1CC7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
00 // y_sel: -1
0C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1CCF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x115y-2
00  // 14 bottom_edge_EN1 at x115y-2
00  // 15 bottom_edge_EN2 at x115y-2
00  // 16 bottom_edge_EN3 at x115y-2
00  // 17 bottom_edge_EN4 at x115y-2
00  // 18 bottom_edge_EN5 at x115y-2
00  // 19 bottom_edge_EN0 at x116y-2
00  // 20 bottom_edge_EN1 at x116y-2
00  // 21 bottom_edge_EN2 at x116y-2
00  // 22 bottom_edge_EN3 at x116y-2
00  // 23 bottom_edge_EN4 at x116y-2
00  // 24 bottom_edge_EN5 at x116y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x115y-1 SB_BIG plane 1
12  // 65 x115y-1 SB_BIG plane 1
00  // 66 x115y-1 SB_DRIVE plane 2,1
48  // 67 x115y-1 SB_BIG plane 2
12  // 68 x115y-1 SB_BIG plane 2
48  // 69 x115y-1 SB_BIG plane 3
12  // 70 x115y-1 SB_BIG plane 3
00  // 71 x115y-1 SB_DRIVE plane 4,3
48  // 72 x115y-1 SB_BIG plane 4
12  // 73 x115y-1 SB_BIG plane 4
48  // 74 x115y-1 SB_BIG plane 5
12  // 75 x115y-1 SB_BIG plane 5
00  // 76 x115y-1 SB_DRIVE plane 6,5
48  // 77 x115y-1 SB_BIG plane 6
12  // 78 x115y-1 SB_BIG plane 6
48  // 79 x115y-1 SB_BIG plane 7
12  // 80 x115y-1 SB_BIG plane 7
00  // 81 x115y-1 SB_DRIVE plane 8,7
48  // 82 x115y-1 SB_BIG plane 8
12  // 83 x115y-1 SB_BIG plane 8
48  // 84 x115y-1 SB_BIG plane 9
12  // 85 x115y-1 SB_BIG plane 9
00  // 86 x115y-1 SB_DRIVE plane 10,9
48  // 87 x115y-1 SB_BIG plane 10
12  // 88 x115y-1 SB_BIG plane 10
48  // 89 x115y-1 SB_BIG plane 11
12  // 90 x115y-1 SB_BIG plane 11
00  // 91 x115y-1 SB_DRIVE plane 12,11
48  // 92 x115y-1 SB_BIG plane 12
12  // 93 x115y-1 SB_BIG plane 12
A8  // 94 x116y0 SB_SML plane 1
82  // 95 x116y0 SB_SML plane 2,1
2A  // 96 x116y0 SB_SML plane 2
A8  // 97 x116y0 SB_SML plane 3
82  // 98 x116y0 SB_SML plane 4,3
2A  // 99 x116y0 SB_SML plane 4
A8  // 100 x116y0 SB_SML plane 5
82  // 101 x116y0 SB_SML plane 6,5
2A  // 102 x116y0 SB_SML plane 6
A8  // 103 x116y0 SB_SML plane 7
82  // 104 x116y0 SB_SML plane 8,7
2A  // 105 x116y0 SB_SML plane 8
A8  // 106 x116y0 SB_SML plane 9
82  // 107 x116y0 SB_SML plane 10,9
2A  // 108 x116y0 SB_SML plane 10
A8  // 109 x116y0 SB_SML plane 11
82  // 110 x116y0 SB_SML plane 12,11
2A  // 111 x116y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1D45     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
00 // y_sel: -1
D4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1D4D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x117y-2
00  // 14 bottom_edge_EN1 at x117y-2
00  // 15 bottom_edge_EN2 at x117y-2
00  // 16 bottom_edge_EN3 at x117y-2
00  // 17 bottom_edge_EN4 at x117y-2
00  // 18 bottom_edge_EN5 at x117y-2
00  // 19 bottom_edge_EN0 at x118y-2
00  // 20 bottom_edge_EN1 at x118y-2
00  // 21 bottom_edge_EN2 at x118y-2
00  // 22 bottom_edge_EN3 at x118y-2
00  // 23 bottom_edge_EN4 at x118y-2
00  // 24 bottom_edge_EN5 at x118y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x118y0 SB_BIG plane 1
12  // 65 x118y0 SB_BIG plane 1
00  // 66 x118y0 SB_DRIVE plane 2,1
48  // 67 x118y0 SB_BIG plane 2
12  // 68 x118y0 SB_BIG plane 2
48  // 69 x118y0 SB_BIG plane 3
12  // 70 x118y0 SB_BIG plane 3
00  // 71 x118y0 SB_DRIVE plane 4,3
48  // 72 x118y0 SB_BIG plane 4
12  // 73 x118y0 SB_BIG plane 4
48  // 74 x118y0 SB_BIG plane 5
12  // 75 x118y0 SB_BIG plane 5
00  // 76 x118y0 SB_DRIVE plane 6,5
48  // 77 x118y0 SB_BIG plane 6
12  // 78 x118y0 SB_BIG plane 6
48  // 79 x118y0 SB_BIG plane 7
12  // 80 x118y0 SB_BIG plane 7
00  // 81 x118y0 SB_DRIVE plane 8,7
48  // 82 x118y0 SB_BIG plane 8
12  // 83 x118y0 SB_BIG plane 8
48  // 84 x118y0 SB_BIG plane 9
12  // 85 x118y0 SB_BIG plane 9
00  // 86 x118y0 SB_DRIVE plane 10,9
48  // 87 x118y0 SB_BIG plane 10
12  // 88 x118y0 SB_BIG plane 10
48  // 89 x118y0 SB_BIG plane 11
12  // 90 x118y0 SB_BIG plane 11
00  // 91 x118y0 SB_DRIVE plane 12,11
48  // 92 x118y0 SB_BIG plane 12
12  // 93 x118y0 SB_BIG plane 12
A8  // 94 x117y-1 SB_SML plane 1
82  // 95 x117y-1 SB_SML plane 2,1
2A  // 96 x117y-1 SB_SML plane 2
A8  // 97 x117y-1 SB_SML plane 3
82  // 98 x117y-1 SB_SML plane 4,3
2A  // 99 x117y-1 SB_SML plane 4
A8  // 100 x117y-1 SB_SML plane 5
82  // 101 x117y-1 SB_SML plane 6,5
2A  // 102 x117y-1 SB_SML plane 6
A8  // 103 x117y-1 SB_SML plane 7
82  // 104 x117y-1 SB_SML plane 8,7
2A  // 105 x117y-1 SB_SML plane 8
A8  // 106 x117y-1 SB_SML plane 9
82  // 107 x117y-1 SB_SML plane 10,9
2A  // 108 x117y-1 SB_SML plane 10
A8  // 109 x117y-1 SB_SML plane 11
82  // 110 x117y-1 SB_SML plane 12,11
2A  // 111 x117y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1DC3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
00 // y_sel: -1
DC // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1DCB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x119y-2
00  // 14 bottom_edge_EN1 at x119y-2
00  // 15 bottom_edge_EN2 at x119y-2
00  // 16 bottom_edge_EN3 at x119y-2
00  // 17 bottom_edge_EN4 at x119y-2
00  // 18 bottom_edge_EN5 at x119y-2
00  // 19 bottom_edge_EN0 at x120y-2
00  // 20 bottom_edge_EN1 at x120y-2
00  // 21 bottom_edge_EN2 at x120y-2
00  // 22 bottom_edge_EN3 at x120y-2
00  // 23 bottom_edge_EN4 at x120y-2
00  // 24 bottom_edge_EN5 at x120y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x119y-1 SB_BIG plane 1
12  // 65 x119y-1 SB_BIG plane 1
00  // 66 x119y-1 SB_DRIVE plane 2,1
48  // 67 x119y-1 SB_BIG plane 2
12  // 68 x119y-1 SB_BIG plane 2
48  // 69 x119y-1 SB_BIG plane 3
12  // 70 x119y-1 SB_BIG plane 3
00  // 71 x119y-1 SB_DRIVE plane 4,3
48  // 72 x119y-1 SB_BIG plane 4
12  // 73 x119y-1 SB_BIG plane 4
48  // 74 x119y-1 SB_BIG plane 5
12  // 75 x119y-1 SB_BIG plane 5
00  // 76 x119y-1 SB_DRIVE plane 6,5
48  // 77 x119y-1 SB_BIG plane 6
12  // 78 x119y-1 SB_BIG plane 6
48  // 79 x119y-1 SB_BIG plane 7
12  // 80 x119y-1 SB_BIG plane 7
00  // 81 x119y-1 SB_DRIVE plane 8,7
48  // 82 x119y-1 SB_BIG plane 8
12  // 83 x119y-1 SB_BIG plane 8
48  // 84 x119y-1 SB_BIG plane 9
12  // 85 x119y-1 SB_BIG plane 9
00  // 86 x119y-1 SB_DRIVE plane 10,9
48  // 87 x119y-1 SB_BIG plane 10
12  // 88 x119y-1 SB_BIG plane 10
48  // 89 x119y-1 SB_BIG plane 11
12  // 90 x119y-1 SB_BIG plane 11
00  // 91 x119y-1 SB_DRIVE plane 12,11
48  // 92 x119y-1 SB_BIG plane 12
12  // 93 x119y-1 SB_BIG plane 12
A8  // 94 x120y0 SB_SML plane 1
82  // 95 x120y0 SB_SML plane 2,1
2A  // 96 x120y0 SB_SML plane 2
A8  // 97 x120y0 SB_SML plane 3
82  // 98 x120y0 SB_SML plane 4,3
2A  // 99 x120y0 SB_SML plane 4
A8  // 100 x120y0 SB_SML plane 5
82  // 101 x120y0 SB_SML plane 6,5
2A  // 102 x120y0 SB_SML plane 6
A8  // 103 x120y0 SB_SML plane 7
82  // 104 x120y0 SB_SML plane 8,7
2A  // 105 x120y0 SB_SML plane 8
A8  // 106 x120y0 SB_SML plane 9
82  // 107 x120y0 SB_SML plane 10,9
2A  // 108 x120y0 SB_SML plane 10
A8  // 109 x120y0 SB_SML plane 11
82  // 110 x120y0 SB_SML plane 12,11
2A  // 111 x120y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1E41     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
00 // y_sel: -1
04 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1E49
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x121y-2
00  // 14 bottom_edge_EN1 at x121y-2
00  // 15 bottom_edge_EN2 at x121y-2
00  // 16 bottom_edge_EN3 at x121y-2
00  // 17 bottom_edge_EN4 at x121y-2
00  // 18 bottom_edge_EN5 at x121y-2
00  // 19 bottom_edge_EN0 at x122y-2
00  // 20 bottom_edge_EN1 at x122y-2
00  // 21 bottom_edge_EN2 at x122y-2
00  // 22 bottom_edge_EN3 at x122y-2
00  // 23 bottom_edge_EN4 at x122y-2
00  // 24 bottom_edge_EN5 at x122y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x122y0 SB_BIG plane 1
12  // 65 x122y0 SB_BIG plane 1
00  // 66 x122y0 SB_DRIVE plane 2,1
48  // 67 x122y0 SB_BIG plane 2
12  // 68 x122y0 SB_BIG plane 2
48  // 69 x122y0 SB_BIG plane 3
12  // 70 x122y0 SB_BIG plane 3
00  // 71 x122y0 SB_DRIVE plane 4,3
48  // 72 x122y0 SB_BIG plane 4
12  // 73 x122y0 SB_BIG plane 4
48  // 74 x122y0 SB_BIG plane 5
12  // 75 x122y0 SB_BIG plane 5
00  // 76 x122y0 SB_DRIVE plane 6,5
48  // 77 x122y0 SB_BIG plane 6
12  // 78 x122y0 SB_BIG plane 6
48  // 79 x122y0 SB_BIG plane 7
12  // 80 x122y0 SB_BIG plane 7
00  // 81 x122y0 SB_DRIVE plane 8,7
48  // 82 x122y0 SB_BIG plane 8
12  // 83 x122y0 SB_BIG plane 8
48  // 84 x122y0 SB_BIG plane 9
12  // 85 x122y0 SB_BIG plane 9
00  // 86 x122y0 SB_DRIVE plane 10,9
48  // 87 x122y0 SB_BIG plane 10
12  // 88 x122y0 SB_BIG plane 10
48  // 89 x122y0 SB_BIG plane 11
12  // 90 x122y0 SB_BIG plane 11
00  // 91 x122y0 SB_DRIVE plane 12,11
48  // 92 x122y0 SB_BIG plane 12
12  // 93 x122y0 SB_BIG plane 12
A8  // 94 x121y-1 SB_SML plane 1
82  // 95 x121y-1 SB_SML plane 2,1
2A  // 96 x121y-1 SB_SML plane 2
A8  // 97 x121y-1 SB_SML plane 3
82  // 98 x121y-1 SB_SML plane 4,3
2A  // 99 x121y-1 SB_SML plane 4
A8  // 100 x121y-1 SB_SML plane 5
82  // 101 x121y-1 SB_SML plane 6,5
2A  // 102 x121y-1 SB_SML plane 6
A8  // 103 x121y-1 SB_SML plane 7
82  // 104 x121y-1 SB_SML plane 8,7
2A  // 105 x121y-1 SB_SML plane 8
A8  // 106 x121y-1 SB_SML plane 9
82  // 107 x121y-1 SB_SML plane 10,9
2A  // 108 x121y-1 SB_SML plane 10
A8  // 109 x121y-1 SB_SML plane 11
82  // 110 x121y-1 SB_SML plane 12,11
2A  // 111 x121y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1EBF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
00 // y_sel: -1
6C // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1EC7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x123y-2
00  // 14 bottom_edge_EN1 at x123y-2
00  // 15 bottom_edge_EN2 at x123y-2
00  // 16 bottom_edge_EN3 at x123y-2
00  // 17 bottom_edge_EN4 at x123y-2
00  // 18 bottom_edge_EN5 at x123y-2
00  // 19 bottom_edge_EN0 at x124y-2
00  // 20 bottom_edge_EN1 at x124y-2
00  // 21 bottom_edge_EN2 at x124y-2
00  // 22 bottom_edge_EN3 at x124y-2
00  // 23 bottom_edge_EN4 at x124y-2
00  // 24 bottom_edge_EN5 at x124y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x123y-1 SB_BIG plane 1
12  // 65 x123y-1 SB_BIG plane 1
00  // 66 x123y-1 SB_DRIVE plane 2,1
48  // 67 x123y-1 SB_BIG plane 2
12  // 68 x123y-1 SB_BIG plane 2
48  // 69 x123y-1 SB_BIG plane 3
12  // 70 x123y-1 SB_BIG plane 3
00  // 71 x123y-1 SB_DRIVE plane 4,3
48  // 72 x123y-1 SB_BIG plane 4
12  // 73 x123y-1 SB_BIG plane 4
48  // 74 x123y-1 SB_BIG plane 5
12  // 75 x123y-1 SB_BIG plane 5
00  // 76 x123y-1 SB_DRIVE plane 6,5
48  // 77 x123y-1 SB_BIG plane 6
12  // 78 x123y-1 SB_BIG plane 6
48  // 79 x123y-1 SB_BIG plane 7
12  // 80 x123y-1 SB_BIG plane 7
00  // 81 x123y-1 SB_DRIVE plane 8,7
48  // 82 x123y-1 SB_BIG plane 8
12  // 83 x123y-1 SB_BIG plane 8
48  // 84 x123y-1 SB_BIG plane 9
12  // 85 x123y-1 SB_BIG plane 9
00  // 86 x123y-1 SB_DRIVE plane 10,9
48  // 87 x123y-1 SB_BIG plane 10
12  // 88 x123y-1 SB_BIG plane 10
48  // 89 x123y-1 SB_BIG plane 11
12  // 90 x123y-1 SB_BIG plane 11
00  // 91 x123y-1 SB_DRIVE plane 12,11
48  // 92 x123y-1 SB_BIG plane 12
12  // 93 x123y-1 SB_BIG plane 12
A8  // 94 x124y0 SB_SML plane 1
82  // 95 x124y0 SB_SML plane 2,1
2A  // 96 x124y0 SB_SML plane 2
A8  // 97 x124y0 SB_SML plane 3
82  // 98 x124y0 SB_SML plane 4,3
2A  // 99 x124y0 SB_SML plane 4
A8  // 100 x124y0 SB_SML plane 5
82  // 101 x124y0 SB_SML plane 6,5
2A  // 102 x124y0 SB_SML plane 6
A8  // 103 x124y0 SB_SML plane 7
82  // 104 x124y0 SB_SML plane 8,7
2A  // 105 x124y0 SB_SML plane 8
A8  // 106 x124y0 SB_SML plane 9
82  // 107 x124y0 SB_SML plane 10,9
2A  // 108 x124y0 SB_SML plane 10
A8  // 109 x124y0 SB_SML plane 11
82  // 110 x124y0 SB_SML plane 12,11
2A  // 111 x124y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1F3D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
00 // y_sel: -1
B4 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1F45
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x125y-2
00  // 14 bottom_edge_EN1 at x125y-2
00  // 15 bottom_edge_EN2 at x125y-2
00  // 16 bottom_edge_EN3 at x125y-2
00  // 17 bottom_edge_EN4 at x125y-2
00  // 18 bottom_edge_EN5 at x125y-2
00  // 19 bottom_edge_EN0 at x126y-2
00  // 20 bottom_edge_EN1 at x126y-2
00  // 21 bottom_edge_EN2 at x126y-2
00  // 22 bottom_edge_EN3 at x126y-2
00  // 23 bottom_edge_EN4 at x126y-2
00  // 24 bottom_edge_EN5 at x126y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x126y0 SB_BIG plane 1
12  // 65 x126y0 SB_BIG plane 1
00  // 66 x126y0 SB_DRIVE plane 2,1
48  // 67 x126y0 SB_BIG plane 2
12  // 68 x126y0 SB_BIG plane 2
48  // 69 x126y0 SB_BIG plane 3
12  // 70 x126y0 SB_BIG plane 3
00  // 71 x126y0 SB_DRIVE plane 4,3
48  // 72 x126y0 SB_BIG plane 4
12  // 73 x126y0 SB_BIG plane 4
48  // 74 x126y0 SB_BIG plane 5
12  // 75 x126y0 SB_BIG plane 5
00  // 76 x126y0 SB_DRIVE plane 6,5
48  // 77 x126y0 SB_BIG plane 6
12  // 78 x126y0 SB_BIG plane 6
48  // 79 x126y0 SB_BIG plane 7
12  // 80 x126y0 SB_BIG plane 7
00  // 81 x126y0 SB_DRIVE plane 8,7
48  // 82 x126y0 SB_BIG plane 8
12  // 83 x126y0 SB_BIG plane 8
48  // 84 x126y0 SB_BIG plane 9
12  // 85 x126y0 SB_BIG plane 9
00  // 86 x126y0 SB_DRIVE plane 10,9
48  // 87 x126y0 SB_BIG plane 10
12  // 88 x126y0 SB_BIG plane 10
48  // 89 x126y0 SB_BIG plane 11
12  // 90 x126y0 SB_BIG plane 11
00  // 91 x126y0 SB_DRIVE plane 12,11
48  // 92 x126y0 SB_BIG plane 12
12  // 93 x126y0 SB_BIG plane 12
A8  // 94 x125y-1 SB_SML plane 1
82  // 95 x125y-1 SB_SML plane 2,1
2A  // 96 x125y-1 SB_SML plane 2
A8  // 97 x125y-1 SB_SML plane 3
82  // 98 x125y-1 SB_SML plane 4,3
2A  // 99 x125y-1 SB_SML plane 4
A8  // 100 x125y-1 SB_SML plane 5
82  // 101 x125y-1 SB_SML plane 6,5
2A  // 102 x125y-1 SB_SML plane 6
A8  // 103 x125y-1 SB_SML plane 7
82  // 104 x125y-1 SB_SML plane 8,7
2A  // 105 x125y-1 SB_SML plane 8
A8  // 106 x125y-1 SB_SML plane 9
82  // 107 x125y-1 SB_SML plane 10,9
2A  // 108 x125y-1 SB_SML plane 10
A8  // 109 x125y-1 SB_SML plane 11
82  // 110 x125y-1 SB_SML plane 12,11
2A  // 111 x125y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1FBB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
00 // y_sel: -1
B8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1FC3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x127y-2
00  // 14 bottom_edge_EN1 at x127y-2
00  // 15 bottom_edge_EN2 at x127y-2
00  // 16 bottom_edge_EN3 at x127y-2
00  // 17 bottom_edge_EN4 at x127y-2
00  // 18 bottom_edge_EN5 at x127y-2
00  // 19 bottom_edge_EN0 at x128y-2
00  // 20 bottom_edge_EN1 at x128y-2
00  // 21 bottom_edge_EN2 at x128y-2
00  // 22 bottom_edge_EN3 at x128y-2
00  // 23 bottom_edge_EN4 at x128y-2
00  // 24 bottom_edge_EN5 at x128y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x127y-1 SB_BIG plane 1
12  // 65 x127y-1 SB_BIG plane 1
00  // 66 x127y-1 SB_DRIVE plane 2,1
48  // 67 x127y-1 SB_BIG plane 2
12  // 68 x127y-1 SB_BIG plane 2
48  // 69 x127y-1 SB_BIG plane 3
12  // 70 x127y-1 SB_BIG plane 3
00  // 71 x127y-1 SB_DRIVE plane 4,3
48  // 72 x127y-1 SB_BIG plane 4
12  // 73 x127y-1 SB_BIG plane 4
48  // 74 x127y-1 SB_BIG plane 5
12  // 75 x127y-1 SB_BIG plane 5
00  // 76 x127y-1 SB_DRIVE plane 6,5
48  // 77 x127y-1 SB_BIG plane 6
12  // 78 x127y-1 SB_BIG plane 6
48  // 79 x127y-1 SB_BIG plane 7
12  // 80 x127y-1 SB_BIG plane 7
00  // 81 x127y-1 SB_DRIVE plane 8,7
48  // 82 x127y-1 SB_BIG plane 8
12  // 83 x127y-1 SB_BIG plane 8
48  // 84 x127y-1 SB_BIG plane 9
12  // 85 x127y-1 SB_BIG plane 9
00  // 86 x127y-1 SB_DRIVE plane 10,9
48  // 87 x127y-1 SB_BIG plane 10
12  // 88 x127y-1 SB_BIG plane 10
48  // 89 x127y-1 SB_BIG plane 11
12  // 90 x127y-1 SB_BIG plane 11
00  // 91 x127y-1 SB_DRIVE plane 12,11
48  // 92 x127y-1 SB_BIG plane 12
12  // 93 x127y-1 SB_BIG plane 12
A8  // 94 x128y0 SB_SML plane 1
82  // 95 x128y0 SB_SML plane 2,1
2A  // 96 x128y0 SB_SML plane 2
A8  // 97 x128y0 SB_SML plane 3
82  // 98 x128y0 SB_SML plane 4,3
2A  // 99 x128y0 SB_SML plane 4
A8  // 100 x128y0 SB_SML plane 5
82  // 101 x128y0 SB_SML plane 6,5
2A  // 102 x128y0 SB_SML plane 6
A8  // 103 x128y0 SB_SML plane 7
82  // 104 x128y0 SB_SML plane 8,7
2A  // 105 x128y0 SB_SML plane 8
A8  // 106 x128y0 SB_SML plane 9
82  // 107 x128y0 SB_SML plane 10,9
2A  // 108 x128y0 SB_SML plane 10
A8  // 109 x128y0 SB_SML plane 11
82  // 110 x128y0 SB_SML plane 12,11
2A  // 111 x128y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2039     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
00 // y_sel: -1
60 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2041
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x129y-2
00  // 14 bottom_edge_EN1 at x129y-2
00  // 15 bottom_edge_EN2 at x129y-2
00  // 16 bottom_edge_EN3 at x129y-2
00  // 17 bottom_edge_EN4 at x129y-2
00  // 18 bottom_edge_EN5 at x129y-2
00  // 19 bottom_edge_EN0 at x130y-2
00  // 20 bottom_edge_EN1 at x130y-2
00  // 21 bottom_edge_EN2 at x130y-2
00  // 22 bottom_edge_EN3 at x130y-2
00  // 23 bottom_edge_EN4 at x130y-2
00  // 24 bottom_edge_EN5 at x130y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x130y0 SB_BIG plane 1
12  // 65 x130y0 SB_BIG plane 1
00  // 66 x130y0 SB_DRIVE plane 2,1
48  // 67 x130y0 SB_BIG plane 2
12  // 68 x130y0 SB_BIG plane 2
48  // 69 x130y0 SB_BIG plane 3
12  // 70 x130y0 SB_BIG plane 3
00  // 71 x130y0 SB_DRIVE plane 4,3
48  // 72 x130y0 SB_BIG plane 4
12  // 73 x130y0 SB_BIG plane 4
48  // 74 x130y0 SB_BIG plane 5
12  // 75 x130y0 SB_BIG plane 5
00  // 76 x130y0 SB_DRIVE plane 6,5
48  // 77 x130y0 SB_BIG plane 6
12  // 78 x130y0 SB_BIG plane 6
48  // 79 x130y0 SB_BIG plane 7
12  // 80 x130y0 SB_BIG plane 7
00  // 81 x130y0 SB_DRIVE plane 8,7
48  // 82 x130y0 SB_BIG plane 8
12  // 83 x130y0 SB_BIG plane 8
48  // 84 x130y0 SB_BIG plane 9
12  // 85 x130y0 SB_BIG plane 9
00  // 86 x130y0 SB_DRIVE plane 10,9
48  // 87 x130y0 SB_BIG plane 10
12  // 88 x130y0 SB_BIG plane 10
48  // 89 x130y0 SB_BIG plane 11
12  // 90 x130y0 SB_BIG plane 11
00  // 91 x130y0 SB_DRIVE plane 12,11
48  // 92 x130y0 SB_BIG plane 12
12  // 93 x130y0 SB_BIG plane 12
A8  // 94 x129y-1 SB_SML plane 1
82  // 95 x129y-1 SB_SML plane 2,1
2A  // 96 x129y-1 SB_SML plane 2
A8  // 97 x129y-1 SB_SML plane 3
82  // 98 x129y-1 SB_SML plane 4,3
2A  // 99 x129y-1 SB_SML plane 4
A8  // 100 x129y-1 SB_SML plane 5
82  // 101 x129y-1 SB_SML plane 6,5
2A  // 102 x129y-1 SB_SML plane 6
A8  // 103 x129y-1 SB_SML plane 7
82  // 104 x129y-1 SB_SML plane 8,7
2A  // 105 x129y-1 SB_SML plane 8
A8  // 106 x129y-1 SB_SML plane 9
82  // 107 x129y-1 SB_SML plane 10,9
2A  // 108 x129y-1 SB_SML plane 10
A8  // 109 x129y-1 SB_SML plane 11
82  // 110 x129y-1 SB_SML plane 12,11
2A  // 111 x129y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 20B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
00 // y_sel: -1
08 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 20BF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x131y-2
00  // 14 bottom_edge_EN1 at x131y-2
00  // 15 bottom_edge_EN2 at x131y-2
00  // 16 bottom_edge_EN3 at x131y-2
00  // 17 bottom_edge_EN4 at x131y-2
00  // 18 bottom_edge_EN5 at x131y-2
00  // 19 bottom_edge_EN0 at x132y-2
00  // 20 bottom_edge_EN1 at x132y-2
00  // 21 bottom_edge_EN2 at x132y-2
00  // 22 bottom_edge_EN3 at x132y-2
00  // 23 bottom_edge_EN4 at x132y-2
00  // 24 bottom_edge_EN5 at x132y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x131y-1 SB_BIG plane 1
12  // 65 x131y-1 SB_BIG plane 1
00  // 66 x131y-1 SB_DRIVE plane 2,1
48  // 67 x131y-1 SB_BIG plane 2
12  // 68 x131y-1 SB_BIG plane 2
48  // 69 x131y-1 SB_BIG plane 3
12  // 70 x131y-1 SB_BIG plane 3
00  // 71 x131y-1 SB_DRIVE plane 4,3
48  // 72 x131y-1 SB_BIG plane 4
12  // 73 x131y-1 SB_BIG plane 4
48  // 74 x131y-1 SB_BIG plane 5
12  // 75 x131y-1 SB_BIG plane 5
00  // 76 x131y-1 SB_DRIVE plane 6,5
48  // 77 x131y-1 SB_BIG plane 6
12  // 78 x131y-1 SB_BIG plane 6
48  // 79 x131y-1 SB_BIG plane 7
12  // 80 x131y-1 SB_BIG plane 7
00  // 81 x131y-1 SB_DRIVE plane 8,7
48  // 82 x131y-1 SB_BIG plane 8
12  // 83 x131y-1 SB_BIG plane 8
48  // 84 x131y-1 SB_BIG plane 9
12  // 85 x131y-1 SB_BIG plane 9
00  // 86 x131y-1 SB_DRIVE plane 10,9
48  // 87 x131y-1 SB_BIG plane 10
12  // 88 x131y-1 SB_BIG plane 10
48  // 89 x131y-1 SB_BIG plane 11
12  // 90 x131y-1 SB_BIG plane 11
00  // 91 x131y-1 SB_DRIVE plane 12,11
48  // 92 x131y-1 SB_BIG plane 12
12  // 93 x131y-1 SB_BIG plane 12
A8  // 94 x132y0 SB_SML plane 1
82  // 95 x132y0 SB_SML plane 2,1
2A  // 96 x132y0 SB_SML plane 2
A8  // 97 x132y0 SB_SML plane 3
82  // 98 x132y0 SB_SML plane 4,3
2A  // 99 x132y0 SB_SML plane 4
A8  // 100 x132y0 SB_SML plane 5
82  // 101 x132y0 SB_SML plane 6,5
2A  // 102 x132y0 SB_SML plane 6
A8  // 103 x132y0 SB_SML plane 7
82  // 104 x132y0 SB_SML plane 8,7
2A  // 105 x132y0 SB_SML plane 8
A8  // 106 x132y0 SB_SML plane 9
82  // 107 x132y0 SB_SML plane 10,9
2A  // 108 x132y0 SB_SML plane 10
A8  // 109 x132y0 SB_SML plane 11
82  // 110 x132y0 SB_SML plane 12,11
2A  // 111 x132y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2135     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
00 // y_sel: -1
D0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 213D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x133y-2
00  // 14 bottom_edge_EN1 at x133y-2
00  // 15 bottom_edge_EN2 at x133y-2
00  // 16 bottom_edge_EN3 at x133y-2
00  // 17 bottom_edge_EN4 at x133y-2
00  // 18 bottom_edge_EN5 at x133y-2
00  // 19 bottom_edge_EN0 at x134y-2
00  // 20 bottom_edge_EN1 at x134y-2
00  // 21 bottom_edge_EN2 at x134y-2
00  // 22 bottom_edge_EN3 at x134y-2
00  // 23 bottom_edge_EN4 at x134y-2
00  // 24 bottom_edge_EN5 at x134y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x134y0 SB_BIG plane 1
12  // 65 x134y0 SB_BIG plane 1
00  // 66 x134y0 SB_DRIVE plane 2,1
48  // 67 x134y0 SB_BIG plane 2
12  // 68 x134y0 SB_BIG plane 2
48  // 69 x134y0 SB_BIG plane 3
12  // 70 x134y0 SB_BIG plane 3
00  // 71 x134y0 SB_DRIVE plane 4,3
48  // 72 x134y0 SB_BIG plane 4
12  // 73 x134y0 SB_BIG plane 4
48  // 74 x134y0 SB_BIG plane 5
12  // 75 x134y0 SB_BIG plane 5
00  // 76 x134y0 SB_DRIVE plane 6,5
48  // 77 x134y0 SB_BIG plane 6
12  // 78 x134y0 SB_BIG plane 6
48  // 79 x134y0 SB_BIG plane 7
12  // 80 x134y0 SB_BIG plane 7
00  // 81 x134y0 SB_DRIVE plane 8,7
48  // 82 x134y0 SB_BIG plane 8
12  // 83 x134y0 SB_BIG plane 8
48  // 84 x134y0 SB_BIG plane 9
12  // 85 x134y0 SB_BIG plane 9
00  // 86 x134y0 SB_DRIVE plane 10,9
48  // 87 x134y0 SB_BIG plane 10
12  // 88 x134y0 SB_BIG plane 10
48  // 89 x134y0 SB_BIG plane 11
12  // 90 x134y0 SB_BIG plane 11
00  // 91 x134y0 SB_DRIVE plane 12,11
48  // 92 x134y0 SB_BIG plane 12
12  // 93 x134y0 SB_BIG plane 12
A8  // 94 x133y-1 SB_SML plane 1
82  // 95 x133y-1 SB_SML plane 2,1
2A  // 96 x133y-1 SB_SML plane 2
A8  // 97 x133y-1 SB_SML plane 3
82  // 98 x133y-1 SB_SML plane 4,3
2A  // 99 x133y-1 SB_SML plane 4
A8  // 100 x133y-1 SB_SML plane 5
82  // 101 x133y-1 SB_SML plane 6,5
2A  // 102 x133y-1 SB_SML plane 6
A8  // 103 x133y-1 SB_SML plane 7
82  // 104 x133y-1 SB_SML plane 8,7
2A  // 105 x133y-1 SB_SML plane 8
A8  // 106 x133y-1 SB_SML plane 9
82  // 107 x133y-1 SB_SML plane 10,9
2A  // 108 x133y-1 SB_SML plane 10
A8  // 109 x133y-1 SB_SML plane 11
82  // 110 x133y-1 SB_SML plane 12,11
2A  // 111 x133y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 21B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
00 // y_sel: -1
D8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 21BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x135y-2
00  // 14 bottom_edge_EN1 at x135y-2
00  // 15 bottom_edge_EN2 at x135y-2
00  // 16 bottom_edge_EN3 at x135y-2
00  // 17 bottom_edge_EN4 at x135y-2
00  // 18 bottom_edge_EN5 at x135y-2
00  // 19 bottom_edge_EN0 at x136y-2
00  // 20 bottom_edge_EN1 at x136y-2
00  // 21 bottom_edge_EN2 at x136y-2
00  // 22 bottom_edge_EN3 at x136y-2
00  // 23 bottom_edge_EN4 at x136y-2
00  // 24 bottom_edge_EN5 at x136y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x135y-1 SB_BIG plane 1
12  // 65 x135y-1 SB_BIG plane 1
00  // 66 x135y-1 SB_DRIVE plane 2,1
48  // 67 x135y-1 SB_BIG plane 2
12  // 68 x135y-1 SB_BIG plane 2
48  // 69 x135y-1 SB_BIG plane 3
12  // 70 x135y-1 SB_BIG plane 3
00  // 71 x135y-1 SB_DRIVE plane 4,3
48  // 72 x135y-1 SB_BIG plane 4
12  // 73 x135y-1 SB_BIG plane 4
48  // 74 x135y-1 SB_BIG plane 5
12  // 75 x135y-1 SB_BIG plane 5
00  // 76 x135y-1 SB_DRIVE plane 6,5
48  // 77 x135y-1 SB_BIG plane 6
12  // 78 x135y-1 SB_BIG plane 6
48  // 79 x135y-1 SB_BIG plane 7
12  // 80 x135y-1 SB_BIG plane 7
00  // 81 x135y-1 SB_DRIVE plane 8,7
48  // 82 x135y-1 SB_BIG plane 8
12  // 83 x135y-1 SB_BIG plane 8
48  // 84 x135y-1 SB_BIG plane 9
12  // 85 x135y-1 SB_BIG plane 9
00  // 86 x135y-1 SB_DRIVE plane 10,9
48  // 87 x135y-1 SB_BIG plane 10
12  // 88 x135y-1 SB_BIG plane 10
48  // 89 x135y-1 SB_BIG plane 11
12  // 90 x135y-1 SB_BIG plane 11
00  // 91 x135y-1 SB_DRIVE plane 12,11
48  // 92 x135y-1 SB_BIG plane 12
12  // 93 x135y-1 SB_BIG plane 12
A8  // 94 x136y0 SB_SML plane 1
82  // 95 x136y0 SB_SML plane 2,1
2A  // 96 x136y0 SB_SML plane 2
A8  // 97 x136y0 SB_SML plane 3
82  // 98 x136y0 SB_SML plane 4,3
2A  // 99 x136y0 SB_SML plane 4
A8  // 100 x136y0 SB_SML plane 5
82  // 101 x136y0 SB_SML plane 6,5
2A  // 102 x136y0 SB_SML plane 6
A8  // 103 x136y0 SB_SML plane 7
82  // 104 x136y0 SB_SML plane 8,7
2A  // 105 x136y0 SB_SML plane 8
A8  // 106 x136y0 SB_SML plane 9
82  // 107 x136y0 SB_SML plane 10,9
2A  // 108 x136y0 SB_SML plane 10
A8  // 109 x136y0 SB_SML plane 11
82  // 110 x136y0 SB_SML plane 12,11
2A  // 111 x136y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2231     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
00 // y_sel: -1
00 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2239
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x137y-2
00  // 14 bottom_edge_EN1 at x137y-2
00  // 15 bottom_edge_EN2 at x137y-2
00  // 16 bottom_edge_EN3 at x137y-2
00  // 17 bottom_edge_EN4 at x137y-2
00  // 18 bottom_edge_EN5 at x137y-2
00  // 19 bottom_edge_EN0 at x138y-2
00  // 20 bottom_edge_EN1 at x138y-2
00  // 21 bottom_edge_EN2 at x138y-2
00  // 22 bottom_edge_EN3 at x138y-2
00  // 23 bottom_edge_EN4 at x138y-2
00  // 24 bottom_edge_EN5 at x138y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x138y0 SB_BIG plane 1
12  // 65 x138y0 SB_BIG plane 1
00  // 66 x138y0 SB_DRIVE plane 2,1
48  // 67 x138y0 SB_BIG plane 2
12  // 68 x138y0 SB_BIG plane 2
48  // 69 x138y0 SB_BIG plane 3
12  // 70 x138y0 SB_BIG plane 3
00  // 71 x138y0 SB_DRIVE plane 4,3
48  // 72 x138y0 SB_BIG plane 4
12  // 73 x138y0 SB_BIG plane 4
48  // 74 x138y0 SB_BIG plane 5
12  // 75 x138y0 SB_BIG plane 5
00  // 76 x138y0 SB_DRIVE plane 6,5
48  // 77 x138y0 SB_BIG plane 6
12  // 78 x138y0 SB_BIG plane 6
48  // 79 x138y0 SB_BIG plane 7
12  // 80 x138y0 SB_BIG plane 7
00  // 81 x138y0 SB_DRIVE plane 8,7
48  // 82 x138y0 SB_BIG plane 8
12  // 83 x138y0 SB_BIG plane 8
48  // 84 x138y0 SB_BIG plane 9
12  // 85 x138y0 SB_BIG plane 9
00  // 86 x138y0 SB_DRIVE plane 10,9
48  // 87 x138y0 SB_BIG plane 10
12  // 88 x138y0 SB_BIG plane 10
48  // 89 x138y0 SB_BIG plane 11
12  // 90 x138y0 SB_BIG plane 11
00  // 91 x138y0 SB_DRIVE plane 12,11
48  // 92 x138y0 SB_BIG plane 12
12  // 93 x138y0 SB_BIG plane 12
A8  // 94 x137y-1 SB_SML plane 1
82  // 95 x137y-1 SB_SML plane 2,1
2A  // 96 x137y-1 SB_SML plane 2
A8  // 97 x137y-1 SB_SML plane 3
82  // 98 x137y-1 SB_SML plane 4,3
2A  // 99 x137y-1 SB_SML plane 4
A8  // 100 x137y-1 SB_SML plane 5
82  // 101 x137y-1 SB_SML plane 6,5
2A  // 102 x137y-1 SB_SML plane 6
A8  // 103 x137y-1 SB_SML plane 7
82  // 104 x137y-1 SB_SML plane 8,7
2A  // 105 x137y-1 SB_SML plane 8
A8  // 106 x137y-1 SB_SML plane 9
82  // 107 x137y-1 SB_SML plane 10,9
2A  // 108 x137y-1 SB_SML plane 10
A8  // 109 x137y-1 SB_SML plane 11
82  // 110 x137y-1 SB_SML plane 12,11
2A  // 111 x137y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 22AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
00 // y_sel: -1
68 // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 22B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x139y-2
00  // 14 bottom_edge_EN1 at x139y-2
00  // 15 bottom_edge_EN2 at x139y-2
00  // 16 bottom_edge_EN3 at x139y-2
00  // 17 bottom_edge_EN4 at x139y-2
00  // 18 bottom_edge_EN5 at x139y-2
00  // 19 bottom_edge_EN0 at x140y-2
00  // 20 bottom_edge_EN1 at x140y-2
00  // 21 bottom_edge_EN2 at x140y-2
00  // 22 bottom_edge_EN3 at x140y-2
00  // 23 bottom_edge_EN4 at x140y-2
00  // 24 bottom_edge_EN5 at x140y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x139y-1 SB_BIG plane 1
12  // 65 x139y-1 SB_BIG plane 1
00  // 66 x139y-1 SB_DRIVE plane 2,1
48  // 67 x139y-1 SB_BIG plane 2
12  // 68 x139y-1 SB_BIG plane 2
48  // 69 x139y-1 SB_BIG plane 3
12  // 70 x139y-1 SB_BIG plane 3
00  // 71 x139y-1 SB_DRIVE plane 4,3
48  // 72 x139y-1 SB_BIG plane 4
12  // 73 x139y-1 SB_BIG plane 4
48  // 74 x139y-1 SB_BIG plane 5
12  // 75 x139y-1 SB_BIG plane 5
00  // 76 x139y-1 SB_DRIVE plane 6,5
48  // 77 x139y-1 SB_BIG plane 6
12  // 78 x139y-1 SB_BIG plane 6
48  // 79 x139y-1 SB_BIG plane 7
12  // 80 x139y-1 SB_BIG plane 7
00  // 81 x139y-1 SB_DRIVE plane 8,7
48  // 82 x139y-1 SB_BIG plane 8
12  // 83 x139y-1 SB_BIG plane 8
48  // 84 x139y-1 SB_BIG plane 9
12  // 85 x139y-1 SB_BIG plane 9
00  // 86 x139y-1 SB_DRIVE plane 10,9
48  // 87 x139y-1 SB_BIG plane 10
12  // 88 x139y-1 SB_BIG plane 10
48  // 89 x139y-1 SB_BIG plane 11
12  // 90 x139y-1 SB_BIG plane 11
00  // 91 x139y-1 SB_DRIVE plane 12,11
48  // 92 x139y-1 SB_BIG plane 12
12  // 93 x139y-1 SB_BIG plane 12
A8  // 94 x140y0 SB_SML plane 1
82  // 95 x140y0 SB_SML plane 2,1
2A  // 96 x140y0 SB_SML plane 2
A8  // 97 x140y0 SB_SML plane 3
82  // 98 x140y0 SB_SML plane 4,3
2A  // 99 x140y0 SB_SML plane 4
A8  // 100 x140y0 SB_SML plane 5
82  // 101 x140y0 SB_SML plane 6,5
2A  // 102 x140y0 SB_SML plane 6
A8  // 103 x140y0 SB_SML plane 7
82  // 104 x140y0 SB_SML plane 8,7
2A  // 105 x140y0 SB_SML plane 8
A8  // 106 x140y0 SB_SML plane 9
82  // 107 x140y0 SB_SML plane 10,9
2A  // 108 x140y0 SB_SML plane 10
A8  // 109 x140y0 SB_SML plane 11
82  // 110 x140y0 SB_SML plane 12,11
2A  // 111 x140y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 232D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
00 // y_sel: -1
B0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2335
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x141y-2
00  // 14 bottom_edge_EN1 at x141y-2
00  // 15 bottom_edge_EN2 at x141y-2
00  // 16 bottom_edge_EN3 at x141y-2
00  // 17 bottom_edge_EN4 at x141y-2
00  // 18 bottom_edge_EN5 at x141y-2
00  // 19 bottom_edge_EN0 at x142y-2
00  // 20 bottom_edge_EN1 at x142y-2
00  // 21 bottom_edge_EN2 at x142y-2
00  // 22 bottom_edge_EN3 at x142y-2
00  // 23 bottom_edge_EN4 at x142y-2
00  // 24 bottom_edge_EN5 at x142y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x142y0 SB_BIG plane 1
12  // 65 x142y0 SB_BIG plane 1
00  // 66 x142y0 SB_DRIVE plane 2,1
48  // 67 x142y0 SB_BIG plane 2
12  // 68 x142y0 SB_BIG plane 2
48  // 69 x142y0 SB_BIG plane 3
12  // 70 x142y0 SB_BIG plane 3
00  // 71 x142y0 SB_DRIVE plane 4,3
48  // 72 x142y0 SB_BIG plane 4
12  // 73 x142y0 SB_BIG plane 4
48  // 74 x142y0 SB_BIG plane 5
12  // 75 x142y0 SB_BIG plane 5
00  // 76 x142y0 SB_DRIVE plane 6,5
48  // 77 x142y0 SB_BIG plane 6
12  // 78 x142y0 SB_BIG plane 6
48  // 79 x142y0 SB_BIG plane 7
12  // 80 x142y0 SB_BIG plane 7
00  // 81 x142y0 SB_DRIVE plane 8,7
48  // 82 x142y0 SB_BIG plane 8
12  // 83 x142y0 SB_BIG plane 8
48  // 84 x142y0 SB_BIG plane 9
12  // 85 x142y0 SB_BIG plane 9
00  // 86 x142y0 SB_DRIVE plane 10,9
48  // 87 x142y0 SB_BIG plane 10
12  // 88 x142y0 SB_BIG plane 10
48  // 89 x142y0 SB_BIG plane 11
12  // 90 x142y0 SB_BIG plane 11
00  // 91 x142y0 SB_DRIVE plane 12,11
48  // 92 x142y0 SB_BIG plane 12
12  // 93 x142y0 SB_BIG plane 12
A8  // 94 x141y-1 SB_SML plane 1
82  // 95 x141y-1 SB_SML plane 2,1
2A  // 96 x141y-1 SB_SML plane 2
A8  // 97 x141y-1 SB_SML plane 3
82  // 98 x141y-1 SB_SML plane 4,3
2A  // 99 x141y-1 SB_SML plane 4
A8  // 100 x141y-1 SB_SML plane 5
82  // 101 x141y-1 SB_SML plane 6,5
2A  // 102 x141y-1 SB_SML plane 6
A8  // 103 x141y-1 SB_SML plane 7
82  // 104 x141y-1 SB_SML plane 8,7
2A  // 105 x141y-1 SB_SML plane 8
A8  // 106 x141y-1 SB_SML plane 9
82  // 107 x141y-1 SB_SML plane 10,9
2A  // 108 x141y-1 SB_SML plane 10
A8  // 109 x141y-1 SB_SML plane 11
82  // 110 x141y-1 SB_SML plane 12,11
2A  // 111 x141y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 23AB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
00 // y_sel: -1
78 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 23B3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x143y-2
00  // 14 bottom_edge_EN1 at x143y-2
00  // 15 bottom_edge_EN2 at x143y-2
00  // 16 bottom_edge_EN3 at x143y-2
00  // 17 bottom_edge_EN4 at x143y-2
00  // 18 bottom_edge_EN5 at x143y-2
00  // 19 bottom_edge_EN0 at x144y-2
00  // 20 bottom_edge_EN1 at x144y-2
00  // 21 bottom_edge_EN2 at x144y-2
00  // 22 bottom_edge_EN3 at x144y-2
00  // 23 bottom_edge_EN4 at x144y-2
00  // 24 bottom_edge_EN5 at x144y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x143y-1 SB_BIG plane 1
12  // 65 x143y-1 SB_BIG plane 1
00  // 66 x143y-1 SB_DRIVE plane 2,1
48  // 67 x143y-1 SB_BIG plane 2
12  // 68 x143y-1 SB_BIG plane 2
48  // 69 x143y-1 SB_BIG plane 3
12  // 70 x143y-1 SB_BIG plane 3
00  // 71 x143y-1 SB_DRIVE plane 4,3
48  // 72 x143y-1 SB_BIG plane 4
12  // 73 x143y-1 SB_BIG plane 4
48  // 74 x143y-1 SB_BIG plane 5
12  // 75 x143y-1 SB_BIG plane 5
00  // 76 x143y-1 SB_DRIVE plane 6,5
48  // 77 x143y-1 SB_BIG plane 6
12  // 78 x143y-1 SB_BIG plane 6
48  // 79 x143y-1 SB_BIG plane 7
12  // 80 x143y-1 SB_BIG plane 7
00  // 81 x143y-1 SB_DRIVE plane 8,7
48  // 82 x143y-1 SB_BIG plane 8
12  // 83 x143y-1 SB_BIG plane 8
48  // 84 x143y-1 SB_BIG plane 9
12  // 85 x143y-1 SB_BIG plane 9
00  // 86 x143y-1 SB_DRIVE plane 10,9
48  // 87 x143y-1 SB_BIG plane 10
12  // 88 x143y-1 SB_BIG plane 10
48  // 89 x143y-1 SB_BIG plane 11
12  // 90 x143y-1 SB_BIG plane 11
00  // 91 x143y-1 SB_DRIVE plane 12,11
48  // 92 x143y-1 SB_BIG plane 12
12  // 93 x143y-1 SB_BIG plane 12
A8  // 94 x144y0 SB_SML plane 1
82  // 95 x144y0 SB_SML plane 2,1
2A  // 96 x144y0 SB_SML plane 2
A8  // 97 x144y0 SB_SML plane 3
82  // 98 x144y0 SB_SML plane 4,3
2A  // 99 x144y0 SB_SML plane 4
A8  // 100 x144y0 SB_SML plane 5
82  // 101 x144y0 SB_SML plane 6,5
2A  // 102 x144y0 SB_SML plane 6
A8  // 103 x144y0 SB_SML plane 7
82  // 104 x144y0 SB_SML plane 8,7
2A  // 105 x144y0 SB_SML plane 8
A8  // 106 x144y0 SB_SML plane 9
82  // 107 x144y0 SB_SML plane 10,9
2A  // 108 x144y0 SB_SML plane 10
A8  // 109 x144y0 SB_SML plane 11
82  // 110 x144y0 SB_SML plane 12,11
2A  // 111 x144y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2429     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
00 // y_sel: -1
A0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2431
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x145y-2
00  // 14 bottom_edge_EN1 at x145y-2
00  // 15 bottom_edge_EN2 at x145y-2
00  // 16 bottom_edge_EN3 at x145y-2
00  // 17 bottom_edge_EN4 at x145y-2
00  // 18 bottom_edge_EN5 at x145y-2
00  // 19 bottom_edge_EN0 at x146y-2
00  // 20 bottom_edge_EN1 at x146y-2
00  // 21 bottom_edge_EN2 at x146y-2
00  // 22 bottom_edge_EN3 at x146y-2
00  // 23 bottom_edge_EN4 at x146y-2
00  // 24 bottom_edge_EN5 at x146y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x146y0 SB_BIG plane 1
12  // 65 x146y0 SB_BIG plane 1
00  // 66 x146y0 SB_DRIVE plane 2,1
48  // 67 x146y0 SB_BIG plane 2
12  // 68 x146y0 SB_BIG plane 2
48  // 69 x146y0 SB_BIG plane 3
12  // 70 x146y0 SB_BIG plane 3
00  // 71 x146y0 SB_DRIVE plane 4,3
48  // 72 x146y0 SB_BIG plane 4
12  // 73 x146y0 SB_BIG plane 4
48  // 74 x146y0 SB_BIG plane 5
12  // 75 x146y0 SB_BIG plane 5
00  // 76 x146y0 SB_DRIVE plane 6,5
48  // 77 x146y0 SB_BIG plane 6
12  // 78 x146y0 SB_BIG plane 6
48  // 79 x146y0 SB_BIG plane 7
12  // 80 x146y0 SB_BIG plane 7
00  // 81 x146y0 SB_DRIVE plane 8,7
48  // 82 x146y0 SB_BIG plane 8
12  // 83 x146y0 SB_BIG plane 8
48  // 84 x146y0 SB_BIG plane 9
12  // 85 x146y0 SB_BIG plane 9
00  // 86 x146y0 SB_DRIVE plane 10,9
48  // 87 x146y0 SB_BIG plane 10
12  // 88 x146y0 SB_BIG plane 10
48  // 89 x146y0 SB_BIG plane 11
12  // 90 x146y0 SB_BIG plane 11
00  // 91 x146y0 SB_DRIVE plane 12,11
48  // 92 x146y0 SB_BIG plane 12
12  // 93 x146y0 SB_BIG plane 12
A8  // 94 x145y-1 SB_SML plane 1
82  // 95 x145y-1 SB_SML plane 2,1
2A  // 96 x145y-1 SB_SML plane 2
A8  // 97 x145y-1 SB_SML plane 3
82  // 98 x145y-1 SB_SML plane 4,3
2A  // 99 x145y-1 SB_SML plane 4
A8  // 100 x145y-1 SB_SML plane 5
82  // 101 x145y-1 SB_SML plane 6,5
2A  // 102 x145y-1 SB_SML plane 6
A8  // 103 x145y-1 SB_SML plane 7
82  // 104 x145y-1 SB_SML plane 8,7
2A  // 105 x145y-1 SB_SML plane 8
A8  // 106 x145y-1 SB_SML plane 9
82  // 107 x145y-1 SB_SML plane 10,9
2A  // 108 x145y-1 SB_SML plane 10
A8  // 109 x145y-1 SB_SML plane 11
82  // 110 x145y-1 SB_SML plane 12,11
2A  // 111 x145y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 24A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
00 // y_sel: -1
C8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 24AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x147y-2
00  // 14 bottom_edge_EN1 at x147y-2
00  // 15 bottom_edge_EN2 at x147y-2
00  // 16 bottom_edge_EN3 at x147y-2
00  // 17 bottom_edge_EN4 at x147y-2
00  // 18 bottom_edge_EN5 at x147y-2
00  // 19 bottom_edge_EN0 at x148y-2
00  // 20 bottom_edge_EN1 at x148y-2
00  // 21 bottom_edge_EN2 at x148y-2
00  // 22 bottom_edge_EN3 at x148y-2
00  // 23 bottom_edge_EN4 at x148y-2
00  // 24 bottom_edge_EN5 at x148y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x147y-1 SB_BIG plane 1
12  // 65 x147y-1 SB_BIG plane 1
00  // 66 x147y-1 SB_DRIVE plane 2,1
48  // 67 x147y-1 SB_BIG plane 2
12  // 68 x147y-1 SB_BIG plane 2
48  // 69 x147y-1 SB_BIG plane 3
12  // 70 x147y-1 SB_BIG plane 3
00  // 71 x147y-1 SB_DRIVE plane 4,3
48  // 72 x147y-1 SB_BIG plane 4
12  // 73 x147y-1 SB_BIG plane 4
48  // 74 x147y-1 SB_BIG plane 5
12  // 75 x147y-1 SB_BIG plane 5
00  // 76 x147y-1 SB_DRIVE plane 6,5
48  // 77 x147y-1 SB_BIG plane 6
12  // 78 x147y-1 SB_BIG plane 6
48  // 79 x147y-1 SB_BIG plane 7
12  // 80 x147y-1 SB_BIG plane 7
00  // 81 x147y-1 SB_DRIVE plane 8,7
48  // 82 x147y-1 SB_BIG plane 8
12  // 83 x147y-1 SB_BIG plane 8
48  // 84 x147y-1 SB_BIG plane 9
12  // 85 x147y-1 SB_BIG plane 9
00  // 86 x147y-1 SB_DRIVE plane 10,9
48  // 87 x147y-1 SB_BIG plane 10
12  // 88 x147y-1 SB_BIG plane 10
48  // 89 x147y-1 SB_BIG plane 11
12  // 90 x147y-1 SB_BIG plane 11
00  // 91 x147y-1 SB_DRIVE plane 12,11
48  // 92 x147y-1 SB_BIG plane 12
12  // 93 x147y-1 SB_BIG plane 12
A8  // 94 x148y0 SB_SML plane 1
82  // 95 x148y0 SB_SML plane 2,1
2A  // 96 x148y0 SB_SML plane 2
A8  // 97 x148y0 SB_SML plane 3
82  // 98 x148y0 SB_SML plane 4,3
2A  // 99 x148y0 SB_SML plane 4
A8  // 100 x148y0 SB_SML plane 5
82  // 101 x148y0 SB_SML plane 6,5
2A  // 102 x148y0 SB_SML plane 6
A8  // 103 x148y0 SB_SML plane 7
82  // 104 x148y0 SB_SML plane 8,7
2A  // 105 x148y0 SB_SML plane 8
A8  // 106 x148y0 SB_SML plane 9
82  // 107 x148y0 SB_SML plane 10,9
2A  // 108 x148y0 SB_SML plane 10
A8  // 109 x148y0 SB_SML plane 11
82  // 110 x148y0 SB_SML plane 12,11
2A  // 111 x148y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2525     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
00 // y_sel: -1
10 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 252D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x149y-2
00  // 14 bottom_edge_EN1 at x149y-2
00  // 15 bottom_edge_EN2 at x149y-2
00  // 16 bottom_edge_EN3 at x149y-2
00  // 17 bottom_edge_EN4 at x149y-2
00  // 18 bottom_edge_EN5 at x149y-2
00  // 19 bottom_edge_EN0 at x150y-2
00  // 20 bottom_edge_EN1 at x150y-2
00  // 21 bottom_edge_EN2 at x150y-2
00  // 22 bottom_edge_EN3 at x150y-2
00  // 23 bottom_edge_EN4 at x150y-2
00  // 24 bottom_edge_EN5 at x150y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x150y0 SB_BIG plane 1
12  // 65 x150y0 SB_BIG plane 1
00  // 66 x150y0 SB_DRIVE plane 2,1
48  // 67 x150y0 SB_BIG plane 2
12  // 68 x150y0 SB_BIG plane 2
48  // 69 x150y0 SB_BIG plane 3
12  // 70 x150y0 SB_BIG plane 3
00  // 71 x150y0 SB_DRIVE plane 4,3
48  // 72 x150y0 SB_BIG plane 4
12  // 73 x150y0 SB_BIG plane 4
48  // 74 x150y0 SB_BIG plane 5
12  // 75 x150y0 SB_BIG plane 5
00  // 76 x150y0 SB_DRIVE plane 6,5
48  // 77 x150y0 SB_BIG plane 6
12  // 78 x150y0 SB_BIG plane 6
48  // 79 x150y0 SB_BIG plane 7
12  // 80 x150y0 SB_BIG plane 7
00  // 81 x150y0 SB_DRIVE plane 8,7
48  // 82 x150y0 SB_BIG plane 8
12  // 83 x150y0 SB_BIG plane 8
48  // 84 x150y0 SB_BIG plane 9
12  // 85 x150y0 SB_BIG plane 9
00  // 86 x150y0 SB_DRIVE plane 10,9
48  // 87 x150y0 SB_BIG plane 10
12  // 88 x150y0 SB_BIG plane 10
48  // 89 x150y0 SB_BIG plane 11
12  // 90 x150y0 SB_BIG plane 11
00  // 91 x150y0 SB_DRIVE plane 12,11
48  // 92 x150y0 SB_BIG plane 12
12  // 93 x150y0 SB_BIG plane 12
A8  // 94 x149y-1 SB_SML plane 1
82  // 95 x149y-1 SB_SML plane 2,1
2A  // 96 x149y-1 SB_SML plane 2
A8  // 97 x149y-1 SB_SML plane 3
82  // 98 x149y-1 SB_SML plane 4,3
2A  // 99 x149y-1 SB_SML plane 4
A8  // 100 x149y-1 SB_SML plane 5
82  // 101 x149y-1 SB_SML plane 6,5
2A  // 102 x149y-1 SB_SML plane 6
A8  // 103 x149y-1 SB_SML plane 7
82  // 104 x149y-1 SB_SML plane 8,7
2A  // 105 x149y-1 SB_SML plane 8
A8  // 106 x149y-1 SB_SML plane 9
82  // 107 x149y-1 SB_SML plane 10,9
2A  // 108 x149y-1 SB_SML plane 10
A8  // 109 x149y-1 SB_SML plane 11
82  // 110 x149y-1 SB_SML plane 12,11
2A  // 111 x149y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 25A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
00 // y_sel: -1
18 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 25AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x151y-2
00  // 14 bottom_edge_EN1 at x151y-2
00  // 15 bottom_edge_EN2 at x151y-2
00  // 16 bottom_edge_EN3 at x151y-2
00  // 17 bottom_edge_EN4 at x151y-2
00  // 18 bottom_edge_EN5 at x151y-2
00  // 19 bottom_edge_EN0 at x152y-2
00  // 20 bottom_edge_EN1 at x152y-2
00  // 21 bottom_edge_EN2 at x152y-2
00  // 22 bottom_edge_EN3 at x152y-2
00  // 23 bottom_edge_EN4 at x152y-2
00  // 24 bottom_edge_EN5 at x152y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x151y-1 SB_BIG plane 1
12  // 65 x151y-1 SB_BIG plane 1
00  // 66 x151y-1 SB_DRIVE plane 2,1
48  // 67 x151y-1 SB_BIG plane 2
12  // 68 x151y-1 SB_BIG plane 2
48  // 69 x151y-1 SB_BIG plane 3
12  // 70 x151y-1 SB_BIG plane 3
00  // 71 x151y-1 SB_DRIVE plane 4,3
48  // 72 x151y-1 SB_BIG plane 4
12  // 73 x151y-1 SB_BIG plane 4
48  // 74 x151y-1 SB_BIG plane 5
12  // 75 x151y-1 SB_BIG plane 5
00  // 76 x151y-1 SB_DRIVE plane 6,5
48  // 77 x151y-1 SB_BIG plane 6
12  // 78 x151y-1 SB_BIG plane 6
48  // 79 x151y-1 SB_BIG plane 7
12  // 80 x151y-1 SB_BIG plane 7
00  // 81 x151y-1 SB_DRIVE plane 8,7
48  // 82 x151y-1 SB_BIG plane 8
12  // 83 x151y-1 SB_BIG plane 8
48  // 84 x151y-1 SB_BIG plane 9
12  // 85 x151y-1 SB_BIG plane 9
00  // 86 x151y-1 SB_DRIVE plane 10,9
48  // 87 x151y-1 SB_BIG plane 10
12  // 88 x151y-1 SB_BIG plane 10
48  // 89 x151y-1 SB_BIG plane 11
12  // 90 x151y-1 SB_BIG plane 11
00  // 91 x151y-1 SB_DRIVE plane 12,11
48  // 92 x151y-1 SB_BIG plane 12
12  // 93 x151y-1 SB_BIG plane 12
A8  // 94 x152y0 SB_SML plane 1
82  // 95 x152y0 SB_SML plane 2,1
2A  // 96 x152y0 SB_SML plane 2
A8  // 97 x152y0 SB_SML plane 3
82  // 98 x152y0 SB_SML plane 4,3
2A  // 99 x152y0 SB_SML plane 4
A8  // 100 x152y0 SB_SML plane 5
82  // 101 x152y0 SB_SML plane 6,5
2A  // 102 x152y0 SB_SML plane 6
A8  // 103 x152y0 SB_SML plane 7
82  // 104 x152y0 SB_SML plane 8,7
2A  // 105 x152y0 SB_SML plane 8
A8  // 106 x152y0 SB_SML plane 9
82  // 107 x152y0 SB_SML plane 10,9
2A  // 108 x152y0 SB_SML plane 10
A8  // 109 x152y0 SB_SML plane 11
82  // 110 x152y0 SB_SML plane 12,11
2A  // 111 x152y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2621     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
00 // y_sel: -1
C0 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2629
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x153y-2
00  // 14 bottom_edge_EN1 at x153y-2
00  // 15 bottom_edge_EN2 at x153y-2
00  // 16 bottom_edge_EN3 at x153y-2
00  // 17 bottom_edge_EN4 at x153y-2
00  // 18 bottom_edge_EN5 at x153y-2
00  // 19 bottom_edge_EN0 at x154y-2
00  // 20 bottom_edge_EN1 at x154y-2
00  // 21 bottom_edge_EN2 at x154y-2
00  // 22 bottom_edge_EN3 at x154y-2
00  // 23 bottom_edge_EN4 at x154y-2
00  // 24 bottom_edge_EN5 at x154y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x154y0 SB_BIG plane 1
12  // 65 x154y0 SB_BIG plane 1
00  // 66 x154y0 SB_DRIVE plane 2,1
48  // 67 x154y0 SB_BIG plane 2
12  // 68 x154y0 SB_BIG plane 2
48  // 69 x154y0 SB_BIG plane 3
12  // 70 x154y0 SB_BIG plane 3
00  // 71 x154y0 SB_DRIVE plane 4,3
48  // 72 x154y0 SB_BIG plane 4
12  // 73 x154y0 SB_BIG plane 4
48  // 74 x154y0 SB_BIG plane 5
12  // 75 x154y0 SB_BIG plane 5
00  // 76 x154y0 SB_DRIVE plane 6,5
48  // 77 x154y0 SB_BIG plane 6
12  // 78 x154y0 SB_BIG plane 6
48  // 79 x154y0 SB_BIG plane 7
12  // 80 x154y0 SB_BIG plane 7
00  // 81 x154y0 SB_DRIVE plane 8,7
48  // 82 x154y0 SB_BIG plane 8
12  // 83 x154y0 SB_BIG plane 8
48  // 84 x154y0 SB_BIG plane 9
12  // 85 x154y0 SB_BIG plane 9
00  // 86 x154y0 SB_DRIVE plane 10,9
48  // 87 x154y0 SB_BIG plane 10
12  // 88 x154y0 SB_BIG plane 10
48  // 89 x154y0 SB_BIG plane 11
12  // 90 x154y0 SB_BIG plane 11
00  // 91 x154y0 SB_DRIVE plane 12,11
48  // 92 x154y0 SB_BIG plane 12
12  // 93 x154y0 SB_BIG plane 12
A8  // 94 x153y-1 SB_SML plane 1
82  // 95 x153y-1 SB_SML plane 2,1
2A  // 96 x153y-1 SB_SML plane 2
A8  // 97 x153y-1 SB_SML plane 3
82  // 98 x153y-1 SB_SML plane 4,3
2A  // 99 x153y-1 SB_SML plane 4
A8  // 100 x153y-1 SB_SML plane 5
82  // 101 x153y-1 SB_SML plane 6,5
2A  // 102 x153y-1 SB_SML plane 6
A8  // 103 x153y-1 SB_SML plane 7
82  // 104 x153y-1 SB_SML plane 8,7
2A  // 105 x153y-1 SB_SML plane 8
A8  // 106 x153y-1 SB_SML plane 9
82  // 107 x153y-1 SB_SML plane 10,9
2A  // 108 x153y-1 SB_SML plane 10
A8  // 109 x153y-1 SB_SML plane 11
82  // 110 x153y-1 SB_SML plane 12,11
2A  // 111 x153y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 269F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
00 // y_sel: -1
A8 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 26A7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x155y-2
00  // 14 bottom_edge_EN1 at x155y-2
00  // 15 bottom_edge_EN2 at x155y-2
00  // 16 bottom_edge_EN3 at x155y-2
00  // 17 bottom_edge_EN4 at x155y-2
00  // 18 bottom_edge_EN5 at x155y-2
00  // 19 bottom_edge_EN0 at x156y-2
00  // 20 bottom_edge_EN1 at x156y-2
00  // 21 bottom_edge_EN2 at x156y-2
00  // 22 bottom_edge_EN3 at x156y-2
00  // 23 bottom_edge_EN4 at x156y-2
00  // 24 bottom_edge_EN5 at x156y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x155y-1 SB_BIG plane 1
12  // 65 x155y-1 SB_BIG plane 1
00  // 66 x155y-1 SB_DRIVE plane 2,1
48  // 67 x155y-1 SB_BIG plane 2
12  // 68 x155y-1 SB_BIG plane 2
48  // 69 x155y-1 SB_BIG plane 3
12  // 70 x155y-1 SB_BIG plane 3
00  // 71 x155y-1 SB_DRIVE plane 4,3
48  // 72 x155y-1 SB_BIG plane 4
12  // 73 x155y-1 SB_BIG plane 4
48  // 74 x155y-1 SB_BIG plane 5
12  // 75 x155y-1 SB_BIG plane 5
00  // 76 x155y-1 SB_DRIVE plane 6,5
48  // 77 x155y-1 SB_BIG plane 6
12  // 78 x155y-1 SB_BIG plane 6
48  // 79 x155y-1 SB_BIG plane 7
12  // 80 x155y-1 SB_BIG plane 7
00  // 81 x155y-1 SB_DRIVE plane 8,7
48  // 82 x155y-1 SB_BIG plane 8
12  // 83 x155y-1 SB_BIG plane 8
48  // 84 x155y-1 SB_BIG plane 9
12  // 85 x155y-1 SB_BIG plane 9
00  // 86 x155y-1 SB_DRIVE plane 10,9
48  // 87 x155y-1 SB_BIG plane 10
12  // 88 x155y-1 SB_BIG plane 10
48  // 89 x155y-1 SB_BIG plane 11
12  // 90 x155y-1 SB_BIG plane 11
00  // 91 x155y-1 SB_DRIVE plane 12,11
48  // 92 x155y-1 SB_BIG plane 12
12  // 93 x155y-1 SB_BIG plane 12
A8  // 94 x156y0 SB_SML plane 1
82  // 95 x156y0 SB_SML plane 2,1
2A  // 96 x156y0 SB_SML plane 2
A8  // 97 x156y0 SB_SML plane 3
82  // 98 x156y0 SB_SML plane 4,3
2A  // 99 x156y0 SB_SML plane 4
A8  // 100 x156y0 SB_SML plane 5
82  // 101 x156y0 SB_SML plane 6,5
2A  // 102 x156y0 SB_SML plane 6
A8  // 103 x156y0 SB_SML plane 7
82  // 104 x156y0 SB_SML plane 8,7
2A  // 105 x156y0 SB_SML plane 8
A8  // 106 x156y0 SB_SML plane 9
82  // 107 x156y0 SB_SML plane 10,9
2A  // 108 x156y0 SB_SML plane 10
A8  // 109 x156y0 SB_SML plane 11
82  // 110 x156y0 SB_SML plane 12,11
2A  // 111 x156y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 271D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
00 // y_sel: -1
70 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2725
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x157y-2
00  // 14 bottom_edge_EN1 at x157y-2
00  // 15 bottom_edge_EN2 at x157y-2
00  // 16 bottom_edge_EN3 at x157y-2
00  // 17 bottom_edge_EN4 at x157y-2
00  // 18 bottom_edge_EN5 at x157y-2
00  // 19 bottom_edge_EN0 at x158y-2
00  // 20 bottom_edge_EN1 at x158y-2
00  // 21 bottom_edge_EN2 at x158y-2
00  // 22 bottom_edge_EN3 at x158y-2
00  // 23 bottom_edge_EN4 at x158y-2
00  // 24 bottom_edge_EN5 at x158y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x158y0 SB_BIG plane 1
12  // 65 x158y0 SB_BIG plane 1
00  // 66 x158y0 SB_DRIVE plane 2,1
48  // 67 x158y0 SB_BIG plane 2
12  // 68 x158y0 SB_BIG plane 2
48  // 69 x158y0 SB_BIG plane 3
12  // 70 x158y0 SB_BIG plane 3
00  // 71 x158y0 SB_DRIVE plane 4,3
48  // 72 x158y0 SB_BIG plane 4
12  // 73 x158y0 SB_BIG plane 4
48  // 74 x158y0 SB_BIG plane 5
12  // 75 x158y0 SB_BIG plane 5
00  // 76 x158y0 SB_DRIVE plane 6,5
48  // 77 x158y0 SB_BIG plane 6
12  // 78 x158y0 SB_BIG plane 6
48  // 79 x158y0 SB_BIG plane 7
12  // 80 x158y0 SB_BIG plane 7
00  // 81 x158y0 SB_DRIVE plane 8,7
48  // 82 x158y0 SB_BIG plane 8
12  // 83 x158y0 SB_BIG plane 8
48  // 84 x158y0 SB_BIG plane 9
12  // 85 x158y0 SB_BIG plane 9
00  // 86 x158y0 SB_DRIVE plane 10,9
48  // 87 x158y0 SB_BIG plane 10
12  // 88 x158y0 SB_BIG plane 10
48  // 89 x158y0 SB_BIG plane 11
12  // 90 x158y0 SB_BIG plane 11
00  // 91 x158y0 SB_DRIVE plane 12,11
48  // 92 x158y0 SB_BIG plane 12
12  // 93 x158y0 SB_BIG plane 12
A8  // 94 x157y-1 SB_SML plane 1
82  // 95 x157y-1 SB_SML plane 2,1
2A  // 96 x157y-1 SB_SML plane 2
A8  // 97 x157y-1 SB_SML plane 3
82  // 98 x157y-1 SB_SML plane 4,3
2A  // 99 x157y-1 SB_SML plane 4
A8  // 100 x157y-1 SB_SML plane 5
82  // 101 x157y-1 SB_SML plane 6,5
2A  // 102 x157y-1 SB_SML plane 6
A8  // 103 x157y-1 SB_SML plane 7
82  // 104 x157y-1 SB_SML plane 8,7
2A  // 105 x157y-1 SB_SML plane 8
A8  // 106 x157y-1 SB_SML plane 9
82  // 107 x157y-1 SB_SML plane 10,9
2A  // 108 x157y-1 SB_SML plane 10
A8  // 109 x157y-1 SB_SML plane 11
82  // 110 x157y-1 SB_SML plane 12,11
2A  // 111 x157y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 279B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
00 // y_sel: -1
29 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 27A3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x159y-2
00  // 14 bottom_edge_EN1 at x159y-2
00  // 15 bottom_edge_EN2 at x159y-2
00  // 16 bottom_edge_EN3 at x159y-2
00  // 17 bottom_edge_EN4 at x159y-2
00  // 18 bottom_edge_EN5 at x159y-2
00  // 19 bottom_edge_EN0 at x160y-2
00  // 20 bottom_edge_EN1 at x160y-2
00  // 21 bottom_edge_EN2 at x160y-2
00  // 22 bottom_edge_EN3 at x160y-2
00  // 23 bottom_edge_EN4 at x160y-2
00  // 24 bottom_edge_EN5 at x160y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x159y-1 SB_BIG plane 1
12  // 65 x159y-1 SB_BIG plane 1
00  // 66 x159y-1 SB_DRIVE plane 2,1
48  // 67 x159y-1 SB_BIG plane 2
12  // 68 x159y-1 SB_BIG plane 2
48  // 69 x159y-1 SB_BIG plane 3
12  // 70 x159y-1 SB_BIG plane 3
00  // 71 x159y-1 SB_DRIVE plane 4,3
48  // 72 x159y-1 SB_BIG plane 4
12  // 73 x159y-1 SB_BIG plane 4
48  // 74 x159y-1 SB_BIG plane 5
12  // 75 x159y-1 SB_BIG plane 5
00  // 76 x159y-1 SB_DRIVE plane 6,5
48  // 77 x159y-1 SB_BIG plane 6
12  // 78 x159y-1 SB_BIG plane 6
48  // 79 x159y-1 SB_BIG plane 7
12  // 80 x159y-1 SB_BIG plane 7
00  // 81 x159y-1 SB_DRIVE plane 8,7
48  // 82 x159y-1 SB_BIG plane 8
12  // 83 x159y-1 SB_BIG plane 8
48  // 84 x159y-1 SB_BIG plane 9
12  // 85 x159y-1 SB_BIG plane 9
00  // 86 x159y-1 SB_DRIVE plane 10,9
48  // 87 x159y-1 SB_BIG plane 10
12  // 88 x159y-1 SB_BIG plane 10
48  // 89 x159y-1 SB_BIG plane 11
12  // 90 x159y-1 SB_BIG plane 11
00  // 91 x159y-1 SB_DRIVE plane 12,11
48  // 92 x159y-1 SB_BIG plane 12
12  // 93 x159y-1 SB_BIG plane 12
A8  // 94 x160y0 SB_SML plane 1
82  // 95 x160y0 SB_SML plane 2,1
2A  // 96 x160y0 SB_SML plane 2
A8  // 97 x160y0 SB_SML plane 3
82  // 98 x160y0 SB_SML plane 4,3
2A  // 99 x160y0 SB_SML plane 4
A8  // 100 x160y0 SB_SML plane 5
82  // 101 x160y0 SB_SML plane 6,5
2A  // 102 x160y0 SB_SML plane 6
A8  // 103 x160y0 SB_SML plane 7
82  // 104 x160y0 SB_SML plane 8,7
2A  // 105 x160y0 SB_SML plane 8
A8  // 106 x160y0 SB_SML plane 9
82  // 107 x160y0 SB_SML plane 10,9
2A  // 108 x160y0 SB_SML plane 10
A8  // 109 x160y0 SB_SML plane 11
82  // 110 x160y0 SB_SML plane 12,11
2A  // 111 x160y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2819     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
00 // y_sel: -1
F1 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2821
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x161y-2
00  // 14 bottom_edge_EN1 at x161y-2
00  // 15 bottom_edge_EN2 at x161y-2
00  // 16 bottom_edge_EN3 at x161y-2
00  // 17 bottom_edge_EN4 at x161y-2
00  // 18 bottom_edge_EN5 at x161y-2
00  // 19 bottom_edge_EN0 at x162y-2
00  // 20 bottom_edge_EN1 at x162y-2
00  // 21 bottom_edge_EN2 at x162y-2
00  // 22 bottom_edge_EN3 at x162y-2
00  // 23 bottom_edge_EN4 at x162y-2
00  // 24 bottom_edge_EN5 at x162y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y0 SB_BIG plane 1
12  // 65 x162y0 SB_BIG plane 1
00  // 66 x162y0 SB_DRIVE plane 2,1
48  // 67 x162y0 SB_BIG plane 2
12  // 68 x162y0 SB_BIG plane 2
48  // 69 x162y0 SB_BIG plane 3
12  // 70 x162y0 SB_BIG plane 3
00  // 71 x162y0 SB_DRIVE plane 4,3
48  // 72 x162y0 SB_BIG plane 4
12  // 73 x162y0 SB_BIG plane 4
48  // 74 x162y0 SB_BIG plane 5
12  // 75 x162y0 SB_BIG plane 5
00  // 76 x162y0 SB_DRIVE plane 6,5
48  // 77 x162y0 SB_BIG plane 6
12  // 78 x162y0 SB_BIG plane 6
48  // 79 x162y0 SB_BIG plane 7
12  // 80 x162y0 SB_BIG plane 7
00  // 81 x162y0 SB_DRIVE plane 8,7
48  // 82 x162y0 SB_BIG plane 8
12  // 83 x162y0 SB_BIG plane 8
48  // 84 x162y0 SB_BIG plane 9
12  // 85 x162y0 SB_BIG plane 9
00  // 86 x162y0 SB_DRIVE plane 10,9
48  // 87 x162y0 SB_BIG plane 10
12  // 88 x162y0 SB_BIG plane 10
48  // 89 x162y0 SB_BIG plane 11
12  // 90 x162y0 SB_BIG plane 11
00  // 91 x162y0 SB_DRIVE plane 12,11
48  // 92 x162y0 SB_BIG plane 12
12  // 93 x162y0 SB_BIG plane 12
A8  // 94 x161y-1 SB_SML plane 1
82  // 95 x161y-1 SB_SML plane 2,1
2A  // 96 x161y-1 SB_SML plane 2
A8  // 97 x161y-1 SB_SML plane 3
82  // 98 x161y-1 SB_SML plane 4,3
2A  // 99 x161y-1 SB_SML plane 4
A8  // 100 x161y-1 SB_SML plane 5
82  // 101 x161y-1 SB_SML plane 6,5
2A  // 102 x161y-1 SB_SML plane 6
A8  // 103 x161y-1 SB_SML plane 7
82  // 104 x161y-1 SB_SML plane 8,7
2A  // 105 x161y-1 SB_SML plane 8
A8  // 106 x161y-1 SB_SML plane 9
82  // 107 x161y-1 SB_SML plane 10,9
2A  // 108 x161y-1 SB_SML plane 10
A8  // 109 x161y-1 SB_SML plane 11
82  // 110 x161y-1 SB_SML plane 12,11
2A  // 111 x161y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2897     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
01 // y_sel: 1
57 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 289F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y1
00  // 14 left_edge_EN1 at x-2y1
00  // 15 left_edge_EN2 at x-2y1
00  // 16 left_edge_EN0 at x-2y2
00  // 17 left_edge_EN1 at x-2y2
00  // 18 left_edge_EN2 at x-2y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y2 SB_BIG plane 1
12  // 65 x0y2 SB_BIG plane 1
00  // 66 x0y2 SB_DRIVE plane 2,1
48  // 67 x0y2 SB_BIG plane 2
12  // 68 x0y2 SB_BIG plane 2
48  // 69 x0y2 SB_BIG plane 3
12  // 70 x0y2 SB_BIG plane 3
00  // 71 x0y2 SB_DRIVE plane 4,3
48  // 72 x0y2 SB_BIG plane 4
12  // 73 x0y2 SB_BIG plane 4
48  // 74 x0y2 SB_BIG plane 5
12  // 75 x0y2 SB_BIG plane 5
00  // 76 x0y2 SB_DRIVE plane 6,5
48  // 77 x0y2 SB_BIG plane 6
12  // 78 x0y2 SB_BIG plane 6
48  // 79 x0y2 SB_BIG plane 7
12  // 80 x0y2 SB_BIG plane 7
00  // 81 x0y2 SB_DRIVE plane 8,7
48  // 82 x0y2 SB_BIG plane 8
12  // 83 x0y2 SB_BIG plane 8
48  // 84 x0y2 SB_BIG plane 9
12  // 85 x0y2 SB_BIG plane 9
00  // 86 x0y2 SB_DRIVE plane 10,9
48  // 87 x0y2 SB_BIG plane 10
12  // 88 x0y2 SB_BIG plane 10
48  // 89 x0y2 SB_BIG plane 11
12  // 90 x0y2 SB_BIG plane 11
00  // 91 x0y2 SB_DRIVE plane 12,11
48  // 92 x0y2 SB_BIG plane 12
12  // 93 x0y2 SB_BIG plane 12
A8  // 94 x-1y1 SB_SML plane 1
82  // 95 x-1y1 SB_SML plane 2,1
2A  // 96 x-1y1 SB_SML plane 2
A8  // 97 x-1y1 SB_SML plane 3
82  // 98 x-1y1 SB_SML plane 4,3
2A  // 99 x-1y1 SB_SML plane 4
A8  // 100 x-1y1 SB_SML plane 5
82  // 101 x-1y1 SB_SML plane 6,5
2A  // 102 x-1y1 SB_SML plane 6
A8  // 103 x-1y1 SB_SML plane 7
82  // 104 x-1y1 SB_SML plane 8,7
2A  // 105 x-1y1 SB_SML plane 8
A8  // 106 x-1y1 SB_SML plane 9
82  // 107 x-1y1 SB_SML plane 10,9
2A  // 108 x-1y1 SB_SML plane 10
A8  // 109 x-1y1 SB_SML plane 11
82  // 110 x-1y1 SB_SML plane 12,11
2A  // 111 x-1y1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2915     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
01 // y_sel: 1
78 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 291D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y1
00  // 14 right_edge_EN1 at x163y1
00  // 15 right_edge_EN2 at x163y1
00  // 16 right_edge_EN0 at x163y2
00  // 17 right_edge_EN1 at x163y2
00  // 18 right_edge_EN2 at x163y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y1 SB_BIG plane 1
12  // 65 x161y1 SB_BIG plane 1
00  // 66 x161y1 SB_DRIVE plane 2,1
48  // 67 x161y1 SB_BIG plane 2
12  // 68 x161y1 SB_BIG plane 2
48  // 69 x161y1 SB_BIG plane 3
12  // 70 x161y1 SB_BIG plane 3
00  // 71 x161y1 SB_DRIVE plane 4,3
48  // 72 x161y1 SB_BIG plane 4
12  // 73 x161y1 SB_BIG plane 4
48  // 74 x161y1 SB_BIG plane 5
12  // 75 x161y1 SB_BIG plane 5
00  // 76 x161y1 SB_DRIVE plane 6,5
48  // 77 x161y1 SB_BIG plane 6
12  // 78 x161y1 SB_BIG plane 6
48  // 79 x161y1 SB_BIG plane 7
12  // 80 x161y1 SB_BIG plane 7
00  // 81 x161y1 SB_DRIVE plane 8,7
48  // 82 x161y1 SB_BIG plane 8
12  // 83 x161y1 SB_BIG plane 8
48  // 84 x161y1 SB_BIG plane 9
12  // 85 x161y1 SB_BIG plane 9
00  // 86 x161y1 SB_DRIVE plane 10,9
48  // 87 x161y1 SB_BIG plane 10
12  // 88 x161y1 SB_BIG plane 10
48  // 89 x161y1 SB_BIG plane 11
12  // 90 x161y1 SB_BIG plane 11
00  // 91 x161y1 SB_DRIVE plane 12,11
48  // 92 x161y1 SB_BIG plane 12
12  // 93 x161y1 SB_BIG plane 12
A8  // 94 x162y2 SB_SML plane 1
82  // 95 x162y2 SB_SML plane 2,1
2A  // 96 x162y2 SB_SML plane 2
A8  // 97 x162y2 SB_SML plane 3
82  // 98 x162y2 SB_SML plane 4,3
2A  // 99 x162y2 SB_SML plane 4
A8  // 100 x162y2 SB_SML plane 5
82  // 101 x162y2 SB_SML plane 6,5
2A  // 102 x162y2 SB_SML plane 6
A8  // 103 x162y2 SB_SML plane 7
82  // 104 x162y2 SB_SML plane 8,7
2A  // 105 x162y2 SB_SML plane 8
A8  // 106 x162y2 SB_SML plane 9
82  // 107 x162y2 SB_SML plane 10,9
2A  // 108 x162y2 SB_SML plane 10
A8  // 109 x162y2 SB_SML plane 11
82  // 110 x162y2 SB_SML plane 12,11
2A  // 111 x162y2 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2993     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
02 // y_sel: 3
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 299B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y3
00  // 14 left_edge_EN1 at x-2y3
00  // 15 left_edge_EN2 at x-2y3
00  // 16 left_edge_EN0 at x-2y4
00  // 17 left_edge_EN1 at x-2y4
00  // 18 left_edge_EN2 at x-2y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y3 SB_BIG plane 1
12  // 65 x-1y3 SB_BIG plane 1
00  // 66 x-1y3 SB_DRIVE plane 2,1
48  // 67 x-1y3 SB_BIG plane 2
12  // 68 x-1y3 SB_BIG plane 2
48  // 69 x-1y3 SB_BIG plane 3
12  // 70 x-1y3 SB_BIG plane 3
00  // 71 x-1y3 SB_DRIVE plane 4,3
48  // 72 x-1y3 SB_BIG plane 4
12  // 73 x-1y3 SB_BIG plane 4
48  // 74 x-1y3 SB_BIG plane 5
12  // 75 x-1y3 SB_BIG plane 5
00  // 76 x-1y3 SB_DRIVE plane 6,5
48  // 77 x-1y3 SB_BIG plane 6
12  // 78 x-1y3 SB_BIG plane 6
48  // 79 x-1y3 SB_BIG plane 7
12  // 80 x-1y3 SB_BIG plane 7
00  // 81 x-1y3 SB_DRIVE plane 8,7
48  // 82 x-1y3 SB_BIG plane 8
12  // 83 x-1y3 SB_BIG plane 8
48  // 84 x-1y3 SB_BIG plane 9
12  // 85 x-1y3 SB_BIG plane 9
00  // 86 x-1y3 SB_DRIVE plane 10,9
48  // 87 x-1y3 SB_BIG plane 10
12  // 88 x-1y3 SB_BIG plane 10
48  // 89 x-1y3 SB_BIG plane 11
12  // 90 x-1y3 SB_BIG plane 11
00  // 91 x-1y3 SB_DRIVE plane 12,11
48  // 92 x-1y3 SB_BIG plane 12
12  // 93 x-1y3 SB_BIG plane 12
A8  // 94 x0y4 SB_SML plane 1
82  // 95 x0y4 SB_SML plane 2,1
2A  // 96 x0y4 SB_SML plane 2
A8  // 97 x0y4 SB_SML plane 3
82  // 98 x0y4 SB_SML plane 4,3
2A  // 99 x0y4 SB_SML plane 4
A8  // 100 x0y4 SB_SML plane 5
82  // 101 x0y4 SB_SML plane 6,5
2A  // 102 x0y4 SB_SML plane 6
A8  // 103 x0y4 SB_SML plane 7
82  // 104 x0y4 SB_SML plane 8,7
2A  // 105 x0y4 SB_SML plane 8
A8  // 106 x0y4 SB_SML plane 9
82  // 107 x0y4 SB_SML plane 10,9
2A  // 108 x0y4 SB_SML plane 10
A8  // 109 x0y4 SB_SML plane 11
82  // 110 x0y4 SB_SML plane 12,11
2A  // 111 x0y4 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A11     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
02 // y_sel: 3
E3 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A19
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y3
00  // 14 right_edge_EN1 at x163y3
00  // 15 right_edge_EN2 at x163y3
00  // 16 right_edge_EN0 at x163y4
00  // 17 right_edge_EN1 at x163y4
00  // 18 right_edge_EN2 at x163y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y4 SB_BIG plane 1
12  // 65 x162y4 SB_BIG plane 1
00  // 66 x162y4 SB_DRIVE plane 2,1
48  // 67 x162y4 SB_BIG plane 2
12  // 68 x162y4 SB_BIG plane 2
48  // 69 x162y4 SB_BIG plane 3
12  // 70 x162y4 SB_BIG plane 3
00  // 71 x162y4 SB_DRIVE plane 4,3
48  // 72 x162y4 SB_BIG plane 4
12  // 73 x162y4 SB_BIG plane 4
48  // 74 x162y4 SB_BIG plane 5
12  // 75 x162y4 SB_BIG plane 5
00  // 76 x162y4 SB_DRIVE plane 6,5
48  // 77 x162y4 SB_BIG plane 6
12  // 78 x162y4 SB_BIG plane 6
48  // 79 x162y4 SB_BIG plane 7
12  // 80 x162y4 SB_BIG plane 7
00  // 81 x162y4 SB_DRIVE plane 8,7
48  // 82 x162y4 SB_BIG plane 8
12  // 83 x162y4 SB_BIG plane 8
48  // 84 x162y4 SB_BIG plane 9
12  // 85 x162y4 SB_BIG plane 9
00  // 86 x162y4 SB_DRIVE plane 10,9
48  // 87 x162y4 SB_BIG plane 10
12  // 88 x162y4 SB_BIG plane 10
48  // 89 x162y4 SB_BIG plane 11
12  // 90 x162y4 SB_BIG plane 11
00  // 91 x162y4 SB_DRIVE plane 12,11
48  // 92 x162y4 SB_BIG plane 12
12  // 93 x162y4 SB_BIG plane 12
A8  // 94 x161y3 SB_SML plane 1
82  // 95 x161y3 SB_SML plane 2,1
2A  // 96 x161y3 SB_SML plane 2
A8  // 97 x161y3 SB_SML plane 3
82  // 98 x161y3 SB_SML plane 4,3
2A  // 99 x161y3 SB_SML plane 4
A8  // 100 x161y3 SB_SML plane 5
82  // 101 x161y3 SB_SML plane 6,5
2A  // 102 x161y3 SB_SML plane 6
A8  // 103 x161y3 SB_SML plane 7
82  // 104 x161y3 SB_SML plane 8,7
2A  // 105 x161y3 SB_SML plane 8
A8  // 106 x161y3 SB_SML plane 9
82  // 107 x161y3 SB_SML plane 10,9
2A  // 108 x161y3 SB_SML plane 10
A8  // 109 x161y3 SB_SML plane 11
82  // 110 x161y3 SB_SML plane 12,11
2A  // 111 x161y3 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A8F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
03 // y_sel: 5
45 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A97
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y5
00  // 14 left_edge_EN1 at x-2y5
00  // 15 left_edge_EN2 at x-2y5
00  // 16 left_edge_EN0 at x-2y6
00  // 17 left_edge_EN1 at x-2y6
00  // 18 left_edge_EN2 at x-2y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y6 SB_BIG plane 1
12  // 65 x0y6 SB_BIG plane 1
00  // 66 x0y6 SB_DRIVE plane 2,1
48  // 67 x0y6 SB_BIG plane 2
12  // 68 x0y6 SB_BIG plane 2
48  // 69 x0y6 SB_BIG plane 3
12  // 70 x0y6 SB_BIG plane 3
00  // 71 x0y6 SB_DRIVE plane 4,3
48  // 72 x0y6 SB_BIG plane 4
12  // 73 x0y6 SB_BIG plane 4
48  // 74 x0y6 SB_BIG plane 5
12  // 75 x0y6 SB_BIG plane 5
00  // 76 x0y6 SB_DRIVE plane 6,5
48  // 77 x0y6 SB_BIG plane 6
12  // 78 x0y6 SB_BIG plane 6
48  // 79 x0y6 SB_BIG plane 7
12  // 80 x0y6 SB_BIG plane 7
00  // 81 x0y6 SB_DRIVE plane 8,7
48  // 82 x0y6 SB_BIG plane 8
12  // 83 x0y6 SB_BIG plane 8
48  // 84 x0y6 SB_BIG plane 9
12  // 85 x0y6 SB_BIG plane 9
00  // 86 x0y6 SB_DRIVE plane 10,9
48  // 87 x0y6 SB_BIG plane 10
12  // 88 x0y6 SB_BIG plane 10
48  // 89 x0y6 SB_BIG plane 11
12  // 90 x0y6 SB_BIG plane 11
00  // 91 x0y6 SB_DRIVE plane 12,11
48  // 92 x0y6 SB_BIG plane 12
12  // 93 x0y6 SB_BIG plane 12
A8  // 94 x-1y5 SB_SML plane 1
82  // 95 x-1y5 SB_SML plane 2,1
2A  // 96 x-1y5 SB_SML plane 2
A8  // 97 x-1y5 SB_SML plane 3
82  // 98 x-1y5 SB_SML plane 4,3
2A  // 99 x-1y5 SB_SML plane 4
A8  // 100 x-1y5 SB_SML plane 5
82  // 101 x-1y5 SB_SML plane 6,5
2A  // 102 x-1y5 SB_SML plane 6
A8  // 103 x-1y5 SB_SML plane 7
82  // 104 x-1y5 SB_SML plane 8,7
2A  // 105 x-1y5 SB_SML plane 8
A8  // 106 x-1y5 SB_SML plane 9
82  // 107 x-1y5 SB_SML plane 10,9
2A  // 108 x-1y5 SB_SML plane 10
A8  // 109 x-1y5 SB_SML plane 11
82  // 110 x-1y5 SB_SML plane 12,11
2A  // 111 x-1y5 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B0D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
03 // y_sel: 5
6A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B15
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y5
00  // 14 right_edge_EN1 at x163y5
00  // 15 right_edge_EN2 at x163y5
00  // 16 right_edge_EN0 at x163y6
00  // 17 right_edge_EN1 at x163y6
00  // 18 right_edge_EN2 at x163y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y5 SB_BIG plane 1
12  // 65 x161y5 SB_BIG plane 1
00  // 66 x161y5 SB_DRIVE plane 2,1
48  // 67 x161y5 SB_BIG plane 2
12  // 68 x161y5 SB_BIG plane 2
48  // 69 x161y5 SB_BIG plane 3
12  // 70 x161y5 SB_BIG plane 3
00  // 71 x161y5 SB_DRIVE plane 4,3
48  // 72 x161y5 SB_BIG plane 4
12  // 73 x161y5 SB_BIG plane 4
48  // 74 x161y5 SB_BIG plane 5
12  // 75 x161y5 SB_BIG plane 5
00  // 76 x161y5 SB_DRIVE plane 6,5
48  // 77 x161y5 SB_BIG plane 6
12  // 78 x161y5 SB_BIG plane 6
48  // 79 x161y5 SB_BIG plane 7
12  // 80 x161y5 SB_BIG plane 7
00  // 81 x161y5 SB_DRIVE plane 8,7
48  // 82 x161y5 SB_BIG plane 8
12  // 83 x161y5 SB_BIG plane 8
48  // 84 x161y5 SB_BIG plane 9
12  // 85 x161y5 SB_BIG plane 9
00  // 86 x161y5 SB_DRIVE plane 10,9
48  // 87 x161y5 SB_BIG plane 10
12  // 88 x161y5 SB_BIG plane 10
48  // 89 x161y5 SB_BIG plane 11
12  // 90 x161y5 SB_BIG plane 11
00  // 91 x161y5 SB_DRIVE plane 12,11
48  // 92 x161y5 SB_BIG plane 12
12  // 93 x161y5 SB_BIG plane 12
A8  // 94 x162y6 SB_SML plane 1
82  // 95 x162y6 SB_SML plane 2,1
2A  // 96 x162y6 SB_SML plane 2
A8  // 97 x162y6 SB_SML plane 3
82  // 98 x162y6 SB_SML plane 4,3
2A  // 99 x162y6 SB_SML plane 4
A8  // 100 x162y6 SB_SML plane 5
82  // 101 x162y6 SB_SML plane 6,5
2A  // 102 x162y6 SB_SML plane 6
A8  // 103 x162y6 SB_SML plane 7
82  // 104 x162y6 SB_SML plane 8,7
2A  // 105 x162y6 SB_SML plane 8
A8  // 106 x162y6 SB_SML plane 9
82  // 107 x162y6 SB_SML plane 10,9
2A  // 108 x162y6 SB_SML plane 10
A8  // 109 x162y6 SB_SML plane 11
82  // 110 x162y6 SB_SML plane 12,11
2A  // 111 x162y6 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B8B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
04 // y_sel: 7
FA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B93
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y7
00  // 14 left_edge_EN1 at x-2y7
00  // 15 left_edge_EN2 at x-2y7
00  // 16 left_edge_EN0 at x-2y8
00  // 17 left_edge_EN1 at x-2y8
00  // 18 left_edge_EN2 at x-2y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y7 SB_BIG plane 1
12  // 65 x-1y7 SB_BIG plane 1
00  // 66 x-1y7 SB_DRIVE plane 2,1
48  // 67 x-1y7 SB_BIG plane 2
12  // 68 x-1y7 SB_BIG plane 2
48  // 69 x-1y7 SB_BIG plane 3
12  // 70 x-1y7 SB_BIG plane 3
00  // 71 x-1y7 SB_DRIVE plane 4,3
48  // 72 x-1y7 SB_BIG plane 4
12  // 73 x-1y7 SB_BIG plane 4
48  // 74 x-1y7 SB_BIG plane 5
12  // 75 x-1y7 SB_BIG plane 5
00  // 76 x-1y7 SB_DRIVE plane 6,5
48  // 77 x-1y7 SB_BIG plane 6
12  // 78 x-1y7 SB_BIG plane 6
48  // 79 x-1y7 SB_BIG plane 7
12  // 80 x-1y7 SB_BIG plane 7
00  // 81 x-1y7 SB_DRIVE plane 8,7
48  // 82 x-1y7 SB_BIG plane 8
12  // 83 x-1y7 SB_BIG plane 8
48  // 84 x-1y7 SB_BIG plane 9
12  // 85 x-1y7 SB_BIG plane 9
00  // 86 x-1y7 SB_DRIVE plane 10,9
48  // 87 x-1y7 SB_BIG plane 10
12  // 88 x-1y7 SB_BIG plane 10
48  // 89 x-1y7 SB_BIG plane 11
12  // 90 x-1y7 SB_BIG plane 11
00  // 91 x-1y7 SB_DRIVE plane 12,11
48  // 92 x-1y7 SB_BIG plane 12
12  // 93 x-1y7 SB_BIG plane 12
A8  // 94 x0y8 SB_SML plane 1
82  // 95 x0y8 SB_SML plane 2,1
2A  // 96 x0y8 SB_SML plane 2
A8  // 97 x0y8 SB_SML plane 3
82  // 98 x0y8 SB_SML plane 4,3
2A  // 99 x0y8 SB_SML plane 4
A8  // 100 x0y8 SB_SML plane 5
82  // 101 x0y8 SB_SML plane 6,5
2A  // 102 x0y8 SB_SML plane 6
A8  // 103 x0y8 SB_SML plane 7
82  // 104 x0y8 SB_SML plane 8,7
2A  // 105 x0y8 SB_SML plane 8
A8  // 106 x0y8 SB_SML plane 9
82  // 107 x0y8 SB_SML plane 10,9
2A  // 108 x0y8 SB_SML plane 10
A8  // 109 x0y8 SB_SML plane 11
82  // 110 x0y8 SB_SML plane 12,11
2A  // 111 x0y8 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
04 // y_sel: 7
D5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C11
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y7
00  // 14 right_edge_EN1 at x163y7
00  // 15 right_edge_EN2 at x163y7
00  // 16 right_edge_EN0 at x163y8
00  // 17 right_edge_EN1 at x163y8
00  // 18 right_edge_EN2 at x163y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y8 SB_BIG plane 1
12  // 65 x162y8 SB_BIG plane 1
00  // 66 x162y8 SB_DRIVE plane 2,1
48  // 67 x162y8 SB_BIG plane 2
12  // 68 x162y8 SB_BIG plane 2
48  // 69 x162y8 SB_BIG plane 3
12  // 70 x162y8 SB_BIG plane 3
00  // 71 x162y8 SB_DRIVE plane 4,3
48  // 72 x162y8 SB_BIG plane 4
12  // 73 x162y8 SB_BIG plane 4
48  // 74 x162y8 SB_BIG plane 5
12  // 75 x162y8 SB_BIG plane 5
00  // 76 x162y8 SB_DRIVE plane 6,5
48  // 77 x162y8 SB_BIG plane 6
12  // 78 x162y8 SB_BIG plane 6
48  // 79 x162y8 SB_BIG plane 7
12  // 80 x162y8 SB_BIG plane 7
00  // 81 x162y8 SB_DRIVE plane 8,7
48  // 82 x162y8 SB_BIG plane 8
12  // 83 x162y8 SB_BIG plane 8
48  // 84 x162y8 SB_BIG plane 9
12  // 85 x162y8 SB_BIG plane 9
00  // 86 x162y8 SB_DRIVE plane 10,9
48  // 87 x162y8 SB_BIG plane 10
12  // 88 x162y8 SB_BIG plane 10
48  // 89 x162y8 SB_BIG plane 11
12  // 90 x162y8 SB_BIG plane 11
00  // 91 x162y8 SB_DRIVE plane 12,11
48  // 92 x162y8 SB_BIG plane 12
12  // 93 x162y8 SB_BIG plane 12
A8  // 94 x161y7 SB_SML plane 1
82  // 95 x161y7 SB_SML plane 2,1
2A  // 96 x161y7 SB_SML plane 2
A8  // 97 x161y7 SB_SML plane 3
82  // 98 x161y7 SB_SML plane 4,3
2A  // 99 x161y7 SB_SML plane 4
A8  // 100 x161y7 SB_SML plane 5
82  // 101 x161y7 SB_SML plane 6,5
2A  // 102 x161y7 SB_SML plane 6
A8  // 103 x161y7 SB_SML plane 7
82  // 104 x161y7 SB_SML plane 8,7
2A  // 105 x161y7 SB_SML plane 8
A8  // 106 x161y7 SB_SML plane 9
82  // 107 x161y7 SB_SML plane 10,9
2A  // 108 x161y7 SB_SML plane 10
A8  // 109 x161y7 SB_SML plane 11
82  // 110 x161y7 SB_SML plane 12,11
2A  // 111 x161y7 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C87     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
05 // y_sel: 9
73 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C8F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y9
00  // 14 left_edge_EN1 at x-2y9
00  // 15 left_edge_EN2 at x-2y9
00  // 16 left_edge_EN0 at x-2y10
00  // 17 left_edge_EN1 at x-2y10
00  // 18 left_edge_EN2 at x-2y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y10 SB_BIG plane 1
12  // 65 x0y10 SB_BIG plane 1
00  // 66 x0y10 SB_DRIVE plane 2,1
48  // 67 x0y10 SB_BIG plane 2
12  // 68 x0y10 SB_BIG plane 2
48  // 69 x0y10 SB_BIG plane 3
12  // 70 x0y10 SB_BIG plane 3
00  // 71 x0y10 SB_DRIVE plane 4,3
48  // 72 x0y10 SB_BIG plane 4
12  // 73 x0y10 SB_BIG plane 4
48  // 74 x0y10 SB_BIG plane 5
12  // 75 x0y10 SB_BIG plane 5
00  // 76 x0y10 SB_DRIVE plane 6,5
48  // 77 x0y10 SB_BIG plane 6
12  // 78 x0y10 SB_BIG plane 6
48  // 79 x0y10 SB_BIG plane 7
12  // 80 x0y10 SB_BIG plane 7
00  // 81 x0y10 SB_DRIVE plane 8,7
48  // 82 x0y10 SB_BIG plane 8
12  // 83 x0y10 SB_BIG plane 8
48  // 84 x0y10 SB_BIG plane 9
12  // 85 x0y10 SB_BIG plane 9
00  // 86 x0y10 SB_DRIVE plane 10,9
48  // 87 x0y10 SB_BIG plane 10
12  // 88 x0y10 SB_BIG plane 10
48  // 89 x0y10 SB_BIG plane 11
12  // 90 x0y10 SB_BIG plane 11
00  // 91 x0y10 SB_DRIVE plane 12,11
48  // 92 x0y10 SB_BIG plane 12
12  // 93 x0y10 SB_BIG plane 12
A8  // 94 x-1y9 SB_SML plane 1
82  // 95 x-1y9 SB_SML plane 2,1
2A  // 96 x-1y9 SB_SML plane 2
A8  // 97 x-1y9 SB_SML plane 3
82  // 98 x-1y9 SB_SML plane 4,3
2A  // 99 x-1y9 SB_SML plane 4
A8  // 100 x-1y9 SB_SML plane 5
82  // 101 x-1y9 SB_SML plane 6,5
2A  // 102 x-1y9 SB_SML plane 6
A8  // 103 x-1y9 SB_SML plane 7
82  // 104 x-1y9 SB_SML plane 8,7
2A  // 105 x-1y9 SB_SML plane 8
A8  // 106 x-1y9 SB_SML plane 9
82  // 107 x-1y9 SB_SML plane 10,9
2A  // 108 x-1y9 SB_SML plane 10
A8  // 109 x-1y9 SB_SML plane 11
82  // 110 x-1y9 SB_SML plane 12,11
2A  // 111 x-1y9 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D05     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
05 // y_sel: 9
5C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D0D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y9
00  // 14 right_edge_EN1 at x163y9
00  // 15 right_edge_EN2 at x163y9
00  // 16 right_edge_EN0 at x163y10
00  // 17 right_edge_EN1 at x163y10
00  // 18 right_edge_EN2 at x163y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y9 SB_BIG plane 1
12  // 65 x161y9 SB_BIG plane 1
00  // 66 x161y9 SB_DRIVE plane 2,1
48  // 67 x161y9 SB_BIG plane 2
12  // 68 x161y9 SB_BIG plane 2
48  // 69 x161y9 SB_BIG plane 3
12  // 70 x161y9 SB_BIG plane 3
00  // 71 x161y9 SB_DRIVE plane 4,3
48  // 72 x161y9 SB_BIG plane 4
12  // 73 x161y9 SB_BIG plane 4
48  // 74 x161y9 SB_BIG plane 5
12  // 75 x161y9 SB_BIG plane 5
00  // 76 x161y9 SB_DRIVE plane 6,5
48  // 77 x161y9 SB_BIG plane 6
12  // 78 x161y9 SB_BIG plane 6
48  // 79 x161y9 SB_BIG plane 7
12  // 80 x161y9 SB_BIG plane 7
00  // 81 x161y9 SB_DRIVE plane 8,7
48  // 82 x161y9 SB_BIG plane 8
12  // 83 x161y9 SB_BIG plane 8
48  // 84 x161y9 SB_BIG plane 9
12  // 85 x161y9 SB_BIG plane 9
00  // 86 x161y9 SB_DRIVE plane 10,9
48  // 87 x161y9 SB_BIG plane 10
12  // 88 x161y9 SB_BIG plane 10
48  // 89 x161y9 SB_BIG plane 11
12  // 90 x161y9 SB_BIG plane 11
00  // 91 x161y9 SB_DRIVE plane 12,11
48  // 92 x161y9 SB_BIG plane 12
12  // 93 x161y9 SB_BIG plane 12
A8  // 94 x162y10 SB_SML plane 1
82  // 95 x162y10 SB_SML plane 2,1
2A  // 96 x162y10 SB_SML plane 2
A8  // 97 x162y10 SB_SML plane 3
82  // 98 x162y10 SB_SML plane 4,3
2A  // 99 x162y10 SB_SML plane 4
A8  // 100 x162y10 SB_SML plane 5
82  // 101 x162y10 SB_SML plane 6,5
2A  // 102 x162y10 SB_SML plane 6
A8  // 103 x162y10 SB_SML plane 7
82  // 104 x162y10 SB_SML plane 8,7
2A  // 105 x162y10 SB_SML plane 8
A8  // 106 x162y10 SB_SML plane 9
82  // 107 x162y10 SB_SML plane 10,9
2A  // 108 x162y10 SB_SML plane 10
A8  // 109 x162y10 SB_SML plane 11
82  // 110 x162y10 SB_SML plane 12,11
2A  // 111 x162y10 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
06 // y_sel: 11
E8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D8B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y11
00  // 14 left_edge_EN1 at x-2y11
00  // 15 left_edge_EN2 at x-2y11
00  // 16 left_edge_EN0 at x-2y12
00  // 17 left_edge_EN1 at x-2y12
00  // 18 left_edge_EN2 at x-2y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y11 SB_BIG plane 1
12  // 65 x-1y11 SB_BIG plane 1
00  // 66 x-1y11 SB_DRIVE plane 2,1
48  // 67 x-1y11 SB_BIG plane 2
12  // 68 x-1y11 SB_BIG plane 2
48  // 69 x-1y11 SB_BIG plane 3
12  // 70 x-1y11 SB_BIG plane 3
00  // 71 x-1y11 SB_DRIVE plane 4,3
48  // 72 x-1y11 SB_BIG plane 4
12  // 73 x-1y11 SB_BIG plane 4
48  // 74 x-1y11 SB_BIG plane 5
12  // 75 x-1y11 SB_BIG plane 5
00  // 76 x-1y11 SB_DRIVE plane 6,5
48  // 77 x-1y11 SB_BIG plane 6
12  // 78 x-1y11 SB_BIG plane 6
48  // 79 x-1y11 SB_BIG plane 7
12  // 80 x-1y11 SB_BIG plane 7
00  // 81 x-1y11 SB_DRIVE plane 8,7
48  // 82 x-1y11 SB_BIG plane 8
12  // 83 x-1y11 SB_BIG plane 8
48  // 84 x-1y11 SB_BIG plane 9
12  // 85 x-1y11 SB_BIG plane 9
00  // 86 x-1y11 SB_DRIVE plane 10,9
48  // 87 x-1y11 SB_BIG plane 10
12  // 88 x-1y11 SB_BIG plane 10
48  // 89 x-1y11 SB_BIG plane 11
12  // 90 x-1y11 SB_BIG plane 11
00  // 91 x-1y11 SB_DRIVE plane 12,11
48  // 92 x-1y11 SB_BIG plane 12
12  // 93 x-1y11 SB_BIG plane 12
A8  // 94 x0y12 SB_SML plane 1
82  // 95 x0y12 SB_SML plane 2,1
2A  // 96 x0y12 SB_SML plane 2
A8  // 97 x0y12 SB_SML plane 3
82  // 98 x0y12 SB_SML plane 4,3
2A  // 99 x0y12 SB_SML plane 4
A8  // 100 x0y12 SB_SML plane 5
82  // 101 x0y12 SB_SML plane 6,5
2A  // 102 x0y12 SB_SML plane 6
A8  // 103 x0y12 SB_SML plane 7
82  // 104 x0y12 SB_SML plane 8,7
2A  // 105 x0y12 SB_SML plane 8
A8  // 106 x0y12 SB_SML plane 9
82  // 107 x0y12 SB_SML plane 10,9
2A  // 108 x0y12 SB_SML plane 10
A8  // 109 x0y12 SB_SML plane 11
82  // 110 x0y12 SB_SML plane 12,11
2A  // 111 x0y12 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
06 // y_sel: 11
C7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E09
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y11
00  // 14 right_edge_EN1 at x163y11
00  // 15 right_edge_EN2 at x163y11
00  // 16 right_edge_EN0 at x163y12
00  // 17 right_edge_EN1 at x163y12
00  // 18 right_edge_EN2 at x163y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y12 SB_BIG plane 1
12  // 65 x162y12 SB_BIG plane 1
00  // 66 x162y12 SB_DRIVE plane 2,1
48  // 67 x162y12 SB_BIG plane 2
12  // 68 x162y12 SB_BIG plane 2
48  // 69 x162y12 SB_BIG plane 3
12  // 70 x162y12 SB_BIG plane 3
00  // 71 x162y12 SB_DRIVE plane 4,3
48  // 72 x162y12 SB_BIG plane 4
12  // 73 x162y12 SB_BIG plane 4
48  // 74 x162y12 SB_BIG plane 5
12  // 75 x162y12 SB_BIG plane 5
00  // 76 x162y12 SB_DRIVE plane 6,5
48  // 77 x162y12 SB_BIG plane 6
12  // 78 x162y12 SB_BIG plane 6
48  // 79 x162y12 SB_BIG plane 7
12  // 80 x162y12 SB_BIG plane 7
00  // 81 x162y12 SB_DRIVE plane 8,7
48  // 82 x162y12 SB_BIG plane 8
12  // 83 x162y12 SB_BIG plane 8
48  // 84 x162y12 SB_BIG plane 9
12  // 85 x162y12 SB_BIG plane 9
00  // 86 x162y12 SB_DRIVE plane 10,9
48  // 87 x162y12 SB_BIG plane 10
12  // 88 x162y12 SB_BIG plane 10
48  // 89 x162y12 SB_BIG plane 11
12  // 90 x162y12 SB_BIG plane 11
00  // 91 x162y12 SB_DRIVE plane 12,11
48  // 92 x162y12 SB_BIG plane 12
12  // 93 x162y12 SB_BIG plane 12
A8  // 94 x161y11 SB_SML plane 1
82  // 95 x161y11 SB_SML plane 2,1
2A  // 96 x161y11 SB_SML plane 2
A8  // 97 x161y11 SB_SML plane 3
82  // 98 x161y11 SB_SML plane 4,3
2A  // 99 x161y11 SB_SML plane 4
A8  // 100 x161y11 SB_SML plane 5
82  // 101 x161y11 SB_SML plane 6,5
2A  // 102 x161y11 SB_SML plane 6
A8  // 103 x161y11 SB_SML plane 7
82  // 104 x161y11 SB_SML plane 8,7
2A  // 105 x161y11 SB_SML plane 8
A8  // 106 x161y11 SB_SML plane 9
82  // 107 x161y11 SB_SML plane 10,9
2A  // 108 x161y11 SB_SML plane 10
A8  // 109 x161y11 SB_SML plane 11
82  // 110 x161y11 SB_SML plane 12,11
2A  // 111 x161y11 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
07 // y_sel: 13
61 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y13
00  // 14 left_edge_EN1 at x-2y13
00  // 15 left_edge_EN2 at x-2y13
00  // 16 left_edge_EN0 at x-2y14
00  // 17 left_edge_EN1 at x-2y14
00  // 18 left_edge_EN2 at x-2y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y14 SB_BIG plane 1
12  // 65 x0y14 SB_BIG plane 1
00  // 66 x0y14 SB_DRIVE plane 2,1
48  // 67 x0y14 SB_BIG plane 2
12  // 68 x0y14 SB_BIG plane 2
48  // 69 x0y14 SB_BIG plane 3
12  // 70 x0y14 SB_BIG plane 3
00  // 71 x0y14 SB_DRIVE plane 4,3
48  // 72 x0y14 SB_BIG plane 4
12  // 73 x0y14 SB_BIG plane 4
48  // 74 x0y14 SB_BIG plane 5
12  // 75 x0y14 SB_BIG plane 5
00  // 76 x0y14 SB_DRIVE plane 6,5
48  // 77 x0y14 SB_BIG plane 6
12  // 78 x0y14 SB_BIG plane 6
48  // 79 x0y14 SB_BIG plane 7
12  // 80 x0y14 SB_BIG plane 7
00  // 81 x0y14 SB_DRIVE plane 8,7
48  // 82 x0y14 SB_BIG plane 8
12  // 83 x0y14 SB_BIG plane 8
48  // 84 x0y14 SB_BIG plane 9
12  // 85 x0y14 SB_BIG plane 9
00  // 86 x0y14 SB_DRIVE plane 10,9
48  // 87 x0y14 SB_BIG plane 10
12  // 88 x0y14 SB_BIG plane 10
48  // 89 x0y14 SB_BIG plane 11
12  // 90 x0y14 SB_BIG plane 11
00  // 91 x0y14 SB_DRIVE plane 12,11
48  // 92 x0y14 SB_BIG plane 12
12  // 93 x0y14 SB_BIG plane 12
A8  // 94 x-1y13 SB_SML plane 1
82  // 95 x-1y13 SB_SML plane 2,1
2A  // 96 x-1y13 SB_SML plane 2
A8  // 97 x-1y13 SB_SML plane 3
82  // 98 x-1y13 SB_SML plane 4,3
2A  // 99 x-1y13 SB_SML plane 4
A8  // 100 x-1y13 SB_SML plane 5
82  // 101 x-1y13 SB_SML plane 6,5
2A  // 102 x-1y13 SB_SML plane 6
A8  // 103 x-1y13 SB_SML plane 7
82  // 104 x-1y13 SB_SML plane 8,7
2A  // 105 x-1y13 SB_SML plane 8
A8  // 106 x-1y13 SB_SML plane 9
82  // 107 x-1y13 SB_SML plane 10,9
2A  // 108 x-1y13 SB_SML plane 10
A8  // 109 x-1y13 SB_SML plane 11
82  // 110 x-1y13 SB_SML plane 12,11
2A  // 111 x-1y13 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2EFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
07 // y_sel: 13
4E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F05
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y13
00  // 14 right_edge_EN1 at x163y13
00  // 15 right_edge_EN2 at x163y13
00  // 16 right_edge_EN0 at x163y14
00  // 17 right_edge_EN1 at x163y14
00  // 18 right_edge_EN2 at x163y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y13 SB_BIG plane 1
12  // 65 x161y13 SB_BIG plane 1
00  // 66 x161y13 SB_DRIVE plane 2,1
48  // 67 x161y13 SB_BIG plane 2
12  // 68 x161y13 SB_BIG plane 2
48  // 69 x161y13 SB_BIG plane 3
12  // 70 x161y13 SB_BIG plane 3
00  // 71 x161y13 SB_DRIVE plane 4,3
48  // 72 x161y13 SB_BIG plane 4
12  // 73 x161y13 SB_BIG plane 4
48  // 74 x161y13 SB_BIG plane 5
12  // 75 x161y13 SB_BIG plane 5
00  // 76 x161y13 SB_DRIVE plane 6,5
48  // 77 x161y13 SB_BIG plane 6
12  // 78 x161y13 SB_BIG plane 6
48  // 79 x161y13 SB_BIG plane 7
12  // 80 x161y13 SB_BIG plane 7
00  // 81 x161y13 SB_DRIVE plane 8,7
48  // 82 x161y13 SB_BIG plane 8
12  // 83 x161y13 SB_BIG plane 8
48  // 84 x161y13 SB_BIG plane 9
12  // 85 x161y13 SB_BIG plane 9
00  // 86 x161y13 SB_DRIVE plane 10,9
48  // 87 x161y13 SB_BIG plane 10
12  // 88 x161y13 SB_BIG plane 10
48  // 89 x161y13 SB_BIG plane 11
12  // 90 x161y13 SB_BIG plane 11
00  // 91 x161y13 SB_DRIVE plane 12,11
48  // 92 x161y13 SB_BIG plane 12
12  // 93 x161y13 SB_BIG plane 12
A8  // 94 x162y14 SB_SML plane 1
82  // 95 x162y14 SB_SML plane 2,1
2A  // 96 x162y14 SB_SML plane 2
A8  // 97 x162y14 SB_SML plane 3
82  // 98 x162y14 SB_SML plane 4,3
2A  // 99 x162y14 SB_SML plane 4
A8  // 100 x162y14 SB_SML plane 5
82  // 101 x162y14 SB_SML plane 6,5
2A  // 102 x162y14 SB_SML plane 6
A8  // 103 x162y14 SB_SML plane 7
82  // 104 x162y14 SB_SML plane 8,7
2A  // 105 x162y14 SB_SML plane 8
A8  // 106 x162y14 SB_SML plane 9
82  // 107 x162y14 SB_SML plane 10,9
2A  // 108 x162y14 SB_SML plane 10
A8  // 109 x162y14 SB_SML plane 11
82  // 110 x162y14 SB_SML plane 12,11
2A  // 111 x162y14 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F7B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
08 // y_sel: 15
96 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F83
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y15
00  // 14 left_edge_EN1 at x-2y15
00  // 15 left_edge_EN2 at x-2y15
00  // 16 left_edge_EN0 at x-2y16
00  // 17 left_edge_EN1 at x-2y16
00  // 18 left_edge_EN2 at x-2y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y15 SB_BIG plane 1
12  // 65 x-1y15 SB_BIG plane 1
00  // 66 x-1y15 SB_DRIVE plane 2,1
48  // 67 x-1y15 SB_BIG plane 2
12  // 68 x-1y15 SB_BIG plane 2
48  // 69 x-1y15 SB_BIG plane 3
12  // 70 x-1y15 SB_BIG plane 3
00  // 71 x-1y15 SB_DRIVE plane 4,3
48  // 72 x-1y15 SB_BIG plane 4
12  // 73 x-1y15 SB_BIG plane 4
48  // 74 x-1y15 SB_BIG plane 5
12  // 75 x-1y15 SB_BIG plane 5
00  // 76 x-1y15 SB_DRIVE plane 6,5
48  // 77 x-1y15 SB_BIG plane 6
12  // 78 x-1y15 SB_BIG plane 6
48  // 79 x-1y15 SB_BIG plane 7
12  // 80 x-1y15 SB_BIG plane 7
00  // 81 x-1y15 SB_DRIVE plane 8,7
48  // 82 x-1y15 SB_BIG plane 8
12  // 83 x-1y15 SB_BIG plane 8
48  // 84 x-1y15 SB_BIG plane 9
12  // 85 x-1y15 SB_BIG plane 9
00  // 86 x-1y15 SB_DRIVE plane 10,9
48  // 87 x-1y15 SB_BIG plane 10
12  // 88 x-1y15 SB_BIG plane 10
48  // 89 x-1y15 SB_BIG plane 11
12  // 90 x-1y15 SB_BIG plane 11
00  // 91 x-1y15 SB_DRIVE plane 12,11
48  // 92 x-1y15 SB_BIG plane 12
12  // 93 x-1y15 SB_BIG plane 12
A8  // 94 x0y16 SB_SML plane 1
82  // 95 x0y16 SB_SML plane 2,1
2A  // 96 x0y16 SB_SML plane 2
A8  // 97 x0y16 SB_SML plane 3
82  // 98 x0y16 SB_SML plane 4,3
2A  // 99 x0y16 SB_SML plane 4
A8  // 100 x0y16 SB_SML plane 5
82  // 101 x0y16 SB_SML plane 6,5
2A  // 102 x0y16 SB_SML plane 6
A8  // 103 x0y16 SB_SML plane 7
82  // 104 x0y16 SB_SML plane 8,7
2A  // 105 x0y16 SB_SML plane 8
A8  // 106 x0y16 SB_SML plane 9
82  // 107 x0y16 SB_SML plane 10,9
2A  // 108 x0y16 SB_SML plane 10
A8  // 109 x0y16 SB_SML plane 11
82  // 110 x0y16 SB_SML plane 12,11
2A  // 111 x0y16 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2FF9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
08 // y_sel: 15
B9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3001
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y15
00  // 14 right_edge_EN1 at x163y15
00  // 15 right_edge_EN2 at x163y15
00  // 16 right_edge_EN0 at x163y16
00  // 17 right_edge_EN1 at x163y16
00  // 18 right_edge_EN2 at x163y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y16 SB_BIG plane 1
12  // 65 x162y16 SB_BIG plane 1
00  // 66 x162y16 SB_DRIVE plane 2,1
48  // 67 x162y16 SB_BIG plane 2
12  // 68 x162y16 SB_BIG plane 2
48  // 69 x162y16 SB_BIG plane 3
12  // 70 x162y16 SB_BIG plane 3
00  // 71 x162y16 SB_DRIVE plane 4,3
48  // 72 x162y16 SB_BIG plane 4
12  // 73 x162y16 SB_BIG plane 4
48  // 74 x162y16 SB_BIG plane 5
12  // 75 x162y16 SB_BIG plane 5
00  // 76 x162y16 SB_DRIVE plane 6,5
48  // 77 x162y16 SB_BIG plane 6
12  // 78 x162y16 SB_BIG plane 6
48  // 79 x162y16 SB_BIG plane 7
12  // 80 x162y16 SB_BIG plane 7
00  // 81 x162y16 SB_DRIVE plane 8,7
48  // 82 x162y16 SB_BIG plane 8
12  // 83 x162y16 SB_BIG plane 8
48  // 84 x162y16 SB_BIG plane 9
12  // 85 x162y16 SB_BIG plane 9
00  // 86 x162y16 SB_DRIVE plane 10,9
48  // 87 x162y16 SB_BIG plane 10
12  // 88 x162y16 SB_BIG plane 10
48  // 89 x162y16 SB_BIG plane 11
12  // 90 x162y16 SB_BIG plane 11
00  // 91 x162y16 SB_DRIVE plane 12,11
48  // 92 x162y16 SB_BIG plane 12
12  // 93 x162y16 SB_BIG plane 12
A8  // 94 x161y15 SB_SML plane 1
82  // 95 x161y15 SB_SML plane 2,1
2A  // 96 x161y15 SB_SML plane 2
A8  // 97 x161y15 SB_SML plane 3
82  // 98 x161y15 SB_SML plane 4,3
2A  // 99 x161y15 SB_SML plane 4
A8  // 100 x161y15 SB_SML plane 5
82  // 101 x161y15 SB_SML plane 6,5
2A  // 102 x161y15 SB_SML plane 6
A8  // 103 x161y15 SB_SML plane 7
82  // 104 x161y15 SB_SML plane 8,7
2A  // 105 x161y15 SB_SML plane 8
A8  // 106 x161y15 SB_SML plane 9
82  // 107 x161y15 SB_SML plane 10,9
2A  // 108 x161y15 SB_SML plane 10
A8  // 109 x161y15 SB_SML plane 11
82  // 110 x161y15 SB_SML plane 12,11
2A  // 111 x161y15 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3077     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
09 // y_sel: 17
1F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 307F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y17
00  // 14 left_edge_EN1 at x-2y17
00  // 15 left_edge_EN2 at x-2y17
00  // 16 left_edge_EN0 at x-2y18
00  // 17 left_edge_EN1 at x-2y18
00  // 18 left_edge_EN2 at x-2y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y18 SB_BIG plane 1
12  // 65 x0y18 SB_BIG plane 1
00  // 66 x0y18 SB_DRIVE plane 2,1
48  // 67 x0y18 SB_BIG plane 2
12  // 68 x0y18 SB_BIG plane 2
48  // 69 x0y18 SB_BIG plane 3
12  // 70 x0y18 SB_BIG plane 3
00  // 71 x0y18 SB_DRIVE plane 4,3
48  // 72 x0y18 SB_BIG plane 4
12  // 73 x0y18 SB_BIG plane 4
48  // 74 x0y18 SB_BIG plane 5
12  // 75 x0y18 SB_BIG plane 5
00  // 76 x0y18 SB_DRIVE plane 6,5
48  // 77 x0y18 SB_BIG plane 6
12  // 78 x0y18 SB_BIG plane 6
48  // 79 x0y18 SB_BIG plane 7
12  // 80 x0y18 SB_BIG plane 7
00  // 81 x0y18 SB_DRIVE plane 8,7
48  // 82 x0y18 SB_BIG plane 8
12  // 83 x0y18 SB_BIG plane 8
48  // 84 x0y18 SB_BIG plane 9
12  // 85 x0y18 SB_BIG plane 9
00  // 86 x0y18 SB_DRIVE plane 10,9
48  // 87 x0y18 SB_BIG plane 10
12  // 88 x0y18 SB_BIG plane 10
48  // 89 x0y18 SB_BIG plane 11
12  // 90 x0y18 SB_BIG plane 11
00  // 91 x0y18 SB_DRIVE plane 12,11
48  // 92 x0y18 SB_BIG plane 12
12  // 93 x0y18 SB_BIG plane 12
A8  // 94 x-1y17 SB_SML plane 1
82  // 95 x-1y17 SB_SML plane 2,1
2A  // 96 x-1y17 SB_SML plane 2
A8  // 97 x-1y17 SB_SML plane 3
82  // 98 x-1y17 SB_SML plane 4,3
2A  // 99 x-1y17 SB_SML plane 4
A8  // 100 x-1y17 SB_SML plane 5
82  // 101 x-1y17 SB_SML plane 6,5
2A  // 102 x-1y17 SB_SML plane 6
A8  // 103 x-1y17 SB_SML plane 7
82  // 104 x-1y17 SB_SML plane 8,7
2A  // 105 x-1y17 SB_SML plane 8
A8  // 106 x-1y17 SB_SML plane 9
82  // 107 x-1y17 SB_SML plane 10,9
2A  // 108 x-1y17 SB_SML plane 10
A8  // 109 x-1y17 SB_SML plane 11
82  // 110 x-1y17 SB_SML plane 12,11
2A  // 111 x-1y17 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
09 // y_sel: 17
30 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 30FD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y17
00  // 14 right_edge_EN1 at x163y17
00  // 15 right_edge_EN2 at x163y17
00  // 16 right_edge_EN0 at x163y18
00  // 17 right_edge_EN1 at x163y18
00  // 18 right_edge_EN2 at x163y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y17 SB_BIG plane 1
12  // 65 x161y17 SB_BIG plane 1
00  // 66 x161y17 SB_DRIVE plane 2,1
48  // 67 x161y17 SB_BIG plane 2
12  // 68 x161y17 SB_BIG plane 2
48  // 69 x161y17 SB_BIG plane 3
12  // 70 x161y17 SB_BIG plane 3
00  // 71 x161y17 SB_DRIVE plane 4,3
48  // 72 x161y17 SB_BIG plane 4
12  // 73 x161y17 SB_BIG plane 4
48  // 74 x161y17 SB_BIG plane 5
12  // 75 x161y17 SB_BIG plane 5
00  // 76 x161y17 SB_DRIVE plane 6,5
48  // 77 x161y17 SB_BIG plane 6
12  // 78 x161y17 SB_BIG plane 6
48  // 79 x161y17 SB_BIG plane 7
12  // 80 x161y17 SB_BIG plane 7
00  // 81 x161y17 SB_DRIVE plane 8,7
48  // 82 x161y17 SB_BIG plane 8
12  // 83 x161y17 SB_BIG plane 8
48  // 84 x161y17 SB_BIG plane 9
12  // 85 x161y17 SB_BIG plane 9
00  // 86 x161y17 SB_DRIVE plane 10,9
48  // 87 x161y17 SB_BIG plane 10
12  // 88 x161y17 SB_BIG plane 10
48  // 89 x161y17 SB_BIG plane 11
12  // 90 x161y17 SB_BIG plane 11
00  // 91 x161y17 SB_DRIVE plane 12,11
48  // 92 x161y17 SB_BIG plane 12
12  // 93 x161y17 SB_BIG plane 12
A8  // 94 x162y18 SB_SML plane 1
82  // 95 x162y18 SB_SML plane 2,1
2A  // 96 x162y18 SB_SML plane 2
A8  // 97 x162y18 SB_SML plane 3
82  // 98 x162y18 SB_SML plane 4,3
2A  // 99 x162y18 SB_SML plane 4
A8  // 100 x162y18 SB_SML plane 5
82  // 101 x162y18 SB_SML plane 6,5
2A  // 102 x162y18 SB_SML plane 6
A8  // 103 x162y18 SB_SML plane 7
82  // 104 x162y18 SB_SML plane 8,7
2A  // 105 x162y18 SB_SML plane 8
A8  // 106 x162y18 SB_SML plane 9
82  // 107 x162y18 SB_SML plane 10,9
2A  // 108 x162y18 SB_SML plane 10
A8  // 109 x162y18 SB_SML plane 11
82  // 110 x162y18 SB_SML plane 12,11
2A  // 111 x162y18 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3173     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0A // y_sel: 19
84 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 317B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y19
00  // 14 left_edge_EN1 at x-2y19
00  // 15 left_edge_EN2 at x-2y19
00  // 16 left_edge_EN0 at x-2y20
00  // 17 left_edge_EN1 at x-2y20
00  // 18 left_edge_EN2 at x-2y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y19 SB_BIG plane 1
12  // 65 x-1y19 SB_BIG plane 1
00  // 66 x-1y19 SB_DRIVE plane 2,1
48  // 67 x-1y19 SB_BIG plane 2
12  // 68 x-1y19 SB_BIG plane 2
48  // 69 x-1y19 SB_BIG plane 3
12  // 70 x-1y19 SB_BIG plane 3
00  // 71 x-1y19 SB_DRIVE plane 4,3
48  // 72 x-1y19 SB_BIG plane 4
12  // 73 x-1y19 SB_BIG plane 4
48  // 74 x-1y19 SB_BIG plane 5
12  // 75 x-1y19 SB_BIG plane 5
00  // 76 x-1y19 SB_DRIVE plane 6,5
48  // 77 x-1y19 SB_BIG plane 6
12  // 78 x-1y19 SB_BIG plane 6
48  // 79 x-1y19 SB_BIG plane 7
12  // 80 x-1y19 SB_BIG plane 7
00  // 81 x-1y19 SB_DRIVE plane 8,7
48  // 82 x-1y19 SB_BIG plane 8
12  // 83 x-1y19 SB_BIG plane 8
48  // 84 x-1y19 SB_BIG plane 9
12  // 85 x-1y19 SB_BIG plane 9
00  // 86 x-1y19 SB_DRIVE plane 10,9
48  // 87 x-1y19 SB_BIG plane 10
12  // 88 x-1y19 SB_BIG plane 10
48  // 89 x-1y19 SB_BIG plane 11
12  // 90 x-1y19 SB_BIG plane 11
00  // 91 x-1y19 SB_DRIVE plane 12,11
48  // 92 x-1y19 SB_BIG plane 12
12  // 93 x-1y19 SB_BIG plane 12
A8  // 94 x0y20 SB_SML plane 1
82  // 95 x0y20 SB_SML plane 2,1
2A  // 96 x0y20 SB_SML plane 2
A8  // 97 x0y20 SB_SML plane 3
82  // 98 x0y20 SB_SML plane 4,3
2A  // 99 x0y20 SB_SML plane 4
A8  // 100 x0y20 SB_SML plane 5
82  // 101 x0y20 SB_SML plane 6,5
2A  // 102 x0y20 SB_SML plane 6
A8  // 103 x0y20 SB_SML plane 7
82  // 104 x0y20 SB_SML plane 8,7
2A  // 105 x0y20 SB_SML plane 8
A8  // 106 x0y20 SB_SML plane 9
82  // 107 x0y20 SB_SML plane 10,9
2A  // 108 x0y20 SB_SML plane 10
A8  // 109 x0y20 SB_SML plane 11
82  // 110 x0y20 SB_SML plane 12,11
2A  // 111 x0y20 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 31F1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0A // y_sel: 19
AB // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 31F9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y19
00  // 14 right_edge_EN1 at x163y19
00  // 15 right_edge_EN2 at x163y19
00  // 16 right_edge_EN0 at x163y20
00  // 17 right_edge_EN1 at x163y20
00  // 18 right_edge_EN2 at x163y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y20 SB_BIG plane 1
12  // 65 x162y20 SB_BIG plane 1
00  // 66 x162y20 SB_DRIVE plane 2,1
48  // 67 x162y20 SB_BIG plane 2
12  // 68 x162y20 SB_BIG plane 2
48  // 69 x162y20 SB_BIG plane 3
12  // 70 x162y20 SB_BIG plane 3
00  // 71 x162y20 SB_DRIVE plane 4,3
48  // 72 x162y20 SB_BIG plane 4
12  // 73 x162y20 SB_BIG plane 4
48  // 74 x162y20 SB_BIG plane 5
12  // 75 x162y20 SB_BIG plane 5
00  // 76 x162y20 SB_DRIVE plane 6,5
48  // 77 x162y20 SB_BIG plane 6
12  // 78 x162y20 SB_BIG plane 6
48  // 79 x162y20 SB_BIG plane 7
12  // 80 x162y20 SB_BIG plane 7
00  // 81 x162y20 SB_DRIVE plane 8,7
48  // 82 x162y20 SB_BIG plane 8
12  // 83 x162y20 SB_BIG plane 8
48  // 84 x162y20 SB_BIG plane 9
12  // 85 x162y20 SB_BIG plane 9
00  // 86 x162y20 SB_DRIVE plane 10,9
48  // 87 x162y20 SB_BIG plane 10
12  // 88 x162y20 SB_BIG plane 10
48  // 89 x162y20 SB_BIG plane 11
12  // 90 x162y20 SB_BIG plane 11
00  // 91 x162y20 SB_DRIVE plane 12,11
48  // 92 x162y20 SB_BIG plane 12
12  // 93 x162y20 SB_BIG plane 12
A8  // 94 x161y19 SB_SML plane 1
82  // 95 x161y19 SB_SML plane 2,1
2A  // 96 x161y19 SB_SML plane 2
A8  // 97 x161y19 SB_SML plane 3
82  // 98 x161y19 SB_SML plane 4,3
2A  // 99 x161y19 SB_SML plane 4
A8  // 100 x161y19 SB_SML plane 5
82  // 101 x161y19 SB_SML plane 6,5
2A  // 102 x161y19 SB_SML plane 6
A8  // 103 x161y19 SB_SML plane 7
82  // 104 x161y19 SB_SML plane 8,7
2A  // 105 x161y19 SB_SML plane 8
A8  // 106 x161y19 SB_SML plane 9
82  // 107 x161y19 SB_SML plane 10,9
2A  // 108 x161y19 SB_SML plane 10
A8  // 109 x161y19 SB_SML plane 11
82  // 110 x161y19 SB_SML plane 12,11
2A  // 111 x161y19 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 326F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0B // y_sel: 21
0D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3277
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y21
00  // 14 left_edge_EN1 at x-2y21
00  // 15 left_edge_EN2 at x-2y21
00  // 16 left_edge_EN0 at x-2y22
00  // 17 left_edge_EN1 at x-2y22
00  // 18 left_edge_EN2 at x-2y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y22 SB_BIG plane 1
12  // 65 x0y22 SB_BIG plane 1
00  // 66 x0y22 SB_DRIVE plane 2,1
48  // 67 x0y22 SB_BIG plane 2
12  // 68 x0y22 SB_BIG plane 2
48  // 69 x0y22 SB_BIG plane 3
12  // 70 x0y22 SB_BIG plane 3
00  // 71 x0y22 SB_DRIVE plane 4,3
48  // 72 x0y22 SB_BIG plane 4
12  // 73 x0y22 SB_BIG plane 4
48  // 74 x0y22 SB_BIG plane 5
12  // 75 x0y22 SB_BIG plane 5
00  // 76 x0y22 SB_DRIVE plane 6,5
48  // 77 x0y22 SB_BIG plane 6
12  // 78 x0y22 SB_BIG plane 6
48  // 79 x0y22 SB_BIG plane 7
12  // 80 x0y22 SB_BIG plane 7
00  // 81 x0y22 SB_DRIVE plane 8,7
48  // 82 x0y22 SB_BIG plane 8
12  // 83 x0y22 SB_BIG plane 8
48  // 84 x0y22 SB_BIG plane 9
12  // 85 x0y22 SB_BIG plane 9
00  // 86 x0y22 SB_DRIVE plane 10,9
48  // 87 x0y22 SB_BIG plane 10
12  // 88 x0y22 SB_BIG plane 10
48  // 89 x0y22 SB_BIG plane 11
12  // 90 x0y22 SB_BIG plane 11
00  // 91 x0y22 SB_DRIVE plane 12,11
48  // 92 x0y22 SB_BIG plane 12
12  // 93 x0y22 SB_BIG plane 12
A8  // 94 x-1y21 SB_SML plane 1
82  // 95 x-1y21 SB_SML plane 2,1
2A  // 96 x-1y21 SB_SML plane 2
A8  // 97 x-1y21 SB_SML plane 3
82  // 98 x-1y21 SB_SML plane 4,3
2A  // 99 x-1y21 SB_SML plane 4
A8  // 100 x-1y21 SB_SML plane 5
82  // 101 x-1y21 SB_SML plane 6,5
2A  // 102 x-1y21 SB_SML plane 6
A8  // 103 x-1y21 SB_SML plane 7
82  // 104 x-1y21 SB_SML plane 8,7
2A  // 105 x-1y21 SB_SML plane 8
A8  // 106 x-1y21 SB_SML plane 9
82  // 107 x-1y21 SB_SML plane 10,9
2A  // 108 x-1y21 SB_SML plane 10
A8  // 109 x-1y21 SB_SML plane 11
82  // 110 x-1y21 SB_SML plane 12,11
2A  // 111 x-1y21 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 32ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0B // y_sel: 21
22 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 32F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y21
00  // 14 right_edge_EN1 at x163y21
00  // 15 right_edge_EN2 at x163y21
00  // 16 right_edge_EN0 at x163y22
00  // 17 right_edge_EN1 at x163y22
00  // 18 right_edge_EN2 at x163y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y21 SB_BIG plane 1
12  // 65 x161y21 SB_BIG plane 1
00  // 66 x161y21 SB_DRIVE plane 2,1
48  // 67 x161y21 SB_BIG plane 2
12  // 68 x161y21 SB_BIG plane 2
48  // 69 x161y21 SB_BIG plane 3
12  // 70 x161y21 SB_BIG plane 3
00  // 71 x161y21 SB_DRIVE plane 4,3
48  // 72 x161y21 SB_BIG plane 4
12  // 73 x161y21 SB_BIG plane 4
48  // 74 x161y21 SB_BIG plane 5
12  // 75 x161y21 SB_BIG plane 5
00  // 76 x161y21 SB_DRIVE plane 6,5
48  // 77 x161y21 SB_BIG plane 6
12  // 78 x161y21 SB_BIG plane 6
48  // 79 x161y21 SB_BIG plane 7
12  // 80 x161y21 SB_BIG plane 7
00  // 81 x161y21 SB_DRIVE plane 8,7
48  // 82 x161y21 SB_BIG plane 8
12  // 83 x161y21 SB_BIG plane 8
48  // 84 x161y21 SB_BIG plane 9
12  // 85 x161y21 SB_BIG plane 9
00  // 86 x161y21 SB_DRIVE plane 10,9
48  // 87 x161y21 SB_BIG plane 10
12  // 88 x161y21 SB_BIG plane 10
48  // 89 x161y21 SB_BIG plane 11
12  // 90 x161y21 SB_BIG plane 11
00  // 91 x161y21 SB_DRIVE plane 12,11
48  // 92 x161y21 SB_BIG plane 12
12  // 93 x161y21 SB_BIG plane 12
A8  // 94 x162y22 SB_SML plane 1
82  // 95 x162y22 SB_SML plane 2,1
2A  // 96 x162y22 SB_SML plane 2
A8  // 97 x162y22 SB_SML plane 3
82  // 98 x162y22 SB_SML plane 4,3
2A  // 99 x162y22 SB_SML plane 4
A8  // 100 x162y22 SB_SML plane 5
82  // 101 x162y22 SB_SML plane 6,5
2A  // 102 x162y22 SB_SML plane 6
A8  // 103 x162y22 SB_SML plane 7
82  // 104 x162y22 SB_SML plane 8,7
2A  // 105 x162y22 SB_SML plane 8
A8  // 106 x162y22 SB_SML plane 9
82  // 107 x162y22 SB_SML plane 10,9
2A  // 108 x162y22 SB_SML plane 10
A8  // 109 x162y22 SB_SML plane 11
82  // 110 x162y22 SB_SML plane 12,11
2A  // 111 x162y22 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 336B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0C // y_sel: 23
B2 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3373
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y23
00  // 14 left_edge_EN1 at x-2y23
00  // 15 left_edge_EN2 at x-2y23
00  // 16 left_edge_EN0 at x-2y24
00  // 17 left_edge_EN1 at x-2y24
00  // 18 left_edge_EN2 at x-2y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y23 SB_BIG plane 1
12  // 65 x-1y23 SB_BIG plane 1
00  // 66 x-1y23 SB_DRIVE plane 2,1
48  // 67 x-1y23 SB_BIG plane 2
12  // 68 x-1y23 SB_BIG plane 2
48  // 69 x-1y23 SB_BIG plane 3
12  // 70 x-1y23 SB_BIG plane 3
00  // 71 x-1y23 SB_DRIVE plane 4,3
48  // 72 x-1y23 SB_BIG plane 4
12  // 73 x-1y23 SB_BIG plane 4
48  // 74 x-1y23 SB_BIG plane 5
12  // 75 x-1y23 SB_BIG plane 5
00  // 76 x-1y23 SB_DRIVE plane 6,5
48  // 77 x-1y23 SB_BIG plane 6
12  // 78 x-1y23 SB_BIG plane 6
48  // 79 x-1y23 SB_BIG plane 7
12  // 80 x-1y23 SB_BIG plane 7
00  // 81 x-1y23 SB_DRIVE plane 8,7
48  // 82 x-1y23 SB_BIG plane 8
12  // 83 x-1y23 SB_BIG plane 8
48  // 84 x-1y23 SB_BIG plane 9
12  // 85 x-1y23 SB_BIG plane 9
00  // 86 x-1y23 SB_DRIVE plane 10,9
48  // 87 x-1y23 SB_BIG plane 10
12  // 88 x-1y23 SB_BIG plane 10
48  // 89 x-1y23 SB_BIG plane 11
12  // 90 x-1y23 SB_BIG plane 11
00  // 91 x-1y23 SB_DRIVE plane 12,11
48  // 92 x-1y23 SB_BIG plane 12
12  // 93 x-1y23 SB_BIG plane 12
A8  // 94 x0y24 SB_SML plane 1
82  // 95 x0y24 SB_SML plane 2,1
2A  // 96 x0y24 SB_SML plane 2
A8  // 97 x0y24 SB_SML plane 3
82  // 98 x0y24 SB_SML plane 4,3
2A  // 99 x0y24 SB_SML plane 4
A8  // 100 x0y24 SB_SML plane 5
82  // 101 x0y24 SB_SML plane 6,5
2A  // 102 x0y24 SB_SML plane 6
A8  // 103 x0y24 SB_SML plane 7
82  // 104 x0y24 SB_SML plane 8,7
2A  // 105 x0y24 SB_SML plane 8
A8  // 106 x0y24 SB_SML plane 9
82  // 107 x0y24 SB_SML plane 10,9
2A  // 108 x0y24 SB_SML plane 10
A8  // 109 x0y24 SB_SML plane 11
82  // 110 x0y24 SB_SML plane 12,11
2A  // 111 x0y24 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 33E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0C // y_sel: 23
9D // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 33F1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y23
00  // 14 right_edge_EN1 at x163y23
00  // 15 right_edge_EN2 at x163y23
00  // 16 right_edge_EN0 at x163y24
00  // 17 right_edge_EN1 at x163y24
00  // 18 right_edge_EN2 at x163y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y24 SB_BIG plane 1
12  // 65 x162y24 SB_BIG plane 1
00  // 66 x162y24 SB_DRIVE plane 2,1
48  // 67 x162y24 SB_BIG plane 2
12  // 68 x162y24 SB_BIG plane 2
48  // 69 x162y24 SB_BIG plane 3
12  // 70 x162y24 SB_BIG plane 3
00  // 71 x162y24 SB_DRIVE plane 4,3
48  // 72 x162y24 SB_BIG plane 4
12  // 73 x162y24 SB_BIG plane 4
48  // 74 x162y24 SB_BIG plane 5
12  // 75 x162y24 SB_BIG plane 5
00  // 76 x162y24 SB_DRIVE plane 6,5
48  // 77 x162y24 SB_BIG plane 6
12  // 78 x162y24 SB_BIG plane 6
48  // 79 x162y24 SB_BIG plane 7
12  // 80 x162y24 SB_BIG plane 7
00  // 81 x162y24 SB_DRIVE plane 8,7
48  // 82 x162y24 SB_BIG plane 8
12  // 83 x162y24 SB_BIG plane 8
48  // 84 x162y24 SB_BIG plane 9
12  // 85 x162y24 SB_BIG plane 9
00  // 86 x162y24 SB_DRIVE plane 10,9
48  // 87 x162y24 SB_BIG plane 10
12  // 88 x162y24 SB_BIG plane 10
48  // 89 x162y24 SB_BIG plane 11
12  // 90 x162y24 SB_BIG plane 11
00  // 91 x162y24 SB_DRIVE plane 12,11
48  // 92 x162y24 SB_BIG plane 12
12  // 93 x162y24 SB_BIG plane 12
A8  // 94 x161y23 SB_SML plane 1
82  // 95 x161y23 SB_SML plane 2,1
2A  // 96 x161y23 SB_SML plane 2
A8  // 97 x161y23 SB_SML plane 3
82  // 98 x161y23 SB_SML plane 4,3
2A  // 99 x161y23 SB_SML plane 4
A8  // 100 x161y23 SB_SML plane 5
82  // 101 x161y23 SB_SML plane 6,5
2A  // 102 x161y23 SB_SML plane 6
A8  // 103 x161y23 SB_SML plane 7
82  // 104 x161y23 SB_SML plane 8,7
2A  // 105 x161y23 SB_SML plane 8
A8  // 106 x161y23 SB_SML plane 9
82  // 107 x161y23 SB_SML plane 10,9
2A  // 108 x161y23 SB_SML plane 10
A8  // 109 x161y23 SB_SML plane 11
82  // 110 x161y23 SB_SML plane 12,11
2A  // 111 x161y23 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3467     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0D // y_sel: 25
3B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 346F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y25
00  // 14 left_edge_EN1 at x-2y25
00  // 15 left_edge_EN2 at x-2y25
00  // 16 left_edge_EN0 at x-2y26
00  // 17 left_edge_EN1 at x-2y26
00  // 18 left_edge_EN2 at x-2y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y26 SB_BIG plane 1
12  // 65 x0y26 SB_BIG plane 1
00  // 66 x0y26 SB_DRIVE plane 2,1
48  // 67 x0y26 SB_BIG plane 2
12  // 68 x0y26 SB_BIG plane 2
48  // 69 x0y26 SB_BIG plane 3
12  // 70 x0y26 SB_BIG plane 3
00  // 71 x0y26 SB_DRIVE plane 4,3
48  // 72 x0y26 SB_BIG plane 4
12  // 73 x0y26 SB_BIG plane 4
48  // 74 x0y26 SB_BIG plane 5
12  // 75 x0y26 SB_BIG plane 5
00  // 76 x0y26 SB_DRIVE plane 6,5
48  // 77 x0y26 SB_BIG plane 6
12  // 78 x0y26 SB_BIG plane 6
48  // 79 x0y26 SB_BIG plane 7
12  // 80 x0y26 SB_BIG plane 7
00  // 81 x0y26 SB_DRIVE plane 8,7
48  // 82 x0y26 SB_BIG plane 8
12  // 83 x0y26 SB_BIG plane 8
48  // 84 x0y26 SB_BIG plane 9
12  // 85 x0y26 SB_BIG plane 9
00  // 86 x0y26 SB_DRIVE plane 10,9
48  // 87 x0y26 SB_BIG plane 10
12  // 88 x0y26 SB_BIG plane 10
48  // 89 x0y26 SB_BIG plane 11
12  // 90 x0y26 SB_BIG plane 11
00  // 91 x0y26 SB_DRIVE plane 12,11
48  // 92 x0y26 SB_BIG plane 12
12  // 93 x0y26 SB_BIG plane 12
A8  // 94 x-1y25 SB_SML plane 1
82  // 95 x-1y25 SB_SML plane 2,1
2A  // 96 x-1y25 SB_SML plane 2
A8  // 97 x-1y25 SB_SML plane 3
82  // 98 x-1y25 SB_SML plane 4,3
2A  // 99 x-1y25 SB_SML plane 4
A8  // 100 x-1y25 SB_SML plane 5
82  // 101 x-1y25 SB_SML plane 6,5
2A  // 102 x-1y25 SB_SML plane 6
A8  // 103 x-1y25 SB_SML plane 7
82  // 104 x-1y25 SB_SML plane 8,7
2A  // 105 x-1y25 SB_SML plane 8
A8  // 106 x-1y25 SB_SML plane 9
82  // 107 x-1y25 SB_SML plane 10,9
2A  // 108 x-1y25 SB_SML plane 10
A8  // 109 x-1y25 SB_SML plane 11
82  // 110 x-1y25 SB_SML plane 12,11
2A  // 111 x-1y25 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 34E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0D // y_sel: 25
14 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 34ED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y25
00  // 14 right_edge_EN1 at x163y25
00  // 15 right_edge_EN2 at x163y25
00  // 16 right_edge_EN0 at x163y26
00  // 17 right_edge_EN1 at x163y26
00  // 18 right_edge_EN2 at x163y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y25 SB_BIG plane 1
12  // 65 x161y25 SB_BIG plane 1
00  // 66 x161y25 SB_DRIVE plane 2,1
48  // 67 x161y25 SB_BIG plane 2
12  // 68 x161y25 SB_BIG plane 2
48  // 69 x161y25 SB_BIG plane 3
12  // 70 x161y25 SB_BIG plane 3
00  // 71 x161y25 SB_DRIVE plane 4,3
48  // 72 x161y25 SB_BIG plane 4
12  // 73 x161y25 SB_BIG plane 4
48  // 74 x161y25 SB_BIG plane 5
12  // 75 x161y25 SB_BIG plane 5
00  // 76 x161y25 SB_DRIVE plane 6,5
48  // 77 x161y25 SB_BIG plane 6
12  // 78 x161y25 SB_BIG plane 6
48  // 79 x161y25 SB_BIG plane 7
12  // 80 x161y25 SB_BIG plane 7
00  // 81 x161y25 SB_DRIVE plane 8,7
48  // 82 x161y25 SB_BIG plane 8
12  // 83 x161y25 SB_BIG plane 8
48  // 84 x161y25 SB_BIG plane 9
12  // 85 x161y25 SB_BIG plane 9
00  // 86 x161y25 SB_DRIVE plane 10,9
48  // 87 x161y25 SB_BIG plane 10
12  // 88 x161y25 SB_BIG plane 10
48  // 89 x161y25 SB_BIG plane 11
12  // 90 x161y25 SB_BIG plane 11
00  // 91 x161y25 SB_DRIVE plane 12,11
48  // 92 x161y25 SB_BIG plane 12
12  // 93 x161y25 SB_BIG plane 12
A8  // 94 x162y26 SB_SML plane 1
82  // 95 x162y26 SB_SML plane 2,1
2A  // 96 x162y26 SB_SML plane 2
A8  // 97 x162y26 SB_SML plane 3
82  // 98 x162y26 SB_SML plane 4,3
2A  // 99 x162y26 SB_SML plane 4
A8  // 100 x162y26 SB_SML plane 5
82  // 101 x162y26 SB_SML plane 6,5
2A  // 102 x162y26 SB_SML plane 6
A8  // 103 x162y26 SB_SML plane 7
82  // 104 x162y26 SB_SML plane 8,7
2A  // 105 x162y26 SB_SML plane 8
A8  // 106 x162y26 SB_SML plane 9
82  // 107 x162y26 SB_SML plane 10,9
2A  // 108 x162y26 SB_SML plane 10
A8  // 109 x162y26 SB_SML plane 11
82  // 110 x162y26 SB_SML plane 12,11
2A  // 111 x162y26 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3563     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0E // y_sel: 27
A0 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 356B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y27
00  // 14 left_edge_EN1 at x-2y27
00  // 15 left_edge_EN2 at x-2y27
00  // 16 left_edge_EN0 at x-2y28
00  // 17 left_edge_EN1 at x-2y28
00  // 18 left_edge_EN2 at x-2y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y27 SB_BIG plane 1
12  // 65 x-1y27 SB_BIG plane 1
00  // 66 x-1y27 SB_DRIVE plane 2,1
48  // 67 x-1y27 SB_BIG plane 2
12  // 68 x-1y27 SB_BIG plane 2
48  // 69 x-1y27 SB_BIG plane 3
12  // 70 x-1y27 SB_BIG plane 3
00  // 71 x-1y27 SB_DRIVE plane 4,3
48  // 72 x-1y27 SB_BIG plane 4
12  // 73 x-1y27 SB_BIG plane 4
48  // 74 x-1y27 SB_BIG plane 5
12  // 75 x-1y27 SB_BIG plane 5
00  // 76 x-1y27 SB_DRIVE plane 6,5
48  // 77 x-1y27 SB_BIG plane 6
12  // 78 x-1y27 SB_BIG plane 6
48  // 79 x-1y27 SB_BIG plane 7
12  // 80 x-1y27 SB_BIG plane 7
00  // 81 x-1y27 SB_DRIVE plane 8,7
48  // 82 x-1y27 SB_BIG plane 8
12  // 83 x-1y27 SB_BIG plane 8
48  // 84 x-1y27 SB_BIG plane 9
12  // 85 x-1y27 SB_BIG plane 9
00  // 86 x-1y27 SB_DRIVE plane 10,9
48  // 87 x-1y27 SB_BIG plane 10
12  // 88 x-1y27 SB_BIG plane 10
48  // 89 x-1y27 SB_BIG plane 11
12  // 90 x-1y27 SB_BIG plane 11
00  // 91 x-1y27 SB_DRIVE plane 12,11
48  // 92 x-1y27 SB_BIG plane 12
12  // 93 x-1y27 SB_BIG plane 12
A8  // 94 x0y28 SB_SML plane 1
82  // 95 x0y28 SB_SML plane 2,1
2A  // 96 x0y28 SB_SML plane 2
A8  // 97 x0y28 SB_SML plane 3
82  // 98 x0y28 SB_SML plane 4,3
2A  // 99 x0y28 SB_SML plane 4
A8  // 100 x0y28 SB_SML plane 5
82  // 101 x0y28 SB_SML plane 6,5
2A  // 102 x0y28 SB_SML plane 6
A8  // 103 x0y28 SB_SML plane 7
82  // 104 x0y28 SB_SML plane 8,7
2A  // 105 x0y28 SB_SML plane 8
A8  // 106 x0y28 SB_SML plane 9
82  // 107 x0y28 SB_SML plane 10,9
2A  // 108 x0y28 SB_SML plane 10
A8  // 109 x0y28 SB_SML plane 11
82  // 110 x0y28 SB_SML plane 12,11
2A  // 111 x0y28 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 35E1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0E // y_sel: 27
8F // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 35E9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y27
00  // 14 right_edge_EN1 at x163y27
00  // 15 right_edge_EN2 at x163y27
00  // 16 right_edge_EN0 at x163y28
00  // 17 right_edge_EN1 at x163y28
00  // 18 right_edge_EN2 at x163y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y28 SB_BIG plane 1
12  // 65 x162y28 SB_BIG plane 1
00  // 66 x162y28 SB_DRIVE plane 2,1
48  // 67 x162y28 SB_BIG plane 2
12  // 68 x162y28 SB_BIG plane 2
48  // 69 x162y28 SB_BIG plane 3
12  // 70 x162y28 SB_BIG plane 3
00  // 71 x162y28 SB_DRIVE plane 4,3
48  // 72 x162y28 SB_BIG plane 4
12  // 73 x162y28 SB_BIG plane 4
48  // 74 x162y28 SB_BIG plane 5
12  // 75 x162y28 SB_BIG plane 5
00  // 76 x162y28 SB_DRIVE plane 6,5
48  // 77 x162y28 SB_BIG plane 6
12  // 78 x162y28 SB_BIG plane 6
48  // 79 x162y28 SB_BIG plane 7
12  // 80 x162y28 SB_BIG plane 7
00  // 81 x162y28 SB_DRIVE plane 8,7
48  // 82 x162y28 SB_BIG plane 8
12  // 83 x162y28 SB_BIG plane 8
48  // 84 x162y28 SB_BIG plane 9
12  // 85 x162y28 SB_BIG plane 9
00  // 86 x162y28 SB_DRIVE plane 10,9
48  // 87 x162y28 SB_BIG plane 10
12  // 88 x162y28 SB_BIG plane 10
48  // 89 x162y28 SB_BIG plane 11
12  // 90 x162y28 SB_BIG plane 11
00  // 91 x162y28 SB_DRIVE plane 12,11
48  // 92 x162y28 SB_BIG plane 12
12  // 93 x162y28 SB_BIG plane 12
A8  // 94 x161y27 SB_SML plane 1
82  // 95 x161y27 SB_SML plane 2,1
2A  // 96 x161y27 SB_SML plane 2
A8  // 97 x161y27 SB_SML plane 3
82  // 98 x161y27 SB_SML plane 4,3
2A  // 99 x161y27 SB_SML plane 4
A8  // 100 x161y27 SB_SML plane 5
82  // 101 x161y27 SB_SML plane 6,5
2A  // 102 x161y27 SB_SML plane 6
A8  // 103 x161y27 SB_SML plane 7
82  // 104 x161y27 SB_SML plane 8,7
2A  // 105 x161y27 SB_SML plane 8
A8  // 106 x161y27 SB_SML plane 9
82  // 107 x161y27 SB_SML plane 10,9
2A  // 108 x161y27 SB_SML plane 10
A8  // 109 x161y27 SB_SML plane 11
82  // 110 x161y27 SB_SML plane 12,11
2A  // 111 x161y27 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 365F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0F // y_sel: 29
29 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3667
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y29
00  // 14 left_edge_EN1 at x-2y29
00  // 15 left_edge_EN2 at x-2y29
00  // 16 left_edge_EN0 at x-2y30
00  // 17 left_edge_EN1 at x-2y30
00  // 18 left_edge_EN2 at x-2y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y30 SB_BIG plane 1
12  // 65 x0y30 SB_BIG plane 1
00  // 66 x0y30 SB_DRIVE plane 2,1
48  // 67 x0y30 SB_BIG plane 2
12  // 68 x0y30 SB_BIG plane 2
48  // 69 x0y30 SB_BIG plane 3
12  // 70 x0y30 SB_BIG plane 3
00  // 71 x0y30 SB_DRIVE plane 4,3
48  // 72 x0y30 SB_BIG plane 4
12  // 73 x0y30 SB_BIG plane 4
48  // 74 x0y30 SB_BIG plane 5
12  // 75 x0y30 SB_BIG plane 5
00  // 76 x0y30 SB_DRIVE plane 6,5
48  // 77 x0y30 SB_BIG plane 6
12  // 78 x0y30 SB_BIG plane 6
48  // 79 x0y30 SB_BIG plane 7
12  // 80 x0y30 SB_BIG plane 7
00  // 81 x0y30 SB_DRIVE plane 8,7
48  // 82 x0y30 SB_BIG plane 8
12  // 83 x0y30 SB_BIG plane 8
48  // 84 x0y30 SB_BIG plane 9
12  // 85 x0y30 SB_BIG plane 9
00  // 86 x0y30 SB_DRIVE plane 10,9
48  // 87 x0y30 SB_BIG plane 10
12  // 88 x0y30 SB_BIG plane 10
48  // 89 x0y30 SB_BIG plane 11
12  // 90 x0y30 SB_BIG plane 11
00  // 91 x0y30 SB_DRIVE plane 12,11
48  // 92 x0y30 SB_BIG plane 12
12  // 93 x0y30 SB_BIG plane 12
A8  // 94 x-1y29 SB_SML plane 1
82  // 95 x-1y29 SB_SML plane 2,1
2A  // 96 x-1y29 SB_SML plane 2
A8  // 97 x-1y29 SB_SML plane 3
82  // 98 x-1y29 SB_SML plane 4,3
2A  // 99 x-1y29 SB_SML plane 4
A8  // 100 x-1y29 SB_SML plane 5
82  // 101 x-1y29 SB_SML plane 6,5
2A  // 102 x-1y29 SB_SML plane 6
A8  // 103 x-1y29 SB_SML plane 7
82  // 104 x-1y29 SB_SML plane 8,7
2A  // 105 x-1y29 SB_SML plane 8
A8  // 106 x-1y29 SB_SML plane 9
82  // 107 x-1y29 SB_SML plane 10,9
2A  // 108 x-1y29 SB_SML plane 10
A8  // 109 x-1y29 SB_SML plane 11
82  // 110 x-1y29 SB_SML plane 12,11
2A  // 111 x-1y29 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 36DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0F // y_sel: 29
06 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 36E5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y29
00  // 14 right_edge_EN1 at x163y29
00  // 15 right_edge_EN2 at x163y29
00  // 16 right_edge_EN0 at x163y30
00  // 17 right_edge_EN1 at x163y30
00  // 18 right_edge_EN2 at x163y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y29 SB_BIG plane 1
12  // 65 x161y29 SB_BIG plane 1
00  // 66 x161y29 SB_DRIVE plane 2,1
48  // 67 x161y29 SB_BIG plane 2
12  // 68 x161y29 SB_BIG plane 2
48  // 69 x161y29 SB_BIG plane 3
12  // 70 x161y29 SB_BIG plane 3
00  // 71 x161y29 SB_DRIVE plane 4,3
48  // 72 x161y29 SB_BIG plane 4
12  // 73 x161y29 SB_BIG plane 4
48  // 74 x161y29 SB_BIG plane 5
12  // 75 x161y29 SB_BIG plane 5
00  // 76 x161y29 SB_DRIVE plane 6,5
48  // 77 x161y29 SB_BIG plane 6
12  // 78 x161y29 SB_BIG plane 6
48  // 79 x161y29 SB_BIG plane 7
12  // 80 x161y29 SB_BIG plane 7
00  // 81 x161y29 SB_DRIVE plane 8,7
48  // 82 x161y29 SB_BIG plane 8
12  // 83 x161y29 SB_BIG plane 8
48  // 84 x161y29 SB_BIG plane 9
12  // 85 x161y29 SB_BIG plane 9
00  // 86 x161y29 SB_DRIVE plane 10,9
48  // 87 x161y29 SB_BIG plane 10
12  // 88 x161y29 SB_BIG plane 10
48  // 89 x161y29 SB_BIG plane 11
12  // 90 x161y29 SB_BIG plane 11
00  // 91 x161y29 SB_DRIVE plane 12,11
48  // 92 x161y29 SB_BIG plane 12
12  // 93 x161y29 SB_BIG plane 12
A8  // 94 x162y30 SB_SML plane 1
82  // 95 x162y30 SB_SML plane 2,1
2A  // 96 x162y30 SB_SML plane 2
A8  // 97 x162y30 SB_SML plane 3
82  // 98 x162y30 SB_SML plane 4,3
2A  // 99 x162y30 SB_SML plane 4
A8  // 100 x162y30 SB_SML plane 5
82  // 101 x162y30 SB_SML plane 6,5
2A  // 102 x162y30 SB_SML plane 6
A8  // 103 x162y30 SB_SML plane 7
82  // 104 x162y30 SB_SML plane 8,7
2A  // 105 x162y30 SB_SML plane 8
A8  // 106 x162y30 SB_SML plane 9
82  // 107 x162y30 SB_SML plane 10,9
2A  // 108 x162y30 SB_SML plane 10
A8  // 109 x162y30 SB_SML plane 11
82  // 110 x162y30 SB_SML plane 12,11
2A  // 111 x162y30 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 375B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
10 // y_sel: 31
5F // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3763
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y31
00  // 14 left_edge_EN1 at x-2y31
00  // 15 left_edge_EN2 at x-2y31
00  // 16 left_edge_EN0 at x-2y32
00  // 17 left_edge_EN1 at x-2y32
00  // 18 left_edge_EN2 at x-2y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y31 SB_BIG plane 1
12  // 65 x-1y31 SB_BIG plane 1
00  // 66 x-1y31 SB_DRIVE plane 2,1
48  // 67 x-1y31 SB_BIG plane 2
12  // 68 x-1y31 SB_BIG plane 2
48  // 69 x-1y31 SB_BIG plane 3
12  // 70 x-1y31 SB_BIG plane 3
00  // 71 x-1y31 SB_DRIVE plane 4,3
48  // 72 x-1y31 SB_BIG plane 4
12  // 73 x-1y31 SB_BIG plane 4
48  // 74 x-1y31 SB_BIG plane 5
12  // 75 x-1y31 SB_BIG plane 5
00  // 76 x-1y31 SB_DRIVE plane 6,5
48  // 77 x-1y31 SB_BIG plane 6
12  // 78 x-1y31 SB_BIG plane 6
48  // 79 x-1y31 SB_BIG plane 7
12  // 80 x-1y31 SB_BIG plane 7
00  // 81 x-1y31 SB_DRIVE plane 8,7
48  // 82 x-1y31 SB_BIG plane 8
12  // 83 x-1y31 SB_BIG plane 8
48  // 84 x-1y31 SB_BIG plane 9
12  // 85 x-1y31 SB_BIG plane 9
00  // 86 x-1y31 SB_DRIVE plane 10,9
48  // 87 x-1y31 SB_BIG plane 10
12  // 88 x-1y31 SB_BIG plane 10
48  // 89 x-1y31 SB_BIG plane 11
12  // 90 x-1y31 SB_BIG plane 11
00  // 91 x-1y31 SB_DRIVE plane 12,11
48  // 92 x-1y31 SB_BIG plane 12
12  // 93 x-1y31 SB_BIG plane 12
A8  // 94 x0y32 SB_SML plane 1
82  // 95 x0y32 SB_SML plane 2,1
2A  // 96 x0y32 SB_SML plane 2
A8  // 97 x0y32 SB_SML plane 3
82  // 98 x0y32 SB_SML plane 4,3
2A  // 99 x0y32 SB_SML plane 4
A8  // 100 x0y32 SB_SML plane 5
82  // 101 x0y32 SB_SML plane 6,5
2A  // 102 x0y32 SB_SML plane 6
A8  // 103 x0y32 SB_SML plane 7
82  // 104 x0y32 SB_SML plane 8,7
2A  // 105 x0y32 SB_SML plane 8
A8  // 106 x0y32 SB_SML plane 9
82  // 107 x0y32 SB_SML plane 10,9
2A  // 108 x0y32 SB_SML plane 10
A8  // 109 x0y32 SB_SML plane 11
82  // 110 x0y32 SB_SML plane 12,11
2A  // 111 x0y32 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 37D9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
10 // y_sel: 31
70 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 37E1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y31
00  // 14 right_edge_EN1 at x163y31
00  // 15 right_edge_EN2 at x163y31
00  // 16 right_edge_EN0 at x163y32
00  // 17 right_edge_EN1 at x163y32
00  // 18 right_edge_EN2 at x163y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y32 SB_BIG plane 1
12  // 65 x162y32 SB_BIG plane 1
00  // 66 x162y32 SB_DRIVE plane 2,1
48  // 67 x162y32 SB_BIG plane 2
12  // 68 x162y32 SB_BIG plane 2
48  // 69 x162y32 SB_BIG plane 3
12  // 70 x162y32 SB_BIG plane 3
00  // 71 x162y32 SB_DRIVE plane 4,3
48  // 72 x162y32 SB_BIG plane 4
12  // 73 x162y32 SB_BIG plane 4
48  // 74 x162y32 SB_BIG plane 5
12  // 75 x162y32 SB_BIG plane 5
00  // 76 x162y32 SB_DRIVE plane 6,5
48  // 77 x162y32 SB_BIG plane 6
12  // 78 x162y32 SB_BIG plane 6
48  // 79 x162y32 SB_BIG plane 7
12  // 80 x162y32 SB_BIG plane 7
00  // 81 x162y32 SB_DRIVE plane 8,7
48  // 82 x162y32 SB_BIG plane 8
12  // 83 x162y32 SB_BIG plane 8
48  // 84 x162y32 SB_BIG plane 9
12  // 85 x162y32 SB_BIG plane 9
00  // 86 x162y32 SB_DRIVE plane 10,9
48  // 87 x162y32 SB_BIG plane 10
12  // 88 x162y32 SB_BIG plane 10
48  // 89 x162y32 SB_BIG plane 11
12  // 90 x162y32 SB_BIG plane 11
00  // 91 x162y32 SB_DRIVE plane 12,11
48  // 92 x162y32 SB_BIG plane 12
12  // 93 x162y32 SB_BIG plane 12
A8  // 94 x161y31 SB_SML plane 1
82  // 95 x161y31 SB_SML plane 2,1
2A  // 96 x161y31 SB_SML plane 2
A8  // 97 x161y31 SB_SML plane 3
82  // 98 x161y31 SB_SML plane 4,3
2A  // 99 x161y31 SB_SML plane 4
A8  // 100 x161y31 SB_SML plane 5
82  // 101 x161y31 SB_SML plane 6,5
2A  // 102 x161y31 SB_SML plane 6
A8  // 103 x161y31 SB_SML plane 7
82  // 104 x161y31 SB_SML plane 8,7
2A  // 105 x161y31 SB_SML plane 8
A8  // 106 x161y31 SB_SML plane 9
82  // 107 x161y31 SB_SML plane 10,9
2A  // 108 x161y31 SB_SML plane 10
A8  // 109 x161y31 SB_SML plane 11
82  // 110 x161y31 SB_SML plane 12,11
2A  // 111 x161y31 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3857     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
11 // y_sel: 33
D6 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 385F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y33
00  // 14 left_edge_EN1 at x-2y33
00  // 15 left_edge_EN2 at x-2y33
00  // 16 left_edge_EN0 at x-2y34
00  // 17 left_edge_EN1 at x-2y34
00  // 18 left_edge_EN2 at x-2y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y34 SB_BIG plane 1
12  // 65 x0y34 SB_BIG plane 1
00  // 66 x0y34 SB_DRIVE plane 2,1
48  // 67 x0y34 SB_BIG plane 2
12  // 68 x0y34 SB_BIG plane 2
48  // 69 x0y34 SB_BIG plane 3
12  // 70 x0y34 SB_BIG plane 3
00  // 71 x0y34 SB_DRIVE plane 4,3
48  // 72 x0y34 SB_BIG plane 4
12  // 73 x0y34 SB_BIG plane 4
48  // 74 x0y34 SB_BIG plane 5
12  // 75 x0y34 SB_BIG plane 5
00  // 76 x0y34 SB_DRIVE plane 6,5
48  // 77 x0y34 SB_BIG plane 6
12  // 78 x0y34 SB_BIG plane 6
48  // 79 x0y34 SB_BIG plane 7
12  // 80 x0y34 SB_BIG plane 7
00  // 81 x0y34 SB_DRIVE plane 8,7
48  // 82 x0y34 SB_BIG plane 8
12  // 83 x0y34 SB_BIG plane 8
48  // 84 x0y34 SB_BIG plane 9
12  // 85 x0y34 SB_BIG plane 9
00  // 86 x0y34 SB_DRIVE plane 10,9
48  // 87 x0y34 SB_BIG plane 10
12  // 88 x0y34 SB_BIG plane 10
48  // 89 x0y34 SB_BIG plane 11
12  // 90 x0y34 SB_BIG plane 11
00  // 91 x0y34 SB_DRIVE plane 12,11
48  // 92 x0y34 SB_BIG plane 12
12  // 93 x0y34 SB_BIG plane 12
A8  // 94 x-1y33 SB_SML plane 1
82  // 95 x-1y33 SB_SML plane 2,1
2A  // 96 x-1y33 SB_SML plane 2
A8  // 97 x-1y33 SB_SML plane 3
82  // 98 x-1y33 SB_SML plane 4,3
2A  // 99 x-1y33 SB_SML plane 4
A8  // 100 x-1y33 SB_SML plane 5
82  // 101 x-1y33 SB_SML plane 6,5
2A  // 102 x-1y33 SB_SML plane 6
A8  // 103 x-1y33 SB_SML plane 7
82  // 104 x-1y33 SB_SML plane 8,7
2A  // 105 x-1y33 SB_SML plane 8
A8  // 106 x-1y33 SB_SML plane 9
82  // 107 x-1y33 SB_SML plane 10,9
2A  // 108 x-1y33 SB_SML plane 10
A8  // 109 x-1y33 SB_SML plane 11
82  // 110 x-1y33 SB_SML plane 12,11
2A  // 111 x-1y33 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 38D5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
11 // y_sel: 33
F9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 38DD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y33
00  // 14 right_edge_EN1 at x163y33
00  // 15 right_edge_EN2 at x163y33
00  // 16 right_edge_EN0 at x163y34
00  // 17 right_edge_EN1 at x163y34
00  // 18 right_edge_EN2 at x163y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y33 SB_BIG plane 1
12  // 65 x161y33 SB_BIG plane 1
00  // 66 x161y33 SB_DRIVE plane 2,1
48  // 67 x161y33 SB_BIG plane 2
12  // 68 x161y33 SB_BIG plane 2
48  // 69 x161y33 SB_BIG plane 3
12  // 70 x161y33 SB_BIG plane 3
00  // 71 x161y33 SB_DRIVE plane 4,3
48  // 72 x161y33 SB_BIG plane 4
12  // 73 x161y33 SB_BIG plane 4
48  // 74 x161y33 SB_BIG plane 5
12  // 75 x161y33 SB_BIG plane 5
00  // 76 x161y33 SB_DRIVE plane 6,5
48  // 77 x161y33 SB_BIG plane 6
12  // 78 x161y33 SB_BIG plane 6
48  // 79 x161y33 SB_BIG plane 7
12  // 80 x161y33 SB_BIG plane 7
00  // 81 x161y33 SB_DRIVE plane 8,7
48  // 82 x161y33 SB_BIG plane 8
12  // 83 x161y33 SB_BIG plane 8
48  // 84 x161y33 SB_BIG plane 9
12  // 85 x161y33 SB_BIG plane 9
00  // 86 x161y33 SB_DRIVE plane 10,9
48  // 87 x161y33 SB_BIG plane 10
12  // 88 x161y33 SB_BIG plane 10
48  // 89 x161y33 SB_BIG plane 11
12  // 90 x161y33 SB_BIG plane 11
00  // 91 x161y33 SB_DRIVE plane 12,11
48  // 92 x161y33 SB_BIG plane 12
12  // 93 x161y33 SB_BIG plane 12
A8  // 94 x162y34 SB_SML plane 1
82  // 95 x162y34 SB_SML plane 2,1
2A  // 96 x162y34 SB_SML plane 2
A8  // 97 x162y34 SB_SML plane 3
82  // 98 x162y34 SB_SML plane 4,3
2A  // 99 x162y34 SB_SML plane 4
A8  // 100 x162y34 SB_SML plane 5
82  // 101 x162y34 SB_SML plane 6,5
2A  // 102 x162y34 SB_SML plane 6
A8  // 103 x162y34 SB_SML plane 7
82  // 104 x162y34 SB_SML plane 8,7
2A  // 105 x162y34 SB_SML plane 8
A8  // 106 x162y34 SB_SML plane 9
82  // 107 x162y34 SB_SML plane 10,9
2A  // 108 x162y34 SB_SML plane 10
A8  // 109 x162y34 SB_SML plane 11
82  // 110 x162y34 SB_SML plane 12,11
2A  // 111 x162y34 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3953     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
12 // y_sel: 35
4D // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 395B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y35
00  // 14 left_edge_EN1 at x-2y35
00  // 15 left_edge_EN2 at x-2y35
00  // 16 left_edge_EN0 at x-2y36
00  // 17 left_edge_EN1 at x-2y36
00  // 18 left_edge_EN2 at x-2y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y35 SB_BIG plane 1
12  // 65 x-1y35 SB_BIG plane 1
00  // 66 x-1y35 SB_DRIVE plane 2,1
48  // 67 x-1y35 SB_BIG plane 2
12  // 68 x-1y35 SB_BIG plane 2
48  // 69 x-1y35 SB_BIG plane 3
12  // 70 x-1y35 SB_BIG plane 3
00  // 71 x-1y35 SB_DRIVE plane 4,3
48  // 72 x-1y35 SB_BIG plane 4
12  // 73 x-1y35 SB_BIG plane 4
48  // 74 x-1y35 SB_BIG plane 5
12  // 75 x-1y35 SB_BIG plane 5
00  // 76 x-1y35 SB_DRIVE plane 6,5
48  // 77 x-1y35 SB_BIG plane 6
12  // 78 x-1y35 SB_BIG plane 6
48  // 79 x-1y35 SB_BIG plane 7
12  // 80 x-1y35 SB_BIG plane 7
00  // 81 x-1y35 SB_DRIVE plane 8,7
48  // 82 x-1y35 SB_BIG plane 8
12  // 83 x-1y35 SB_BIG plane 8
48  // 84 x-1y35 SB_BIG plane 9
12  // 85 x-1y35 SB_BIG plane 9
00  // 86 x-1y35 SB_DRIVE plane 10,9
48  // 87 x-1y35 SB_BIG plane 10
12  // 88 x-1y35 SB_BIG plane 10
48  // 89 x-1y35 SB_BIG plane 11
12  // 90 x-1y35 SB_BIG plane 11
00  // 91 x-1y35 SB_DRIVE plane 12,11
48  // 92 x-1y35 SB_BIG plane 12
12  // 93 x-1y35 SB_BIG plane 12
A8  // 94 x0y36 SB_SML plane 1
82  // 95 x0y36 SB_SML plane 2,1
2A  // 96 x0y36 SB_SML plane 2
A8  // 97 x0y36 SB_SML plane 3
82  // 98 x0y36 SB_SML plane 4,3
2A  // 99 x0y36 SB_SML plane 4
A8  // 100 x0y36 SB_SML plane 5
82  // 101 x0y36 SB_SML plane 6,5
2A  // 102 x0y36 SB_SML plane 6
A8  // 103 x0y36 SB_SML plane 7
82  // 104 x0y36 SB_SML plane 8,7
2A  // 105 x0y36 SB_SML plane 8
A8  // 106 x0y36 SB_SML plane 9
82  // 107 x0y36 SB_SML plane 10,9
2A  // 108 x0y36 SB_SML plane 10
A8  // 109 x0y36 SB_SML plane 11
82  // 110 x0y36 SB_SML plane 12,11
2A  // 111 x0y36 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 39D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
12 // y_sel: 35
62 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 39D9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y35
00  // 14 right_edge_EN1 at x163y35
00  // 15 right_edge_EN2 at x163y35
00  // 16 right_edge_EN0 at x163y36
00  // 17 right_edge_EN1 at x163y36
00  // 18 right_edge_EN2 at x163y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y36 SB_BIG plane 1
12  // 65 x162y36 SB_BIG plane 1
00  // 66 x162y36 SB_DRIVE plane 2,1
48  // 67 x162y36 SB_BIG plane 2
12  // 68 x162y36 SB_BIG plane 2
48  // 69 x162y36 SB_BIG plane 3
12  // 70 x162y36 SB_BIG plane 3
00  // 71 x162y36 SB_DRIVE plane 4,3
48  // 72 x162y36 SB_BIG plane 4
12  // 73 x162y36 SB_BIG plane 4
48  // 74 x162y36 SB_BIG plane 5
12  // 75 x162y36 SB_BIG plane 5
00  // 76 x162y36 SB_DRIVE plane 6,5
48  // 77 x162y36 SB_BIG plane 6
12  // 78 x162y36 SB_BIG plane 6
48  // 79 x162y36 SB_BIG plane 7
12  // 80 x162y36 SB_BIG plane 7
00  // 81 x162y36 SB_DRIVE plane 8,7
48  // 82 x162y36 SB_BIG plane 8
12  // 83 x162y36 SB_BIG plane 8
48  // 84 x162y36 SB_BIG plane 9
12  // 85 x162y36 SB_BIG plane 9
00  // 86 x162y36 SB_DRIVE plane 10,9
48  // 87 x162y36 SB_BIG plane 10
12  // 88 x162y36 SB_BIG plane 10
48  // 89 x162y36 SB_BIG plane 11
12  // 90 x162y36 SB_BIG plane 11
00  // 91 x162y36 SB_DRIVE plane 12,11
48  // 92 x162y36 SB_BIG plane 12
12  // 93 x162y36 SB_BIG plane 12
A8  // 94 x161y35 SB_SML plane 1
82  // 95 x161y35 SB_SML plane 2,1
2A  // 96 x161y35 SB_SML plane 2
A8  // 97 x161y35 SB_SML plane 3
82  // 98 x161y35 SB_SML plane 4,3
2A  // 99 x161y35 SB_SML plane 4
A8  // 100 x161y35 SB_SML plane 5
82  // 101 x161y35 SB_SML plane 6,5
2A  // 102 x161y35 SB_SML plane 6
A8  // 103 x161y35 SB_SML plane 7
82  // 104 x161y35 SB_SML plane 8,7
2A  // 105 x161y35 SB_SML plane 8
A8  // 106 x161y35 SB_SML plane 9
82  // 107 x161y35 SB_SML plane 10,9
2A  // 108 x161y35 SB_SML plane 10
A8  // 109 x161y35 SB_SML plane 11
82  // 110 x161y35 SB_SML plane 12,11
2A  // 111 x161y35 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
13 // y_sel: 37
C4 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A57
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y37
00  // 14 left_edge_EN1 at x-2y37
00  // 15 left_edge_EN2 at x-2y37
00  // 16 left_edge_EN0 at x-2y38
00  // 17 left_edge_EN1 at x-2y38
00  // 18 left_edge_EN2 at x-2y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y38 SB_BIG plane 1
12  // 65 x0y38 SB_BIG plane 1
00  // 66 x0y38 SB_DRIVE plane 2,1
48  // 67 x0y38 SB_BIG plane 2
12  // 68 x0y38 SB_BIG plane 2
48  // 69 x0y38 SB_BIG plane 3
12  // 70 x0y38 SB_BIG plane 3
00  // 71 x0y38 SB_DRIVE plane 4,3
48  // 72 x0y38 SB_BIG plane 4
12  // 73 x0y38 SB_BIG plane 4
48  // 74 x0y38 SB_BIG plane 5
12  // 75 x0y38 SB_BIG plane 5
00  // 76 x0y38 SB_DRIVE plane 6,5
48  // 77 x0y38 SB_BIG plane 6
12  // 78 x0y38 SB_BIG plane 6
48  // 79 x0y38 SB_BIG plane 7
12  // 80 x0y38 SB_BIG plane 7
00  // 81 x0y38 SB_DRIVE plane 8,7
48  // 82 x0y38 SB_BIG plane 8
12  // 83 x0y38 SB_BIG plane 8
48  // 84 x0y38 SB_BIG plane 9
12  // 85 x0y38 SB_BIG plane 9
00  // 86 x0y38 SB_DRIVE plane 10,9
48  // 87 x0y38 SB_BIG plane 10
12  // 88 x0y38 SB_BIG plane 10
48  // 89 x0y38 SB_BIG plane 11
12  // 90 x0y38 SB_BIG plane 11
00  // 91 x0y38 SB_DRIVE plane 12,11
48  // 92 x0y38 SB_BIG plane 12
12  // 93 x0y38 SB_BIG plane 12
A8  // 94 x-1y37 SB_SML plane 1
82  // 95 x-1y37 SB_SML plane 2,1
2A  // 96 x-1y37 SB_SML plane 2
A8  // 97 x-1y37 SB_SML plane 3
82  // 98 x-1y37 SB_SML plane 4,3
2A  // 99 x-1y37 SB_SML plane 4
A8  // 100 x-1y37 SB_SML plane 5
82  // 101 x-1y37 SB_SML plane 6,5
2A  // 102 x-1y37 SB_SML plane 6
A8  // 103 x-1y37 SB_SML plane 7
82  // 104 x-1y37 SB_SML plane 8,7
2A  // 105 x-1y37 SB_SML plane 8
A8  // 106 x-1y37 SB_SML plane 9
82  // 107 x-1y37 SB_SML plane 10,9
2A  // 108 x-1y37 SB_SML plane 10
A8  // 109 x-1y37 SB_SML plane 11
82  // 110 x-1y37 SB_SML plane 12,11
2A  // 111 x-1y37 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3ACD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
13 // y_sel: 37
EB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3AD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y37
00  // 14 right_edge_EN1 at x163y37
00  // 15 right_edge_EN2 at x163y37
00  // 16 right_edge_EN0 at x163y38
00  // 17 right_edge_EN1 at x163y38
00  // 18 right_edge_EN2 at x163y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y37 SB_BIG plane 1
12  // 65 x161y37 SB_BIG plane 1
00  // 66 x161y37 SB_DRIVE plane 2,1
48  // 67 x161y37 SB_BIG plane 2
12  // 68 x161y37 SB_BIG plane 2
48  // 69 x161y37 SB_BIG plane 3
12  // 70 x161y37 SB_BIG plane 3
00  // 71 x161y37 SB_DRIVE plane 4,3
48  // 72 x161y37 SB_BIG plane 4
12  // 73 x161y37 SB_BIG plane 4
48  // 74 x161y37 SB_BIG plane 5
12  // 75 x161y37 SB_BIG plane 5
00  // 76 x161y37 SB_DRIVE plane 6,5
48  // 77 x161y37 SB_BIG plane 6
12  // 78 x161y37 SB_BIG plane 6
48  // 79 x161y37 SB_BIG plane 7
12  // 80 x161y37 SB_BIG plane 7
00  // 81 x161y37 SB_DRIVE plane 8,7
48  // 82 x161y37 SB_BIG plane 8
12  // 83 x161y37 SB_BIG plane 8
48  // 84 x161y37 SB_BIG plane 9
12  // 85 x161y37 SB_BIG plane 9
00  // 86 x161y37 SB_DRIVE plane 10,9
48  // 87 x161y37 SB_BIG plane 10
12  // 88 x161y37 SB_BIG plane 10
48  // 89 x161y37 SB_BIG plane 11
12  // 90 x161y37 SB_BIG plane 11
00  // 91 x161y37 SB_DRIVE plane 12,11
48  // 92 x161y37 SB_BIG plane 12
12  // 93 x161y37 SB_BIG plane 12
A8  // 94 x162y38 SB_SML plane 1
82  // 95 x162y38 SB_SML plane 2,1
2A  // 96 x162y38 SB_SML plane 2
A8  // 97 x162y38 SB_SML plane 3
82  // 98 x162y38 SB_SML plane 4,3
2A  // 99 x162y38 SB_SML plane 4
A8  // 100 x162y38 SB_SML plane 5
82  // 101 x162y38 SB_SML plane 6,5
2A  // 102 x162y38 SB_SML plane 6
A8  // 103 x162y38 SB_SML plane 7
82  // 104 x162y38 SB_SML plane 8,7
2A  // 105 x162y38 SB_SML plane 8
A8  // 106 x162y38 SB_SML plane 9
82  // 107 x162y38 SB_SML plane 10,9
2A  // 108 x162y38 SB_SML plane 10
A8  // 109 x162y38 SB_SML plane 11
82  // 110 x162y38 SB_SML plane 12,11
2A  // 111 x162y38 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
14 // y_sel: 39
7B // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3B53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y39
00  // 14 left_edge_EN1 at x-2y39
00  // 15 left_edge_EN2 at x-2y39
00  // 16 left_edge_EN0 at x-2y40
00  // 17 left_edge_EN1 at x-2y40
00  // 18 left_edge_EN2 at x-2y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y39 SB_BIG plane 1
12  // 65 x-1y39 SB_BIG plane 1
00  // 66 x-1y39 SB_DRIVE plane 2,1
48  // 67 x-1y39 SB_BIG plane 2
12  // 68 x-1y39 SB_BIG plane 2
48  // 69 x-1y39 SB_BIG plane 3
12  // 70 x-1y39 SB_BIG plane 3
00  // 71 x-1y39 SB_DRIVE plane 4,3
48  // 72 x-1y39 SB_BIG plane 4
12  // 73 x-1y39 SB_BIG plane 4
48  // 74 x-1y39 SB_BIG plane 5
12  // 75 x-1y39 SB_BIG plane 5
00  // 76 x-1y39 SB_DRIVE plane 6,5
48  // 77 x-1y39 SB_BIG plane 6
12  // 78 x-1y39 SB_BIG plane 6
48  // 79 x-1y39 SB_BIG plane 7
12  // 80 x-1y39 SB_BIG plane 7
00  // 81 x-1y39 SB_DRIVE plane 8,7
48  // 82 x-1y39 SB_BIG plane 8
12  // 83 x-1y39 SB_BIG plane 8
48  // 84 x-1y39 SB_BIG plane 9
12  // 85 x-1y39 SB_BIG plane 9
00  // 86 x-1y39 SB_DRIVE plane 10,9
48  // 87 x-1y39 SB_BIG plane 10
12  // 88 x-1y39 SB_BIG plane 10
48  // 89 x-1y39 SB_BIG plane 11
12  // 90 x-1y39 SB_BIG plane 11
00  // 91 x-1y39 SB_DRIVE plane 12,11
48  // 92 x-1y39 SB_BIG plane 12
12  // 93 x-1y39 SB_BIG plane 12
A8  // 94 x0y40 SB_SML plane 1
82  // 95 x0y40 SB_SML plane 2,1
2A  // 96 x0y40 SB_SML plane 2
A8  // 97 x0y40 SB_SML plane 3
82  // 98 x0y40 SB_SML plane 4,3
2A  // 99 x0y40 SB_SML plane 4
A8  // 100 x0y40 SB_SML plane 5
82  // 101 x0y40 SB_SML plane 6,5
2A  // 102 x0y40 SB_SML plane 6
A8  // 103 x0y40 SB_SML plane 7
82  // 104 x0y40 SB_SML plane 8,7
2A  // 105 x0y40 SB_SML plane 8
A8  // 106 x0y40 SB_SML plane 9
82  // 107 x0y40 SB_SML plane 10,9
2A  // 108 x0y40 SB_SML plane 10
A8  // 109 x0y40 SB_SML plane 11
82  // 110 x0y40 SB_SML plane 12,11
2A  // 111 x0y40 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3BC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
14 // y_sel: 39
54 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3BD1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y39
00  // 14 right_edge_EN1 at x163y39
00  // 15 right_edge_EN2 at x163y39
00  // 16 right_edge_EN0 at x163y40
00  // 17 right_edge_EN1 at x163y40
00  // 18 right_edge_EN2 at x163y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y40 SB_BIG plane 1
12  // 65 x162y40 SB_BIG plane 1
00  // 66 x162y40 SB_DRIVE plane 2,1
48  // 67 x162y40 SB_BIG plane 2
12  // 68 x162y40 SB_BIG plane 2
48  // 69 x162y40 SB_BIG plane 3
12  // 70 x162y40 SB_BIG plane 3
00  // 71 x162y40 SB_DRIVE plane 4,3
48  // 72 x162y40 SB_BIG plane 4
12  // 73 x162y40 SB_BIG plane 4
48  // 74 x162y40 SB_BIG plane 5
12  // 75 x162y40 SB_BIG plane 5
00  // 76 x162y40 SB_DRIVE plane 6,5
48  // 77 x162y40 SB_BIG plane 6
12  // 78 x162y40 SB_BIG plane 6
48  // 79 x162y40 SB_BIG plane 7
12  // 80 x162y40 SB_BIG plane 7
00  // 81 x162y40 SB_DRIVE plane 8,7
48  // 82 x162y40 SB_BIG plane 8
12  // 83 x162y40 SB_BIG plane 8
48  // 84 x162y40 SB_BIG plane 9
12  // 85 x162y40 SB_BIG plane 9
00  // 86 x162y40 SB_DRIVE plane 10,9
48  // 87 x162y40 SB_BIG plane 10
12  // 88 x162y40 SB_BIG plane 10
48  // 89 x162y40 SB_BIG plane 11
12  // 90 x162y40 SB_BIG plane 11
00  // 91 x162y40 SB_DRIVE plane 12,11
48  // 92 x162y40 SB_BIG plane 12
12  // 93 x162y40 SB_BIG plane 12
A8  // 94 x161y39 SB_SML plane 1
82  // 95 x161y39 SB_SML plane 2,1
2A  // 96 x161y39 SB_SML plane 2
A8  // 97 x161y39 SB_SML plane 3
82  // 98 x161y39 SB_SML plane 4,3
2A  // 99 x161y39 SB_SML plane 4
A8  // 100 x161y39 SB_SML plane 5
82  // 101 x161y39 SB_SML plane 6,5
2A  // 102 x161y39 SB_SML plane 6
A8  // 103 x161y39 SB_SML plane 7
82  // 104 x161y39 SB_SML plane 8,7
2A  // 105 x161y39 SB_SML plane 8
A8  // 106 x161y39 SB_SML plane 9
82  // 107 x161y39 SB_SML plane 10,9
2A  // 108 x161y39 SB_SML plane 10
A8  // 109 x161y39 SB_SML plane 11
82  // 110 x161y39 SB_SML plane 12,11
2A  // 111 x161y39 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
15 // y_sel: 41
F2 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y41
00  // 14 left_edge_EN1 at x-2y41
00  // 15 left_edge_EN2 at x-2y41
00  // 16 left_edge_EN0 at x-2y42
00  // 17 left_edge_EN1 at x-2y42
00  // 18 left_edge_EN2 at x-2y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y42 SB_BIG plane 1
12  // 65 x0y42 SB_BIG plane 1
00  // 66 x0y42 SB_DRIVE plane 2,1
48  // 67 x0y42 SB_BIG plane 2
12  // 68 x0y42 SB_BIG plane 2
48  // 69 x0y42 SB_BIG plane 3
12  // 70 x0y42 SB_BIG plane 3
00  // 71 x0y42 SB_DRIVE plane 4,3
48  // 72 x0y42 SB_BIG plane 4
12  // 73 x0y42 SB_BIG plane 4
48  // 74 x0y42 SB_BIG plane 5
12  // 75 x0y42 SB_BIG plane 5
00  // 76 x0y42 SB_DRIVE plane 6,5
48  // 77 x0y42 SB_BIG plane 6
12  // 78 x0y42 SB_BIG plane 6
48  // 79 x0y42 SB_BIG plane 7
12  // 80 x0y42 SB_BIG plane 7
00  // 81 x0y42 SB_DRIVE plane 8,7
48  // 82 x0y42 SB_BIG plane 8
12  // 83 x0y42 SB_BIG plane 8
48  // 84 x0y42 SB_BIG plane 9
12  // 85 x0y42 SB_BIG plane 9
00  // 86 x0y42 SB_DRIVE plane 10,9
48  // 87 x0y42 SB_BIG plane 10
12  // 88 x0y42 SB_BIG plane 10
48  // 89 x0y42 SB_BIG plane 11
12  // 90 x0y42 SB_BIG plane 11
00  // 91 x0y42 SB_DRIVE plane 12,11
48  // 92 x0y42 SB_BIG plane 12
12  // 93 x0y42 SB_BIG plane 12
A8  // 94 x-1y41 SB_SML plane 1
82  // 95 x-1y41 SB_SML plane 2,1
2A  // 96 x-1y41 SB_SML plane 2
A8  // 97 x-1y41 SB_SML plane 3
82  // 98 x-1y41 SB_SML plane 4,3
2A  // 99 x-1y41 SB_SML plane 4
A8  // 100 x-1y41 SB_SML plane 5
82  // 101 x-1y41 SB_SML plane 6,5
2A  // 102 x-1y41 SB_SML plane 6
A8  // 103 x-1y41 SB_SML plane 7
82  // 104 x-1y41 SB_SML plane 8,7
2A  // 105 x-1y41 SB_SML plane 8
A8  // 106 x-1y41 SB_SML plane 9
82  // 107 x-1y41 SB_SML plane 10,9
2A  // 108 x-1y41 SB_SML plane 10
A8  // 109 x-1y41 SB_SML plane 11
82  // 110 x-1y41 SB_SML plane 12,11
2A  // 111 x-1y41 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3CC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
15 // y_sel: 41
DD // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3CCD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y41
00  // 14 right_edge_EN1 at x163y41
00  // 15 right_edge_EN2 at x163y41
00  // 16 right_edge_EN0 at x163y42
00  // 17 right_edge_EN1 at x163y42
00  // 18 right_edge_EN2 at x163y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y41 SB_BIG plane 1
12  // 65 x161y41 SB_BIG plane 1
00  // 66 x161y41 SB_DRIVE plane 2,1
48  // 67 x161y41 SB_BIG plane 2
12  // 68 x161y41 SB_BIG plane 2
48  // 69 x161y41 SB_BIG plane 3
12  // 70 x161y41 SB_BIG plane 3
00  // 71 x161y41 SB_DRIVE plane 4,3
48  // 72 x161y41 SB_BIG plane 4
12  // 73 x161y41 SB_BIG plane 4
48  // 74 x161y41 SB_BIG plane 5
12  // 75 x161y41 SB_BIG plane 5
00  // 76 x161y41 SB_DRIVE plane 6,5
48  // 77 x161y41 SB_BIG plane 6
12  // 78 x161y41 SB_BIG plane 6
48  // 79 x161y41 SB_BIG plane 7
12  // 80 x161y41 SB_BIG plane 7
00  // 81 x161y41 SB_DRIVE plane 8,7
48  // 82 x161y41 SB_BIG plane 8
12  // 83 x161y41 SB_BIG plane 8
48  // 84 x161y41 SB_BIG plane 9
12  // 85 x161y41 SB_BIG plane 9
00  // 86 x161y41 SB_DRIVE plane 10,9
48  // 87 x161y41 SB_BIG plane 10
12  // 88 x161y41 SB_BIG plane 10
48  // 89 x161y41 SB_BIG plane 11
12  // 90 x161y41 SB_BIG plane 11
00  // 91 x161y41 SB_DRIVE plane 12,11
48  // 92 x161y41 SB_BIG plane 12
12  // 93 x161y41 SB_BIG plane 12
A8  // 94 x162y42 SB_SML plane 1
82  // 95 x162y42 SB_SML plane 2,1
2A  // 96 x162y42 SB_SML plane 2
A8  // 97 x162y42 SB_SML plane 3
82  // 98 x162y42 SB_SML plane 4,3
2A  // 99 x162y42 SB_SML plane 4
A8  // 100 x162y42 SB_SML plane 5
82  // 101 x162y42 SB_SML plane 6,5
2A  // 102 x162y42 SB_SML plane 6
A8  // 103 x162y42 SB_SML plane 7
82  // 104 x162y42 SB_SML plane 8,7
2A  // 105 x162y42 SB_SML plane 8
A8  // 106 x162y42 SB_SML plane 9
82  // 107 x162y42 SB_SML plane 10,9
2A  // 108 x162y42 SB_SML plane 10
A8  // 109 x162y42 SB_SML plane 11
82  // 110 x162y42 SB_SML plane 12,11
2A  // 111 x162y42 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3D43     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
16 // y_sel: 43
69 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3D4B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y43
00  // 14 left_edge_EN1 at x-2y43
00  // 15 left_edge_EN2 at x-2y43
00  // 16 left_edge_EN0 at x-2y44
00  // 17 left_edge_EN1 at x-2y44
00  // 18 left_edge_EN2 at x-2y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y43 SB_BIG plane 1
12  // 65 x-1y43 SB_BIG plane 1
00  // 66 x-1y43 SB_DRIVE plane 2,1
48  // 67 x-1y43 SB_BIG plane 2
12  // 68 x-1y43 SB_BIG plane 2
48  // 69 x-1y43 SB_BIG plane 3
12  // 70 x-1y43 SB_BIG plane 3
00  // 71 x-1y43 SB_DRIVE plane 4,3
48  // 72 x-1y43 SB_BIG plane 4
12  // 73 x-1y43 SB_BIG plane 4
48  // 74 x-1y43 SB_BIG plane 5
12  // 75 x-1y43 SB_BIG plane 5
00  // 76 x-1y43 SB_DRIVE plane 6,5
48  // 77 x-1y43 SB_BIG plane 6
12  // 78 x-1y43 SB_BIG plane 6
48  // 79 x-1y43 SB_BIG plane 7
12  // 80 x-1y43 SB_BIG plane 7
00  // 81 x-1y43 SB_DRIVE plane 8,7
48  // 82 x-1y43 SB_BIG plane 8
12  // 83 x-1y43 SB_BIG plane 8
48  // 84 x-1y43 SB_BIG plane 9
12  // 85 x-1y43 SB_BIG plane 9
00  // 86 x-1y43 SB_DRIVE plane 10,9
48  // 87 x-1y43 SB_BIG plane 10
12  // 88 x-1y43 SB_BIG plane 10
48  // 89 x-1y43 SB_BIG plane 11
12  // 90 x-1y43 SB_BIG plane 11
00  // 91 x-1y43 SB_DRIVE plane 12,11
48  // 92 x-1y43 SB_BIG plane 12
12  // 93 x-1y43 SB_BIG plane 12
A8  // 94 x0y44 SB_SML plane 1
82  // 95 x0y44 SB_SML plane 2,1
2A  // 96 x0y44 SB_SML plane 2
A8  // 97 x0y44 SB_SML plane 3
82  // 98 x0y44 SB_SML plane 4,3
2A  // 99 x0y44 SB_SML plane 4
A8  // 100 x0y44 SB_SML plane 5
82  // 101 x0y44 SB_SML plane 6,5
2A  // 102 x0y44 SB_SML plane 6
A8  // 103 x0y44 SB_SML plane 7
82  // 104 x0y44 SB_SML plane 8,7
2A  // 105 x0y44 SB_SML plane 8
A8  // 106 x0y44 SB_SML plane 9
82  // 107 x0y44 SB_SML plane 10,9
2A  // 108 x0y44 SB_SML plane 10
A8  // 109 x0y44 SB_SML plane 11
82  // 110 x0y44 SB_SML plane 12,11
2A  // 111 x0y44 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3DC1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
16 // y_sel: 43
46 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3DC9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y43
00  // 14 right_edge_EN1 at x163y43
00  // 15 right_edge_EN2 at x163y43
00  // 16 right_edge_EN0 at x163y44
00  // 17 right_edge_EN1 at x163y44
00  // 18 right_edge_EN2 at x163y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y44 SB_BIG plane 1
12  // 65 x162y44 SB_BIG plane 1
00  // 66 x162y44 SB_DRIVE plane 2,1
48  // 67 x162y44 SB_BIG plane 2
12  // 68 x162y44 SB_BIG plane 2
48  // 69 x162y44 SB_BIG plane 3
12  // 70 x162y44 SB_BIG plane 3
00  // 71 x162y44 SB_DRIVE plane 4,3
48  // 72 x162y44 SB_BIG plane 4
12  // 73 x162y44 SB_BIG plane 4
48  // 74 x162y44 SB_BIG plane 5
12  // 75 x162y44 SB_BIG plane 5
00  // 76 x162y44 SB_DRIVE plane 6,5
48  // 77 x162y44 SB_BIG plane 6
12  // 78 x162y44 SB_BIG plane 6
48  // 79 x162y44 SB_BIG plane 7
12  // 80 x162y44 SB_BIG plane 7
00  // 81 x162y44 SB_DRIVE plane 8,7
48  // 82 x162y44 SB_BIG plane 8
12  // 83 x162y44 SB_BIG plane 8
48  // 84 x162y44 SB_BIG plane 9
12  // 85 x162y44 SB_BIG plane 9
00  // 86 x162y44 SB_DRIVE plane 10,9
48  // 87 x162y44 SB_BIG plane 10
12  // 88 x162y44 SB_BIG plane 10
48  // 89 x162y44 SB_BIG plane 11
12  // 90 x162y44 SB_BIG plane 11
00  // 91 x162y44 SB_DRIVE plane 12,11
48  // 92 x162y44 SB_BIG plane 12
12  // 93 x162y44 SB_BIG plane 12
A8  // 94 x161y43 SB_SML plane 1
82  // 95 x161y43 SB_SML plane 2,1
2A  // 96 x161y43 SB_SML plane 2
A8  // 97 x161y43 SB_SML plane 3
82  // 98 x161y43 SB_SML plane 4,3
2A  // 99 x161y43 SB_SML plane 4
A8  // 100 x161y43 SB_SML plane 5
82  // 101 x161y43 SB_SML plane 6,5
2A  // 102 x161y43 SB_SML plane 6
A8  // 103 x161y43 SB_SML plane 7
82  // 104 x161y43 SB_SML plane 8,7
2A  // 105 x161y43 SB_SML plane 8
A8  // 106 x161y43 SB_SML plane 9
82  // 107 x161y43 SB_SML plane 10,9
2A  // 108 x161y43 SB_SML plane 10
A8  // 109 x161y43 SB_SML plane 11
82  // 110 x161y43 SB_SML plane 12,11
2A  // 111 x161y43 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E3F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
17 // y_sel: 45
E0 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E47
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y45
00  // 14 left_edge_EN1 at x-2y45
00  // 15 left_edge_EN2 at x-2y45
00  // 16 left_edge_EN0 at x-2y46
00  // 17 left_edge_EN1 at x-2y46
00  // 18 left_edge_EN2 at x-2y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y46 SB_BIG plane 1
12  // 65 x0y46 SB_BIG plane 1
00  // 66 x0y46 SB_DRIVE plane 2,1
48  // 67 x0y46 SB_BIG plane 2
12  // 68 x0y46 SB_BIG plane 2
48  // 69 x0y46 SB_BIG plane 3
12  // 70 x0y46 SB_BIG plane 3
00  // 71 x0y46 SB_DRIVE plane 4,3
48  // 72 x0y46 SB_BIG plane 4
12  // 73 x0y46 SB_BIG plane 4
48  // 74 x0y46 SB_BIG plane 5
12  // 75 x0y46 SB_BIG plane 5
00  // 76 x0y46 SB_DRIVE plane 6,5
48  // 77 x0y46 SB_BIG plane 6
12  // 78 x0y46 SB_BIG plane 6
48  // 79 x0y46 SB_BIG plane 7
12  // 80 x0y46 SB_BIG plane 7
00  // 81 x0y46 SB_DRIVE plane 8,7
48  // 82 x0y46 SB_BIG plane 8
12  // 83 x0y46 SB_BIG plane 8
48  // 84 x0y46 SB_BIG plane 9
12  // 85 x0y46 SB_BIG plane 9
00  // 86 x0y46 SB_DRIVE plane 10,9
48  // 87 x0y46 SB_BIG plane 10
12  // 88 x0y46 SB_BIG plane 10
48  // 89 x0y46 SB_BIG plane 11
12  // 90 x0y46 SB_BIG plane 11
00  // 91 x0y46 SB_DRIVE plane 12,11
48  // 92 x0y46 SB_BIG plane 12
12  // 93 x0y46 SB_BIG plane 12
A8  // 94 x-1y45 SB_SML plane 1
82  // 95 x-1y45 SB_SML plane 2,1
2A  // 96 x-1y45 SB_SML plane 2
A8  // 97 x-1y45 SB_SML plane 3
82  // 98 x-1y45 SB_SML plane 4,3
2A  // 99 x-1y45 SB_SML plane 4
A8  // 100 x-1y45 SB_SML plane 5
82  // 101 x-1y45 SB_SML plane 6,5
2A  // 102 x-1y45 SB_SML plane 6
A8  // 103 x-1y45 SB_SML plane 7
82  // 104 x-1y45 SB_SML plane 8,7
2A  // 105 x-1y45 SB_SML plane 8
A8  // 106 x-1y45 SB_SML plane 9
82  // 107 x-1y45 SB_SML plane 10,9
2A  // 108 x-1y45 SB_SML plane 10
A8  // 109 x-1y45 SB_SML plane 11
82  // 110 x-1y45 SB_SML plane 12,11
2A  // 111 x-1y45 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3EBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
17 // y_sel: 45
CF // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3EC5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y45
00  // 14 right_edge_EN1 at x163y45
00  // 15 right_edge_EN2 at x163y45
00  // 16 right_edge_EN0 at x163y46
00  // 17 right_edge_EN1 at x163y46
00  // 18 right_edge_EN2 at x163y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y45 SB_BIG plane 1
12  // 65 x161y45 SB_BIG plane 1
00  // 66 x161y45 SB_DRIVE plane 2,1
48  // 67 x161y45 SB_BIG plane 2
12  // 68 x161y45 SB_BIG plane 2
48  // 69 x161y45 SB_BIG plane 3
12  // 70 x161y45 SB_BIG plane 3
00  // 71 x161y45 SB_DRIVE plane 4,3
48  // 72 x161y45 SB_BIG plane 4
12  // 73 x161y45 SB_BIG plane 4
48  // 74 x161y45 SB_BIG plane 5
12  // 75 x161y45 SB_BIG plane 5
00  // 76 x161y45 SB_DRIVE plane 6,5
48  // 77 x161y45 SB_BIG plane 6
12  // 78 x161y45 SB_BIG plane 6
48  // 79 x161y45 SB_BIG plane 7
12  // 80 x161y45 SB_BIG plane 7
00  // 81 x161y45 SB_DRIVE plane 8,7
48  // 82 x161y45 SB_BIG plane 8
12  // 83 x161y45 SB_BIG plane 8
48  // 84 x161y45 SB_BIG plane 9
12  // 85 x161y45 SB_BIG plane 9
00  // 86 x161y45 SB_DRIVE plane 10,9
48  // 87 x161y45 SB_BIG plane 10
12  // 88 x161y45 SB_BIG plane 10
48  // 89 x161y45 SB_BIG plane 11
12  // 90 x161y45 SB_BIG plane 11
00  // 91 x161y45 SB_DRIVE plane 12,11
48  // 92 x161y45 SB_BIG plane 12
12  // 93 x161y45 SB_BIG plane 12
A8  // 94 x162y46 SB_SML plane 1
82  // 95 x162y46 SB_SML plane 2,1
2A  // 96 x162y46 SB_SML plane 2
A8  // 97 x162y46 SB_SML plane 3
82  // 98 x162y46 SB_SML plane 4,3
2A  // 99 x162y46 SB_SML plane 4
A8  // 100 x162y46 SB_SML plane 5
82  // 101 x162y46 SB_SML plane 6,5
2A  // 102 x162y46 SB_SML plane 6
A8  // 103 x162y46 SB_SML plane 7
82  // 104 x162y46 SB_SML plane 8,7
2A  // 105 x162y46 SB_SML plane 8
A8  // 106 x162y46 SB_SML plane 9
82  // 107 x162y46 SB_SML plane 10,9
2A  // 108 x162y46 SB_SML plane 10
A8  // 109 x162y46 SB_SML plane 11
82  // 110 x162y46 SB_SML plane 12,11
2A  // 111 x162y46 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F3B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
18 // y_sel: 47
17 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F43
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y47
00  // 14 left_edge_EN1 at x-2y47
00  // 15 left_edge_EN2 at x-2y47
00  // 16 left_edge_EN0 at x-2y48
00  // 17 left_edge_EN1 at x-2y48
00  // 18 left_edge_EN2 at x-2y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y47 SB_BIG plane 1
12  // 65 x-1y47 SB_BIG plane 1
00  // 66 x-1y47 SB_DRIVE plane 2,1
48  // 67 x-1y47 SB_BIG plane 2
12  // 68 x-1y47 SB_BIG plane 2
48  // 69 x-1y47 SB_BIG plane 3
12  // 70 x-1y47 SB_BIG plane 3
00  // 71 x-1y47 SB_DRIVE plane 4,3
48  // 72 x-1y47 SB_BIG plane 4
12  // 73 x-1y47 SB_BIG plane 4
48  // 74 x-1y47 SB_BIG plane 5
12  // 75 x-1y47 SB_BIG plane 5
00  // 76 x-1y47 SB_DRIVE plane 6,5
48  // 77 x-1y47 SB_BIG plane 6
12  // 78 x-1y47 SB_BIG plane 6
48  // 79 x-1y47 SB_BIG plane 7
12  // 80 x-1y47 SB_BIG plane 7
00  // 81 x-1y47 SB_DRIVE plane 8,7
48  // 82 x-1y47 SB_BIG plane 8
12  // 83 x-1y47 SB_BIG plane 8
48  // 84 x-1y47 SB_BIG plane 9
12  // 85 x-1y47 SB_BIG plane 9
00  // 86 x-1y47 SB_DRIVE plane 10,9
48  // 87 x-1y47 SB_BIG plane 10
12  // 88 x-1y47 SB_BIG plane 10
48  // 89 x-1y47 SB_BIG plane 11
12  // 90 x-1y47 SB_BIG plane 11
00  // 91 x-1y47 SB_DRIVE plane 12,11
48  // 92 x-1y47 SB_BIG plane 12
12  // 93 x-1y47 SB_BIG plane 12
A8  // 94 x0y48 SB_SML plane 1
82  // 95 x0y48 SB_SML plane 2,1
2A  // 96 x0y48 SB_SML plane 2
A8  // 97 x0y48 SB_SML plane 3
82  // 98 x0y48 SB_SML plane 4,3
2A  // 99 x0y48 SB_SML plane 4
A8  // 100 x0y48 SB_SML plane 5
82  // 101 x0y48 SB_SML plane 6,5
2A  // 102 x0y48 SB_SML plane 6
A8  // 103 x0y48 SB_SML plane 7
82  // 104 x0y48 SB_SML plane 8,7
2A  // 105 x0y48 SB_SML plane 8
A8  // 106 x0y48 SB_SML plane 9
82  // 107 x0y48 SB_SML plane 10,9
2A  // 108 x0y48 SB_SML plane 10
A8  // 109 x0y48 SB_SML plane 11
82  // 110 x0y48 SB_SML plane 12,11
2A  // 111 x0y48 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3FB9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
18 // y_sel: 47
38 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3FC1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y47
00  // 14 right_edge_EN1 at x163y47
00  // 15 right_edge_EN2 at x163y47
00  // 16 right_edge_EN0 at x163y48
00  // 17 right_edge_EN1 at x163y48
00  // 18 right_edge_EN2 at x163y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y48 SB_BIG plane 1
12  // 65 x162y48 SB_BIG plane 1
00  // 66 x162y48 SB_DRIVE plane 2,1
48  // 67 x162y48 SB_BIG plane 2
12  // 68 x162y48 SB_BIG plane 2
48  // 69 x162y48 SB_BIG plane 3
12  // 70 x162y48 SB_BIG plane 3
00  // 71 x162y48 SB_DRIVE plane 4,3
48  // 72 x162y48 SB_BIG plane 4
12  // 73 x162y48 SB_BIG plane 4
48  // 74 x162y48 SB_BIG plane 5
12  // 75 x162y48 SB_BIG plane 5
00  // 76 x162y48 SB_DRIVE plane 6,5
48  // 77 x162y48 SB_BIG plane 6
12  // 78 x162y48 SB_BIG plane 6
48  // 79 x162y48 SB_BIG plane 7
12  // 80 x162y48 SB_BIG plane 7
00  // 81 x162y48 SB_DRIVE plane 8,7
48  // 82 x162y48 SB_BIG plane 8
12  // 83 x162y48 SB_BIG plane 8
48  // 84 x162y48 SB_BIG plane 9
12  // 85 x162y48 SB_BIG plane 9
00  // 86 x162y48 SB_DRIVE plane 10,9
48  // 87 x162y48 SB_BIG plane 10
12  // 88 x162y48 SB_BIG plane 10
48  // 89 x162y48 SB_BIG plane 11
12  // 90 x162y48 SB_BIG plane 11
00  // 91 x162y48 SB_DRIVE plane 12,11
48  // 92 x162y48 SB_BIG plane 12
12  // 93 x162y48 SB_BIG plane 12
A8  // 94 x161y47 SB_SML plane 1
82  // 95 x161y47 SB_SML plane 2,1
2A  // 96 x161y47 SB_SML plane 2
A8  // 97 x161y47 SB_SML plane 3
82  // 98 x161y47 SB_SML plane 4,3
2A  // 99 x161y47 SB_SML plane 4
A8  // 100 x161y47 SB_SML plane 5
82  // 101 x161y47 SB_SML plane 6,5
2A  // 102 x161y47 SB_SML plane 6
A8  // 103 x161y47 SB_SML plane 7
82  // 104 x161y47 SB_SML plane 8,7
2A  // 105 x161y47 SB_SML plane 8
A8  // 106 x161y47 SB_SML plane 9
82  // 107 x161y47 SB_SML plane 10,9
2A  // 108 x161y47 SB_SML plane 10
A8  // 109 x161y47 SB_SML plane 11
82  // 110 x161y47 SB_SML plane 12,11
2A  // 111 x161y47 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4037     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
19 // y_sel: 49
9E // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 403F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y49
00  // 14 left_edge_EN1 at x-2y49
00  // 15 left_edge_EN2 at x-2y49
00  // 16 left_edge_EN0 at x-2y50
00  // 17 left_edge_EN1 at x-2y50
00  // 18 left_edge_EN2 at x-2y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y50 SB_BIG plane 1
12  // 65 x0y50 SB_BIG plane 1
00  // 66 x0y50 SB_DRIVE plane 2,1
48  // 67 x0y50 SB_BIG plane 2
12  // 68 x0y50 SB_BIG plane 2
48  // 69 x0y50 SB_BIG plane 3
12  // 70 x0y50 SB_BIG plane 3
00  // 71 x0y50 SB_DRIVE plane 4,3
48  // 72 x0y50 SB_BIG plane 4
12  // 73 x0y50 SB_BIG plane 4
48  // 74 x0y50 SB_BIG plane 5
12  // 75 x0y50 SB_BIG plane 5
00  // 76 x0y50 SB_DRIVE plane 6,5
48  // 77 x0y50 SB_BIG plane 6
12  // 78 x0y50 SB_BIG plane 6
48  // 79 x0y50 SB_BIG plane 7
12  // 80 x0y50 SB_BIG plane 7
00  // 81 x0y50 SB_DRIVE plane 8,7
48  // 82 x0y50 SB_BIG plane 8
12  // 83 x0y50 SB_BIG plane 8
48  // 84 x0y50 SB_BIG plane 9
12  // 85 x0y50 SB_BIG plane 9
00  // 86 x0y50 SB_DRIVE plane 10,9
48  // 87 x0y50 SB_BIG plane 10
12  // 88 x0y50 SB_BIG plane 10
48  // 89 x0y50 SB_BIG plane 11
12  // 90 x0y50 SB_BIG plane 11
00  // 91 x0y50 SB_DRIVE plane 12,11
48  // 92 x0y50 SB_BIG plane 12
12  // 93 x0y50 SB_BIG plane 12
A8  // 94 x-1y49 SB_SML plane 1
82  // 95 x-1y49 SB_SML plane 2,1
2A  // 96 x-1y49 SB_SML plane 2
A8  // 97 x-1y49 SB_SML plane 3
82  // 98 x-1y49 SB_SML plane 4,3
2A  // 99 x-1y49 SB_SML plane 4
A8  // 100 x-1y49 SB_SML plane 5
82  // 101 x-1y49 SB_SML plane 6,5
2A  // 102 x-1y49 SB_SML plane 6
A8  // 103 x-1y49 SB_SML plane 7
82  // 104 x-1y49 SB_SML plane 8,7
2A  // 105 x-1y49 SB_SML plane 8
A8  // 106 x-1y49 SB_SML plane 9
82  // 107 x-1y49 SB_SML plane 10,9
2A  // 108 x-1y49 SB_SML plane 10
A8  // 109 x-1y49 SB_SML plane 11
82  // 110 x-1y49 SB_SML plane 12,11
2A  // 111 x-1y49 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 40B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
19 // y_sel: 49
B1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 40BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y49
00  // 14 right_edge_EN1 at x163y49
00  // 15 right_edge_EN2 at x163y49
00  // 16 right_edge_EN0 at x163y50
00  // 17 right_edge_EN1 at x163y50
00  // 18 right_edge_EN2 at x163y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y49 SB_BIG plane 1
12  // 65 x161y49 SB_BIG plane 1
00  // 66 x161y49 SB_DRIVE plane 2,1
48  // 67 x161y49 SB_BIG plane 2
12  // 68 x161y49 SB_BIG plane 2
48  // 69 x161y49 SB_BIG plane 3
12  // 70 x161y49 SB_BIG plane 3
00  // 71 x161y49 SB_DRIVE plane 4,3
48  // 72 x161y49 SB_BIG plane 4
12  // 73 x161y49 SB_BIG plane 4
48  // 74 x161y49 SB_BIG plane 5
12  // 75 x161y49 SB_BIG plane 5
00  // 76 x161y49 SB_DRIVE plane 6,5
48  // 77 x161y49 SB_BIG plane 6
12  // 78 x161y49 SB_BIG plane 6
48  // 79 x161y49 SB_BIG plane 7
12  // 80 x161y49 SB_BIG plane 7
00  // 81 x161y49 SB_DRIVE plane 8,7
48  // 82 x161y49 SB_BIG plane 8
12  // 83 x161y49 SB_BIG plane 8
48  // 84 x161y49 SB_BIG plane 9
12  // 85 x161y49 SB_BIG plane 9
00  // 86 x161y49 SB_DRIVE plane 10,9
48  // 87 x161y49 SB_BIG plane 10
12  // 88 x161y49 SB_BIG plane 10
48  // 89 x161y49 SB_BIG plane 11
12  // 90 x161y49 SB_BIG plane 11
00  // 91 x161y49 SB_DRIVE plane 12,11
48  // 92 x161y49 SB_BIG plane 12
12  // 93 x161y49 SB_BIG plane 12
A8  // 94 x162y50 SB_SML plane 1
82  // 95 x162y50 SB_SML plane 2,1
2A  // 96 x162y50 SB_SML plane 2
A8  // 97 x162y50 SB_SML plane 3
82  // 98 x162y50 SB_SML plane 4,3
2A  // 99 x162y50 SB_SML plane 4
A8  // 100 x162y50 SB_SML plane 5
82  // 101 x162y50 SB_SML plane 6,5
2A  // 102 x162y50 SB_SML plane 6
A8  // 103 x162y50 SB_SML plane 7
82  // 104 x162y50 SB_SML plane 8,7
2A  // 105 x162y50 SB_SML plane 8
A8  // 106 x162y50 SB_SML plane 9
82  // 107 x162y50 SB_SML plane 10,9
2A  // 108 x162y50 SB_SML plane 10
A8  // 109 x162y50 SB_SML plane 11
82  // 110 x162y50 SB_SML plane 12,11
2A  // 111 x162y50 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4133     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1A // y_sel: 51
05 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 413B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y51
00  // 14 left_edge_EN1 at x-2y51
00  // 15 left_edge_EN2 at x-2y51
00  // 16 left_edge_EN0 at x-2y52
00  // 17 left_edge_EN1 at x-2y52
00  // 18 left_edge_EN2 at x-2y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y51 SB_BIG plane 1
12  // 65 x-1y51 SB_BIG plane 1
00  // 66 x-1y51 SB_DRIVE plane 2,1
48  // 67 x-1y51 SB_BIG plane 2
12  // 68 x-1y51 SB_BIG plane 2
48  // 69 x-1y51 SB_BIG plane 3
12  // 70 x-1y51 SB_BIG plane 3
00  // 71 x-1y51 SB_DRIVE plane 4,3
48  // 72 x-1y51 SB_BIG plane 4
12  // 73 x-1y51 SB_BIG plane 4
48  // 74 x-1y51 SB_BIG plane 5
12  // 75 x-1y51 SB_BIG plane 5
00  // 76 x-1y51 SB_DRIVE plane 6,5
48  // 77 x-1y51 SB_BIG plane 6
12  // 78 x-1y51 SB_BIG plane 6
48  // 79 x-1y51 SB_BIG plane 7
12  // 80 x-1y51 SB_BIG plane 7
00  // 81 x-1y51 SB_DRIVE plane 8,7
48  // 82 x-1y51 SB_BIG plane 8
12  // 83 x-1y51 SB_BIG plane 8
48  // 84 x-1y51 SB_BIG plane 9
12  // 85 x-1y51 SB_BIG plane 9
00  // 86 x-1y51 SB_DRIVE plane 10,9
48  // 87 x-1y51 SB_BIG plane 10
12  // 88 x-1y51 SB_BIG plane 10
48  // 89 x-1y51 SB_BIG plane 11
12  // 90 x-1y51 SB_BIG plane 11
00  // 91 x-1y51 SB_DRIVE plane 12,11
48  // 92 x-1y51 SB_BIG plane 12
12  // 93 x-1y51 SB_BIG plane 12
A8  // 94 x0y52 SB_SML plane 1
82  // 95 x0y52 SB_SML plane 2,1
2A  // 96 x0y52 SB_SML plane 2
A8  // 97 x0y52 SB_SML plane 3
82  // 98 x0y52 SB_SML plane 4,3
2A  // 99 x0y52 SB_SML plane 4
A8  // 100 x0y52 SB_SML plane 5
82  // 101 x0y52 SB_SML plane 6,5
2A  // 102 x0y52 SB_SML plane 6
A8  // 103 x0y52 SB_SML plane 7
82  // 104 x0y52 SB_SML plane 8,7
2A  // 105 x0y52 SB_SML plane 8
A8  // 106 x0y52 SB_SML plane 9
82  // 107 x0y52 SB_SML plane 10,9
2A  // 108 x0y52 SB_SML plane 10
A8  // 109 x0y52 SB_SML plane 11
82  // 110 x0y52 SB_SML plane 12,11
2A  // 111 x0y52 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 41B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1A // y_sel: 51
2A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 41B9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y51
00  // 14 right_edge_EN1 at x163y51
00  // 15 right_edge_EN2 at x163y51
00  // 16 right_edge_EN0 at x163y52
00  // 17 right_edge_EN1 at x163y52
00  // 18 right_edge_EN2 at x163y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y52 SB_BIG plane 1
12  // 65 x162y52 SB_BIG plane 1
00  // 66 x162y52 SB_DRIVE plane 2,1
48  // 67 x162y52 SB_BIG plane 2
12  // 68 x162y52 SB_BIG plane 2
48  // 69 x162y52 SB_BIG plane 3
12  // 70 x162y52 SB_BIG plane 3
00  // 71 x162y52 SB_DRIVE plane 4,3
48  // 72 x162y52 SB_BIG plane 4
12  // 73 x162y52 SB_BIG plane 4
48  // 74 x162y52 SB_BIG plane 5
12  // 75 x162y52 SB_BIG plane 5
00  // 76 x162y52 SB_DRIVE plane 6,5
48  // 77 x162y52 SB_BIG plane 6
12  // 78 x162y52 SB_BIG plane 6
48  // 79 x162y52 SB_BIG plane 7
12  // 80 x162y52 SB_BIG plane 7
00  // 81 x162y52 SB_DRIVE plane 8,7
48  // 82 x162y52 SB_BIG plane 8
12  // 83 x162y52 SB_BIG plane 8
48  // 84 x162y52 SB_BIG plane 9
12  // 85 x162y52 SB_BIG plane 9
00  // 86 x162y52 SB_DRIVE plane 10,9
48  // 87 x162y52 SB_BIG plane 10
12  // 88 x162y52 SB_BIG plane 10
48  // 89 x162y52 SB_BIG plane 11
12  // 90 x162y52 SB_BIG plane 11
00  // 91 x162y52 SB_DRIVE plane 12,11
48  // 92 x162y52 SB_BIG plane 12
12  // 93 x162y52 SB_BIG plane 12
A8  // 94 x161y51 SB_SML plane 1
82  // 95 x161y51 SB_SML plane 2,1
2A  // 96 x161y51 SB_SML plane 2
A8  // 97 x161y51 SB_SML plane 3
82  // 98 x161y51 SB_SML plane 4,3
2A  // 99 x161y51 SB_SML plane 4
A8  // 100 x161y51 SB_SML plane 5
82  // 101 x161y51 SB_SML plane 6,5
2A  // 102 x161y51 SB_SML plane 6
A8  // 103 x161y51 SB_SML plane 7
82  // 104 x161y51 SB_SML plane 8,7
2A  // 105 x161y51 SB_SML plane 8
A8  // 106 x161y51 SB_SML plane 9
82  // 107 x161y51 SB_SML plane 10,9
2A  // 108 x161y51 SB_SML plane 10
A8  // 109 x161y51 SB_SML plane 11
82  // 110 x161y51 SB_SML plane 12,11
2A  // 111 x161y51 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 422F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1B // y_sel: 53
8C // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4237
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y53
00  // 14 left_edge_EN1 at x-2y53
00  // 15 left_edge_EN2 at x-2y53
00  // 16 left_edge_EN0 at x-2y54
00  // 17 left_edge_EN1 at x-2y54
00  // 18 left_edge_EN2 at x-2y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y54 SB_BIG plane 1
12  // 65 x0y54 SB_BIG plane 1
00  // 66 x0y54 SB_DRIVE plane 2,1
48  // 67 x0y54 SB_BIG plane 2
12  // 68 x0y54 SB_BIG plane 2
48  // 69 x0y54 SB_BIG plane 3
12  // 70 x0y54 SB_BIG plane 3
00  // 71 x0y54 SB_DRIVE plane 4,3
48  // 72 x0y54 SB_BIG plane 4
12  // 73 x0y54 SB_BIG plane 4
48  // 74 x0y54 SB_BIG plane 5
12  // 75 x0y54 SB_BIG plane 5
00  // 76 x0y54 SB_DRIVE plane 6,5
48  // 77 x0y54 SB_BIG plane 6
12  // 78 x0y54 SB_BIG plane 6
48  // 79 x0y54 SB_BIG plane 7
12  // 80 x0y54 SB_BIG plane 7
00  // 81 x0y54 SB_DRIVE plane 8,7
48  // 82 x0y54 SB_BIG plane 8
12  // 83 x0y54 SB_BIG plane 8
48  // 84 x0y54 SB_BIG plane 9
12  // 85 x0y54 SB_BIG plane 9
00  // 86 x0y54 SB_DRIVE plane 10,9
48  // 87 x0y54 SB_BIG plane 10
12  // 88 x0y54 SB_BIG plane 10
48  // 89 x0y54 SB_BIG plane 11
12  // 90 x0y54 SB_BIG plane 11
00  // 91 x0y54 SB_DRIVE plane 12,11
48  // 92 x0y54 SB_BIG plane 12
12  // 93 x0y54 SB_BIG plane 12
A8  // 94 x-1y53 SB_SML plane 1
82  // 95 x-1y53 SB_SML plane 2,1
2A  // 96 x-1y53 SB_SML plane 2
A8  // 97 x-1y53 SB_SML plane 3
82  // 98 x-1y53 SB_SML plane 4,3
2A  // 99 x-1y53 SB_SML plane 4
A8  // 100 x-1y53 SB_SML plane 5
82  // 101 x-1y53 SB_SML plane 6,5
2A  // 102 x-1y53 SB_SML plane 6
A8  // 103 x-1y53 SB_SML plane 7
82  // 104 x-1y53 SB_SML plane 8,7
2A  // 105 x-1y53 SB_SML plane 8
A8  // 106 x-1y53 SB_SML plane 9
82  // 107 x-1y53 SB_SML plane 10,9
2A  // 108 x-1y53 SB_SML plane 10
A8  // 109 x-1y53 SB_SML plane 11
82  // 110 x-1y53 SB_SML plane 12,11
2A  // 111 x-1y53 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 42AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1B // y_sel: 53
A3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42B5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y53
00  // 14 right_edge_EN1 at x163y53
00  // 15 right_edge_EN2 at x163y53
00  // 16 right_edge_EN0 at x163y54
00  // 17 right_edge_EN1 at x163y54
00  // 18 right_edge_EN2 at x163y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y53 SB_BIG plane 1
12  // 65 x161y53 SB_BIG plane 1
00  // 66 x161y53 SB_DRIVE plane 2,1
48  // 67 x161y53 SB_BIG plane 2
12  // 68 x161y53 SB_BIG plane 2
48  // 69 x161y53 SB_BIG plane 3
12  // 70 x161y53 SB_BIG plane 3
00  // 71 x161y53 SB_DRIVE plane 4,3
48  // 72 x161y53 SB_BIG plane 4
12  // 73 x161y53 SB_BIG plane 4
48  // 74 x161y53 SB_BIG plane 5
12  // 75 x161y53 SB_BIG plane 5
00  // 76 x161y53 SB_DRIVE plane 6,5
48  // 77 x161y53 SB_BIG plane 6
12  // 78 x161y53 SB_BIG plane 6
48  // 79 x161y53 SB_BIG plane 7
12  // 80 x161y53 SB_BIG plane 7
00  // 81 x161y53 SB_DRIVE plane 8,7
48  // 82 x161y53 SB_BIG plane 8
12  // 83 x161y53 SB_BIG plane 8
48  // 84 x161y53 SB_BIG plane 9
12  // 85 x161y53 SB_BIG plane 9
00  // 86 x161y53 SB_DRIVE plane 10,9
48  // 87 x161y53 SB_BIG plane 10
12  // 88 x161y53 SB_BIG plane 10
48  // 89 x161y53 SB_BIG plane 11
12  // 90 x161y53 SB_BIG plane 11
00  // 91 x161y53 SB_DRIVE plane 12,11
48  // 92 x161y53 SB_BIG plane 12
12  // 93 x161y53 SB_BIG plane 12
A8  // 94 x162y54 SB_SML plane 1
82  // 95 x162y54 SB_SML plane 2,1
2A  // 96 x162y54 SB_SML plane 2
A8  // 97 x162y54 SB_SML plane 3
82  // 98 x162y54 SB_SML plane 4,3
2A  // 99 x162y54 SB_SML plane 4
A8  // 100 x162y54 SB_SML plane 5
82  // 101 x162y54 SB_SML plane 6,5
2A  // 102 x162y54 SB_SML plane 6
A8  // 103 x162y54 SB_SML plane 7
82  // 104 x162y54 SB_SML plane 8,7
2A  // 105 x162y54 SB_SML plane 8
A8  // 106 x162y54 SB_SML plane 9
82  // 107 x162y54 SB_SML plane 10,9
2A  // 108 x162y54 SB_SML plane 10
A8  // 109 x162y54 SB_SML plane 11
82  // 110 x162y54 SB_SML plane 12,11
2A  // 111 x162y54 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 432B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1C // y_sel: 55
33 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4333
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y55
00  // 14 left_edge_EN1 at x-2y55
00  // 15 left_edge_EN2 at x-2y55
00  // 16 left_edge_EN0 at x-2y56
00  // 17 left_edge_EN1 at x-2y56
00  // 18 left_edge_EN2 at x-2y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y55 SB_BIG plane 1
12  // 65 x-1y55 SB_BIG plane 1
00  // 66 x-1y55 SB_DRIVE plane 2,1
48  // 67 x-1y55 SB_BIG plane 2
12  // 68 x-1y55 SB_BIG plane 2
48  // 69 x-1y55 SB_BIG plane 3
12  // 70 x-1y55 SB_BIG plane 3
00  // 71 x-1y55 SB_DRIVE plane 4,3
48  // 72 x-1y55 SB_BIG plane 4
12  // 73 x-1y55 SB_BIG plane 4
48  // 74 x-1y55 SB_BIG plane 5
12  // 75 x-1y55 SB_BIG plane 5
00  // 76 x-1y55 SB_DRIVE plane 6,5
48  // 77 x-1y55 SB_BIG plane 6
12  // 78 x-1y55 SB_BIG plane 6
48  // 79 x-1y55 SB_BIG plane 7
12  // 80 x-1y55 SB_BIG plane 7
00  // 81 x-1y55 SB_DRIVE plane 8,7
48  // 82 x-1y55 SB_BIG plane 8
12  // 83 x-1y55 SB_BIG plane 8
48  // 84 x-1y55 SB_BIG plane 9
12  // 85 x-1y55 SB_BIG plane 9
00  // 86 x-1y55 SB_DRIVE plane 10,9
48  // 87 x-1y55 SB_BIG plane 10
12  // 88 x-1y55 SB_BIG plane 10
48  // 89 x-1y55 SB_BIG plane 11
12  // 90 x-1y55 SB_BIG plane 11
00  // 91 x-1y55 SB_DRIVE plane 12,11
48  // 92 x-1y55 SB_BIG plane 12
12  // 93 x-1y55 SB_BIG plane 12
A8  // 94 x0y56 SB_SML plane 1
82  // 95 x0y56 SB_SML plane 2,1
2A  // 96 x0y56 SB_SML plane 2
A8  // 97 x0y56 SB_SML plane 3
82  // 98 x0y56 SB_SML plane 4,3
2A  // 99 x0y56 SB_SML plane 4
A8  // 100 x0y56 SB_SML plane 5
82  // 101 x0y56 SB_SML plane 6,5
2A  // 102 x0y56 SB_SML plane 6
A8  // 103 x0y56 SB_SML plane 7
82  // 104 x0y56 SB_SML plane 8,7
2A  // 105 x0y56 SB_SML plane 8
A8  // 106 x0y56 SB_SML plane 9
82  // 107 x0y56 SB_SML plane 10,9
2A  // 108 x0y56 SB_SML plane 10
A8  // 109 x0y56 SB_SML plane 11
82  // 110 x0y56 SB_SML plane 12,11
2A  // 111 x0y56 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 43A9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1C // y_sel: 55
1C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 43B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y55
00  // 14 right_edge_EN1 at x163y55
00  // 15 right_edge_EN2 at x163y55
00  // 16 right_edge_EN0 at x163y56
00  // 17 right_edge_EN1 at x163y56
00  // 18 right_edge_EN2 at x163y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y56 SB_BIG plane 1
12  // 65 x162y56 SB_BIG plane 1
00  // 66 x162y56 SB_DRIVE plane 2,1
48  // 67 x162y56 SB_BIG plane 2
12  // 68 x162y56 SB_BIG plane 2
48  // 69 x162y56 SB_BIG plane 3
12  // 70 x162y56 SB_BIG plane 3
00  // 71 x162y56 SB_DRIVE plane 4,3
48  // 72 x162y56 SB_BIG plane 4
12  // 73 x162y56 SB_BIG plane 4
48  // 74 x162y56 SB_BIG plane 5
12  // 75 x162y56 SB_BIG plane 5
00  // 76 x162y56 SB_DRIVE plane 6,5
48  // 77 x162y56 SB_BIG plane 6
12  // 78 x162y56 SB_BIG plane 6
48  // 79 x162y56 SB_BIG plane 7
12  // 80 x162y56 SB_BIG plane 7
00  // 81 x162y56 SB_DRIVE plane 8,7
48  // 82 x162y56 SB_BIG plane 8
12  // 83 x162y56 SB_BIG plane 8
48  // 84 x162y56 SB_BIG plane 9
12  // 85 x162y56 SB_BIG plane 9
00  // 86 x162y56 SB_DRIVE plane 10,9
48  // 87 x162y56 SB_BIG plane 10
12  // 88 x162y56 SB_BIG plane 10
48  // 89 x162y56 SB_BIG plane 11
12  // 90 x162y56 SB_BIG plane 11
00  // 91 x162y56 SB_DRIVE plane 12,11
48  // 92 x162y56 SB_BIG plane 12
12  // 93 x162y56 SB_BIG plane 12
A8  // 94 x161y55 SB_SML plane 1
82  // 95 x161y55 SB_SML plane 2,1
2A  // 96 x161y55 SB_SML plane 2
A8  // 97 x161y55 SB_SML plane 3
82  // 98 x161y55 SB_SML plane 4,3
2A  // 99 x161y55 SB_SML plane 4
A8  // 100 x161y55 SB_SML plane 5
82  // 101 x161y55 SB_SML plane 6,5
2A  // 102 x161y55 SB_SML plane 6
A8  // 103 x161y55 SB_SML plane 7
82  // 104 x161y55 SB_SML plane 8,7
2A  // 105 x161y55 SB_SML plane 8
A8  // 106 x161y55 SB_SML plane 9
82  // 107 x161y55 SB_SML plane 10,9
2A  // 108 x161y55 SB_SML plane 10
A8  // 109 x161y55 SB_SML plane 11
82  // 110 x161y55 SB_SML plane 12,11
2A  // 111 x161y55 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4427     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1D // y_sel: 57
BA // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 442F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y57
00  // 14 left_edge_EN1 at x-2y57
00  // 15 left_edge_EN2 at x-2y57
00  // 16 left_edge_EN0 at x-2y58
00  // 17 left_edge_EN1 at x-2y58
00  // 18 left_edge_EN2 at x-2y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y58 SB_BIG plane 1
12  // 65 x0y58 SB_BIG plane 1
00  // 66 x0y58 SB_DRIVE plane 2,1
48  // 67 x0y58 SB_BIG plane 2
12  // 68 x0y58 SB_BIG plane 2
48  // 69 x0y58 SB_BIG plane 3
12  // 70 x0y58 SB_BIG plane 3
00  // 71 x0y58 SB_DRIVE plane 4,3
48  // 72 x0y58 SB_BIG plane 4
12  // 73 x0y58 SB_BIG plane 4
48  // 74 x0y58 SB_BIG plane 5
12  // 75 x0y58 SB_BIG plane 5
00  // 76 x0y58 SB_DRIVE plane 6,5
48  // 77 x0y58 SB_BIG plane 6
12  // 78 x0y58 SB_BIG plane 6
48  // 79 x0y58 SB_BIG plane 7
12  // 80 x0y58 SB_BIG plane 7
00  // 81 x0y58 SB_DRIVE plane 8,7
48  // 82 x0y58 SB_BIG plane 8
12  // 83 x0y58 SB_BIG plane 8
48  // 84 x0y58 SB_BIG plane 9
12  // 85 x0y58 SB_BIG plane 9
00  // 86 x0y58 SB_DRIVE plane 10,9
48  // 87 x0y58 SB_BIG plane 10
12  // 88 x0y58 SB_BIG plane 10
48  // 89 x0y58 SB_BIG plane 11
12  // 90 x0y58 SB_BIG plane 11
00  // 91 x0y58 SB_DRIVE plane 12,11
48  // 92 x0y58 SB_BIG plane 12
12  // 93 x0y58 SB_BIG plane 12
A8  // 94 x-1y57 SB_SML plane 1
82  // 95 x-1y57 SB_SML plane 2,1
2A  // 96 x-1y57 SB_SML plane 2
A8  // 97 x-1y57 SB_SML plane 3
82  // 98 x-1y57 SB_SML plane 4,3
2A  // 99 x-1y57 SB_SML plane 4
A8  // 100 x-1y57 SB_SML plane 5
82  // 101 x-1y57 SB_SML plane 6,5
2A  // 102 x-1y57 SB_SML plane 6
A8  // 103 x-1y57 SB_SML plane 7
82  // 104 x-1y57 SB_SML plane 8,7
2A  // 105 x-1y57 SB_SML plane 8
A8  // 106 x-1y57 SB_SML plane 9
82  // 107 x-1y57 SB_SML plane 10,9
2A  // 108 x-1y57 SB_SML plane 10
A8  // 109 x-1y57 SB_SML plane 11
82  // 110 x-1y57 SB_SML plane 12,11
2A  // 111 x-1y57 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 44A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1D // y_sel: 57
95 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 44AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y57
00  // 14 right_edge_EN1 at x163y57
00  // 15 right_edge_EN2 at x163y57
00  // 16 right_edge_EN0 at x163y58
00  // 17 right_edge_EN1 at x163y58
00  // 18 right_edge_EN2 at x163y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y57 SB_BIG plane 1
12  // 65 x161y57 SB_BIG plane 1
00  // 66 x161y57 SB_DRIVE plane 2,1
48  // 67 x161y57 SB_BIG plane 2
12  // 68 x161y57 SB_BIG plane 2
48  // 69 x161y57 SB_BIG plane 3
12  // 70 x161y57 SB_BIG plane 3
00  // 71 x161y57 SB_DRIVE plane 4,3
48  // 72 x161y57 SB_BIG plane 4
12  // 73 x161y57 SB_BIG plane 4
48  // 74 x161y57 SB_BIG plane 5
12  // 75 x161y57 SB_BIG plane 5
00  // 76 x161y57 SB_DRIVE plane 6,5
48  // 77 x161y57 SB_BIG plane 6
12  // 78 x161y57 SB_BIG plane 6
48  // 79 x161y57 SB_BIG plane 7
12  // 80 x161y57 SB_BIG plane 7
00  // 81 x161y57 SB_DRIVE plane 8,7
48  // 82 x161y57 SB_BIG plane 8
12  // 83 x161y57 SB_BIG plane 8
48  // 84 x161y57 SB_BIG plane 9
12  // 85 x161y57 SB_BIG plane 9
00  // 86 x161y57 SB_DRIVE plane 10,9
48  // 87 x161y57 SB_BIG plane 10
12  // 88 x161y57 SB_BIG plane 10
48  // 89 x161y57 SB_BIG plane 11
12  // 90 x161y57 SB_BIG plane 11
00  // 91 x161y57 SB_DRIVE plane 12,11
48  // 92 x161y57 SB_BIG plane 12
12  // 93 x161y57 SB_BIG plane 12
A8  // 94 x162y58 SB_SML plane 1
82  // 95 x162y58 SB_SML plane 2,1
2A  // 96 x162y58 SB_SML plane 2
A8  // 97 x162y58 SB_SML plane 3
82  // 98 x162y58 SB_SML plane 4,3
2A  // 99 x162y58 SB_SML plane 4
A8  // 100 x162y58 SB_SML plane 5
82  // 101 x162y58 SB_SML plane 6,5
2A  // 102 x162y58 SB_SML plane 6
A8  // 103 x162y58 SB_SML plane 7
82  // 104 x162y58 SB_SML plane 8,7
2A  // 105 x162y58 SB_SML plane 8
A8  // 106 x162y58 SB_SML plane 9
82  // 107 x162y58 SB_SML plane 10,9
2A  // 108 x162y58 SB_SML plane 10
A8  // 109 x162y58 SB_SML plane 11
82  // 110 x162y58 SB_SML plane 12,11
2A  // 111 x162y58 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4523     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1E // y_sel: 59
21 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 452B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y59
00  // 14 left_edge_EN1 at x-2y59
00  // 15 left_edge_EN2 at x-2y59
00  // 16 left_edge_EN0 at x-2y60
00  // 17 left_edge_EN1 at x-2y60
00  // 18 left_edge_EN2 at x-2y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y59 SB_BIG plane 1
12  // 65 x-1y59 SB_BIG plane 1
00  // 66 x-1y59 SB_DRIVE plane 2,1
48  // 67 x-1y59 SB_BIG plane 2
12  // 68 x-1y59 SB_BIG plane 2
48  // 69 x-1y59 SB_BIG plane 3
12  // 70 x-1y59 SB_BIG plane 3
00  // 71 x-1y59 SB_DRIVE plane 4,3
48  // 72 x-1y59 SB_BIG plane 4
12  // 73 x-1y59 SB_BIG plane 4
48  // 74 x-1y59 SB_BIG plane 5
12  // 75 x-1y59 SB_BIG plane 5
00  // 76 x-1y59 SB_DRIVE plane 6,5
48  // 77 x-1y59 SB_BIG plane 6
12  // 78 x-1y59 SB_BIG plane 6
48  // 79 x-1y59 SB_BIG plane 7
12  // 80 x-1y59 SB_BIG plane 7
00  // 81 x-1y59 SB_DRIVE plane 8,7
48  // 82 x-1y59 SB_BIG plane 8
12  // 83 x-1y59 SB_BIG plane 8
48  // 84 x-1y59 SB_BIG plane 9
12  // 85 x-1y59 SB_BIG plane 9
00  // 86 x-1y59 SB_DRIVE plane 10,9
48  // 87 x-1y59 SB_BIG plane 10
12  // 88 x-1y59 SB_BIG plane 10
48  // 89 x-1y59 SB_BIG plane 11
12  // 90 x-1y59 SB_BIG plane 11
00  // 91 x-1y59 SB_DRIVE plane 12,11
48  // 92 x-1y59 SB_BIG plane 12
12  // 93 x-1y59 SB_BIG plane 12
A8  // 94 x0y60 SB_SML plane 1
82  // 95 x0y60 SB_SML plane 2,1
2A  // 96 x0y60 SB_SML plane 2
A8  // 97 x0y60 SB_SML plane 3
82  // 98 x0y60 SB_SML plane 4,3
2A  // 99 x0y60 SB_SML plane 4
A8  // 100 x0y60 SB_SML plane 5
82  // 101 x0y60 SB_SML plane 6,5
2A  // 102 x0y60 SB_SML plane 6
A8  // 103 x0y60 SB_SML plane 7
82  // 104 x0y60 SB_SML plane 8,7
2A  // 105 x0y60 SB_SML plane 8
A8  // 106 x0y60 SB_SML plane 9
82  // 107 x0y60 SB_SML plane 10,9
2A  // 108 x0y60 SB_SML plane 10
A8  // 109 x0y60 SB_SML plane 11
82  // 110 x0y60 SB_SML plane 12,11
2A  // 111 x0y60 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 45A1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1E // y_sel: 59
0E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 45A9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y59
00  // 14 right_edge_EN1 at x163y59
00  // 15 right_edge_EN2 at x163y59
00  // 16 right_edge_EN0 at x163y60
00  // 17 right_edge_EN1 at x163y60
00  // 18 right_edge_EN2 at x163y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y60 SB_BIG plane 1
12  // 65 x162y60 SB_BIG plane 1
00  // 66 x162y60 SB_DRIVE plane 2,1
48  // 67 x162y60 SB_BIG plane 2
12  // 68 x162y60 SB_BIG plane 2
48  // 69 x162y60 SB_BIG plane 3
12  // 70 x162y60 SB_BIG plane 3
00  // 71 x162y60 SB_DRIVE plane 4,3
48  // 72 x162y60 SB_BIG plane 4
12  // 73 x162y60 SB_BIG plane 4
48  // 74 x162y60 SB_BIG plane 5
12  // 75 x162y60 SB_BIG plane 5
00  // 76 x162y60 SB_DRIVE plane 6,5
48  // 77 x162y60 SB_BIG plane 6
12  // 78 x162y60 SB_BIG plane 6
48  // 79 x162y60 SB_BIG plane 7
12  // 80 x162y60 SB_BIG plane 7
00  // 81 x162y60 SB_DRIVE plane 8,7
48  // 82 x162y60 SB_BIG plane 8
12  // 83 x162y60 SB_BIG plane 8
48  // 84 x162y60 SB_BIG plane 9
12  // 85 x162y60 SB_BIG plane 9
00  // 86 x162y60 SB_DRIVE plane 10,9
48  // 87 x162y60 SB_BIG plane 10
12  // 88 x162y60 SB_BIG plane 10
48  // 89 x162y60 SB_BIG plane 11
12  // 90 x162y60 SB_BIG plane 11
00  // 91 x162y60 SB_DRIVE plane 12,11
48  // 92 x162y60 SB_BIG plane 12
12  // 93 x162y60 SB_BIG plane 12
A8  // 94 x161y59 SB_SML plane 1
82  // 95 x161y59 SB_SML plane 2,1
2A  // 96 x161y59 SB_SML plane 2
A8  // 97 x161y59 SB_SML plane 3
82  // 98 x161y59 SB_SML plane 4,3
2A  // 99 x161y59 SB_SML plane 4
A8  // 100 x161y59 SB_SML plane 5
82  // 101 x161y59 SB_SML plane 6,5
2A  // 102 x161y59 SB_SML plane 6
A8  // 103 x161y59 SB_SML plane 7
82  // 104 x161y59 SB_SML plane 8,7
2A  // 105 x161y59 SB_SML plane 8
A8  // 106 x161y59 SB_SML plane 9
82  // 107 x161y59 SB_SML plane 10,9
2A  // 108 x161y59 SB_SML plane 10
A8  // 109 x161y59 SB_SML plane 11
82  // 110 x161y59 SB_SML plane 12,11
2A  // 111 x161y59 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 461F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1F // y_sel: 61
A8 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4627
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y61
00  // 14 left_edge_EN1 at x-2y61
00  // 15 left_edge_EN2 at x-2y61
00  // 16 left_edge_EN0 at x-2y62
00  // 17 left_edge_EN1 at x-2y62
00  // 18 left_edge_EN2 at x-2y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y62 SB_BIG plane 1
12  // 65 x0y62 SB_BIG plane 1
00  // 66 x0y62 SB_DRIVE plane 2,1
48  // 67 x0y62 SB_BIG plane 2
12  // 68 x0y62 SB_BIG plane 2
48  // 69 x0y62 SB_BIG plane 3
12  // 70 x0y62 SB_BIG plane 3
00  // 71 x0y62 SB_DRIVE plane 4,3
48  // 72 x0y62 SB_BIG plane 4
12  // 73 x0y62 SB_BIG plane 4
48  // 74 x0y62 SB_BIG plane 5
12  // 75 x0y62 SB_BIG plane 5
00  // 76 x0y62 SB_DRIVE plane 6,5
48  // 77 x0y62 SB_BIG plane 6
12  // 78 x0y62 SB_BIG plane 6
48  // 79 x0y62 SB_BIG plane 7
12  // 80 x0y62 SB_BIG plane 7
00  // 81 x0y62 SB_DRIVE plane 8,7
48  // 82 x0y62 SB_BIG plane 8
12  // 83 x0y62 SB_BIG plane 8
48  // 84 x0y62 SB_BIG plane 9
12  // 85 x0y62 SB_BIG plane 9
00  // 86 x0y62 SB_DRIVE plane 10,9
48  // 87 x0y62 SB_BIG plane 10
12  // 88 x0y62 SB_BIG plane 10
48  // 89 x0y62 SB_BIG plane 11
12  // 90 x0y62 SB_BIG plane 11
00  // 91 x0y62 SB_DRIVE plane 12,11
48  // 92 x0y62 SB_BIG plane 12
12  // 93 x0y62 SB_BIG plane 12
A8  // 94 x-1y61 SB_SML plane 1
82  // 95 x-1y61 SB_SML plane 2,1
2A  // 96 x-1y61 SB_SML plane 2
A8  // 97 x-1y61 SB_SML plane 3
82  // 98 x-1y61 SB_SML plane 4,3
2A  // 99 x-1y61 SB_SML plane 4
A8  // 100 x-1y61 SB_SML plane 5
82  // 101 x-1y61 SB_SML plane 6,5
2A  // 102 x-1y61 SB_SML plane 6
A8  // 103 x-1y61 SB_SML plane 7
82  // 104 x-1y61 SB_SML plane 8,7
2A  // 105 x-1y61 SB_SML plane 8
A8  // 106 x-1y61 SB_SML plane 9
82  // 107 x-1y61 SB_SML plane 10,9
2A  // 108 x-1y61 SB_SML plane 10
A8  // 109 x-1y61 SB_SML plane 11
82  // 110 x-1y61 SB_SML plane 12,11
2A  // 111 x-1y61 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 469D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1F // y_sel: 61
87 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 46A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y61
00  // 14 right_edge_EN1 at x163y61
00  // 15 right_edge_EN2 at x163y61
00  // 16 right_edge_EN0 at x163y62
00  // 17 right_edge_EN1 at x163y62
00  // 18 right_edge_EN2 at x163y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y61 SB_BIG plane 1
12  // 65 x161y61 SB_BIG plane 1
00  // 66 x161y61 SB_DRIVE plane 2,1
48  // 67 x161y61 SB_BIG plane 2
12  // 68 x161y61 SB_BIG plane 2
48  // 69 x161y61 SB_BIG plane 3
12  // 70 x161y61 SB_BIG plane 3
00  // 71 x161y61 SB_DRIVE plane 4,3
48  // 72 x161y61 SB_BIG plane 4
12  // 73 x161y61 SB_BIG plane 4
48  // 74 x161y61 SB_BIG plane 5
12  // 75 x161y61 SB_BIG plane 5
00  // 76 x161y61 SB_DRIVE plane 6,5
48  // 77 x161y61 SB_BIG plane 6
12  // 78 x161y61 SB_BIG plane 6
48  // 79 x161y61 SB_BIG plane 7
12  // 80 x161y61 SB_BIG plane 7
00  // 81 x161y61 SB_DRIVE plane 8,7
48  // 82 x161y61 SB_BIG plane 8
12  // 83 x161y61 SB_BIG plane 8
48  // 84 x161y61 SB_BIG plane 9
12  // 85 x161y61 SB_BIG plane 9
00  // 86 x161y61 SB_DRIVE plane 10,9
48  // 87 x161y61 SB_BIG plane 10
12  // 88 x161y61 SB_BIG plane 10
48  // 89 x161y61 SB_BIG plane 11
12  // 90 x161y61 SB_BIG plane 11
00  // 91 x161y61 SB_DRIVE plane 12,11
48  // 92 x161y61 SB_BIG plane 12
12  // 93 x161y61 SB_BIG plane 12
A8  // 94 x162y62 SB_SML plane 1
82  // 95 x162y62 SB_SML plane 2,1
2A  // 96 x162y62 SB_SML plane 2
A8  // 97 x162y62 SB_SML plane 3
82  // 98 x162y62 SB_SML plane 4,3
2A  // 99 x162y62 SB_SML plane 4
A8  // 100 x162y62 SB_SML plane 5
82  // 101 x162y62 SB_SML plane 6,5
2A  // 102 x162y62 SB_SML plane 6
A8  // 103 x162y62 SB_SML plane 7
82  // 104 x162y62 SB_SML plane 8,7
2A  // 105 x162y62 SB_SML plane 8
A8  // 106 x162y62 SB_SML plane 9
82  // 107 x162y62 SB_SML plane 10,9
2A  // 108 x162y62 SB_SML plane 10
A8  // 109 x162y62 SB_SML plane 11
82  // 110 x162y62 SB_SML plane 12,11
2A  // 111 x162y62 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 471B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
20 // y_sel: 63
DC // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4723
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y63
00  // 14 left_edge_EN1 at x-2y63
00  // 15 left_edge_EN2 at x-2y63
00  // 16 left_edge_EN0 at x-2y64
00  // 17 left_edge_EN1 at x-2y64
00  // 18 left_edge_EN2 at x-2y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y63 SB_BIG plane 1
12  // 65 x-1y63 SB_BIG plane 1
00  // 66 x-1y63 SB_DRIVE plane 2,1
48  // 67 x-1y63 SB_BIG plane 2
12  // 68 x-1y63 SB_BIG plane 2
48  // 69 x-1y63 SB_BIG plane 3
12  // 70 x-1y63 SB_BIG plane 3
00  // 71 x-1y63 SB_DRIVE plane 4,3
48  // 72 x-1y63 SB_BIG plane 4
12  // 73 x-1y63 SB_BIG plane 4
48  // 74 x-1y63 SB_BIG plane 5
12  // 75 x-1y63 SB_BIG plane 5
00  // 76 x-1y63 SB_DRIVE plane 6,5
48  // 77 x-1y63 SB_BIG plane 6
12  // 78 x-1y63 SB_BIG plane 6
48  // 79 x-1y63 SB_BIG plane 7
12  // 80 x-1y63 SB_BIG plane 7
00  // 81 x-1y63 SB_DRIVE plane 8,7
48  // 82 x-1y63 SB_BIG plane 8
12  // 83 x-1y63 SB_BIG plane 8
48  // 84 x-1y63 SB_BIG plane 9
12  // 85 x-1y63 SB_BIG plane 9
00  // 86 x-1y63 SB_DRIVE plane 10,9
48  // 87 x-1y63 SB_BIG plane 10
12  // 88 x-1y63 SB_BIG plane 10
48  // 89 x-1y63 SB_BIG plane 11
12  // 90 x-1y63 SB_BIG plane 11
00  // 91 x-1y63 SB_DRIVE plane 12,11
48  // 92 x-1y63 SB_BIG plane 12
12  // 93 x-1y63 SB_BIG plane 12
A8  // 94 x0y64 SB_SML plane 1
82  // 95 x0y64 SB_SML plane 2,1
2A  // 96 x0y64 SB_SML plane 2
A8  // 97 x0y64 SB_SML plane 3
82  // 98 x0y64 SB_SML plane 4,3
2A  // 99 x0y64 SB_SML plane 4
A8  // 100 x0y64 SB_SML plane 5
82  // 101 x0y64 SB_SML plane 6,5
2A  // 102 x0y64 SB_SML plane 6
A8  // 103 x0y64 SB_SML plane 7
82  // 104 x0y64 SB_SML plane 8,7
2A  // 105 x0y64 SB_SML plane 8
A8  // 106 x0y64 SB_SML plane 9
82  // 107 x0y64 SB_SML plane 10,9
2A  // 108 x0y64 SB_SML plane 10
A8  // 109 x0y64 SB_SML plane 11
82  // 110 x0y64 SB_SML plane 12,11
2A  // 111 x0y64 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4799     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
20 // y_sel: 63
F3 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 47A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y63
00  // 14 right_edge_EN1 at x163y63
00  // 15 right_edge_EN2 at x163y63
00  // 16 right_edge_EN0 at x163y64
00  // 17 right_edge_EN1 at x163y64
00  // 18 right_edge_EN2 at x163y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y64 SB_BIG plane 1
12  // 65 x162y64 SB_BIG plane 1
00  // 66 x162y64 SB_DRIVE plane 2,1
48  // 67 x162y64 SB_BIG plane 2
12  // 68 x162y64 SB_BIG plane 2
48  // 69 x162y64 SB_BIG plane 3
12  // 70 x162y64 SB_BIG plane 3
00  // 71 x162y64 SB_DRIVE plane 4,3
48  // 72 x162y64 SB_BIG plane 4
12  // 73 x162y64 SB_BIG plane 4
48  // 74 x162y64 SB_BIG plane 5
12  // 75 x162y64 SB_BIG plane 5
00  // 76 x162y64 SB_DRIVE plane 6,5
48  // 77 x162y64 SB_BIG plane 6
12  // 78 x162y64 SB_BIG plane 6
48  // 79 x162y64 SB_BIG plane 7
12  // 80 x162y64 SB_BIG plane 7
00  // 81 x162y64 SB_DRIVE plane 8,7
48  // 82 x162y64 SB_BIG plane 8
12  // 83 x162y64 SB_BIG plane 8
48  // 84 x162y64 SB_BIG plane 9
12  // 85 x162y64 SB_BIG plane 9
00  // 86 x162y64 SB_DRIVE plane 10,9
48  // 87 x162y64 SB_BIG plane 10
12  // 88 x162y64 SB_BIG plane 10
48  // 89 x162y64 SB_BIG plane 11
12  // 90 x162y64 SB_BIG plane 11
00  // 91 x162y64 SB_DRIVE plane 12,11
48  // 92 x162y64 SB_BIG plane 12
12  // 93 x162y64 SB_BIG plane 12
A8  // 94 x161y63 SB_SML plane 1
82  // 95 x161y63 SB_SML plane 2,1
2A  // 96 x161y63 SB_SML plane 2
A8  // 97 x161y63 SB_SML plane 3
82  // 98 x161y63 SB_SML plane 4,3
2A  // 99 x161y63 SB_SML plane 4
A8  // 100 x161y63 SB_SML plane 5
82  // 101 x161y63 SB_SML plane 6,5
2A  // 102 x161y63 SB_SML plane 6
A8  // 103 x161y63 SB_SML plane 7
82  // 104 x161y63 SB_SML plane 8,7
2A  // 105 x161y63 SB_SML plane 8
A8  // 106 x161y63 SB_SML plane 9
82  // 107 x161y63 SB_SML plane 10,9
2A  // 108 x161y63 SB_SML plane 10
A8  // 109 x161y63 SB_SML plane 11
82  // 110 x161y63 SB_SML plane 12,11
2A  // 111 x161y63 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4817     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
21 // y_sel: 65
55 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 481F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y65
00  // 14 left_edge_EN1 at x-2y65
00  // 15 left_edge_EN2 at x-2y65
00  // 16 left_edge_EN0 at x-2y66
00  // 17 left_edge_EN1 at x-2y66
00  // 18 left_edge_EN2 at x-2y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y66 SB_BIG plane 1
12  // 65 x0y66 SB_BIG plane 1
00  // 66 x0y66 SB_DRIVE plane 2,1
48  // 67 x0y66 SB_BIG plane 2
12  // 68 x0y66 SB_BIG plane 2
48  // 69 x0y66 SB_BIG plane 3
12  // 70 x0y66 SB_BIG plane 3
00  // 71 x0y66 SB_DRIVE plane 4,3
48  // 72 x0y66 SB_BIG plane 4
12  // 73 x0y66 SB_BIG plane 4
48  // 74 x0y66 SB_BIG plane 5
12  // 75 x0y66 SB_BIG plane 5
00  // 76 x0y66 SB_DRIVE plane 6,5
48  // 77 x0y66 SB_BIG plane 6
12  // 78 x0y66 SB_BIG plane 6
48  // 79 x0y66 SB_BIG plane 7
12  // 80 x0y66 SB_BIG plane 7
00  // 81 x0y66 SB_DRIVE plane 8,7
48  // 82 x0y66 SB_BIG plane 8
12  // 83 x0y66 SB_BIG plane 8
48  // 84 x0y66 SB_BIG plane 9
12  // 85 x0y66 SB_BIG plane 9
00  // 86 x0y66 SB_DRIVE plane 10,9
48  // 87 x0y66 SB_BIG plane 10
12  // 88 x0y66 SB_BIG plane 10
48  // 89 x0y66 SB_BIG plane 11
12  // 90 x0y66 SB_BIG plane 11
00  // 91 x0y66 SB_DRIVE plane 12,11
48  // 92 x0y66 SB_BIG plane 12
12  // 93 x0y66 SB_BIG plane 12
A8  // 94 x-1y65 SB_SML plane 1
82  // 95 x-1y65 SB_SML plane 2,1
2A  // 96 x-1y65 SB_SML plane 2
A8  // 97 x-1y65 SB_SML plane 3
82  // 98 x-1y65 SB_SML plane 4,3
2A  // 99 x-1y65 SB_SML plane 4
A8  // 100 x-1y65 SB_SML plane 5
82  // 101 x-1y65 SB_SML plane 6,5
2A  // 102 x-1y65 SB_SML plane 6
A8  // 103 x-1y65 SB_SML plane 7
82  // 104 x-1y65 SB_SML plane 8,7
2A  // 105 x-1y65 SB_SML plane 8
A8  // 106 x-1y65 SB_SML plane 9
82  // 107 x-1y65 SB_SML plane 10,9
2A  // 108 x-1y65 SB_SML plane 10
A8  // 109 x-1y65 SB_SML plane 11
82  // 110 x-1y65 SB_SML plane 12,11
2A  // 111 x-1y65 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4895     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
21 // y_sel: 65
7A // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 489D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y65
00  // 14 right_edge_EN1 at x163y65
00  // 15 right_edge_EN2 at x163y65
00  // 16 right_edge_EN0 at x163y66
00  // 17 right_edge_EN1 at x163y66
00  // 18 right_edge_EN2 at x163y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y65 SB_BIG plane 1
12  // 65 x161y65 SB_BIG plane 1
00  // 66 x161y65 SB_DRIVE plane 2,1
48  // 67 x161y65 SB_BIG plane 2
12  // 68 x161y65 SB_BIG plane 2
48  // 69 x161y65 SB_BIG plane 3
12  // 70 x161y65 SB_BIG plane 3
00  // 71 x161y65 SB_DRIVE plane 4,3
48  // 72 x161y65 SB_BIG plane 4
12  // 73 x161y65 SB_BIG plane 4
48  // 74 x161y65 SB_BIG plane 5
12  // 75 x161y65 SB_BIG plane 5
00  // 76 x161y65 SB_DRIVE plane 6,5
48  // 77 x161y65 SB_BIG plane 6
12  // 78 x161y65 SB_BIG plane 6
48  // 79 x161y65 SB_BIG plane 7
12  // 80 x161y65 SB_BIG plane 7
00  // 81 x161y65 SB_DRIVE plane 8,7
48  // 82 x161y65 SB_BIG plane 8
12  // 83 x161y65 SB_BIG plane 8
48  // 84 x161y65 SB_BIG plane 9
12  // 85 x161y65 SB_BIG plane 9
00  // 86 x161y65 SB_DRIVE plane 10,9
48  // 87 x161y65 SB_BIG plane 10
12  // 88 x161y65 SB_BIG plane 10
48  // 89 x161y65 SB_BIG plane 11
12  // 90 x161y65 SB_BIG plane 11
00  // 91 x161y65 SB_DRIVE plane 12,11
48  // 92 x161y65 SB_BIG plane 12
12  // 93 x161y65 SB_BIG plane 12
A8  // 94 x162y66 SB_SML plane 1
82  // 95 x162y66 SB_SML plane 2,1
2A  // 96 x162y66 SB_SML plane 2
A8  // 97 x162y66 SB_SML plane 3
82  // 98 x162y66 SB_SML plane 4,3
2A  // 99 x162y66 SB_SML plane 4
A8  // 100 x162y66 SB_SML plane 5
82  // 101 x162y66 SB_SML plane 6,5
2A  // 102 x162y66 SB_SML plane 6
A8  // 103 x162y66 SB_SML plane 7
82  // 104 x162y66 SB_SML plane 8,7
2A  // 105 x162y66 SB_SML plane 8
A8  // 106 x162y66 SB_SML plane 9
82  // 107 x162y66 SB_SML plane 10,9
2A  // 108 x162y66 SB_SML plane 10
A8  // 109 x162y66 SB_SML plane 11
82  // 110 x162y66 SB_SML plane 12,11
2A  // 111 x162y66 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4913     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
22 // y_sel: 67
CE // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 491B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y67
00  // 14 left_edge_EN1 at x-2y67
00  // 15 left_edge_EN2 at x-2y67
00  // 16 left_edge_EN0 at x-2y68
00  // 17 left_edge_EN1 at x-2y68
00  // 18 left_edge_EN2 at x-2y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y67 SB_BIG plane 1
12  // 65 x-1y67 SB_BIG plane 1
00  // 66 x-1y67 SB_DRIVE plane 2,1
48  // 67 x-1y67 SB_BIG plane 2
12  // 68 x-1y67 SB_BIG plane 2
48  // 69 x-1y67 SB_BIG plane 3
12  // 70 x-1y67 SB_BIG plane 3
00  // 71 x-1y67 SB_DRIVE plane 4,3
48  // 72 x-1y67 SB_BIG plane 4
12  // 73 x-1y67 SB_BIG plane 4
48  // 74 x-1y67 SB_BIG plane 5
12  // 75 x-1y67 SB_BIG plane 5
00  // 76 x-1y67 SB_DRIVE plane 6,5
48  // 77 x-1y67 SB_BIG plane 6
12  // 78 x-1y67 SB_BIG plane 6
48  // 79 x-1y67 SB_BIG plane 7
12  // 80 x-1y67 SB_BIG plane 7
00  // 81 x-1y67 SB_DRIVE plane 8,7
48  // 82 x-1y67 SB_BIG plane 8
12  // 83 x-1y67 SB_BIG plane 8
48  // 84 x-1y67 SB_BIG plane 9
12  // 85 x-1y67 SB_BIG plane 9
00  // 86 x-1y67 SB_DRIVE plane 10,9
48  // 87 x-1y67 SB_BIG plane 10
12  // 88 x-1y67 SB_BIG plane 10
48  // 89 x-1y67 SB_BIG plane 11
12  // 90 x-1y67 SB_BIG plane 11
00  // 91 x-1y67 SB_DRIVE plane 12,11
48  // 92 x-1y67 SB_BIG plane 12
12  // 93 x-1y67 SB_BIG plane 12
A8  // 94 x0y68 SB_SML plane 1
82  // 95 x0y68 SB_SML plane 2,1
2A  // 96 x0y68 SB_SML plane 2
A8  // 97 x0y68 SB_SML plane 3
82  // 98 x0y68 SB_SML plane 4,3
2A  // 99 x0y68 SB_SML plane 4
A8  // 100 x0y68 SB_SML plane 5
82  // 101 x0y68 SB_SML plane 6,5
2A  // 102 x0y68 SB_SML plane 6
A8  // 103 x0y68 SB_SML plane 7
82  // 104 x0y68 SB_SML plane 8,7
2A  // 105 x0y68 SB_SML plane 8
A8  // 106 x0y68 SB_SML plane 9
82  // 107 x0y68 SB_SML plane 10,9
2A  // 108 x0y68 SB_SML plane 10
A8  // 109 x0y68 SB_SML plane 11
82  // 110 x0y68 SB_SML plane 12,11
2A  // 111 x0y68 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4991     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
22 // y_sel: 67
E1 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4999
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y67
00  // 14 right_edge_EN1 at x163y67
00  // 15 right_edge_EN2 at x163y67
00  // 16 right_edge_EN0 at x163y68
00  // 17 right_edge_EN1 at x163y68
00  // 18 right_edge_EN2 at x163y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y68 SB_BIG plane 1
12  // 65 x162y68 SB_BIG plane 1
00  // 66 x162y68 SB_DRIVE plane 2,1
48  // 67 x162y68 SB_BIG plane 2
12  // 68 x162y68 SB_BIG plane 2
48  // 69 x162y68 SB_BIG plane 3
12  // 70 x162y68 SB_BIG plane 3
00  // 71 x162y68 SB_DRIVE plane 4,3
48  // 72 x162y68 SB_BIG plane 4
12  // 73 x162y68 SB_BIG plane 4
48  // 74 x162y68 SB_BIG plane 5
12  // 75 x162y68 SB_BIG plane 5
00  // 76 x162y68 SB_DRIVE plane 6,5
48  // 77 x162y68 SB_BIG plane 6
12  // 78 x162y68 SB_BIG plane 6
48  // 79 x162y68 SB_BIG plane 7
12  // 80 x162y68 SB_BIG plane 7
00  // 81 x162y68 SB_DRIVE plane 8,7
48  // 82 x162y68 SB_BIG plane 8
12  // 83 x162y68 SB_BIG plane 8
48  // 84 x162y68 SB_BIG plane 9
12  // 85 x162y68 SB_BIG plane 9
00  // 86 x162y68 SB_DRIVE plane 10,9
48  // 87 x162y68 SB_BIG plane 10
12  // 88 x162y68 SB_BIG plane 10
48  // 89 x162y68 SB_BIG plane 11
12  // 90 x162y68 SB_BIG plane 11
00  // 91 x162y68 SB_DRIVE plane 12,11
48  // 92 x162y68 SB_BIG plane 12
12  // 93 x162y68 SB_BIG plane 12
A8  // 94 x161y67 SB_SML plane 1
82  // 95 x161y67 SB_SML plane 2,1
2A  // 96 x161y67 SB_SML plane 2
A8  // 97 x161y67 SB_SML plane 3
82  // 98 x161y67 SB_SML plane 4,3
2A  // 99 x161y67 SB_SML plane 4
A8  // 100 x161y67 SB_SML plane 5
82  // 101 x161y67 SB_SML plane 6,5
2A  // 102 x161y67 SB_SML plane 6
A8  // 103 x161y67 SB_SML plane 7
82  // 104 x161y67 SB_SML plane 8,7
2A  // 105 x161y67 SB_SML plane 8
A8  // 106 x161y67 SB_SML plane 9
82  // 107 x161y67 SB_SML plane 10,9
2A  // 108 x161y67 SB_SML plane 10
A8  // 109 x161y67 SB_SML plane 11
82  // 110 x161y67 SB_SML plane 12,11
2A  // 111 x161y67 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A0F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
23 // y_sel: 69
47 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A17
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_A[0]  _a1189  OBF  at x0y69
09  //  1 GPIO_W2_A[0]
01  //  2 GPIO_W2_A[0]
00  //  3 GPIO_W2_A[0]
01  //  4 GPIO_W2_A[0]
00  //  5 GPIO_W2_A[0]
00  //  6 GPIO_W2_A[0]
00  //  7 GPIO_W2_A[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y69
00  // 10 edge_io_EN1 at x-2y69
00  // 11 edge_io_EN0 at x-2y70
00  // 12 edge_io_EN1 at x-2y70
00  // 13 left_edge_EN0 at x-2y69
00  // 14 left_edge_EN1 at x-2y69
00  // 15 left_edge_EN2 at x-2y69
00  // 16 left_edge_EN0 at x-2y70
00  // 17 left_edge_EN1 at x-2y70
00  // 18 left_edge_EN2 at x-2y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y70 SB_BIG plane 1
12  // 65 x0y70 SB_BIG plane 1
00  // 66 x0y70 SB_DRIVE plane 2,1
48  // 67 x0y70 SB_BIG plane 2
12  // 68 x0y70 SB_BIG plane 2
48  // 69 x0y70 SB_BIG plane 3
12  // 70 x0y70 SB_BIG plane 3
00  // 71 x0y70 SB_DRIVE plane 4,3
48  // 72 x0y70 SB_BIG plane 4
12  // 73 x0y70 SB_BIG plane 4
48  // 74 x0y70 SB_BIG plane 5
12  // 75 x0y70 SB_BIG plane 5
00  // 76 x0y70 SB_DRIVE plane 6,5
48  // 77 x0y70 SB_BIG plane 6
12  // 78 x0y70 SB_BIG plane 6
48  // 79 x0y70 SB_BIG plane 7
12  // 80 x0y70 SB_BIG plane 7
00  // 81 x0y70 SB_DRIVE plane 8,7
48  // 82 x0y70 SB_BIG plane 8
12  // 83 x0y70 SB_BIG plane 8
48  // 84 x0y70 SB_BIG plane 9
12  // 85 x0y70 SB_BIG plane 9
00  // 86 x0y70 SB_DRIVE plane 10,9
48  // 87 x0y70 SB_BIG plane 10
12  // 88 x0y70 SB_BIG plane 10
48  // 89 x0y70 SB_BIG plane 11
12  // 90 x0y70 SB_BIG plane 11
00  // 91 x0y70 SB_DRIVE plane 12,11
48  // 92 x0y70 SB_BIG plane 12
12  // 93 x0y70 SB_BIG plane 12
A8  // 94 x-1y69 SB_SML plane 1
82  // 95 x-1y69 SB_SML plane 2,1
2A  // 96 x-1y69 SB_SML plane 2
A8  // 97 x-1y69 SB_SML plane 3
82  // 98 x-1y69 SB_SML plane 4,3
2A  // 99 x-1y69 SB_SML plane 4
A8  // 100 x-1y69 SB_SML plane 5
82  // 101 x-1y69 SB_SML plane 6,5
2A  // 102 x-1y69 SB_SML plane 6
A8  // 103 x-1y69 SB_SML plane 7
82  // 104 x-1y69 SB_SML plane 8,7
2A  // 105 x-1y69 SB_SML plane 8
A8  // 106 x-1y69 SB_SML plane 9
82  // 107 x-1y69 SB_SML plane 10,9
2A  // 108 x-1y69 SB_SML plane 10
A8  // 109 x-1y69 SB_SML plane 11
82  // 110 x-1y69 SB_SML plane 12,11
2A  // 111 x-1y69 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A8D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
23 // y_sel: 69
9F // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A95
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y69 CPE[0]  _a1548  C_///AND/
00  //  1 x1y69 CPE[1]
00  //  2 x1y69 CPE[2]
00  //  3 x1y69 CPE[3]
00  //  4 x1y69 CPE[4]
00  //  5 x1y69 CPE[5]
00  //  6 x1y69 CPE[6]
00  //  7 x1y69 CPE[7]
00  //  8 x1y69 CPE[8]
00  //  9 x1y69 CPE[9]
00  // 10 x1y70 CPE[0]
00  // 11 x1y70 CPE[1]
00  // 12 x1y70 CPE[2]
00  // 13 x1y70 CPE[3]
00  // 14 x1y70 CPE[4]
00  // 15 x1y70 CPE[5]
00  // 16 x1y70 CPE[6]
00  // 17 x1y70 CPE[7]
00  // 18 x1y70 CPE[8]
00  // 19 x1y70 CPE[9]
00  // 20 x2y69 CPE[0]
00  // 21 x2y69 CPE[1]
00  // 22 x2y69 CPE[2]
00  // 23 x2y69 CPE[3]
00  // 24 x2y69 CPE[4]
00  // 25 x2y69 CPE[5]
00  // 26 x2y69 CPE[6]
00  // 27 x2y69 CPE[7]
00  // 28 x2y69 CPE[8]
00  // 29 x2y69 CPE[9]
00  // 30 x2y70 CPE[0]
00  // 31 x2y70 CPE[1]
00  // 32 x2y70 CPE[2]
00  // 33 x2y70 CPE[3]
00  // 34 x2y70 CPE[4]
00  // 35 x2y70 CPE[5]
00  // 36 x2y70 CPE[6]
00  // 37 x2y70 CPE[7]
00  // 38 x2y70 CPE[8]
00  // 39 x2y70 CPE[9]
05  // 40 x1y69 INMUX plane 2,1
00  // 41 x1y69 INMUX plane 4,3
00  // 42 x1y69 INMUX plane 6,5
00  // 43 x1y69 INMUX plane 8,7
00  // 44 x1y69 INMUX plane 10,9
00  // 45 x1y69 INMUX plane 12,11
00  // 46 x1y70 INMUX plane 2,1
00  // 47 x1y70 INMUX plane 4,3
00  // 48 x1y70 INMUX plane 6,5
00  // 49 x1y70 INMUX plane 8,7
00  // 50 x1y70 INMUX plane 10,9
00  // 51 x1y70 INMUX plane 12,11
00  // 52 x2y69 INMUX plane 2,1
00  // 53 x2y69 INMUX plane 4,3
40  // 54 x2y69 INMUX plane 6,5
00  // 55 x2y69 INMUX plane 8,7
40  // 56 x2y69 INMUX plane 10,9
00  // 57 x2y69 INMUX plane 12,11
03  // 58 x2y70 INMUX plane 2,1
00  // 59 x2y70 INMUX plane 4,3
40  // 60 x2y70 INMUX plane 6,5
00  // 61 x2y70 INMUX plane 8,7
40  // 62 x2y70 INMUX plane 10,9
00  // 63 x2y70 INMUX plane 12,11
48  // 64 x1y69 SB_BIG plane 1
12  // 65 x1y69 SB_BIG plane 1
00  // 66 x1y69 SB_DRIVE plane 2,1
00  // 67 x1y69 SB_BIG plane 2
00  // 68 x1y69 SB_BIG plane 2
00  // 69 x1y69 SB_BIG plane 3
00  // 70 x1y69 SB_BIG plane 3
00  // 71 x1y69 SB_DRIVE plane 4,3
00  // 72 x1y69 SB_BIG plane 4
00  // 73 x1y69 SB_BIG plane 4
48  // 74 x1y69 SB_BIG plane 5
12  // 75 x1y69 SB_BIG plane 5
00  // 76 x1y69 SB_DRIVE plane 6,5
00  // 77 x1y69 SB_BIG plane 6
00  // 78 x1y69 SB_BIG plane 6
00  // 79 x1y69 SB_BIG plane 7
00  // 80 x1y69 SB_BIG plane 7
00  // 81 x1y69 SB_DRIVE plane 8,7
00  // 82 x1y69 SB_BIG plane 8
00  // 83 x1y69 SB_BIG plane 8
00  // 84 x1y69 SB_BIG plane 9
00  // 85 x1y69 SB_BIG plane 9
00  // 86 x1y69 SB_DRIVE plane 10,9
00  // 87 x1y69 SB_BIG plane 10
00  // 88 x1y69 SB_BIG plane 10
00  // 89 x1y69 SB_BIG plane 11
00  // 90 x1y69 SB_BIG plane 11
00  // 91 x1y69 SB_DRIVE plane 12,11
00  // 92 x1y69 SB_BIG plane 12
00  // 93 x1y69 SB_BIG plane 12
A8  // 94 x2y70 SB_SML plane 1
02  // 95 x2y70 SB_SML plane 2,1
00  // 96 x2y70 SB_SML plane 2
00  // 97 x2y70 SB_SML plane 3
00  // 98 x2y70 SB_SML plane 4,3
00  // 99 x2y70 SB_SML plane 4
A8  // 100 x2y70 SB_SML plane 5
02  // 101 x2y70 SB_SML plane 6,5
D4 // -- CRC low byte
4D // -- CRC high byte


// Config Latches on x161y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
23 // y_sel: 69
68 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B09
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y69
00  // 14 right_edge_EN1 at x163y69
00  // 15 right_edge_EN2 at x163y69
00  // 16 right_edge_EN0 at x163y70
00  // 17 right_edge_EN1 at x163y70
00  // 18 right_edge_EN2 at x163y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y69 SB_BIG plane 1
12  // 65 x161y69 SB_BIG plane 1
00  // 66 x161y69 SB_DRIVE plane 2,1
48  // 67 x161y69 SB_BIG plane 2
12  // 68 x161y69 SB_BIG plane 2
48  // 69 x161y69 SB_BIG plane 3
12  // 70 x161y69 SB_BIG plane 3
00  // 71 x161y69 SB_DRIVE plane 4,3
48  // 72 x161y69 SB_BIG plane 4
12  // 73 x161y69 SB_BIG plane 4
48  // 74 x161y69 SB_BIG plane 5
12  // 75 x161y69 SB_BIG plane 5
00  // 76 x161y69 SB_DRIVE plane 6,5
48  // 77 x161y69 SB_BIG plane 6
12  // 78 x161y69 SB_BIG plane 6
48  // 79 x161y69 SB_BIG plane 7
12  // 80 x161y69 SB_BIG plane 7
00  // 81 x161y69 SB_DRIVE plane 8,7
48  // 82 x161y69 SB_BIG plane 8
12  // 83 x161y69 SB_BIG plane 8
48  // 84 x161y69 SB_BIG plane 9
12  // 85 x161y69 SB_BIG plane 9
00  // 86 x161y69 SB_DRIVE plane 10,9
48  // 87 x161y69 SB_BIG plane 10
12  // 88 x161y69 SB_BIG plane 10
48  // 89 x161y69 SB_BIG plane 11
12  // 90 x161y69 SB_BIG plane 11
00  // 91 x161y69 SB_DRIVE plane 12,11
48  // 92 x161y69 SB_BIG plane 12
12  // 93 x161y69 SB_BIG plane 12
A8  // 94 x162y70 SB_SML plane 1
82  // 95 x162y70 SB_SML plane 2,1
2A  // 96 x162y70 SB_SML plane 2
A8  // 97 x162y70 SB_SML plane 3
82  // 98 x162y70 SB_SML plane 4,3
2A  // 99 x162y70 SB_SML plane 4
A8  // 100 x162y70 SB_SML plane 5
82  // 101 x162y70 SB_SML plane 6,5
2A  // 102 x162y70 SB_SML plane 6
A8  // 103 x162y70 SB_SML plane 7
82  // 104 x162y70 SB_SML plane 8,7
2A  // 105 x162y70 SB_SML plane 8
A8  // 106 x162y70 SB_SML plane 9
82  // 107 x162y70 SB_SML plane 10,9
2A  // 108 x162y70 SB_SML plane 10
A8  // 109 x162y70 SB_SML plane 11
82  // 110 x162y70 SB_SML plane 12,11
2A  // 111 x162y70 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B7F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
24 // y_sel: 71
F8 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B87
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_B[0]  _a1185  OBF  at x0y71
09  //  1 GPIO_W2_B[0]
01  //  2 GPIO_W2_B[0]
00  //  3 GPIO_W2_B[0]
01  //  4 GPIO_W2_B[0]
00  //  5 GPIO_W2_B[0]
00  //  6 GPIO_W2_B[0]
00  //  7 GPIO_W2_B[0]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y71
00  // 10 edge_io_EN1 at x-2y71
00  // 11 edge_io_EN0 at x-2y72
00  // 12 edge_io_EN1 at x-2y72
00  // 13 left_edge_EN0 at x-2y71
00  // 14 left_edge_EN1 at x-2y71
00  // 15 left_edge_EN2 at x-2y71
00  // 16 left_edge_EN0 at x-2y72
00  // 17 left_edge_EN1 at x-2y72
00  // 18 left_edge_EN2 at x-2y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y71 SB_BIG plane 1
12  // 65 x-1y71 SB_BIG plane 1
00  // 66 x-1y71 SB_DRIVE plane 2,1
48  // 67 x-1y71 SB_BIG plane 2
12  // 68 x-1y71 SB_BIG plane 2
48  // 69 x-1y71 SB_BIG plane 3
12  // 70 x-1y71 SB_BIG plane 3
00  // 71 x-1y71 SB_DRIVE plane 4,3
48  // 72 x-1y71 SB_BIG plane 4
12  // 73 x-1y71 SB_BIG plane 4
48  // 74 x-1y71 SB_BIG plane 5
12  // 75 x-1y71 SB_BIG plane 5
00  // 76 x-1y71 SB_DRIVE plane 6,5
48  // 77 x-1y71 SB_BIG plane 6
12  // 78 x-1y71 SB_BIG plane 6
48  // 79 x-1y71 SB_BIG plane 7
12  // 80 x-1y71 SB_BIG plane 7
00  // 81 x-1y71 SB_DRIVE plane 8,7
48  // 82 x-1y71 SB_BIG plane 8
12  // 83 x-1y71 SB_BIG plane 8
48  // 84 x-1y71 SB_BIG plane 9
12  // 85 x-1y71 SB_BIG plane 9
00  // 86 x-1y71 SB_DRIVE plane 10,9
48  // 87 x-1y71 SB_BIG plane 10
12  // 88 x-1y71 SB_BIG plane 10
48  // 89 x-1y71 SB_BIG plane 11
12  // 90 x-1y71 SB_BIG plane 11
00  // 91 x-1y71 SB_DRIVE plane 12,11
48  // 92 x-1y71 SB_BIG plane 12
12  // 93 x-1y71 SB_BIG plane 12
A8  // 94 x0y72 SB_SML plane 1
82  // 95 x0y72 SB_SML plane 2,1
2A  // 96 x0y72 SB_SML plane 2
A8  // 97 x0y72 SB_SML plane 3
82  // 98 x0y72 SB_SML plane 4,3
2A  // 99 x0y72 SB_SML plane 4
A8  // 100 x0y72 SB_SML plane 5
82  // 101 x0y72 SB_SML plane 6,5
2A  // 102 x0y72 SB_SML plane 6
A8  // 103 x0y72 SB_SML plane 7
82  // 104 x0y72 SB_SML plane 8,7
2A  // 105 x0y72 SB_SML plane 8
A8  // 106 x0y72 SB_SML plane 9
82  // 107 x0y72 SB_SML plane 10,9
2A  // 108 x0y72 SB_SML plane 10
A8  // 109 x0y72 SB_SML plane 11
82  // 110 x0y72 SB_SML plane 12,11
2A  // 111 x0y72 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4BFD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
24 // y_sel: 71
20 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C05
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y71 CPE[0]  _a1544  C_///AND/
00  //  1 x1y71 CPE[1]
00  //  2 x1y71 CPE[2]
00  //  3 x1y71 CPE[3]
00  //  4 x1y71 CPE[4]
00  //  5 x1y71 CPE[5]
00  //  6 x1y71 CPE[6]
00  //  7 x1y71 CPE[7]
00  //  8 x1y71 CPE[8]
00  //  9 x1y71 CPE[9]
00  // 10 x1y72 CPE[0]
00  // 11 x1y72 CPE[1]
00  // 12 x1y72 CPE[2]
00  // 13 x1y72 CPE[3]
00  // 14 x1y72 CPE[4]
00  // 15 x1y72 CPE[5]
00  // 16 x1y72 CPE[6]
00  // 17 x1y72 CPE[7]
00  // 18 x1y72 CPE[8]
00  // 19 x1y72 CPE[9]
00  // 20 x2y71 CPE[0]
00  // 21 x2y71 CPE[1]
00  // 22 x2y71 CPE[2]
00  // 23 x2y71 CPE[3]
00  // 24 x2y71 CPE[4]
00  // 25 x2y71 CPE[5]
00  // 26 x2y71 CPE[6]
00  // 27 x2y71 CPE[7]
00  // 28 x2y71 CPE[8]
00  // 29 x2y71 CPE[9]
00  // 30 x2y72 CPE[0]
00  // 31 x2y72 CPE[1]
00  // 32 x2y72 CPE[2]
00  // 33 x2y72 CPE[3]
00  // 34 x2y72 CPE[4]
00  // 35 x2y72 CPE[5]
00  // 36 x2y72 CPE[6]
00  // 37 x2y72 CPE[7]
00  // 38 x2y72 CPE[8]
00  // 39 x2y72 CPE[9]
00  // 40 x1y71 INMUX plane 2,1
05  // 41 x1y71 INMUX plane 4,3
00  // 42 x1y71 INMUX plane 6,5
00  // 43 x1y71 INMUX plane 8,7
00  // 44 x1y71 INMUX plane 10,9
00  // 45 x1y71 INMUX plane 12,11
00  // 46 x1y72 INMUX plane 2,1
00  // 47 x1y72 INMUX plane 4,3
00  // 48 x1y72 INMUX plane 6,5
00  // 49 x1y72 INMUX plane 8,7
00  // 50 x1y72 INMUX plane 10,9
00  // 51 x1y72 INMUX plane 12,11
00  // 52 x2y71 INMUX plane 2,1
00  // 53 x2y71 INMUX plane 4,3
40  // 54 x2y71 INMUX plane 6,5
00  // 55 x2y71 INMUX plane 8,7
40  // 56 x2y71 INMUX plane 10,9
00  // 57 x2y71 INMUX plane 12,11
00  // 58 x2y72 INMUX plane 2,1
03  // 59 x2y72 INMUX plane 4,3
40  // 60 x2y72 INMUX plane 6,5
00  // 61 x2y72 INMUX plane 8,7
40  // 62 x2y72 INMUX plane 10,9
00  // 63 x2y72 INMUX plane 12,11
48  // 64 x2y72 SB_BIG plane 1
52  // 65 x2y72 SB_BIG plane 1
00  // 66 x2y72 SB_DRIVE plane 2,1
00  // 67 x2y72 SB_BIG plane 2
00  // 68 x2y72 SB_BIG plane 2
00  // 69 x2y72 SB_BIG plane 3
00  // 70 x2y72 SB_BIG plane 3
00  // 71 x2y72 SB_DRIVE plane 4,3
00  // 72 x2y72 SB_BIG plane 4
00  // 73 x2y72 SB_BIG plane 4
48  // 74 x2y72 SB_BIG plane 5
12  // 75 x2y72 SB_BIG plane 5
00  // 76 x2y72 SB_DRIVE plane 6,5
00  // 77 x2y72 SB_BIG plane 6
00  // 78 x2y72 SB_BIG plane 6
00  // 79 x2y72 SB_BIG plane 7
00  // 80 x2y72 SB_BIG plane 7
00  // 81 x2y72 SB_DRIVE plane 8,7
00  // 82 x2y72 SB_BIG plane 8
00  // 83 x2y72 SB_BIG plane 8
00  // 84 x2y72 SB_BIG plane 9
00  // 85 x2y72 SB_BIG plane 9
00  // 86 x2y72 SB_DRIVE plane 10,9
00  // 87 x2y72 SB_BIG plane 10
00  // 88 x2y72 SB_BIG plane 10
00  // 89 x2y72 SB_BIG plane 11
00  // 90 x2y72 SB_BIG plane 11
00  // 91 x2y72 SB_DRIVE plane 12,11
00  // 92 x2y72 SB_BIG plane 12
00  // 93 x2y72 SB_BIG plane 12
A8  // 94 x1y71 SB_SML plane 1
02  // 95 x1y71 SB_SML plane 2,1
00  // 96 x1y71 SB_SML plane 2
00  // 97 x1y71 SB_SML plane 3
00  // 98 x1y71 SB_SML plane 4,3
00  // 99 x1y71 SB_SML plane 4
A8  // 100 x1y71 SB_SML plane 5
02  // 101 x1y71 SB_SML plane 6,5
C3 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x161y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C71     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
24 // y_sel: 71
D7 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C79
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y71
00  // 14 right_edge_EN1 at x163y71
00  // 15 right_edge_EN2 at x163y71
00  // 16 right_edge_EN0 at x163y72
00  // 17 right_edge_EN1 at x163y72
00  // 18 right_edge_EN2 at x163y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y72 SB_BIG plane 1
12  // 65 x162y72 SB_BIG plane 1
00  // 66 x162y72 SB_DRIVE plane 2,1
48  // 67 x162y72 SB_BIG plane 2
12  // 68 x162y72 SB_BIG plane 2
48  // 69 x162y72 SB_BIG plane 3
12  // 70 x162y72 SB_BIG plane 3
00  // 71 x162y72 SB_DRIVE plane 4,3
48  // 72 x162y72 SB_BIG plane 4
12  // 73 x162y72 SB_BIG plane 4
48  // 74 x162y72 SB_BIG plane 5
12  // 75 x162y72 SB_BIG plane 5
00  // 76 x162y72 SB_DRIVE plane 6,5
48  // 77 x162y72 SB_BIG plane 6
12  // 78 x162y72 SB_BIG plane 6
48  // 79 x162y72 SB_BIG plane 7
12  // 80 x162y72 SB_BIG plane 7
00  // 81 x162y72 SB_DRIVE plane 8,7
48  // 82 x162y72 SB_BIG plane 8
12  // 83 x162y72 SB_BIG plane 8
48  // 84 x162y72 SB_BIG plane 9
12  // 85 x162y72 SB_BIG plane 9
00  // 86 x162y72 SB_DRIVE plane 10,9
48  // 87 x162y72 SB_BIG plane 10
12  // 88 x162y72 SB_BIG plane 10
48  // 89 x162y72 SB_BIG plane 11
12  // 90 x162y72 SB_BIG plane 11
00  // 91 x162y72 SB_DRIVE plane 12,11
48  // 92 x162y72 SB_BIG plane 12
12  // 93 x162y72 SB_BIG plane 12
A8  // 94 x161y71 SB_SML plane 1
82  // 95 x161y71 SB_SML plane 2,1
2A  // 96 x161y71 SB_SML plane 2
A8  // 97 x161y71 SB_SML plane 3
82  // 98 x161y71 SB_SML plane 4,3
2A  // 99 x161y71 SB_SML plane 4
A8  // 100 x161y71 SB_SML plane 5
82  // 101 x161y71 SB_SML plane 6,5
2A  // 102 x161y71 SB_SML plane 6
A8  // 103 x161y71 SB_SML plane 7
82  // 104 x161y71 SB_SML plane 8,7
2A  // 105 x161y71 SB_SML plane 8
A8  // 106 x161y71 SB_SML plane 9
82  // 107 x161y71 SB_SML plane 10,9
2A  // 108 x161y71 SB_SML plane 10
A8  // 109 x161y71 SB_SML plane 11
82  // 110 x161y71 SB_SML plane 12,11
2A  // 111 x161y71 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4CEF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
25 // y_sel: 73
71 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4CF7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_A[1]  _a1187  OBF  at x0y73
09  //  1 GPIO_W2_A[1]
01  //  2 GPIO_W2_A[1]
00  //  3 GPIO_W2_A[1]
01  //  4 GPIO_W2_A[1]
00  //  5 GPIO_W2_A[1]
00  //  6 GPIO_W2_A[1]
00  //  7 GPIO_W2_A[1]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y73
00  // 10 edge_io_EN1 at x-2y73
00  // 11 edge_io_EN0 at x-2y74
00  // 12 edge_io_EN1 at x-2y74
00  // 13 left_edge_EN0 at x-2y73
00  // 14 left_edge_EN1 at x-2y73
00  // 15 left_edge_EN2 at x-2y73
00  // 16 left_edge_EN0 at x-2y74
00  // 17 left_edge_EN1 at x-2y74
00  // 18 left_edge_EN2 at x-2y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y74 SB_BIG plane 1
12  // 65 x0y74 SB_BIG plane 1
00  // 66 x0y74 SB_DRIVE plane 2,1
48  // 67 x0y74 SB_BIG plane 2
12  // 68 x0y74 SB_BIG plane 2
48  // 69 x0y74 SB_BIG plane 3
12  // 70 x0y74 SB_BIG plane 3
00  // 71 x0y74 SB_DRIVE plane 4,3
48  // 72 x0y74 SB_BIG plane 4
12  // 73 x0y74 SB_BIG plane 4
48  // 74 x0y74 SB_BIG plane 5
12  // 75 x0y74 SB_BIG plane 5
00  // 76 x0y74 SB_DRIVE plane 6,5
48  // 77 x0y74 SB_BIG plane 6
12  // 78 x0y74 SB_BIG plane 6
48  // 79 x0y74 SB_BIG plane 7
12  // 80 x0y74 SB_BIG plane 7
00  // 81 x0y74 SB_DRIVE plane 8,7
48  // 82 x0y74 SB_BIG plane 8
12  // 83 x0y74 SB_BIG plane 8
48  // 84 x0y74 SB_BIG plane 9
12  // 85 x0y74 SB_BIG plane 9
00  // 86 x0y74 SB_DRIVE plane 10,9
48  // 87 x0y74 SB_BIG plane 10
12  // 88 x0y74 SB_BIG plane 10
48  // 89 x0y74 SB_BIG plane 11
12  // 90 x0y74 SB_BIG plane 11
00  // 91 x0y74 SB_DRIVE plane 12,11
48  // 92 x0y74 SB_BIG plane 12
12  // 93 x0y74 SB_BIG plane 12
A8  // 94 x-1y73 SB_SML plane 1
82  // 95 x-1y73 SB_SML plane 2,1
2A  // 96 x-1y73 SB_SML plane 2
A8  // 97 x-1y73 SB_SML plane 3
82  // 98 x-1y73 SB_SML plane 4,3
2A  // 99 x-1y73 SB_SML plane 4
A8  // 100 x-1y73 SB_SML plane 5
82  // 101 x-1y73 SB_SML plane 6,5
2A  // 102 x-1y73 SB_SML plane 6
A8  // 103 x-1y73 SB_SML plane 7
82  // 104 x-1y73 SB_SML plane 8,7
2A  // 105 x-1y73 SB_SML plane 8
A8  // 106 x-1y73 SB_SML plane 9
82  // 107 x-1y73 SB_SML plane 10,9
2A  // 108 x-1y73 SB_SML plane 10
A8  // 109 x-1y73 SB_SML plane 11
82  // 110 x-1y73 SB_SML plane 12,11
2A  // 111 x-1y73 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D6D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
25 // y_sel: 73
A9 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D75
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y73 CPE[0]  _a1546  C_///AND/
00  //  1 x1y73 CPE[1]
00  //  2 x1y73 CPE[2]
00  //  3 x1y73 CPE[3]
00  //  4 x1y73 CPE[4]
00  //  5 x1y73 CPE[5]
00  //  6 x1y73 CPE[6]
00  //  7 x1y73 CPE[7]
00  //  8 x1y73 CPE[8]
00  //  9 x1y73 CPE[9]
00  // 10 x1y74 CPE[0]
00  // 11 x1y74 CPE[1]
00  // 12 x1y74 CPE[2]
00  // 13 x1y74 CPE[3]
00  // 14 x1y74 CPE[4]
00  // 15 x1y74 CPE[5]
00  // 16 x1y74 CPE[6]
00  // 17 x1y74 CPE[7]
00  // 18 x1y74 CPE[8]
00  // 19 x1y74 CPE[9]
00  // 20 x2y73 CPE[0]
00  // 21 x2y73 CPE[1]
00  // 22 x2y73 CPE[2]
00  // 23 x2y73 CPE[3]
00  // 24 x2y73 CPE[4]
00  // 25 x2y73 CPE[5]
00  // 26 x2y73 CPE[6]
00  // 27 x2y73 CPE[7]
00  // 28 x2y73 CPE[8]
00  // 29 x2y73 CPE[9]
00  // 30 x2y74 CPE[0]
00  // 31 x2y74 CPE[1]
00  // 32 x2y74 CPE[2]
00  // 33 x2y74 CPE[3]
00  // 34 x2y74 CPE[4]
00  // 35 x2y74 CPE[5]
00  // 36 x2y74 CPE[6]
00  // 37 x2y74 CPE[7]
00  // 38 x2y74 CPE[8]
00  // 39 x2y74 CPE[9]
03  // 40 x1y73 INMUX plane 2,1
00  // 41 x1y73 INMUX plane 4,3
00  // 42 x1y73 INMUX plane 6,5
00  // 43 x1y73 INMUX plane 8,7
00  // 44 x1y73 INMUX plane 10,9
00  // 45 x1y73 INMUX plane 12,11
00  // 46 x1y74 INMUX plane 2,1
00  // 47 x1y74 INMUX plane 4,3
00  // 48 x1y74 INMUX plane 6,5
00  // 49 x1y74 INMUX plane 8,7
00  // 50 x1y74 INMUX plane 10,9
00  // 51 x1y74 INMUX plane 12,11
00  // 52 x2y73 INMUX plane 2,1
00  // 53 x2y73 INMUX plane 4,3
40  // 54 x2y73 INMUX plane 6,5
00  // 55 x2y73 INMUX plane 8,7
40  // 56 x2y73 INMUX plane 10,9
00  // 57 x2y73 INMUX plane 12,11
00  // 58 x2y74 INMUX plane 2,1
00  // 59 x2y74 INMUX plane 4,3
40  // 60 x2y74 INMUX plane 6,5
00  // 61 x2y74 INMUX plane 8,7
40  // 62 x2y74 INMUX plane 10,9
00  // 63 x2y74 INMUX plane 12,11
48  // 64 x1y73 SB_BIG plane 1
12  // 65 x1y73 SB_BIG plane 1
00  // 66 x1y73 SB_DRIVE plane 2,1
00  // 67 x1y73 SB_BIG plane 2
00  // 68 x1y73 SB_BIG plane 2
00  // 69 x1y73 SB_BIG plane 3
00  // 70 x1y73 SB_BIG plane 3
00  // 71 x1y73 SB_DRIVE plane 4,3
00  // 72 x1y73 SB_BIG plane 4
00  // 73 x1y73 SB_BIG plane 4
48  // 74 x1y73 SB_BIG plane 5
12  // 75 x1y73 SB_BIG plane 5
00  // 76 x1y73 SB_DRIVE plane 6,5
00  // 77 x1y73 SB_BIG plane 6
00  // 78 x1y73 SB_BIG plane 6
00  // 79 x1y73 SB_BIG plane 7
00  // 80 x1y73 SB_BIG plane 7
00  // 81 x1y73 SB_DRIVE plane 8,7
00  // 82 x1y73 SB_BIG plane 8
00  // 83 x1y73 SB_BIG plane 8
00  // 84 x1y73 SB_BIG plane 9
00  // 85 x1y73 SB_BIG plane 9
00  // 86 x1y73 SB_DRIVE plane 10,9
00  // 87 x1y73 SB_BIG plane 10
00  // 88 x1y73 SB_BIG plane 10
00  // 89 x1y73 SB_BIG plane 11
00  // 90 x1y73 SB_BIG plane 11
00  // 91 x1y73 SB_DRIVE plane 12,11
00  // 92 x1y73 SB_BIG plane 12
00  // 93 x1y73 SB_BIG plane 12
A8  // 94 x2y74 SB_SML plane 1
02  // 95 x2y74 SB_SML plane 2,1
00  // 96 x2y74 SB_SML plane 2
00  // 97 x2y74 SB_SML plane 3
04  // 98 x2y74 SB_SML plane 4,3
00  // 99 x2y74 SB_SML plane 4
A8  // 100 x2y74 SB_SML plane 5
02  // 101 x2y74 SB_SML plane 6,5
91 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x161y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4DE1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
25 // y_sel: 73
5E // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4DE9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y73
00  // 14 right_edge_EN1 at x163y73
00  // 15 right_edge_EN2 at x163y73
00  // 16 right_edge_EN0 at x163y74
00  // 17 right_edge_EN1 at x163y74
00  // 18 right_edge_EN2 at x163y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y73 SB_BIG plane 1
12  // 65 x161y73 SB_BIG plane 1
00  // 66 x161y73 SB_DRIVE plane 2,1
48  // 67 x161y73 SB_BIG plane 2
12  // 68 x161y73 SB_BIG plane 2
48  // 69 x161y73 SB_BIG plane 3
12  // 70 x161y73 SB_BIG plane 3
00  // 71 x161y73 SB_DRIVE plane 4,3
48  // 72 x161y73 SB_BIG plane 4
12  // 73 x161y73 SB_BIG plane 4
48  // 74 x161y73 SB_BIG plane 5
12  // 75 x161y73 SB_BIG plane 5
00  // 76 x161y73 SB_DRIVE plane 6,5
48  // 77 x161y73 SB_BIG plane 6
12  // 78 x161y73 SB_BIG plane 6
48  // 79 x161y73 SB_BIG plane 7
12  // 80 x161y73 SB_BIG plane 7
00  // 81 x161y73 SB_DRIVE plane 8,7
48  // 82 x161y73 SB_BIG plane 8
12  // 83 x161y73 SB_BIG plane 8
48  // 84 x161y73 SB_BIG plane 9
12  // 85 x161y73 SB_BIG plane 9
00  // 86 x161y73 SB_DRIVE plane 10,9
48  // 87 x161y73 SB_BIG plane 10
12  // 88 x161y73 SB_BIG plane 10
48  // 89 x161y73 SB_BIG plane 11
12  // 90 x161y73 SB_BIG plane 11
00  // 91 x161y73 SB_DRIVE plane 12,11
48  // 92 x161y73 SB_BIG plane 12
12  // 93 x161y73 SB_BIG plane 12
A8  // 94 x162y74 SB_SML plane 1
82  // 95 x162y74 SB_SML plane 2,1
2A  // 96 x162y74 SB_SML plane 2
A8  // 97 x162y74 SB_SML plane 3
82  // 98 x162y74 SB_SML plane 4,3
2A  // 99 x162y74 SB_SML plane 4
A8  // 100 x162y74 SB_SML plane 5
82  // 101 x162y74 SB_SML plane 6,5
2A  // 102 x162y74 SB_SML plane 6
A8  // 103 x162y74 SB_SML plane 7
82  // 104 x162y74 SB_SML plane 8,7
2A  // 105 x162y74 SB_SML plane 8
A8  // 106 x162y74 SB_SML plane 9
82  // 107 x162y74 SB_SML plane 10,9
2A  // 108 x162y74 SB_SML plane 10
A8  // 109 x162y74 SB_SML plane 11
82  // 110 x162y74 SB_SML plane 12,11
2A  // 111 x162y74 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E5F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
26 // y_sel: 75
EA // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E67
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_B[1]  _a1182  OBF  at x0y75
09  //  1 GPIO_W2_B[1]
01  //  2 GPIO_W2_B[1]
00  //  3 GPIO_W2_B[1]
01  //  4 GPIO_W2_B[1]
00  //  5 GPIO_W2_B[1]
00  //  6 GPIO_W2_B[1]
00  //  7 GPIO_W2_B[1]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y75
00  // 10 edge_io_EN1 at x-2y75
00  // 11 edge_io_EN0 at x-2y76
00  // 12 edge_io_EN1 at x-2y76
00  // 13 left_edge_EN0 at x-2y75
00  // 14 left_edge_EN1 at x-2y75
00  // 15 left_edge_EN2 at x-2y75
00  // 16 left_edge_EN0 at x-2y76
00  // 17 left_edge_EN1 at x-2y76
00  // 18 left_edge_EN2 at x-2y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y75 SB_BIG plane 1
12  // 65 x-1y75 SB_BIG plane 1
00  // 66 x-1y75 SB_DRIVE plane 2,1
48  // 67 x-1y75 SB_BIG plane 2
12  // 68 x-1y75 SB_BIG plane 2
48  // 69 x-1y75 SB_BIG plane 3
12  // 70 x-1y75 SB_BIG plane 3
00  // 71 x-1y75 SB_DRIVE plane 4,3
48  // 72 x-1y75 SB_BIG plane 4
12  // 73 x-1y75 SB_BIG plane 4
48  // 74 x-1y75 SB_BIG plane 5
12  // 75 x-1y75 SB_BIG plane 5
00  // 76 x-1y75 SB_DRIVE plane 6,5
48  // 77 x-1y75 SB_BIG plane 6
12  // 78 x-1y75 SB_BIG plane 6
48  // 79 x-1y75 SB_BIG plane 7
12  // 80 x-1y75 SB_BIG plane 7
00  // 81 x-1y75 SB_DRIVE plane 8,7
48  // 82 x-1y75 SB_BIG plane 8
12  // 83 x-1y75 SB_BIG plane 8
48  // 84 x-1y75 SB_BIG plane 9
12  // 85 x-1y75 SB_BIG plane 9
00  // 86 x-1y75 SB_DRIVE plane 10,9
48  // 87 x-1y75 SB_BIG plane 10
12  // 88 x-1y75 SB_BIG plane 10
48  // 89 x-1y75 SB_BIG plane 11
12  // 90 x-1y75 SB_BIG plane 11
00  // 91 x-1y75 SB_DRIVE plane 12,11
48  // 92 x-1y75 SB_BIG plane 12
12  // 93 x-1y75 SB_BIG plane 12
A8  // 94 x0y76 SB_SML plane 1
82  // 95 x0y76 SB_SML plane 2,1
2A  // 96 x0y76 SB_SML plane 2
A8  // 97 x0y76 SB_SML plane 3
82  // 98 x0y76 SB_SML plane 4,3
2A  // 99 x0y76 SB_SML plane 4
A8  // 100 x0y76 SB_SML plane 5
82  // 101 x0y76 SB_SML plane 6,5
2A  // 102 x0y76 SB_SML plane 6
A8  // 103 x0y76 SB_SML plane 7
82  // 104 x0y76 SB_SML plane 8,7
2A  // 105 x0y76 SB_SML plane 8
A8  // 106 x0y76 SB_SML plane 9
82  // 107 x0y76 SB_SML plane 10,9
2A  // 108 x0y76 SB_SML plane 10
A8  // 109 x0y76 SB_SML plane 11
82  // 110 x0y76 SB_SML plane 12,11
2A  // 111 x0y76 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4EDD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
26 // y_sel: 75
32 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4EE5
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y75 CPE[0]  _a1541  C_///AND/
00  //  1 x1y75 CPE[1]
00  //  2 x1y75 CPE[2]
00  //  3 x1y75 CPE[3]
00  //  4 x1y75 CPE[4]
00  //  5 x1y75 CPE[5]
00  //  6 x1y75 CPE[6]
00  //  7 x1y75 CPE[7]
00  //  8 x1y75 CPE[8]
00  //  9 x1y75 CPE[9]
00  // 10 x1y76 CPE[0]
00  // 11 x1y76 CPE[1]
00  // 12 x1y76 CPE[2]
00  // 13 x1y76 CPE[3]
00  // 14 x1y76 CPE[4]
00  // 15 x1y76 CPE[5]
00  // 16 x1y76 CPE[6]
00  // 17 x1y76 CPE[7]
00  // 18 x1y76 CPE[8]
00  // 19 x1y76 CPE[9]
00  // 20 x2y75 CPE[0]
00  // 21 x2y75 CPE[1]
00  // 22 x2y75 CPE[2]
00  // 23 x2y75 CPE[3]
00  // 24 x2y75 CPE[4]
00  // 25 x2y75 CPE[5]
00  // 26 x2y75 CPE[6]
00  // 27 x2y75 CPE[7]
00  // 28 x2y75 CPE[8]
00  // 29 x2y75 CPE[9]
00  // 30 x2y76 CPE[0]
00  // 31 x2y76 CPE[1]
00  // 32 x2y76 CPE[2]
00  // 33 x2y76 CPE[3]
00  // 34 x2y76 CPE[4]
00  // 35 x2y76 CPE[5]
00  // 36 x2y76 CPE[6]
00  // 37 x2y76 CPE[7]
00  // 38 x2y76 CPE[8]
00  // 39 x2y76 CPE[9]
05  // 40 x1y75 INMUX plane 2,1
00  // 41 x1y75 INMUX plane 4,3
00  // 42 x1y75 INMUX plane 6,5
00  // 43 x1y75 INMUX plane 8,7
00  // 44 x1y75 INMUX plane 10,9
00  // 45 x1y75 INMUX plane 12,11
00  // 46 x1y76 INMUX plane 2,1
00  // 47 x1y76 INMUX plane 4,3
00  // 48 x1y76 INMUX plane 6,5
00  // 49 x1y76 INMUX plane 8,7
00  // 50 x1y76 INMUX plane 10,9
00  // 51 x1y76 INMUX plane 12,11
00  // 52 x2y75 INMUX plane 2,1
00  // 53 x2y75 INMUX plane 4,3
40  // 54 x2y75 INMUX plane 6,5
00  // 55 x2y75 INMUX plane 8,7
40  // 56 x2y75 INMUX plane 10,9
00  // 57 x2y75 INMUX plane 12,11
03  // 58 x2y76 INMUX plane 2,1
00  // 59 x2y76 INMUX plane 4,3
40  // 60 x2y76 INMUX plane 6,5
00  // 61 x2y76 INMUX plane 8,7
40  // 62 x2y76 INMUX plane 10,9
00  // 63 x2y76 INMUX plane 12,11
48  // 64 x2y76 SB_BIG plane 1
12  // 65 x2y76 SB_BIG plane 1
00  // 66 x2y76 SB_DRIVE plane 2,1
00  // 67 x2y76 SB_BIG plane 2
00  // 68 x2y76 SB_BIG plane 2
00  // 69 x2y76 SB_BIG plane 3
50  // 70 x2y76 SB_BIG plane 3
00  // 71 x2y76 SB_DRIVE plane 4,3
00  // 72 x2y76 SB_BIG plane 4
00  // 73 x2y76 SB_BIG plane 4
48  // 74 x2y76 SB_BIG plane 5
12  // 75 x2y76 SB_BIG plane 5
00  // 76 x2y76 SB_DRIVE plane 6,5
00  // 77 x2y76 SB_BIG plane 6
00  // 78 x2y76 SB_BIG plane 6
00  // 79 x2y76 SB_BIG plane 7
00  // 80 x2y76 SB_BIG plane 7
00  // 81 x2y76 SB_DRIVE plane 8,7
00  // 82 x2y76 SB_BIG plane 8
00  // 83 x2y76 SB_BIG plane 8
00  // 84 x2y76 SB_BIG plane 9
00  // 85 x2y76 SB_BIG plane 9
00  // 86 x2y76 SB_DRIVE plane 10,9
00  // 87 x2y76 SB_BIG plane 10
00  // 88 x2y76 SB_BIG plane 10
00  // 89 x2y76 SB_BIG plane 11
00  // 90 x2y76 SB_BIG plane 11
00  // 91 x2y76 SB_DRIVE plane 12,11
00  // 92 x2y76 SB_BIG plane 12
00  // 93 x2y76 SB_BIG plane 12
A8  // 94 x1y75 SB_SML plane 1
04  // 95 x1y75 SB_SML plane 2,1
00  // 96 x1y75 SB_SML plane 2
00  // 97 x1y75 SB_SML plane 3
00  // 98 x1y75 SB_SML plane 4,3
00  // 99 x1y75 SB_SML plane 4
A8  // 100 x1y75 SB_SML plane 5
02  // 101 x1y75 SB_SML plane 6,5
03 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x161y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F51     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
26 // y_sel: 75
C5 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F59
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y75
00  // 14 right_edge_EN1 at x163y75
00  // 15 right_edge_EN2 at x163y75
00  // 16 right_edge_EN0 at x163y76
00  // 17 right_edge_EN1 at x163y76
00  // 18 right_edge_EN2 at x163y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y76 SB_BIG plane 1
12  // 65 x162y76 SB_BIG plane 1
00  // 66 x162y76 SB_DRIVE plane 2,1
48  // 67 x162y76 SB_BIG plane 2
12  // 68 x162y76 SB_BIG plane 2
48  // 69 x162y76 SB_BIG plane 3
12  // 70 x162y76 SB_BIG plane 3
00  // 71 x162y76 SB_DRIVE plane 4,3
48  // 72 x162y76 SB_BIG plane 4
12  // 73 x162y76 SB_BIG plane 4
48  // 74 x162y76 SB_BIG plane 5
12  // 75 x162y76 SB_BIG plane 5
00  // 76 x162y76 SB_DRIVE plane 6,5
48  // 77 x162y76 SB_BIG plane 6
12  // 78 x162y76 SB_BIG plane 6
48  // 79 x162y76 SB_BIG plane 7
12  // 80 x162y76 SB_BIG plane 7
00  // 81 x162y76 SB_DRIVE plane 8,7
48  // 82 x162y76 SB_BIG plane 8
12  // 83 x162y76 SB_BIG plane 8
48  // 84 x162y76 SB_BIG plane 9
12  // 85 x162y76 SB_BIG plane 9
00  // 86 x162y76 SB_DRIVE plane 10,9
48  // 87 x162y76 SB_BIG plane 10
12  // 88 x162y76 SB_BIG plane 10
48  // 89 x162y76 SB_BIG plane 11
12  // 90 x162y76 SB_BIG plane 11
00  // 91 x162y76 SB_DRIVE plane 12,11
48  // 92 x162y76 SB_BIG plane 12
12  // 93 x162y76 SB_BIG plane 12
A8  // 94 x161y75 SB_SML plane 1
82  // 95 x161y75 SB_SML plane 2,1
2A  // 96 x161y75 SB_SML plane 2
A8  // 97 x161y75 SB_SML plane 3
82  // 98 x161y75 SB_SML plane 4,3
2A  // 99 x161y75 SB_SML plane 4
A8  // 100 x161y75 SB_SML plane 5
82  // 101 x161y75 SB_SML plane 6,5
2A  // 102 x161y75 SB_SML plane 6
A8  // 103 x161y75 SB_SML plane 7
82  // 104 x161y75 SB_SML plane 8,7
2A  // 105 x161y75 SB_SML plane 8
A8  // 106 x161y75 SB_SML plane 9
82  // 107 x161y75 SB_SML plane 10,9
2A  // 108 x161y75 SB_SML plane 10
A8  // 109 x161y75 SB_SML plane 11
82  // 110 x161y75 SB_SML plane 12,11
2A  // 111 x161y75 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4FCF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
27 // y_sel: 77
63 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4FD7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y77
00  // 14 left_edge_EN1 at x-2y77
00  // 15 left_edge_EN2 at x-2y77
00  // 16 left_edge_EN0 at x-2y78
00  // 17 left_edge_EN1 at x-2y78
00  // 18 left_edge_EN2 at x-2y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y78 SB_BIG plane 1
12  // 65 x0y78 SB_BIG plane 1
00  // 66 x0y78 SB_DRIVE plane 2,1
48  // 67 x0y78 SB_BIG plane 2
12  // 68 x0y78 SB_BIG plane 2
48  // 69 x0y78 SB_BIG plane 3
12  // 70 x0y78 SB_BIG plane 3
00  // 71 x0y78 SB_DRIVE plane 4,3
48  // 72 x0y78 SB_BIG plane 4
12  // 73 x0y78 SB_BIG plane 4
48  // 74 x0y78 SB_BIG plane 5
12  // 75 x0y78 SB_BIG plane 5
00  // 76 x0y78 SB_DRIVE plane 6,5
48  // 77 x0y78 SB_BIG plane 6
12  // 78 x0y78 SB_BIG plane 6
48  // 79 x0y78 SB_BIG plane 7
12  // 80 x0y78 SB_BIG plane 7
00  // 81 x0y78 SB_DRIVE plane 8,7
48  // 82 x0y78 SB_BIG plane 8
12  // 83 x0y78 SB_BIG plane 8
48  // 84 x0y78 SB_BIG plane 9
12  // 85 x0y78 SB_BIG plane 9
00  // 86 x0y78 SB_DRIVE plane 10,9
48  // 87 x0y78 SB_BIG plane 10
12  // 88 x0y78 SB_BIG plane 10
48  // 89 x0y78 SB_BIG plane 11
12  // 90 x0y78 SB_BIG plane 11
00  // 91 x0y78 SB_DRIVE plane 12,11
48  // 92 x0y78 SB_BIG plane 12
12  // 93 x0y78 SB_BIG plane 12
A8  // 94 x-1y77 SB_SML plane 1
82  // 95 x-1y77 SB_SML plane 2,1
2A  // 96 x-1y77 SB_SML plane 2
A8  // 97 x-1y77 SB_SML plane 3
82  // 98 x-1y77 SB_SML plane 4,3
2A  // 99 x-1y77 SB_SML plane 4
A8  // 100 x-1y77 SB_SML plane 5
82  // 101 x-1y77 SB_SML plane 6,5
2A  // 102 x-1y77 SB_SML plane 6
A8  // 103 x-1y77 SB_SML plane 7
82  // 104 x-1y77 SB_SML plane 8,7
2A  // 105 x-1y77 SB_SML plane 8
A8  // 106 x-1y77 SB_SML plane 9
82  // 107 x-1y77 SB_SML plane 10,9
2A  // 108 x-1y77 SB_SML plane 10
A8  // 109 x-1y77 SB_SML plane 11
82  // 110 x-1y77 SB_SML plane 12,11
2A  // 111 x-1y77 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 504D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
27 // y_sel: 77
BB // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5055
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x1y77 CPE[0]
00  //  1 x1y77 CPE[1]
00  //  2 x1y77 CPE[2]
00  //  3 x1y77 CPE[3]
00  //  4 x1y77 CPE[4]
00  //  5 x1y77 CPE[5]
00  //  6 x1y77 CPE[6]
00  //  7 x1y77 CPE[7]
00  //  8 x1y77 CPE[8]
00  //  9 x1y77 CPE[9]
00  // 10 x1y78 CPE[0]
00  // 11 x1y78 CPE[1]
00  // 12 x1y78 CPE[2]
00  // 13 x1y78 CPE[3]
00  // 14 x1y78 CPE[4]
00  // 15 x1y78 CPE[5]
00  // 16 x1y78 CPE[6]
00  // 17 x1y78 CPE[7]
00  // 18 x1y78 CPE[8]
00  // 19 x1y78 CPE[9]
00  // 20 x2y77 CPE[0]
00  // 21 x2y77 CPE[1]
00  // 22 x2y77 CPE[2]
00  // 23 x2y77 CPE[3]
00  // 24 x2y77 CPE[4]
00  // 25 x2y77 CPE[5]
00  // 26 x2y77 CPE[6]
00  // 27 x2y77 CPE[7]
00  // 28 x2y77 CPE[8]
00  // 29 x2y77 CPE[9]
00  // 30 x2y78 CPE[0]
00  // 31 x2y78 CPE[1]
00  // 32 x2y78 CPE[2]
00  // 33 x2y78 CPE[3]
00  // 34 x2y78 CPE[4]
00  // 35 x2y78 CPE[5]
00  // 36 x2y78 CPE[6]
00  // 37 x2y78 CPE[7]
00  // 38 x2y78 CPE[8]
00  // 39 x2y78 CPE[9]
00  // 40 x1y77 INMUX plane 2,1
00  // 41 x1y77 INMUX plane 4,3
00  // 42 x1y77 INMUX plane 6,5
00  // 43 x1y77 INMUX plane 8,7
00  // 44 x1y77 INMUX plane 10,9
00  // 45 x1y77 INMUX plane 12,11
00  // 46 x1y78 INMUX plane 2,1
00  // 47 x1y78 INMUX plane 4,3
00  // 48 x1y78 INMUX plane 6,5
00  // 49 x1y78 INMUX plane 8,7
00  // 50 x1y78 INMUX plane 10,9
00  // 51 x1y78 INMUX plane 12,11
00  // 52 x2y77 INMUX plane 2,1
00  // 53 x2y77 INMUX plane 4,3
00  // 54 x2y77 INMUX plane 6,5
00  // 55 x2y77 INMUX plane 8,7
00  // 56 x2y77 INMUX plane 10,9
00  // 57 x2y77 INMUX plane 12,11
00  // 58 x2y78 INMUX plane 2,1
00  // 59 x2y78 INMUX plane 4,3
00  // 60 x2y78 INMUX plane 6,5
00  // 61 x2y78 INMUX plane 8,7
00  // 62 x2y78 INMUX plane 10,9
00  // 63 x2y78 INMUX plane 12,11
00  // 64 x1y77 SB_BIG plane 1
40  // 65 x1y77 SB_BIG plane 1
00  // 66 x1y77 SB_DRIVE plane 2,1
00  // 67 x1y77 SB_BIG plane 2
00  // 68 x1y77 SB_BIG plane 2
00  // 69 x1y77 SB_BIG plane 3
00  // 70 x1y77 SB_BIG plane 3
00  // 71 x1y77 SB_DRIVE plane 4,3
00  // 72 x1y77 SB_BIG plane 4
00  // 73 x1y77 SB_BIG plane 4
00  // 74 x1y77 SB_BIG plane 5
00  // 75 x1y77 SB_BIG plane 5
00  // 76 x1y77 SB_DRIVE plane 6,5
00  // 77 x1y77 SB_BIG plane 6
00  // 78 x1y77 SB_BIG plane 6
00  // 79 x1y77 SB_BIG plane 7
00  // 80 x1y77 SB_BIG plane 7
00  // 81 x1y77 SB_DRIVE plane 8,7
00  // 82 x1y77 SB_BIG plane 8
00  // 83 x1y77 SB_BIG plane 8
00  // 84 x1y77 SB_BIG plane 9
00  // 85 x1y77 SB_BIG plane 9
00  // 86 x1y77 SB_DRIVE plane 10,9
00  // 87 x1y77 SB_BIG plane 10
00  // 88 x1y77 SB_BIG plane 10
00  // 89 x1y77 SB_BIG plane 11
00  // 90 x1y77 SB_BIG plane 11
00  // 91 x1y77 SB_DRIVE plane 12,11
00  // 92 x1y77 SB_BIG plane 12
00  // 93 x1y77 SB_BIG plane 12
00  // 94 x2y78 SB_SML plane 1
04  // 95 x2y78 SB_SML plane 2,1
63 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x161y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 50BB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
27 // y_sel: 77
4C // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 50C3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y77
00  // 14 right_edge_EN1 at x163y77
00  // 15 right_edge_EN2 at x163y77
00  // 16 right_edge_EN0 at x163y78
00  // 17 right_edge_EN1 at x163y78
00  // 18 right_edge_EN2 at x163y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y77 SB_BIG plane 1
12  // 65 x161y77 SB_BIG plane 1
00  // 66 x161y77 SB_DRIVE plane 2,1
48  // 67 x161y77 SB_BIG plane 2
12  // 68 x161y77 SB_BIG plane 2
48  // 69 x161y77 SB_BIG plane 3
12  // 70 x161y77 SB_BIG plane 3
00  // 71 x161y77 SB_DRIVE plane 4,3
48  // 72 x161y77 SB_BIG plane 4
12  // 73 x161y77 SB_BIG plane 4
48  // 74 x161y77 SB_BIG plane 5
12  // 75 x161y77 SB_BIG plane 5
00  // 76 x161y77 SB_DRIVE plane 6,5
48  // 77 x161y77 SB_BIG plane 6
12  // 78 x161y77 SB_BIG plane 6
48  // 79 x161y77 SB_BIG plane 7
12  // 80 x161y77 SB_BIG plane 7
00  // 81 x161y77 SB_DRIVE plane 8,7
48  // 82 x161y77 SB_BIG plane 8
12  // 83 x161y77 SB_BIG plane 8
48  // 84 x161y77 SB_BIG plane 9
12  // 85 x161y77 SB_BIG plane 9
00  // 86 x161y77 SB_DRIVE plane 10,9
48  // 87 x161y77 SB_BIG plane 10
12  // 88 x161y77 SB_BIG plane 10
48  // 89 x161y77 SB_BIG plane 11
12  // 90 x161y77 SB_BIG plane 11
00  // 91 x161y77 SB_DRIVE plane 12,11
48  // 92 x161y77 SB_BIG plane 12
12  // 93 x161y77 SB_BIG plane 12
A8  // 94 x162y78 SB_SML plane 1
82  // 95 x162y78 SB_SML plane 2,1
2A  // 96 x162y78 SB_SML plane 2
A8  // 97 x162y78 SB_SML plane 3
82  // 98 x162y78 SB_SML plane 4,3
2A  // 99 x162y78 SB_SML plane 4
A8  // 100 x162y78 SB_SML plane 5
82  // 101 x162y78 SB_SML plane 6,5
2A  // 102 x162y78 SB_SML plane 6
A8  // 103 x162y78 SB_SML plane 7
82  // 104 x162y78 SB_SML plane 8,7
2A  // 105 x162y78 SB_SML plane 8
A8  // 106 x162y78 SB_SML plane 9
82  // 107 x162y78 SB_SML plane 10,9
2A  // 108 x162y78 SB_SML plane 10
A8  // 109 x162y78 SB_SML plane 11
82  // 110 x162y78 SB_SML plane 12,11
2A  // 111 x162y78 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5139     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
28 // y_sel: 79
94 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5141
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y79
00  // 14 left_edge_EN1 at x-2y79
00  // 15 left_edge_EN2 at x-2y79
00  // 16 left_edge_EN0 at x-2y80
00  // 17 left_edge_EN1 at x-2y80
00  // 18 left_edge_EN2 at x-2y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y79 SB_BIG plane 1
12  // 65 x-1y79 SB_BIG plane 1
00  // 66 x-1y79 SB_DRIVE plane 2,1
48  // 67 x-1y79 SB_BIG plane 2
12  // 68 x-1y79 SB_BIG plane 2
48  // 69 x-1y79 SB_BIG plane 3
12  // 70 x-1y79 SB_BIG plane 3
00  // 71 x-1y79 SB_DRIVE plane 4,3
48  // 72 x-1y79 SB_BIG plane 4
12  // 73 x-1y79 SB_BIG plane 4
48  // 74 x-1y79 SB_BIG plane 5
12  // 75 x-1y79 SB_BIG plane 5
00  // 76 x-1y79 SB_DRIVE plane 6,5
48  // 77 x-1y79 SB_BIG plane 6
12  // 78 x-1y79 SB_BIG plane 6
48  // 79 x-1y79 SB_BIG plane 7
12  // 80 x-1y79 SB_BIG plane 7
00  // 81 x-1y79 SB_DRIVE plane 8,7
48  // 82 x-1y79 SB_BIG plane 8
12  // 83 x-1y79 SB_BIG plane 8
48  // 84 x-1y79 SB_BIG plane 9
12  // 85 x-1y79 SB_BIG plane 9
00  // 86 x-1y79 SB_DRIVE plane 10,9
48  // 87 x-1y79 SB_BIG plane 10
12  // 88 x-1y79 SB_BIG plane 10
48  // 89 x-1y79 SB_BIG plane 11
12  // 90 x-1y79 SB_BIG plane 11
00  // 91 x-1y79 SB_DRIVE plane 12,11
48  // 92 x-1y79 SB_BIG plane 12
12  // 93 x-1y79 SB_BIG plane 12
A8  // 94 x0y80 SB_SML plane 1
82  // 95 x0y80 SB_SML plane 2,1
2A  // 96 x0y80 SB_SML plane 2
A8  // 97 x0y80 SB_SML plane 3
82  // 98 x0y80 SB_SML plane 4,3
2A  // 99 x0y80 SB_SML plane 4
A8  // 100 x0y80 SB_SML plane 5
82  // 101 x0y80 SB_SML plane 6,5
2A  // 102 x0y80 SB_SML plane 6
A8  // 103 x0y80 SB_SML plane 7
82  // 104 x0y80 SB_SML plane 8,7
2A  // 105 x0y80 SB_SML plane 8
A8  // 106 x0y80 SB_SML plane 9
82  // 107 x0y80 SB_SML plane 10,9
2A  // 108 x0y80 SB_SML plane 10
A8  // 109 x0y80 SB_SML plane 11
82  // 110 x0y80 SB_SML plane 12,11
2A  // 111 x0y80 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 51B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
28 // y_sel: 79
4C // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 51BF
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x1y79 CPE[0]
00  //  1 x1y79 CPE[1]
00  //  2 x1y79 CPE[2]
00  //  3 x1y79 CPE[3]
00  //  4 x1y79 CPE[4]
00  //  5 x1y79 CPE[5]
00  //  6 x1y79 CPE[6]
00  //  7 x1y79 CPE[7]
00  //  8 x1y79 CPE[8]
00  //  9 x1y79 CPE[9]
00  // 10 x1y80 CPE[0]
00  // 11 x1y80 CPE[1]
00  // 12 x1y80 CPE[2]
00  // 13 x1y80 CPE[3]
00  // 14 x1y80 CPE[4]
00  // 15 x1y80 CPE[5]
00  // 16 x1y80 CPE[6]
00  // 17 x1y80 CPE[7]
00  // 18 x1y80 CPE[8]
00  // 19 x1y80 CPE[9]
00  // 20 x2y79 CPE[0]
00  // 21 x2y79 CPE[1]
00  // 22 x2y79 CPE[2]
00  // 23 x2y79 CPE[3]
00  // 24 x2y79 CPE[4]
00  // 25 x2y79 CPE[5]
00  // 26 x2y79 CPE[6]
00  // 27 x2y79 CPE[7]
00  // 28 x2y79 CPE[8]
00  // 29 x2y79 CPE[9]
00  // 30 x2y80 CPE[0]
00  // 31 x2y80 CPE[1]
00  // 32 x2y80 CPE[2]
00  // 33 x2y80 CPE[3]
00  // 34 x2y80 CPE[4]
00  // 35 x2y80 CPE[5]
00  // 36 x2y80 CPE[6]
00  // 37 x2y80 CPE[7]
00  // 38 x2y80 CPE[8]
00  // 39 x2y80 CPE[9]
00  // 40 x1y79 INMUX plane 2,1
00  // 41 x1y79 INMUX plane 4,3
00  // 42 x1y79 INMUX plane 6,5
00  // 43 x1y79 INMUX plane 8,7
00  // 44 x1y79 INMUX plane 10,9
00  // 45 x1y79 INMUX plane 12,11
00  // 46 x1y80 INMUX plane 2,1
00  // 47 x1y80 INMUX plane 4,3
00  // 48 x1y80 INMUX plane 6,5
00  // 49 x1y80 INMUX plane 8,7
00  // 50 x1y80 INMUX plane 10,9
00  // 51 x1y80 INMUX plane 12,11
00  // 52 x2y79 INMUX plane 2,1
00  // 53 x2y79 INMUX plane 4,3
00  // 54 x2y79 INMUX plane 6,5
00  // 55 x2y79 INMUX plane 8,7
00  // 56 x2y79 INMUX plane 10,9
00  // 57 x2y79 INMUX plane 12,11
00  // 58 x2y80 INMUX plane 2,1
00  // 59 x2y80 INMUX plane 4,3
00  // 60 x2y80 INMUX plane 6,5
00  // 61 x2y80 INMUX plane 8,7
00  // 62 x2y80 INMUX plane 10,9
00  // 63 x2y80 INMUX plane 12,11
00  // 64 x2y80 SB_BIG plane 1
40  // 65 x2y80 SB_BIG plane 1
4F // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x161y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5207     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
28 // y_sel: 79
BB // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 520F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y79
00  // 14 right_edge_EN1 at x163y79
00  // 15 right_edge_EN2 at x163y79
00  // 16 right_edge_EN0 at x163y80
00  // 17 right_edge_EN1 at x163y80
00  // 18 right_edge_EN2 at x163y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y80 SB_BIG plane 1
12  // 65 x162y80 SB_BIG plane 1
00  // 66 x162y80 SB_DRIVE plane 2,1
48  // 67 x162y80 SB_BIG plane 2
12  // 68 x162y80 SB_BIG plane 2
48  // 69 x162y80 SB_BIG plane 3
12  // 70 x162y80 SB_BIG plane 3
00  // 71 x162y80 SB_DRIVE plane 4,3
48  // 72 x162y80 SB_BIG plane 4
12  // 73 x162y80 SB_BIG plane 4
48  // 74 x162y80 SB_BIG plane 5
12  // 75 x162y80 SB_BIG plane 5
00  // 76 x162y80 SB_DRIVE plane 6,5
48  // 77 x162y80 SB_BIG plane 6
12  // 78 x162y80 SB_BIG plane 6
48  // 79 x162y80 SB_BIG plane 7
12  // 80 x162y80 SB_BIG plane 7
00  // 81 x162y80 SB_DRIVE plane 8,7
48  // 82 x162y80 SB_BIG plane 8
12  // 83 x162y80 SB_BIG plane 8
48  // 84 x162y80 SB_BIG plane 9
12  // 85 x162y80 SB_BIG plane 9
00  // 86 x162y80 SB_DRIVE plane 10,9
48  // 87 x162y80 SB_BIG plane 10
12  // 88 x162y80 SB_BIG plane 10
48  // 89 x162y80 SB_BIG plane 11
12  // 90 x162y80 SB_BIG plane 11
00  // 91 x162y80 SB_DRIVE plane 12,11
48  // 92 x162y80 SB_BIG plane 12
12  // 93 x162y80 SB_BIG plane 12
A8  // 94 x161y79 SB_SML plane 1
82  // 95 x161y79 SB_SML plane 2,1
2A  // 96 x161y79 SB_SML plane 2
A8  // 97 x161y79 SB_SML plane 3
82  // 98 x161y79 SB_SML plane 4,3
2A  // 99 x161y79 SB_SML plane 4
A8  // 100 x161y79 SB_SML plane 5
82  // 101 x161y79 SB_SML plane 6,5
2A  // 102 x161y79 SB_SML plane 6
A8  // 103 x161y79 SB_SML plane 7
82  // 104 x161y79 SB_SML plane 8,7
2A  // 105 x161y79 SB_SML plane 8
A8  // 106 x161y79 SB_SML plane 9
82  // 107 x161y79 SB_SML plane 10,9
2A  // 108 x161y79 SB_SML plane 10
A8  // 109 x161y79 SB_SML plane 11
82  // 110 x161y79 SB_SML plane 12,11
2A  // 111 x161y79 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5285     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
29 // y_sel: 81
1D // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 528D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y81
00  // 14 left_edge_EN1 at x-2y81
00  // 15 left_edge_EN2 at x-2y81
00  // 16 left_edge_EN0 at x-2y82
00  // 17 left_edge_EN1 at x-2y82
00  // 18 left_edge_EN2 at x-2y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y82 SB_BIG plane 1
12  // 65 x0y82 SB_BIG plane 1
00  // 66 x0y82 SB_DRIVE plane 2,1
48  // 67 x0y82 SB_BIG plane 2
12  // 68 x0y82 SB_BIG plane 2
48  // 69 x0y82 SB_BIG plane 3
12  // 70 x0y82 SB_BIG plane 3
00  // 71 x0y82 SB_DRIVE plane 4,3
48  // 72 x0y82 SB_BIG plane 4
12  // 73 x0y82 SB_BIG plane 4
48  // 74 x0y82 SB_BIG plane 5
12  // 75 x0y82 SB_BIG plane 5
00  // 76 x0y82 SB_DRIVE plane 6,5
48  // 77 x0y82 SB_BIG plane 6
12  // 78 x0y82 SB_BIG plane 6
48  // 79 x0y82 SB_BIG plane 7
12  // 80 x0y82 SB_BIG plane 7
00  // 81 x0y82 SB_DRIVE plane 8,7
48  // 82 x0y82 SB_BIG plane 8
12  // 83 x0y82 SB_BIG plane 8
48  // 84 x0y82 SB_BIG plane 9
12  // 85 x0y82 SB_BIG plane 9
00  // 86 x0y82 SB_DRIVE plane 10,9
48  // 87 x0y82 SB_BIG plane 10
12  // 88 x0y82 SB_BIG plane 10
48  // 89 x0y82 SB_BIG plane 11
12  // 90 x0y82 SB_BIG plane 11
00  // 91 x0y82 SB_DRIVE plane 12,11
48  // 92 x0y82 SB_BIG plane 12
12  // 93 x0y82 SB_BIG plane 12
A8  // 94 x-1y81 SB_SML plane 1
82  // 95 x-1y81 SB_SML plane 2,1
2A  // 96 x-1y81 SB_SML plane 2
A8  // 97 x-1y81 SB_SML plane 3
82  // 98 x-1y81 SB_SML plane 4,3
2A  // 99 x-1y81 SB_SML plane 4
A8  // 100 x-1y81 SB_SML plane 5
82  // 101 x-1y81 SB_SML plane 6,5
2A  // 102 x-1y81 SB_SML plane 6
A8  // 103 x-1y81 SB_SML plane 7
82  // 104 x-1y81 SB_SML plane 8,7
2A  // 105 x-1y81 SB_SML plane 8
A8  // 106 x-1y81 SB_SML plane 9
82  // 107 x-1y81 SB_SML plane 10,9
2A  // 108 x-1y81 SB_SML plane 10
A8  // 109 x-1y81 SB_SML plane 11
82  // 110 x-1y81 SB_SML plane 12,11
2A  // 111 x-1y81 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5303     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
29 // y_sel: 81
C5 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 530B
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x1y81 CPE[0]
00  //  1 x1y81 CPE[1]
00  //  2 x1y81 CPE[2]
00  //  3 x1y81 CPE[3]
00  //  4 x1y81 CPE[4]
00  //  5 x1y81 CPE[5]
00  //  6 x1y81 CPE[6]
00  //  7 x1y81 CPE[7]
00  //  8 x1y81 CPE[8]
00  //  9 x1y81 CPE[9]
00  // 10 x1y82 CPE[0]
00  // 11 x1y82 CPE[1]
00  // 12 x1y82 CPE[2]
00  // 13 x1y82 CPE[3]
00  // 14 x1y82 CPE[4]
00  // 15 x1y82 CPE[5]
00  // 16 x1y82 CPE[6]
00  // 17 x1y82 CPE[7]
00  // 18 x1y82 CPE[8]
00  // 19 x1y82 CPE[9]
00  // 20 x2y81 CPE[0]
00  // 21 x2y81 CPE[1]
00  // 22 x2y81 CPE[2]
00  // 23 x2y81 CPE[3]
00  // 24 x2y81 CPE[4]
00  // 25 x2y81 CPE[5]
00  // 26 x2y81 CPE[6]
00  // 27 x2y81 CPE[7]
00  // 28 x2y81 CPE[8]
00  // 29 x2y81 CPE[9]
00  // 30 x2y82 CPE[0]
00  // 31 x2y82 CPE[1]
00  // 32 x2y82 CPE[2]
00  // 33 x2y82 CPE[3]
00  // 34 x2y82 CPE[4]
00  // 35 x2y82 CPE[5]
00  // 36 x2y82 CPE[6]
00  // 37 x2y82 CPE[7]
00  // 38 x2y82 CPE[8]
00  // 39 x2y82 CPE[9]
00  // 40 x1y81 INMUX plane 2,1
00  // 41 x1y81 INMUX plane 4,3
00  // 42 x1y81 INMUX plane 6,5
00  // 43 x1y81 INMUX plane 8,7
00  // 44 x1y81 INMUX plane 10,9
00  // 45 x1y81 INMUX plane 12,11
00  // 46 x1y82 INMUX plane 2,1
00  // 47 x1y82 INMUX plane 4,3
00  // 48 x1y82 INMUX plane 6,5
00  // 49 x1y82 INMUX plane 8,7
00  // 50 x1y82 INMUX plane 10,9
00  // 51 x1y82 INMUX plane 12,11
00  // 52 x2y81 INMUX plane 2,1
00  // 53 x2y81 INMUX plane 4,3
00  // 54 x2y81 INMUX plane 6,5
00  // 55 x2y81 INMUX plane 8,7
00  // 56 x2y81 INMUX plane 10,9
00  // 57 x2y81 INMUX plane 12,11
00  // 58 x2y82 INMUX plane 2,1
00  // 59 x2y82 INMUX plane 4,3
00  // 60 x2y82 INMUX plane 6,5
00  // 61 x2y82 INMUX plane 8,7
00  // 62 x2y82 INMUX plane 10,9
00  // 63 x2y82 INMUX plane 12,11
00  // 64 x1y81 SB_BIG plane 1
00  // 65 x1y81 SB_BIG plane 1
02  // 66 x1y81 SB_DRIVE plane 2,1
B1 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x27y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5354     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
29 // y_sel: 81
0D // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 535C
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x27y81 CPE[0]
00  //  1 x27y81 CPE[1]
00  //  2 x27y81 CPE[2]
00  //  3 x27y81 CPE[3]
00  //  4 x27y81 CPE[4]
00  //  5 x27y81 CPE[5]
00  //  6 x27y81 CPE[6]
00  //  7 x27y81 CPE[7]
00  //  8 x27y81 CPE[8]
00  //  9 x27y81 CPE[9]
00  // 10 x27y82 CPE[0]
00  // 11 x27y82 CPE[1]
00  // 12 x27y82 CPE[2]
00  // 13 x27y82 CPE[3]
00  // 14 x27y82 CPE[4]
00  // 15 x27y82 CPE[5]
00  // 16 x27y82 CPE[6]
00  // 17 x27y82 CPE[7]
00  // 18 x27y82 CPE[8]
00  // 19 x27y82 CPE[9]
00  // 20 x28y81 CPE[0]
00  // 21 x28y81 CPE[1]
00  // 22 x28y81 CPE[2]
00  // 23 x28y81 CPE[3]
00  // 24 x28y81 CPE[4]
00  // 25 x28y81 CPE[5]
00  // 26 x28y81 CPE[6]
00  // 27 x28y81 CPE[7]
00  // 28 x28y81 CPE[8]
00  // 29 x28y81 CPE[9]
00  // 30 x28y82 CPE[0]
00  // 31 x28y82 CPE[1]
00  // 32 x28y82 CPE[2]
00  // 33 x28y82 CPE[3]
00  // 34 x28y82 CPE[4]
00  // 35 x28y82 CPE[5]
00  // 36 x28y82 CPE[6]
00  // 37 x28y82 CPE[7]
00  // 38 x28y82 CPE[8]
00  // 39 x28y82 CPE[9]
00  // 40 x27y81 INMUX plane 2,1
00  // 41 x27y81 INMUX plane 4,3
00  // 42 x27y81 INMUX plane 6,5
00  // 43 x27y81 INMUX plane 8,7
00  // 44 x27y81 INMUX plane 10,9
00  // 45 x27y81 INMUX plane 12,11
00  // 46 x27y82 INMUX plane 2,1
00  // 47 x27y82 INMUX plane 4,3
00  // 48 x27y82 INMUX plane 6,5
00  // 49 x27y82 INMUX plane 8,7
00  // 50 x27y82 INMUX plane 10,9
00  // 51 x27y82 INMUX plane 12,11
00  // 52 x28y81 INMUX plane 2,1
00  // 53 x28y81 INMUX plane 4,3
00  // 54 x28y81 INMUX plane 6,5
00  // 55 x28y81 INMUX plane 8,7
00  // 56 x28y81 INMUX plane 10,9
00  // 57 x28y81 INMUX plane 12,11
00  // 58 x28y82 INMUX plane 2,1
00  // 59 x28y82 INMUX plane 4,3
00  // 60 x28y82 INMUX plane 6,5
00  // 61 x28y82 INMUX plane 8,7
00  // 62 x28y82 INMUX plane 10,9
00  // 63 x28y82 INMUX plane 12,11
00  // 64 x28y82 SB_BIG plane 1
00  // 65 x28y82 SB_BIG plane 1
00  // 66 x28y82 SB_DRIVE plane 2,1
00  // 67 x28y82 SB_BIG plane 2
00  // 68 x28y82 SB_BIG plane 2
00  // 69 x28y82 SB_BIG plane 3
00  // 70 x28y82 SB_BIG plane 3
00  // 71 x28y82 SB_DRIVE plane 4,3
00  // 72 x28y82 SB_BIG plane 4
00  // 73 x28y82 SB_BIG plane 4
00  // 74 x28y82 SB_BIG plane 5
00  // 75 x28y82 SB_BIG plane 5
00  // 76 x28y82 SB_DRIVE plane 6,5
00  // 77 x28y82 SB_BIG plane 6
00  // 78 x28y82 SB_BIG plane 6
00  // 79 x28y82 SB_BIG plane 7
00  // 80 x28y82 SB_BIG plane 7
00  // 81 x28y82 SB_DRIVE plane 8,7
03  // 82 x28y82 SB_BIG plane 8
50  // 83 x28y82 SB_BIG plane 8
8C // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x29y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 53B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
29 // y_sel: 81
D5 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 53BE
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x29y81 CPE[0]
00  //  1 x29y81 CPE[1]
00  //  2 x29y81 CPE[2]
00  //  3 x29y81 CPE[3]
00  //  4 x29y81 CPE[4]
00  //  5 x29y81 CPE[5]
00  //  6 x29y81 CPE[6]
00  //  7 x29y81 CPE[7]
00  //  8 x29y81 CPE[8]
00  //  9 x29y81 CPE[9]
00  // 10 x29y82 CPE[0]
00  // 11 x29y82 CPE[1]
00  // 12 x29y82 CPE[2]
00  // 13 x29y82 CPE[3]
00  // 14 x29y82 CPE[4]
00  // 15 x29y82 CPE[5]
00  // 16 x29y82 CPE[6]
00  // 17 x29y82 CPE[7]
00  // 18 x29y82 CPE[8]
00  // 19 x29y82 CPE[9]
00  // 20 x30y81 CPE[0]
00  // 21 x30y81 CPE[1]
00  // 22 x30y81 CPE[2]
00  // 23 x30y81 CPE[3]
00  // 24 x30y81 CPE[4]
00  // 25 x30y81 CPE[5]
00  // 26 x30y81 CPE[6]
00  // 27 x30y81 CPE[7]
00  // 28 x30y81 CPE[8]
00  // 29 x30y81 CPE[9]
00  // 30 x30y82 CPE[0]
00  // 31 x30y82 CPE[1]
00  // 32 x30y82 CPE[2]
00  // 33 x30y82 CPE[3]
00  // 34 x30y82 CPE[4]
00  // 35 x30y82 CPE[5]
00  // 36 x30y82 CPE[6]
00  // 37 x30y82 CPE[7]
00  // 38 x30y82 CPE[8]
00  // 39 x30y82 CPE[9]
00  // 40 x29y81 INMUX plane 2,1
18  // 41 x29y81 INMUX plane 4,3
00  // 42 x29y81 INMUX plane 6,5
00  // 43 x29y81 INMUX plane 8,7
00  // 44 x29y81 INMUX plane 10,9
00  // 45 x29y81 INMUX plane 12,11
00  // 46 x29y82 INMUX plane 2,1
00  // 47 x29y82 INMUX plane 4,3
00  // 48 x29y82 INMUX plane 6,5
00  // 49 x29y82 INMUX plane 8,7
00  // 50 x29y82 INMUX plane 10,9
00  // 51 x29y82 INMUX plane 12,11
08  // 52 x30y81 INMUX plane 2,1
00  // 53 x30y81 INMUX plane 4,3
00  // 54 x30y81 INMUX plane 6,5
00  // 55 x30y81 INMUX plane 8,7
00  // 56 x30y81 INMUX plane 10,9
00  // 57 x30y81 INMUX plane 12,11
00  // 58 x30y82 INMUX plane 2,1
20  // 59 x30y82 INMUX plane 4,3
00  // 60 x30y82 INMUX plane 6,5
00  // 61 x30y82 INMUX plane 8,7
00  // 62 x30y82 INMUX plane 10,9
00  // 63 x30y82 INMUX plane 12,11
00  // 64 x29y81 SB_BIG plane 1
00  // 65 x29y81 SB_BIG plane 1
00  // 66 x29y81 SB_DRIVE plane 2,1
0B  // 67 x29y81 SB_BIG plane 2
40  // 68 x29y81 SB_BIG plane 2
67 // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x31y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5409     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
29 // y_sel: 81
8C // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5411
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x31y81 CPE[0]
00  //  1 x31y81 CPE[1]
00  //  2 x31y81 CPE[2]
00  //  3 x31y81 CPE[3]
00  //  4 x31y81 CPE[4]
00  //  5 x31y81 CPE[5]
00  //  6 x31y81 CPE[6]
00  //  7 x31y81 CPE[7]
00  //  8 x31y81 CPE[8]
00  //  9 x31y81 CPE[9]
00  // 10 x31y82 CPE[0]
00  // 11 x31y82 CPE[1]
00  // 12 x31y82 CPE[2]
00  // 13 x31y82 CPE[3]
00  // 14 x31y82 CPE[4]
00  // 15 x31y82 CPE[5]
00  // 16 x31y82 CPE[6]
00  // 17 x31y82 CPE[7]
00  // 18 x31y82 CPE[8]
00  // 19 x31y82 CPE[9]
00  // 20 x32y81 CPE[0]
00  // 21 x32y81 CPE[1]
00  // 22 x32y81 CPE[2]
00  // 23 x32y81 CPE[3]
00  // 24 x32y81 CPE[4]
00  // 25 x32y81 CPE[5]
00  // 26 x32y81 CPE[6]
00  // 27 x32y81 CPE[7]
00  // 28 x32y81 CPE[8]
00  // 29 x32y81 CPE[9]
00  // 30 x32y82 CPE[0]
00  // 31 x32y82 CPE[1]
00  // 32 x32y82 CPE[2]
00  // 33 x32y82 CPE[3]
00  // 34 x32y82 CPE[4]
00  // 35 x32y82 CPE[5]
00  // 36 x32y82 CPE[6]
00  // 37 x32y82 CPE[7]
00  // 38 x32y82 CPE[8]
00  // 39 x32y82 CPE[9]
08  // 40 x31y81 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x33y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5440     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
29 // y_sel: 81
54 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5448
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x33y81 CPE[0]
00  //  1 x33y81 CPE[1]
00  //  2 x33y81 CPE[2]
00  //  3 x33y81 CPE[3]
00  //  4 x33y81 CPE[4]
00  //  5 x33y81 CPE[5]
00  //  6 x33y81 CPE[6]
00  //  7 x33y81 CPE[7]
00  //  8 x33y81 CPE[8]
00  //  9 x33y81 CPE[9]
00  // 10 x33y82 CPE[0]
00  // 11 x33y82 CPE[1]
00  // 12 x33y82 CPE[2]
00  // 13 x33y82 CPE[3]
00  // 14 x33y82 CPE[4]
00  // 15 x33y82 CPE[5]
00  // 16 x33y82 CPE[6]
00  // 17 x33y82 CPE[7]
00  // 18 x33y82 CPE[8]
00  // 19 x33y82 CPE[9]
00  // 20 x34y81 CPE[0]
00  // 21 x34y81 CPE[1]
00  // 22 x34y81 CPE[2]
00  // 23 x34y81 CPE[3]
00  // 24 x34y81 CPE[4]
00  // 25 x34y81 CPE[5]
00  // 26 x34y81 CPE[6]
00  // 27 x34y81 CPE[7]
00  // 28 x34y81 CPE[8]
00  // 29 x34y81 CPE[9]
00  // 30 x34y82 CPE[0]
00  // 31 x34y82 CPE[1]
00  // 32 x34y82 CPE[2]
00  // 33 x34y82 CPE[3]
00  // 34 x34y82 CPE[4]
00  // 35 x34y82 CPE[5]
00  // 36 x34y82 CPE[6]
00  // 37 x34y82 CPE[7]
00  // 38 x34y82 CPE[8]
00  // 39 x34y82 CPE[9]
00  // 40 x33y81 INMUX plane 2,1
00  // 41 x33y81 INMUX plane 4,3
00  // 42 x33y81 INMUX plane 6,5
00  // 43 x33y81 INMUX plane 8,7
00  // 44 x33y81 INMUX plane 10,9
00  // 45 x33y81 INMUX plane 12,11
00  // 46 x33y82 INMUX plane 2,1
00  // 47 x33y82 INMUX plane 4,3
00  // 48 x33y82 INMUX plane 6,5
00  // 49 x33y82 INMUX plane 8,7
00  // 50 x33y82 INMUX plane 10,9
00  // 51 x33y82 INMUX plane 12,11
08  // 52 x34y81 INMUX plane 2,1
00  // 53 x34y81 INMUX plane 4,3
00  // 54 x34y81 INMUX plane 6,5
00  // 55 x34y81 INMUX plane 8,7
00  // 56 x34y81 INMUX plane 10,9
00  // 57 x34y81 INMUX plane 12,11
00  // 58 x34y82 INMUX plane 2,1
00  // 59 x34y82 INMUX plane 4,3
00  // 60 x34y82 INMUX plane 6,5
00  // 61 x34y82 INMUX plane 8,7
00  // 62 x34y82 INMUX plane 10,9
00  // 63 x34y82 INMUX plane 12,11
00  // 64 x33y81 SB_BIG plane 1
00  // 65 x33y81 SB_BIG plane 1
00  // 66 x33y81 SB_DRIVE plane 2,1
58  // 67 x33y81 SB_BIG plane 2
EC // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x35y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5492     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
29 // y_sel: 81
3C // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 549A
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x35y81 CPE[0]
00  //  1 x35y81 CPE[1]
00  //  2 x35y81 CPE[2]
00  //  3 x35y81 CPE[3]
00  //  4 x35y81 CPE[4]
00  //  5 x35y81 CPE[5]
00  //  6 x35y81 CPE[6]
00  //  7 x35y81 CPE[7]
00  //  8 x35y81 CPE[8]
00  //  9 x35y81 CPE[9]
00  // 10 x35y82 CPE[0]
00  // 11 x35y82 CPE[1]
00  // 12 x35y82 CPE[2]
00  // 13 x35y82 CPE[3]
00  // 14 x35y82 CPE[4]
00  // 15 x35y82 CPE[5]
00  // 16 x35y82 CPE[6]
00  // 17 x35y82 CPE[7]
00  // 18 x35y82 CPE[8]
00  // 19 x35y82 CPE[9]
00  // 20 x36y81 CPE[0]
00  // 21 x36y81 CPE[1]
00  // 22 x36y81 CPE[2]
00  // 23 x36y81 CPE[3]
00  // 24 x36y81 CPE[4]
00  // 25 x36y81 CPE[5]
00  // 26 x36y81 CPE[6]
00  // 27 x36y81 CPE[7]
00  // 28 x36y81 CPE[8]
00  // 29 x36y81 CPE[9]
00  // 30 x36y82 CPE[0]
00  // 31 x36y82 CPE[1]
00  // 32 x36y82 CPE[2]
00  // 33 x36y82 CPE[3]
00  // 34 x36y82 CPE[4]
00  // 35 x36y82 CPE[5]
00  // 36 x36y82 CPE[6]
00  // 37 x36y82 CPE[7]
00  // 38 x36y82 CPE[8]
00  // 39 x36y82 CPE[9]
08  // 40 x35y81 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x161y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 54C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
29 // y_sel: 81
32 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 54D1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y81
00  // 14 right_edge_EN1 at x163y81
00  // 15 right_edge_EN2 at x163y81
00  // 16 right_edge_EN0 at x163y82
00  // 17 right_edge_EN1 at x163y82
00  // 18 right_edge_EN2 at x163y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y81 SB_BIG plane 1
12  // 65 x161y81 SB_BIG plane 1
00  // 66 x161y81 SB_DRIVE plane 2,1
48  // 67 x161y81 SB_BIG plane 2
12  // 68 x161y81 SB_BIG plane 2
48  // 69 x161y81 SB_BIG plane 3
12  // 70 x161y81 SB_BIG plane 3
00  // 71 x161y81 SB_DRIVE plane 4,3
48  // 72 x161y81 SB_BIG plane 4
12  // 73 x161y81 SB_BIG plane 4
48  // 74 x161y81 SB_BIG plane 5
12  // 75 x161y81 SB_BIG plane 5
00  // 76 x161y81 SB_DRIVE plane 6,5
48  // 77 x161y81 SB_BIG plane 6
12  // 78 x161y81 SB_BIG plane 6
48  // 79 x161y81 SB_BIG plane 7
12  // 80 x161y81 SB_BIG plane 7
00  // 81 x161y81 SB_DRIVE plane 8,7
48  // 82 x161y81 SB_BIG plane 8
12  // 83 x161y81 SB_BIG plane 8
48  // 84 x161y81 SB_BIG plane 9
12  // 85 x161y81 SB_BIG plane 9
00  // 86 x161y81 SB_DRIVE plane 10,9
48  // 87 x161y81 SB_BIG plane 10
12  // 88 x161y81 SB_BIG plane 10
48  // 89 x161y81 SB_BIG plane 11
12  // 90 x161y81 SB_BIG plane 11
00  // 91 x161y81 SB_DRIVE plane 12,11
48  // 92 x161y81 SB_BIG plane 12
12  // 93 x161y81 SB_BIG plane 12
A8  // 94 x162y82 SB_SML plane 1
82  // 95 x162y82 SB_SML plane 2,1
2A  // 96 x162y82 SB_SML plane 2
A8  // 97 x162y82 SB_SML plane 3
82  // 98 x162y82 SB_SML plane 4,3
2A  // 99 x162y82 SB_SML plane 4
A8  // 100 x162y82 SB_SML plane 5
82  // 101 x162y82 SB_SML plane 6,5
2A  // 102 x162y82 SB_SML plane 6
A8  // 103 x162y82 SB_SML plane 7
82  // 104 x162y82 SB_SML plane 8,7
2A  // 105 x162y82 SB_SML plane 8
A8  // 106 x162y82 SB_SML plane 9
82  // 107 x162y82 SB_SML plane 10,9
2A  // 108 x162y82 SB_SML plane 10
A8  // 109 x162y82 SB_SML plane 11
82  // 110 x162y82 SB_SML plane 12,11
2A  // 111 x162y82 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5547     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2A // y_sel: 83
86 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 554F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y83
00  // 14 left_edge_EN1 at x-2y83
00  // 15 left_edge_EN2 at x-2y83
00  // 16 left_edge_EN0 at x-2y84
00  // 17 left_edge_EN1 at x-2y84
00  // 18 left_edge_EN2 at x-2y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y83 SB_BIG plane 1
12  // 65 x-1y83 SB_BIG plane 1
00  // 66 x-1y83 SB_DRIVE plane 2,1
48  // 67 x-1y83 SB_BIG plane 2
12  // 68 x-1y83 SB_BIG plane 2
48  // 69 x-1y83 SB_BIG plane 3
12  // 70 x-1y83 SB_BIG plane 3
00  // 71 x-1y83 SB_DRIVE plane 4,3
48  // 72 x-1y83 SB_BIG plane 4
12  // 73 x-1y83 SB_BIG plane 4
48  // 74 x-1y83 SB_BIG plane 5
12  // 75 x-1y83 SB_BIG plane 5
00  // 76 x-1y83 SB_DRIVE plane 6,5
48  // 77 x-1y83 SB_BIG plane 6
12  // 78 x-1y83 SB_BIG plane 6
48  // 79 x-1y83 SB_BIG plane 7
12  // 80 x-1y83 SB_BIG plane 7
00  // 81 x-1y83 SB_DRIVE plane 8,7
48  // 82 x-1y83 SB_BIG plane 8
12  // 83 x-1y83 SB_BIG plane 8
48  // 84 x-1y83 SB_BIG plane 9
12  // 85 x-1y83 SB_BIG plane 9
00  // 86 x-1y83 SB_DRIVE plane 10,9
48  // 87 x-1y83 SB_BIG plane 10
12  // 88 x-1y83 SB_BIG plane 10
48  // 89 x-1y83 SB_BIG plane 11
12  // 90 x-1y83 SB_BIG plane 11
00  // 91 x-1y83 SB_DRIVE plane 12,11
48  // 92 x-1y83 SB_BIG plane 12
12  // 93 x-1y83 SB_BIG plane 12
A8  // 94 x0y84 SB_SML plane 1
82  // 95 x0y84 SB_SML plane 2,1
2A  // 96 x0y84 SB_SML plane 2
A8  // 97 x0y84 SB_SML plane 3
82  // 98 x0y84 SB_SML plane 4,3
2A  // 99 x0y84 SB_SML plane 4
A8  // 100 x0y84 SB_SML plane 5
82  // 101 x0y84 SB_SML plane 6,5
2A  // 102 x0y84 SB_SML plane 6
A8  // 103 x0y84 SB_SML plane 7
82  // 104 x0y84 SB_SML plane 8,7
2A  // 105 x0y84 SB_SML plane 8
A8  // 106 x0y84 SB_SML plane 9
82  // 107 x0y84 SB_SML plane 10,9
2A  // 108 x0y84 SB_SML plane 10
A8  // 109 x0y84 SB_SML plane 11
82  // 110 x0y84 SB_SML plane 12,11
2A  // 111 x0y84 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 55C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2A // y_sel: 83
5E // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 55CD
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x1y83 CPE[0]
00  //  1 x1y83 CPE[1]
00  //  2 x1y83 CPE[2]
00  //  3 x1y83 CPE[3]
00  //  4 x1y83 CPE[4]
00  //  5 x1y83 CPE[5]
00  //  6 x1y83 CPE[6]
00  //  7 x1y83 CPE[7]
00  //  8 x1y83 CPE[8]
00  //  9 x1y83 CPE[9]
00  // 10 x1y84 CPE[0]
00  // 11 x1y84 CPE[1]
00  // 12 x1y84 CPE[2]
00  // 13 x1y84 CPE[3]
00  // 14 x1y84 CPE[4]
00  // 15 x1y84 CPE[5]
00  // 16 x1y84 CPE[6]
00  // 17 x1y84 CPE[7]
00  // 18 x1y84 CPE[8]
00  // 19 x1y84 CPE[9]
00  // 20 x2y83 CPE[0]
00  // 21 x2y83 CPE[1]
00  // 22 x2y83 CPE[2]
00  // 23 x2y83 CPE[3]
00  // 24 x2y83 CPE[4]
00  // 25 x2y83 CPE[5]
00  // 26 x2y83 CPE[6]
00  // 27 x2y83 CPE[7]
00  // 28 x2y83 CPE[8]
00  // 29 x2y83 CPE[9]
00  // 30 x2y84 CPE[0]
00  // 31 x2y84 CPE[1]
00  // 32 x2y84 CPE[2]
00  // 33 x2y84 CPE[3]
00  // 34 x2y84 CPE[4]
00  // 35 x2y84 CPE[5]
00  // 36 x2y84 CPE[6]
00  // 37 x2y84 CPE[7]
00  // 38 x2y84 CPE[8]
00  // 39 x2y84 CPE[9]
00  // 40 x1y83 INMUX plane 2,1
00  // 41 x1y83 INMUX plane 4,3
00  // 42 x1y83 INMUX plane 6,5
00  // 43 x1y83 INMUX plane 8,7
00  // 44 x1y83 INMUX plane 10,9
00  // 45 x1y83 INMUX plane 12,11
00  // 46 x1y84 INMUX plane 2,1
00  // 47 x1y84 INMUX plane 4,3
00  // 48 x1y84 INMUX plane 6,5
00  // 49 x1y84 INMUX plane 8,7
00  // 50 x1y84 INMUX plane 10,9
00  // 51 x1y84 INMUX plane 12,11
00  // 52 x2y83 INMUX plane 2,1
00  // 53 x2y83 INMUX plane 4,3
00  // 54 x2y83 INMUX plane 6,5
00  // 55 x2y83 INMUX plane 8,7
00  // 56 x2y83 INMUX plane 10,9
00  // 57 x2y83 INMUX plane 12,11
00  // 58 x2y84 INMUX plane 2,1
00  // 59 x2y84 INMUX plane 4,3
00  // 60 x2y84 INMUX plane 6,5
00  // 61 x2y84 INMUX plane 8,7
00  // 62 x2y84 INMUX plane 10,9
00  // 63 x2y84 INMUX plane 12,11
00  // 64 x2y84 SB_BIG plane 1
20  // 65 x2y84 SB_BIG plane 1
0A  // 66 x2y84 SB_DRIVE plane 2,1
00  // 67 x2y84 SB_BIG plane 2
00  // 68 x2y84 SB_BIG plane 2
00  // 69 x2y84 SB_BIG plane 3
00  // 70 x2y84 SB_BIG plane 3
02  // 71 x2y84 SB_DRIVE plane 4,3
D4 // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x21y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 561B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2A // y_sel: 83
2E // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5623
3E // Length: 62
60 // -- CRC low byte
E0 // -- CRC high byte
00  //  0 x21y83 CPE[0]
00  //  1 x21y83 CPE[1]
00  //  2 x21y83 CPE[2]
00  //  3 x21y83 CPE[3]
00  //  4 x21y83 CPE[4]
00  //  5 x21y83 CPE[5]
00  //  6 x21y83 CPE[6]
00  //  7 x21y83 CPE[7]
00  //  8 x21y83 CPE[8]
00  //  9 x21y83 CPE[9]
00  // 10 x21y84 CPE[0]
00  // 11 x21y84 CPE[1]
00  // 12 x21y84 CPE[2]
00  // 13 x21y84 CPE[3]
00  // 14 x21y84 CPE[4]
00  // 15 x21y84 CPE[5]
00  // 16 x21y84 CPE[6]
00  // 17 x21y84 CPE[7]
00  // 18 x21y84 CPE[8]
00  // 19 x21y84 CPE[9]
00  // 20 x22y83 CPE[0]
00  // 21 x22y83 CPE[1]
00  // 22 x22y83 CPE[2]
00  // 23 x22y83 CPE[3]
00  // 24 x22y83 CPE[4]
00  // 25 x22y83 CPE[5]
00  // 26 x22y83 CPE[6]
00  // 27 x22y83 CPE[7]
00  // 28 x22y83 CPE[8]
00  // 29 x22y83 CPE[9]
00  // 30 x22y84 CPE[0]
00  // 31 x22y84 CPE[1]
00  // 32 x22y84 CPE[2]
00  // 33 x22y84 CPE[3]
00  // 34 x22y84 CPE[4]
00  // 35 x22y84 CPE[5]
00  // 36 x22y84 CPE[6]
00  // 37 x22y84 CPE[7]
00  // 38 x22y84 CPE[8]
00  // 39 x22y84 CPE[9]
00  // 40 x21y83 INMUX plane 2,1
00  // 41 x21y83 INMUX plane 4,3
00  // 42 x21y83 INMUX plane 6,5
00  // 43 x21y83 INMUX plane 8,7
00  // 44 x21y83 INMUX plane 10,9
00  // 45 x21y83 INMUX plane 12,11
00  // 46 x21y84 INMUX plane 2,1
00  // 47 x21y84 INMUX plane 4,3
00  // 48 x21y84 INMUX plane 6,5
00  // 49 x21y84 INMUX plane 8,7
00  // 50 x21y84 INMUX plane 10,9
00  // 51 x21y84 INMUX plane 12,11
00  // 52 x22y83 INMUX plane 2,1
00  // 53 x22y83 INMUX plane 4,3
00  // 54 x22y83 INMUX plane 6,5
00  // 55 x22y83 INMUX plane 8,7
00  // 56 x22y83 INMUX plane 10,9
00  // 57 x22y83 INMUX plane 12,11
00  // 58 x22y84 INMUX plane 2,1
00  // 59 x22y84 INMUX plane 4,3
00  // 60 x22y84 INMUX plane 6,5
02  // 61 x22y84 INMUX plane 8,7
86 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x23y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5667     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2A // y_sel: 83
26 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 566F
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x23y83 CPE[0]
00  //  1 x23y83 CPE[1]
00  //  2 x23y83 CPE[2]
00  //  3 x23y83 CPE[3]
00  //  4 x23y83 CPE[4]
00  //  5 x23y83 CPE[5]
00  //  6 x23y83 CPE[6]
00  //  7 x23y83 CPE[7]
00  //  8 x23y83 CPE[8]
00  //  9 x23y83 CPE[9]
00  // 10 x23y84 CPE[0]
00  // 11 x23y84 CPE[1]
00  // 12 x23y84 CPE[2]
00  // 13 x23y84 CPE[3]
00  // 14 x23y84 CPE[4]
00  // 15 x23y84 CPE[5]
00  // 16 x23y84 CPE[6]
00  // 17 x23y84 CPE[7]
00  // 18 x23y84 CPE[8]
00  // 19 x23y84 CPE[9]
00  // 20 x24y83 CPE[0]
00  // 21 x24y83 CPE[1]
00  // 22 x24y83 CPE[2]
00  // 23 x24y83 CPE[3]
00  // 24 x24y83 CPE[4]
00  // 25 x24y83 CPE[5]
00  // 26 x24y83 CPE[6]
00  // 27 x24y83 CPE[7]
00  // 28 x24y83 CPE[8]
00  // 29 x24y83 CPE[9]
00  // 30 x24y84 CPE[0]
00  // 31 x24y84 CPE[1]
00  // 32 x24y84 CPE[2]
00  // 33 x24y84 CPE[3]
00  // 34 x24y84 CPE[4]
00  // 35 x24y84 CPE[5]
00  // 36 x24y84 CPE[6]
00  // 37 x24y84 CPE[7]
00  // 38 x24y84 CPE[8]
00  // 39 x24y84 CPE[9]
00  // 40 x23y83 INMUX plane 2,1
00  // 41 x23y83 INMUX plane 4,3
00  // 42 x23y83 INMUX plane 6,5
00  // 43 x23y83 INMUX plane 8,7
00  // 44 x23y83 INMUX plane 10,9
00  // 45 x23y83 INMUX plane 12,11
00  // 46 x23y84 INMUX plane 2,1
00  // 47 x23y84 INMUX plane 4,3
00  // 48 x23y84 INMUX plane 6,5
00  // 49 x23y84 INMUX plane 8,7
00  // 50 x23y84 INMUX plane 10,9
00  // 51 x23y84 INMUX plane 12,11
00  // 52 x24y83 INMUX plane 2,1
00  // 53 x24y83 INMUX plane 4,3
00  // 54 x24y83 INMUX plane 6,5
00  // 55 x24y83 INMUX plane 8,7
00  // 56 x24y83 INMUX plane 10,9
00  // 57 x24y83 INMUX plane 12,11
00  // 58 x24y84 INMUX plane 2,1
00  // 59 x24y84 INMUX plane 4,3
00  // 60 x24y84 INMUX plane 6,5
00  // 61 x24y84 INMUX plane 8,7
00  // 62 x24y84 INMUX plane 10,9
00  // 63 x24y84 INMUX plane 12,11
00  // 64 x23y83 SB_BIG plane 1
00  // 65 x23y83 SB_BIG plane 1
00  // 66 x23y83 SB_DRIVE plane 2,1
00  // 67 x23y83 SB_BIG plane 2
00  // 68 x23y83 SB_BIG plane 2
00  // 69 x23y83 SB_BIG plane 3
00  // 70 x23y83 SB_BIG plane 3
00  // 71 x23y83 SB_DRIVE plane 4,3
00  // 72 x23y83 SB_BIG plane 4
00  // 73 x23y83 SB_BIG plane 4
00  // 74 x23y83 SB_BIG plane 5
00  // 75 x23y83 SB_BIG plane 5
00  // 76 x23y83 SB_DRIVE plane 6,5
00  // 77 x23y83 SB_BIG plane 6
00  // 78 x23y83 SB_BIG plane 6
00  // 79 x23y83 SB_BIG plane 7
00  // 80 x23y83 SB_BIG plane 7
00  // 81 x23y83 SB_DRIVE plane 8,7
00  // 82 x23y83 SB_BIG plane 8
00  // 83 x23y83 SB_BIG plane 8
00  // 84 x23y83 SB_BIG plane 9
00  // 85 x23y83 SB_BIG plane 9
00  // 86 x23y83 SB_DRIVE plane 10,9
00  // 87 x23y83 SB_BIG plane 10
00  // 88 x23y83 SB_BIG plane 10
00  // 89 x23y83 SB_BIG plane 11
00  // 90 x23y83 SB_BIG plane 11
00  // 91 x23y83 SB_DRIVE plane 12,11
00  // 92 x23y83 SB_BIG plane 12
00  // 93 x23y83 SB_BIG plane 12
00  // 94 x24y84 SB_SML plane 1
00  // 95 x24y84 SB_SML plane 2,1
00  // 96 x24y84 SB_SML plane 2
00  // 97 x24y84 SB_SML plane 3
00  // 98 x24y84 SB_SML plane 4,3
00  // 99 x24y84 SB_SML plane 4
00  // 100 x24y84 SB_SML plane 5
00  // 101 x24y84 SB_SML plane 6,5
00  // 102 x24y84 SB_SML plane 6
00  // 103 x24y84 SB_SML plane 7
01  // 104 x24y84 SB_SML plane 8,7
DC // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x25y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 56DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2A // y_sel: 83
FE // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 56E6
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x25y83 CPE[0]
00  //  1 x25y83 CPE[1]
00  //  2 x25y83 CPE[2]
00  //  3 x25y83 CPE[3]
00  //  4 x25y83 CPE[4]
00  //  5 x25y83 CPE[5]
00  //  6 x25y83 CPE[6]
00  //  7 x25y83 CPE[7]
00  //  8 x25y83 CPE[8]
00  //  9 x25y83 CPE[9]
00  // 10 x25y84 CPE[0]
00  // 11 x25y84 CPE[1]
00  // 12 x25y84 CPE[2]
00  // 13 x25y84 CPE[3]
00  // 14 x25y84 CPE[4]
00  // 15 x25y84 CPE[5]
00  // 16 x25y84 CPE[6]
00  // 17 x25y84 CPE[7]
00  // 18 x25y84 CPE[8]
00  // 19 x25y84 CPE[9]
00  // 20 x26y83 CPE[0]  _a1574  C_////Bridge
00  // 21 x26y83 CPE[1]
00  // 22 x26y83 CPE[2]
00  // 23 x26y83 CPE[3]
00  // 24 x26y83 CPE[4]
00  // 25 x26y83 CPE[5]
00  // 26 x26y83 CPE[6]
00  // 27 x26y83 CPE[7]
00  // 28 x26y83 CPE[8]
00  // 29 x26y83 CPE[9]
00  // 30 x26y84 CPE[0]
00  // 31 x26y84 CPE[1]
00  // 32 x26y84 CPE[2]
00  // 33 x26y84 CPE[3]
00  // 34 x26y84 CPE[4]
00  // 35 x26y84 CPE[5]
00  // 36 x26y84 CPE[6]
00  // 37 x26y84 CPE[7]
00  // 38 x26y84 CPE[8]
00  // 39 x26y84 CPE[9]
00  // 40 x25y83 INMUX plane 2,1
00  // 41 x25y83 INMUX plane 4,3
00  // 42 x25y83 INMUX plane 6,5
00  // 43 x25y83 INMUX plane 8,7
00  // 44 x25y83 INMUX plane 10,9
00  // 45 x25y83 INMUX plane 12,11
00  // 46 x25y84 INMUX plane 2,1
00  // 47 x25y84 INMUX plane 4,3
00  // 48 x25y84 INMUX plane 6,5
00  // 49 x25y84 INMUX plane 8,7
00  // 50 x25y84 INMUX plane 10,9
18  // 51 x25y84 INMUX plane 12,11
38  // 52 x26y83 INMUX plane 2,1
00  // 53 x26y83 INMUX plane 4,3
00  // 54 x26y83 INMUX plane 6,5
00  // 55 x26y83 INMUX plane 8,7
18  // 56 x26y83 INMUX plane 10,9
00  // 57 x26y83 INMUX plane 12,11
00  // 58 x26y84 INMUX plane 2,1
00  // 59 x26y84 INMUX plane 4,3
00  // 60 x26y84 INMUX plane 6,5
00  // 61 x26y84 INMUX plane 8,7
00  // 62 x26y84 INMUX plane 10,9
00  // 63 x26y84 INMUX plane 12,11
00  // 64 x26y84 SB_BIG plane 1
00  // 65 x26y84 SB_BIG plane 1
00  // 66 x26y84 SB_DRIVE plane 2,1
00  // 67 x26y84 SB_BIG plane 2
00  // 68 x26y84 SB_BIG plane 2
48  // 69 x26y84 SB_BIG plane 3
12  // 70 x26y84 SB_BIG plane 3
00  // 71 x26y84 SB_DRIVE plane 4,3
00  // 72 x26y84 SB_BIG plane 4
00  // 73 x26y84 SB_BIG plane 4
00  // 74 x26y84 SB_BIG plane 5
00  // 75 x26y84 SB_BIG plane 5
00  // 76 x26y84 SB_DRIVE plane 6,5
00  // 77 x26y84 SB_BIG plane 6
00  // 78 x26y84 SB_BIG plane 6
48  // 79 x26y84 SB_BIG plane 7
10  // 80 x26y84 SB_BIG plane 7
00  // 81 x26y84 SB_DRIVE plane 8,7
00  // 82 x26y84 SB_BIG plane 8
00  // 83 x26y84 SB_BIG plane 8
00  // 84 x26y84 SB_BIG plane 9
00  // 85 x26y84 SB_BIG plane 9
00  // 86 x26y84 SB_DRIVE plane 10,9
00  // 87 x26y84 SB_BIG plane 10
30  // 88 x26y84 SB_BIG plane 10
00  // 89 x26y84 SB_BIG plane 11
00  // 90 x26y84 SB_BIG plane 11
00  // 91 x26y84 SB_DRIVE plane 12,11
00  // 92 x26y84 SB_BIG plane 12
00  // 93 x26y84 SB_BIG plane 12
00  // 94 x25y83 SB_SML plane 1
00  // 95 x25y83 SB_SML plane 2,1
00  // 96 x25y83 SB_SML plane 2
A8  // 97 x25y83 SB_SML plane 3
02  // 98 x25y83 SB_SML plane 4,3
00  // 99 x25y83 SB_SML plane 4
00  // 100 x25y83 SB_SML plane 5
00  // 101 x25y83 SB_SML plane 6,5
00  // 102 x25y83 SB_SML plane 6
A8  // 103 x25y83 SB_SML plane 7
02  // 104 x25y83 SB_SML plane 8,7
E1 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x27y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5755     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2A // y_sel: 83
96 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 575D
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x27y83 CPE[0]
00  //  1 x27y83 CPE[1]
00  //  2 x27y83 CPE[2]
00  //  3 x27y83 CPE[3]
00  //  4 x27y83 CPE[4]
00  //  5 x27y83 CPE[5]
00  //  6 x27y83 CPE[6]
00  //  7 x27y83 CPE[7]
00  //  8 x27y83 CPE[8]
00  //  9 x27y83 CPE[9]
00  // 10 x27y84 CPE[0]
00  // 11 x27y84 CPE[1]
00  // 12 x27y84 CPE[2]
00  // 13 x27y84 CPE[3]
00  // 14 x27y84 CPE[4]
00  // 15 x27y84 CPE[5]
00  // 16 x27y84 CPE[6]
00  // 17 x27y84 CPE[7]
00  // 18 x27y84 CPE[8]
00  // 19 x27y84 CPE[9]
00  // 20 x28y83 CPE[0]
00  // 21 x28y83 CPE[1]
00  // 22 x28y83 CPE[2]
00  // 23 x28y83 CPE[3]
00  // 24 x28y83 CPE[4]
00  // 25 x28y83 CPE[5]
00  // 26 x28y83 CPE[6]
00  // 27 x28y83 CPE[7]
00  // 28 x28y83 CPE[8]
00  // 29 x28y83 CPE[9]
00  // 30 x28y84 CPE[0]
00  // 31 x28y84 CPE[1]
00  // 32 x28y84 CPE[2]
00  // 33 x28y84 CPE[3]
00  // 34 x28y84 CPE[4]
00  // 35 x28y84 CPE[5]
00  // 36 x28y84 CPE[6]
00  // 37 x28y84 CPE[7]
00  // 38 x28y84 CPE[8]
00  // 39 x28y84 CPE[9]
00  // 40 x27y83 INMUX plane 2,1
00  // 41 x27y83 INMUX plane 4,3
00  // 42 x27y83 INMUX plane 6,5
00  // 43 x27y83 INMUX plane 8,7
00  // 44 x27y83 INMUX plane 10,9
00  // 45 x27y83 INMUX plane 12,11
00  // 46 x27y84 INMUX plane 2,1
00  // 47 x27y84 INMUX plane 4,3
02  // 48 x27y84 INMUX plane 6,5
00  // 49 x27y84 INMUX plane 8,7
00  // 50 x27y84 INMUX plane 10,9
00  // 51 x27y84 INMUX plane 12,11
00  // 52 x28y83 INMUX plane 2,1
00  // 53 x28y83 INMUX plane 4,3
00  // 54 x28y83 INMUX plane 6,5
00  // 55 x28y83 INMUX plane 8,7
00  // 56 x28y83 INMUX plane 10,9
00  // 57 x28y83 INMUX plane 12,11
00  // 58 x28y84 INMUX plane 2,1
03  // 59 x28y84 INMUX plane 4,3
00  // 60 x28y84 INMUX plane 6,5
00  // 61 x28y84 INMUX plane 8,7
00  // 62 x28y84 INMUX plane 10,9
00  // 63 x28y84 INMUX plane 12,11
00  // 64 x27y83 SB_BIG plane 1
00  // 65 x27y83 SB_BIG plane 1
00  // 66 x27y83 SB_DRIVE plane 2,1
00  // 67 x27y83 SB_BIG plane 2
00  // 68 x27y83 SB_BIG plane 2
00  // 69 x27y83 SB_BIG plane 3
00  // 70 x27y83 SB_BIG plane 3
00  // 71 x27y83 SB_DRIVE plane 4,3
00  // 72 x27y83 SB_BIG plane 4
00  // 73 x27y83 SB_BIG plane 4
00  // 74 x27y83 SB_BIG plane 5
00  // 75 x27y83 SB_BIG plane 5
00  // 76 x27y83 SB_DRIVE plane 6,5
42  // 77 x27y83 SB_BIG plane 6
04  // 78 x27y83 SB_BIG plane 6
00  // 79 x27y83 SB_BIG plane 7
00  // 80 x27y83 SB_BIG plane 7
00  // 81 x27y83 SB_DRIVE plane 8,7
00  // 82 x27y83 SB_BIG plane 8
00  // 83 x27y83 SB_BIG plane 8
00  // 84 x27y83 SB_BIG plane 9
00  // 85 x27y83 SB_BIG plane 9
00  // 86 x27y83 SB_DRIVE plane 10,9
00  // 87 x27y83 SB_BIG plane 10
00  // 88 x27y83 SB_BIG plane 10
00  // 89 x27y83 SB_BIG plane 11
00  // 90 x27y83 SB_BIG plane 11
00  // 91 x27y83 SB_DRIVE plane 12,11
00  // 92 x27y83 SB_BIG plane 12
00  // 93 x27y83 SB_BIG plane 12
00  // 94 x28y84 SB_SML plane 1
20  // 95 x28y84 SB_SML plane 2,1
12  // 96 x28y84 SB_SML plane 2
00  // 97 x28y84 SB_SML plane 3
00  // 98 x28y84 SB_SML plane 4,3
00  // 99 x28y84 SB_SML plane 4
80  // 100 x28y84 SB_SML plane 5
01  // 101 x28y84 SB_SML plane 6,5
0D // -- CRC low byte
24 // -- CRC high byte


// Config Latches on x29y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 57C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2A // y_sel: 83
4E // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 57D1
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x29y83 CPE[0]
00  //  1 x29y83 CPE[1]
00  //  2 x29y83 CPE[2]
00  //  3 x29y83 CPE[3]
00  //  4 x29y83 CPE[4]
00  //  5 x29y83 CPE[5]
00  //  6 x29y83 CPE[6]
00  //  7 x29y83 CPE[7]
00  //  8 x29y83 CPE[8]
00  //  9 x29y83 CPE[9]
00  // 10 x29y84 CPE[0]  _a1565  C_////Bridge
00  // 11 x29y84 CPE[1]
00  // 12 x29y84 CPE[2]
00  // 13 x29y84 CPE[3]
00  // 14 x29y84 CPE[4]
00  // 15 x29y84 CPE[5]
00  // 16 x29y84 CPE[6]
00  // 17 x29y84 CPE[7]
00  // 18 x29y84 CPE[8]
00  // 19 x29y84 CPE[9]
00  // 20 x30y83 CPE[0]
00  // 21 x30y83 CPE[1]
00  // 22 x30y83 CPE[2]
00  // 23 x30y83 CPE[3]
00  // 24 x30y83 CPE[4]
00  // 25 x30y83 CPE[5]
00  // 26 x30y83 CPE[6]
00  // 27 x30y83 CPE[7]
00  // 28 x30y83 CPE[8]
00  // 29 x30y83 CPE[9]
00  // 30 x30y84 CPE[0]
00  // 31 x30y84 CPE[1]
00  // 32 x30y84 CPE[2]
00  // 33 x30y84 CPE[3]
00  // 34 x30y84 CPE[4]
00  // 35 x30y84 CPE[5]
00  // 36 x30y84 CPE[6]
00  // 37 x30y84 CPE[7]
00  // 38 x30y84 CPE[8]
00  // 39 x30y84 CPE[9]
00  // 40 x29y83 INMUX plane 2,1
00  // 41 x29y83 INMUX plane 4,3
00  // 42 x29y83 INMUX plane 6,5
00  // 43 x29y83 INMUX plane 8,7
00  // 44 x29y83 INMUX plane 10,9
00  // 45 x29y83 INMUX plane 12,11
00  // 46 x29y84 INMUX plane 2,1
18  // 47 x29y84 INMUX plane 4,3
00  // 48 x29y84 INMUX plane 6,5
00  // 49 x29y84 INMUX plane 8,7
10  // 50 x29y84 INMUX plane 10,9
00  // 51 x29y84 INMUX plane 12,11
00  // 52 x30y83 INMUX plane 2,1
00  // 53 x30y83 INMUX plane 4,3
00  // 54 x30y83 INMUX plane 6,5
08  // 55 x30y83 INMUX plane 8,7
00  // 56 x30y83 INMUX plane 10,9
00  // 57 x30y83 INMUX plane 12,11
00  // 58 x30y84 INMUX plane 2,1
00  // 59 x30y84 INMUX plane 4,3
00  // 60 x30y84 INMUX plane 6,5
40  // 61 x30y84 INMUX plane 8,7
00  // 62 x30y84 INMUX plane 10,9
00  // 63 x30y84 INMUX plane 12,11
00  // 64 x30y84 SB_BIG plane 1
00  // 65 x30y84 SB_BIG plane 1
00  // 66 x30y84 SB_DRIVE plane 2,1
08  // 67 x30y84 SB_BIG plane 2
10  // 68 x30y84 SB_BIG plane 2
00  // 69 x30y84 SB_BIG plane 3
00  // 70 x30y84 SB_BIG plane 3
00  // 71 x30y84 SB_DRIVE plane 4,3
00  // 72 x30y84 SB_BIG plane 4
00  // 73 x30y84 SB_BIG plane 4
00  // 74 x30y84 SB_BIG plane 5
00  // 75 x30y84 SB_BIG plane 5
00  // 76 x30y84 SB_DRIVE plane 6,5
48  // 77 x30y84 SB_BIG plane 6
12  // 78 x30y84 SB_BIG plane 6
00  // 79 x30y84 SB_BIG plane 7
00  // 80 x30y84 SB_BIG plane 7
00  // 81 x30y84 SB_DRIVE plane 8,7
00  // 82 x30y84 SB_BIG plane 8
00  // 83 x30y84 SB_BIG plane 8
00  // 84 x30y84 SB_BIG plane 9
00  // 85 x30y84 SB_BIG plane 9
00  // 86 x30y84 SB_DRIVE plane 10,9
00  // 87 x30y84 SB_BIG plane 10
04  // 88 x30y84 SB_BIG plane 10
00  // 89 x30y84 SB_BIG plane 11
00  // 90 x30y84 SB_BIG plane 11
00  // 91 x30y84 SB_DRIVE plane 12,11
00  // 92 x30y84 SB_BIG plane 12
00  // 93 x30y84 SB_BIG plane 12
00  // 94 x29y83 SB_SML plane 1
80  // 95 x29y83 SB_SML plane 2,1
2A  // 96 x29y83 SB_SML plane 2
00  // 97 x29y83 SB_SML plane 3
00  // 98 x29y83 SB_SML plane 4,3
60  // 99 x29y83 SB_SML plane 4
00  // 100 x29y83 SB_SML plane 5
80  // 101 x29y83 SB_SML plane 6,5
20  // 102 x29y83 SB_SML plane 6
00  // 103 x29y83 SB_SML plane 7
E0  // 104 x29y83 SB_SML plane 8,7
9A // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x31y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5840     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2A // y_sel: 83
17 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5848
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x31y83 CPE[0]  _a1564  C_////Bridge
00  //  1 x31y83 CPE[1]
00  //  2 x31y83 CPE[2]
00  //  3 x31y83 CPE[3]
00  //  4 x31y83 CPE[4]
00  //  5 x31y83 CPE[5]
00  //  6 x31y83 CPE[6]
00  //  7 x31y83 CPE[7]
00  //  8 x31y83 CPE[8]
00  //  9 x31y83 CPE[9]
00  // 10 x31y84 CPE[0]  _a1572  C_////Bridge
00  // 11 x31y84 CPE[1]
00  // 12 x31y84 CPE[2]
00  // 13 x31y84 CPE[3]
00  // 14 x31y84 CPE[4]
00  // 15 x31y84 CPE[5]
00  // 16 x31y84 CPE[6]
00  // 17 x31y84 CPE[7]
00  // 18 x31y84 CPE[8]
00  // 19 x31y84 CPE[9]
00  // 20 x32y83 CPE[0]
00  // 21 x32y83 CPE[1]
00  // 22 x32y83 CPE[2]
00  // 23 x32y83 CPE[3]
00  // 24 x32y83 CPE[4]
00  // 25 x32y83 CPE[5]
00  // 26 x32y83 CPE[6]
00  // 27 x32y83 CPE[7]
00  // 28 x32y83 CPE[8]
00  // 29 x32y83 CPE[9]
00  // 30 x32y84 CPE[0]
00  // 31 x32y84 CPE[1]
00  // 32 x32y84 CPE[2]
00  // 33 x32y84 CPE[3]
00  // 34 x32y84 CPE[4]
00  // 35 x32y84 CPE[5]
00  // 36 x32y84 CPE[6]
00  // 37 x32y84 CPE[7]
00  // 38 x32y84 CPE[8]
00  // 39 x32y84 CPE[9]
00  // 40 x31y83 INMUX plane 2,1
20  // 41 x31y83 INMUX plane 4,3
00  // 42 x31y83 INMUX plane 6,5
08  // 43 x31y83 INMUX plane 8,7
00  // 44 x31y83 INMUX plane 10,9
00  // 45 x31y83 INMUX plane 12,11
00  // 46 x31y84 INMUX plane 2,1
05  // 47 x31y84 INMUX plane 4,3
00  // 48 x31y84 INMUX plane 6,5
00  // 49 x31y84 INMUX plane 8,7
00  // 50 x31y84 INMUX plane 10,9
00  // 51 x31y84 INMUX plane 12,11
00  // 52 x32y83 INMUX plane 2,1
00  // 53 x32y83 INMUX plane 4,3
80  // 54 x32y83 INMUX plane 6,5
00  // 55 x32y83 INMUX plane 8,7
80  // 56 x32y83 INMUX plane 10,9
00  // 57 x32y83 INMUX plane 12,11
00  // 58 x32y84 INMUX plane 2,1
00  // 59 x32y84 INMUX plane 4,3
80  // 60 x32y84 INMUX plane 6,5
40  // 61 x32y84 INMUX plane 8,7
80  // 62 x32y84 INMUX plane 10,9
00  // 63 x32y84 INMUX plane 12,11
48  // 64 x31y83 SB_BIG plane 1
12  // 65 x31y83 SB_BIG plane 1
00  // 66 x31y83 SB_DRIVE plane 2,1
48  // 67 x31y83 SB_BIG plane 2
12  // 68 x31y83 SB_BIG plane 2
00  // 69 x31y83 SB_BIG plane 3
00  // 70 x31y83 SB_BIG plane 3
00  // 71 x31y83 SB_DRIVE plane 4,3
00  // 72 x31y83 SB_BIG plane 4
00  // 73 x31y83 SB_BIG plane 4
48  // 74 x31y83 SB_BIG plane 5
12  // 75 x31y83 SB_BIG plane 5
00  // 76 x31y83 SB_DRIVE plane 6,5
48  // 77 x31y83 SB_BIG plane 6
12  // 78 x31y83 SB_BIG plane 6
00  // 79 x31y83 SB_BIG plane 7
00  // 80 x31y83 SB_BIG plane 7
00  // 81 x31y83 SB_DRIVE plane 8,7
11  // 82 x31y83 SB_BIG plane 8
00  // 83 x31y83 SB_BIG plane 8
00  // 84 x31y83 SB_BIG plane 9
00  // 85 x31y83 SB_BIG plane 9
00  // 86 x31y83 SB_DRIVE plane 10,9
00  // 87 x31y83 SB_BIG plane 10
00  // 88 x31y83 SB_BIG plane 10
00  // 89 x31y83 SB_BIG plane 11
00  // 90 x31y83 SB_BIG plane 11
00  // 91 x31y83 SB_DRIVE plane 12,11
00  // 92 x31y83 SB_BIG plane 12
00  // 93 x31y83 SB_BIG plane 12
A8  // 94 x32y84 SB_SML plane 1
82  // 95 x32y84 SB_SML plane 2,1
2A  // 96 x32y84 SB_SML plane 2
00  // 97 x32y84 SB_SML plane 3
00  // 98 x32y84 SB_SML plane 4,3
00  // 99 x32y84 SB_SML plane 4
28  // 100 x32y84 SB_SML plane 5
82  // 101 x32y84 SB_SML plane 6,5
2A  // 102 x32y84 SB_SML plane 6
4C // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x33y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2A // y_sel: 83
CF // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 58BD
32 // Length: 50
0C // -- CRC low byte
2A // -- CRC high byte
00  //  0 x33y83 CPE[0]
00  //  1 x33y83 CPE[1]
00  //  2 x33y83 CPE[2]
00  //  3 x33y83 CPE[3]
00  //  4 x33y83 CPE[4]
00  //  5 x33y83 CPE[5]
00  //  6 x33y83 CPE[6]
00  //  7 x33y83 CPE[7]
00  //  8 x33y83 CPE[8]
00  //  9 x33y83 CPE[9]
00  // 10 x33y84 CPE[0]
00  // 11 x33y84 CPE[1]
00  // 12 x33y84 CPE[2]
00  // 13 x33y84 CPE[3]
00  // 14 x33y84 CPE[4]
00  // 15 x33y84 CPE[5]
00  // 16 x33y84 CPE[6]
00  // 17 x33y84 CPE[7]
00  // 18 x33y84 CPE[8]
00  // 19 x33y84 CPE[9]
00  // 20 x34y83 CPE[0]
00  // 21 x34y83 CPE[1]
00  // 22 x34y83 CPE[2]
00  // 23 x34y83 CPE[3]
00  // 24 x34y83 CPE[4]
00  // 25 x34y83 CPE[5]
00  // 26 x34y83 CPE[6]
00  // 27 x34y83 CPE[7]
00  // 28 x34y83 CPE[8]
00  // 29 x34y83 CPE[9]
00  // 30 x34y84 CPE[0]
00  // 31 x34y84 CPE[1]
00  // 32 x34y84 CPE[2]
00  // 33 x34y84 CPE[3]
00  // 34 x34y84 CPE[4]
00  // 35 x34y84 CPE[5]
00  // 36 x34y84 CPE[6]
00  // 37 x34y84 CPE[7]
00  // 38 x34y84 CPE[8]
00  // 39 x34y84 CPE[9]
00  // 40 x33y83 INMUX plane 2,1
00  // 41 x33y83 INMUX plane 4,3
00  // 42 x33y83 INMUX plane 6,5
08  // 43 x33y83 INMUX plane 8,7
00  // 44 x33y83 INMUX plane 10,9
00  // 45 x33y83 INMUX plane 12,11
18  // 46 x33y84 INMUX plane 2,1
00  // 47 x33y84 INMUX plane 4,3
00  // 48 x33y84 INMUX plane 6,5
20  // 49 x33y84 INMUX plane 8,7
0A // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x39y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2A // y_sel: 83
77 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 58FD
32 // Length: 50
0C // -- CRC low byte
2A // -- CRC high byte
00  //  0 x39y83 CPE[0]
00  //  1 x39y83 CPE[1]
00  //  2 x39y83 CPE[2]
00  //  3 x39y83 CPE[3]
00  //  4 x39y83 CPE[4]
00  //  5 x39y83 CPE[5]
00  //  6 x39y83 CPE[6]
00  //  7 x39y83 CPE[7]
00  //  8 x39y83 CPE[8]
00  //  9 x39y83 CPE[9]
00  // 10 x39y84 CPE[0]
00  // 11 x39y84 CPE[1]
00  // 12 x39y84 CPE[2]
00  // 13 x39y84 CPE[3]
00  // 14 x39y84 CPE[4]
00  // 15 x39y84 CPE[5]
00  // 16 x39y84 CPE[6]
00  // 17 x39y84 CPE[7]
00  // 18 x39y84 CPE[8]
00  // 19 x39y84 CPE[9]
00  // 20 x40y83 CPE[0]
00  // 21 x40y83 CPE[1]
00  // 22 x40y83 CPE[2]
00  // 23 x40y83 CPE[3]
00  // 24 x40y83 CPE[4]
00  // 25 x40y83 CPE[5]
00  // 26 x40y83 CPE[6]
00  // 27 x40y83 CPE[7]
00  // 28 x40y83 CPE[8]
00  // 29 x40y83 CPE[9]
00  // 30 x40y84 CPE[0]
00  // 31 x40y84 CPE[1]
00  // 32 x40y84 CPE[2]
00  // 33 x40y84 CPE[3]
00  // 34 x40y84 CPE[4]
00  // 35 x40y84 CPE[5]
00  // 36 x40y84 CPE[6]
00  // 37 x40y84 CPE[7]
00  // 38 x40y84 CPE[8]
00  // 39 x40y84 CPE[9]
00  // 40 x39y83 INMUX plane 2,1
00  // 41 x39y83 INMUX plane 4,3
00  // 42 x39y83 INMUX plane 6,5
00  // 43 x39y83 INMUX plane 8,7
00  // 44 x39y83 INMUX plane 10,9
00  // 45 x39y83 INMUX plane 12,11
00  // 46 x39y84 INMUX plane 2,1
00  // 47 x39y84 INMUX plane 4,3
00  // 48 x39y84 INMUX plane 6,5
03  // 49 x39y84 INMUX plane 8,7
06 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x41y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5935     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2A // y_sel: 83
AF // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 593D
4C // Length: 76
F5 // -- CRC low byte
B0 // -- CRC high byte
00  //  0 x41y83 CPE[0]
00  //  1 x41y83 CPE[1]
00  //  2 x41y83 CPE[2]
00  //  3 x41y83 CPE[3]
00  //  4 x41y83 CPE[4]
00  //  5 x41y83 CPE[5]
00  //  6 x41y83 CPE[6]
00  //  7 x41y83 CPE[7]
00  //  8 x41y83 CPE[8]
00  //  9 x41y83 CPE[9]
00  // 10 x41y84 CPE[0]
00  // 11 x41y84 CPE[1]
00  // 12 x41y84 CPE[2]
00  // 13 x41y84 CPE[3]
00  // 14 x41y84 CPE[4]
00  // 15 x41y84 CPE[5]
00  // 16 x41y84 CPE[6]
00  // 17 x41y84 CPE[7]
00  // 18 x41y84 CPE[8]
00  // 19 x41y84 CPE[9]
00  // 20 x42y83 CPE[0]
00  // 21 x42y83 CPE[1]
00  // 22 x42y83 CPE[2]
00  // 23 x42y83 CPE[3]
00  // 24 x42y83 CPE[4]
00  // 25 x42y83 CPE[5]
00  // 26 x42y83 CPE[6]
00  // 27 x42y83 CPE[7]
00  // 28 x42y83 CPE[8]
00  // 29 x42y83 CPE[9]
00  // 30 x42y84 CPE[0]
00  // 31 x42y84 CPE[1]
00  // 32 x42y84 CPE[2]
00  // 33 x42y84 CPE[3]
00  // 34 x42y84 CPE[4]
00  // 35 x42y84 CPE[5]
00  // 36 x42y84 CPE[6]
00  // 37 x42y84 CPE[7]
00  // 38 x42y84 CPE[8]
00  // 39 x42y84 CPE[9]
00  // 40 x41y83 INMUX plane 2,1
00  // 41 x41y83 INMUX plane 4,3
00  // 42 x41y83 INMUX plane 6,5
00  // 43 x41y83 INMUX plane 8,7
00  // 44 x41y83 INMUX plane 10,9
00  // 45 x41y83 INMUX plane 12,11
00  // 46 x41y84 INMUX plane 2,1
00  // 47 x41y84 INMUX plane 4,3
00  // 48 x41y84 INMUX plane 6,5
00  // 49 x41y84 INMUX plane 8,7
00  // 50 x41y84 INMUX plane 10,9
00  // 51 x41y84 INMUX plane 12,11
03  // 52 x42y83 INMUX plane 2,1
00  // 53 x42y83 INMUX plane 4,3
03  // 54 x42y83 INMUX plane 6,5
00  // 55 x42y83 INMUX plane 8,7
00  // 56 x42y83 INMUX plane 10,9
00  // 57 x42y83 INMUX plane 12,11
00  // 58 x42y84 INMUX plane 2,1
00  // 59 x42y84 INMUX plane 4,3
00  // 60 x42y84 INMUX plane 6,5
00  // 61 x42y84 INMUX plane 8,7
00  // 62 x42y84 INMUX plane 10,9
00  // 63 x42y84 INMUX plane 12,11
00  // 64 x42y84 SB_BIG plane 1
30  // 65 x42y84 SB_BIG plane 1
00  // 66 x42y84 SB_DRIVE plane 2,1
00  // 67 x42y84 SB_BIG plane 2
00  // 68 x42y84 SB_BIG plane 2
00  // 69 x42y84 SB_BIG plane 3
00  // 70 x42y84 SB_BIG plane 3
00  // 71 x42y84 SB_DRIVE plane 4,3
00  // 72 x42y84 SB_BIG plane 4
00  // 73 x42y84 SB_BIG plane 4
00  // 74 x42y84 SB_BIG plane 5
30  // 75 x42y84 SB_BIG plane 5
1A // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x43y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 598F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2A // y_sel: 83
C7 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5997
31 // Length: 49
97 // -- CRC low byte
18 // -- CRC high byte
00  //  0 x43y83 CPE[0]
00  //  1 x43y83 CPE[1]
00  //  2 x43y83 CPE[2]
00  //  3 x43y83 CPE[3]
00  //  4 x43y83 CPE[4]
00  //  5 x43y83 CPE[5]
00  //  6 x43y83 CPE[6]
00  //  7 x43y83 CPE[7]
00  //  8 x43y83 CPE[8]
00  //  9 x43y83 CPE[9]
00  // 10 x43y84 CPE[0]
00  // 11 x43y84 CPE[1]
00  // 12 x43y84 CPE[2]
00  // 13 x43y84 CPE[3]
00  // 14 x43y84 CPE[4]
00  // 15 x43y84 CPE[5]
00  // 16 x43y84 CPE[6]
00  // 17 x43y84 CPE[7]
00  // 18 x43y84 CPE[8]
00  // 19 x43y84 CPE[9]
00  // 20 x44y83 CPE[0]
00  // 21 x44y83 CPE[1]
00  // 22 x44y83 CPE[2]
00  // 23 x44y83 CPE[3]
00  // 24 x44y83 CPE[4]
00  // 25 x44y83 CPE[5]
00  // 26 x44y83 CPE[6]
00  // 27 x44y83 CPE[7]
00  // 28 x44y83 CPE[8]
00  // 29 x44y83 CPE[9]
00  // 30 x44y84 CPE[0]
00  // 31 x44y84 CPE[1]
00  // 32 x44y84 CPE[2]
00  // 33 x44y84 CPE[3]
00  // 34 x44y84 CPE[4]
00  // 35 x44y84 CPE[5]
00  // 36 x44y84 CPE[6]
00  // 37 x44y84 CPE[7]
00  // 38 x44y84 CPE[8]
00  // 39 x44y84 CPE[9]
00  // 40 x43y83 INMUX plane 2,1
00  // 41 x43y83 INMUX plane 4,3
00  // 42 x43y83 INMUX plane 6,5
00  // 43 x43y83 INMUX plane 8,7
00  // 44 x43y83 INMUX plane 10,9
00  // 45 x43y83 INMUX plane 12,11
04  // 46 x43y84 INMUX plane 2,1
00  // 47 x43y84 INMUX plane 4,3
04  // 48 x43y84 INMUX plane 6,5
5E // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x45y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 59CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2A // y_sel: 83
1F // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 59D6
4C // Length: 76
F5 // -- CRC low byte
B0 // -- CRC high byte
00  //  0 x45y83 CPE[0]
00  //  1 x45y83 CPE[1]
00  //  2 x45y83 CPE[2]
00  //  3 x45y83 CPE[3]
00  //  4 x45y83 CPE[4]
00  //  5 x45y83 CPE[5]
00  //  6 x45y83 CPE[6]
00  //  7 x45y83 CPE[7]
00  //  8 x45y83 CPE[8]
00  //  9 x45y83 CPE[9]
00  // 10 x45y84 CPE[0]
00  // 11 x45y84 CPE[1]
00  // 12 x45y84 CPE[2]
00  // 13 x45y84 CPE[3]
00  // 14 x45y84 CPE[4]
00  // 15 x45y84 CPE[5]
00  // 16 x45y84 CPE[6]
00  // 17 x45y84 CPE[7]
00  // 18 x45y84 CPE[8]
00  // 19 x45y84 CPE[9]
00  // 20 x46y83 CPE[0]
00  // 21 x46y83 CPE[1]
00  // 22 x46y83 CPE[2]
00  // 23 x46y83 CPE[3]
00  // 24 x46y83 CPE[4]
00  // 25 x46y83 CPE[5]
00  // 26 x46y83 CPE[6]
00  // 27 x46y83 CPE[7]
00  // 28 x46y83 CPE[8]
00  // 29 x46y83 CPE[9]
00  // 30 x46y84 CPE[0]
00  // 31 x46y84 CPE[1]
00  // 32 x46y84 CPE[2]
00  // 33 x46y84 CPE[3]
00  // 34 x46y84 CPE[4]
00  // 35 x46y84 CPE[5]
00  // 36 x46y84 CPE[6]
00  // 37 x46y84 CPE[7]
00  // 38 x46y84 CPE[8]
00  // 39 x46y84 CPE[9]
00  // 40 x45y83 INMUX plane 2,1
00  // 41 x45y83 INMUX plane 4,3
00  // 42 x45y83 INMUX plane 6,5
00  // 43 x45y83 INMUX plane 8,7
00  // 44 x45y83 INMUX plane 10,9
00  // 45 x45y83 INMUX plane 12,11
00  // 46 x45y84 INMUX plane 2,1
00  // 47 x45y84 INMUX plane 4,3
00  // 48 x45y84 INMUX plane 6,5
00  // 49 x45y84 INMUX plane 8,7
00  // 50 x45y84 INMUX plane 10,9
00  // 51 x45y84 INMUX plane 12,11
00  // 52 x46y83 INMUX plane 2,1
00  // 53 x46y83 INMUX plane 4,3
03  // 54 x46y83 INMUX plane 6,5
00  // 55 x46y83 INMUX plane 8,7
00  // 56 x46y83 INMUX plane 10,9
00  // 57 x46y83 INMUX plane 12,11
00  // 58 x46y84 INMUX plane 2,1
00  // 59 x46y84 INMUX plane 4,3
00  // 60 x46y84 INMUX plane 6,5
00  // 61 x46y84 INMUX plane 8,7
00  // 62 x46y84 INMUX plane 10,9
00  // 63 x46y84 INMUX plane 12,11
00  // 64 x46y84 SB_BIG plane 1
00  // 65 x46y84 SB_BIG plane 1
00  // 66 x46y84 SB_DRIVE plane 2,1
00  // 67 x46y84 SB_BIG plane 2
00  // 68 x46y84 SB_BIG plane 2
00  // 69 x46y84 SB_BIG plane 3
00  // 70 x46y84 SB_BIG plane 3
00  // 71 x46y84 SB_DRIVE plane 4,3
00  // 72 x46y84 SB_BIG plane 4
00  // 73 x46y84 SB_BIG plane 4
00  // 74 x46y84 SB_BIG plane 5
30  // 75 x46y84 SB_BIG plane 5
19 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x47y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A28     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2A // y_sel: 83
D7 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A30
31 // Length: 49
97 // -- CRC low byte
18 // -- CRC high byte
00  //  0 x47y83 CPE[0]
00  //  1 x47y83 CPE[1]
00  //  2 x47y83 CPE[2]
00  //  3 x47y83 CPE[3]
00  //  4 x47y83 CPE[4]
00  //  5 x47y83 CPE[5]
00  //  6 x47y83 CPE[6]
00  //  7 x47y83 CPE[7]
00  //  8 x47y83 CPE[8]
00  //  9 x47y83 CPE[9]
00  // 10 x47y84 CPE[0]
00  // 11 x47y84 CPE[1]
00  // 12 x47y84 CPE[2]
00  // 13 x47y84 CPE[3]
00  // 14 x47y84 CPE[4]
00  // 15 x47y84 CPE[5]
00  // 16 x47y84 CPE[6]
00  // 17 x47y84 CPE[7]
00  // 18 x47y84 CPE[8]
00  // 19 x47y84 CPE[9]
00  // 20 x48y83 CPE[0]
00  // 21 x48y83 CPE[1]
00  // 22 x48y83 CPE[2]
00  // 23 x48y83 CPE[3]
00  // 24 x48y83 CPE[4]
00  // 25 x48y83 CPE[5]
00  // 26 x48y83 CPE[6]
00  // 27 x48y83 CPE[7]
00  // 28 x48y83 CPE[8]
00  // 29 x48y83 CPE[9]
00  // 30 x48y84 CPE[0]
00  // 31 x48y84 CPE[1]
00  // 32 x48y84 CPE[2]
00  // 33 x48y84 CPE[3]
00  // 34 x48y84 CPE[4]
00  // 35 x48y84 CPE[5]
00  // 36 x48y84 CPE[6]
00  // 37 x48y84 CPE[7]
00  // 38 x48y84 CPE[8]
00  // 39 x48y84 CPE[9]
00  // 40 x47y83 INMUX plane 2,1
00  // 41 x47y83 INMUX plane 4,3
00  // 42 x47y83 INMUX plane 6,5
00  // 43 x47y83 INMUX plane 8,7
00  // 44 x47y83 INMUX plane 10,9
00  // 45 x47y83 INMUX plane 12,11
00  // 46 x47y84 INMUX plane 2,1
00  // 47 x47y84 INMUX plane 4,3
1C  // 48 x47y84 INMUX plane 6,5
F6 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x161y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A67     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2A // y_sel: 83
A9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A6F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y83
00  // 14 right_edge_EN1 at x163y83
00  // 15 right_edge_EN2 at x163y83
00  // 16 right_edge_EN0 at x163y84
00  // 17 right_edge_EN1 at x163y84
00  // 18 right_edge_EN2 at x163y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y84 SB_BIG plane 1
12  // 65 x162y84 SB_BIG plane 1
00  // 66 x162y84 SB_DRIVE plane 2,1
48  // 67 x162y84 SB_BIG plane 2
12  // 68 x162y84 SB_BIG plane 2
48  // 69 x162y84 SB_BIG plane 3
12  // 70 x162y84 SB_BIG plane 3
00  // 71 x162y84 SB_DRIVE plane 4,3
48  // 72 x162y84 SB_BIG plane 4
12  // 73 x162y84 SB_BIG plane 4
48  // 74 x162y84 SB_BIG plane 5
12  // 75 x162y84 SB_BIG plane 5
00  // 76 x162y84 SB_DRIVE plane 6,5
48  // 77 x162y84 SB_BIG plane 6
12  // 78 x162y84 SB_BIG plane 6
48  // 79 x162y84 SB_BIG plane 7
12  // 80 x162y84 SB_BIG plane 7
00  // 81 x162y84 SB_DRIVE plane 8,7
48  // 82 x162y84 SB_BIG plane 8
12  // 83 x162y84 SB_BIG plane 8
48  // 84 x162y84 SB_BIG plane 9
12  // 85 x162y84 SB_BIG plane 9
00  // 86 x162y84 SB_DRIVE plane 10,9
48  // 87 x162y84 SB_BIG plane 10
12  // 88 x162y84 SB_BIG plane 10
48  // 89 x162y84 SB_BIG plane 11
12  // 90 x162y84 SB_BIG plane 11
00  // 91 x162y84 SB_DRIVE plane 12,11
48  // 92 x162y84 SB_BIG plane 12
12  // 93 x162y84 SB_BIG plane 12
A8  // 94 x161y83 SB_SML plane 1
82  // 95 x161y83 SB_SML plane 2,1
2A  // 96 x161y83 SB_SML plane 2
A8  // 97 x161y83 SB_SML plane 3
82  // 98 x161y83 SB_SML plane 4,3
2A  // 99 x161y83 SB_SML plane 4
A8  // 100 x161y83 SB_SML plane 5
82  // 101 x161y83 SB_SML plane 6,5
2A  // 102 x161y83 SB_SML plane 6
A8  // 103 x161y83 SB_SML plane 7
82  // 104 x161y83 SB_SML plane 8,7
2A  // 105 x161y83 SB_SML plane 8
A8  // 106 x161y83 SB_SML plane 9
82  // 107 x161y83 SB_SML plane 10,9
2A  // 108 x161y83 SB_SML plane 10
A8  // 109 x161y83 SB_SML plane 11
82  // 110 x161y83 SB_SML plane 12,11
2A  // 111 x161y83 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5AE5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2B // y_sel: 85
0F // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5AED
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y85
00  // 14 left_edge_EN1 at x-2y85
00  // 15 left_edge_EN2 at x-2y85
00  // 16 left_edge_EN0 at x-2y86
00  // 17 left_edge_EN1 at x-2y86
00  // 18 left_edge_EN2 at x-2y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y86 SB_BIG plane 1
12  // 65 x0y86 SB_BIG plane 1
00  // 66 x0y86 SB_DRIVE plane 2,1
48  // 67 x0y86 SB_BIG plane 2
12  // 68 x0y86 SB_BIG plane 2
48  // 69 x0y86 SB_BIG plane 3
12  // 70 x0y86 SB_BIG plane 3
00  // 71 x0y86 SB_DRIVE plane 4,3
48  // 72 x0y86 SB_BIG plane 4
12  // 73 x0y86 SB_BIG plane 4
48  // 74 x0y86 SB_BIG plane 5
12  // 75 x0y86 SB_BIG plane 5
00  // 76 x0y86 SB_DRIVE plane 6,5
48  // 77 x0y86 SB_BIG plane 6
12  // 78 x0y86 SB_BIG plane 6
48  // 79 x0y86 SB_BIG plane 7
12  // 80 x0y86 SB_BIG plane 7
00  // 81 x0y86 SB_DRIVE plane 8,7
48  // 82 x0y86 SB_BIG plane 8
12  // 83 x0y86 SB_BIG plane 8
8F  // 84 x0y86 SB_BIG plane 9
24  // 85 x0y86 SB_BIG plane 9
01  // 86 x0y86 SB_DRIVE plane 10,9
B8  // 87 x0y86 SB_BIG plane 10
24  // 88 x0y86 SB_BIG plane 10
48  // 89 x0y86 SB_BIG plane 11
12  // 90 x0y86 SB_BIG plane 11
00  // 91 x0y86 SB_DRIVE plane 12,11
48  // 92 x0y86 SB_BIG plane 12
12  // 93 x0y86 SB_BIG plane 12
A8  // 94 x-1y85 SB_SML plane 1
82  // 95 x-1y85 SB_SML plane 2,1
2A  // 96 x-1y85 SB_SML plane 2
A8  // 97 x-1y85 SB_SML plane 3
82  // 98 x-1y85 SB_SML plane 4,3
2A  // 99 x-1y85 SB_SML plane 4
A8  // 100 x-1y85 SB_SML plane 5
82  // 101 x-1y85 SB_SML plane 6,5
2A  // 102 x-1y85 SB_SML plane 6
A8  // 103 x-1y85 SB_SML plane 7
82  // 104 x-1y85 SB_SML plane 8,7
2A  // 105 x-1y85 SB_SML plane 8
A8  // 106 x-1y85 SB_SML plane 9
82  // 107 x-1y85 SB_SML plane 10,9
2A  // 108 x-1y85 SB_SML plane 10
A8  // 109 x-1y85 SB_SML plane 11
82  // 110 x-1y85 SB_SML plane 12,11
2A  // 111 x-1y85 SB_SML plane 12
5E // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B63     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2B // y_sel: 85
D7 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B6B
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x1y85 CPE[0]
00  //  1 x1y85 CPE[1]
00  //  2 x1y85 CPE[2]
00  //  3 x1y85 CPE[3]
00  //  4 x1y85 CPE[4]
00  //  5 x1y85 CPE[5]
00  //  6 x1y85 CPE[6]
00  //  7 x1y85 CPE[7]
00  //  8 x1y85 CPE[8]
00  //  9 x1y85 CPE[9]
00  // 10 x1y86 CPE[0]
00  // 11 x1y86 CPE[1]
00  // 12 x1y86 CPE[2]
00  // 13 x1y86 CPE[3]
00  // 14 x1y86 CPE[4]
00  // 15 x1y86 CPE[5]
00  // 16 x1y86 CPE[6]
00  // 17 x1y86 CPE[7]
00  // 18 x1y86 CPE[8]
00  // 19 x1y86 CPE[9]
00  // 20 x2y85 CPE[0]
00  // 21 x2y85 CPE[1]
00  // 22 x2y85 CPE[2]
00  // 23 x2y85 CPE[3]
00  // 24 x2y85 CPE[4]
00  // 25 x2y85 CPE[5]
00  // 26 x2y85 CPE[6]
00  // 27 x2y85 CPE[7]
00  // 28 x2y85 CPE[8]
00  // 29 x2y85 CPE[9]
00  // 30 x2y86 CPE[0]
00  // 31 x2y86 CPE[1]
00  // 32 x2y86 CPE[2]
00  // 33 x2y86 CPE[3]
00  // 34 x2y86 CPE[4]
00  // 35 x2y86 CPE[5]
00  // 36 x2y86 CPE[6]
00  // 37 x2y86 CPE[7]
00  // 38 x2y86 CPE[8]
00  // 39 x2y86 CPE[9]
00  // 40 x1y85 INMUX plane 2,1
00  // 41 x1y85 INMUX plane 4,3
00  // 42 x1y85 INMUX plane 6,5
00  // 43 x1y85 INMUX plane 8,7
00  // 44 x1y85 INMUX plane 10,9
00  // 45 x1y85 INMUX plane 12,11
00  // 46 x1y86 INMUX plane 2,1
00  // 47 x1y86 INMUX plane 4,3
00  // 48 x1y86 INMUX plane 6,5
00  // 49 x1y86 INMUX plane 8,7
09  // 50 x1y86 INMUX plane 10,9
00  // 51 x1y86 INMUX plane 12,11
00  // 52 x2y85 INMUX plane 2,1
00  // 53 x2y85 INMUX plane 4,3
00  // 54 x2y85 INMUX plane 6,5
00  // 55 x2y85 INMUX plane 8,7
00  // 56 x2y85 INMUX plane 10,9
00  // 57 x2y85 INMUX plane 12,11
00  // 58 x2y86 INMUX plane 2,1
00  // 59 x2y86 INMUX plane 4,3
00  // 60 x2y86 INMUX plane 6,5
00  // 61 x2y86 INMUX plane 8,7
09  // 62 x2y86 INMUX plane 10,9
00  // 63 x2y86 INMUX plane 12,11
02  // 64 x1y85 SB_BIG plane 1
1E  // 65 x1y85 SB_BIG plane 1
00  // 66 x1y85 SB_DRIVE plane 2,1
00  // 67 x1y85 SB_BIG plane 2
00  // 68 x1y85 SB_BIG plane 2
00  // 69 x1y85 SB_BIG plane 3
00  // 70 x1y85 SB_BIG plane 3
00  // 71 x1y85 SB_DRIVE plane 4,3
00  // 72 x1y85 SB_BIG plane 4
00  // 73 x1y85 SB_BIG plane 4
00  // 74 x1y85 SB_BIG plane 5
00  // 75 x1y85 SB_BIG plane 5
00  // 76 x1y85 SB_DRIVE plane 6,5
00  // 77 x1y85 SB_BIG plane 6
00  // 78 x1y85 SB_BIG plane 6
00  // 79 x1y85 SB_BIG plane 7
00  // 80 x1y85 SB_BIG plane 7
00  // 81 x1y85 SB_DRIVE plane 8,7
00  // 82 x1y85 SB_BIG plane 8
00  // 83 x1y85 SB_BIG plane 8
00  // 84 x1y85 SB_BIG plane 9
00  // 85 x1y85 SB_BIG plane 9
00  // 86 x1y85 SB_DRIVE plane 10,9
00  // 87 x1y85 SB_BIG plane 10
00  // 88 x1y85 SB_BIG plane 10
00  // 89 x1y85 SB_BIG plane 11
00  // 90 x1y85 SB_BIG plane 11
00  // 91 x1y85 SB_DRIVE plane 12,11
00  // 92 x1y85 SB_BIG plane 12
00  // 93 x1y85 SB_BIG plane 12
02  // 94 x2y86 SB_SML plane 1
03  // 95 x2y86 SB_SML plane 2,1
4D // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x3y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5BD1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
2B // y_sel: 85
BF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5BD9
42 // Length: 66
8B // -- CRC low byte
59 // -- CRC high byte
00  //  0 x3y85 CPE[0]
00  //  1 x3y85 CPE[1]
00  //  2 x3y85 CPE[2]
00  //  3 x3y85 CPE[3]
00  //  4 x3y85 CPE[4]
00  //  5 x3y85 CPE[5]
00  //  6 x3y85 CPE[6]
00  //  7 x3y85 CPE[7]
00  //  8 x3y85 CPE[8]
00  //  9 x3y85 CPE[9]
00  // 10 x3y86 CPE[0]
00  // 11 x3y86 CPE[1]
00  // 12 x3y86 CPE[2]
00  // 13 x3y86 CPE[3]
00  // 14 x3y86 CPE[4]
00  // 15 x3y86 CPE[5]
00  // 16 x3y86 CPE[6]
00  // 17 x3y86 CPE[7]
00  // 18 x3y86 CPE[8]
00  // 19 x3y86 CPE[9]
00  // 20 x4y85 CPE[0]
00  // 21 x4y85 CPE[1]
00  // 22 x4y85 CPE[2]
00  // 23 x4y85 CPE[3]
00  // 24 x4y85 CPE[4]
00  // 25 x4y85 CPE[5]
00  // 26 x4y85 CPE[6]
00  // 27 x4y85 CPE[7]
00  // 28 x4y85 CPE[8]
00  // 29 x4y85 CPE[9]
00  // 30 x4y86 CPE[0]
00  // 31 x4y86 CPE[1]
00  // 32 x4y86 CPE[2]
00  // 33 x4y86 CPE[3]
00  // 34 x4y86 CPE[4]
00  // 35 x4y86 CPE[5]
00  // 36 x4y86 CPE[6]
00  // 37 x4y86 CPE[7]
00  // 38 x4y86 CPE[8]
00  // 39 x4y86 CPE[9]
00  // 40 x3y85 INMUX plane 2,1
00  // 41 x3y85 INMUX plane 4,3
00  // 42 x3y85 INMUX plane 6,5
00  // 43 x3y85 INMUX plane 8,7
00  // 44 x3y85 INMUX plane 10,9
00  // 45 x3y85 INMUX plane 12,11
00  // 46 x3y86 INMUX plane 2,1
00  // 47 x3y86 INMUX plane 4,3
00  // 48 x3y86 INMUX plane 6,5
00  // 49 x3y86 INMUX plane 8,7
00  // 50 x3y86 INMUX plane 10,9
00  // 51 x3y86 INMUX plane 12,11
00  // 52 x4y85 INMUX plane 2,1
00  // 53 x4y85 INMUX plane 4,3
00  // 54 x4y85 INMUX plane 6,5
00  // 55 x4y85 INMUX plane 8,7
00  // 56 x4y85 INMUX plane 10,9
00  // 57 x4y85 INMUX plane 12,11
00  // 58 x4y86 INMUX plane 2,1
00  // 59 x4y86 INMUX plane 4,3
00  // 60 x4y86 INMUX plane 6,5
00  // 61 x4y86 INMUX plane 8,7
00  // 62 x4y86 INMUX plane 10,9
00  // 63 x4y86 INMUX plane 12,11
00  // 64 x4y86 SB_BIG plane 1
0C  // 65 x4y86 SB_BIG plane 1
27 // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x17y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C21     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
2B // y_sel: 85
17 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C29
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x17y85 CPE[0]
00  //  1 x17y85 CPE[1]
00  //  2 x17y85 CPE[2]
00  //  3 x17y85 CPE[3]
00  //  4 x17y85 CPE[4]
00  //  5 x17y85 CPE[5]
00  //  6 x17y85 CPE[6]
00  //  7 x17y85 CPE[7]
00  //  8 x17y85 CPE[8]
00  //  9 x17y85 CPE[9]
00  // 10 x17y86 CPE[0]
00  // 11 x17y86 CPE[1]
00  // 12 x17y86 CPE[2]
00  // 13 x17y86 CPE[3]
00  // 14 x17y86 CPE[4]
00  // 15 x17y86 CPE[5]
00  // 16 x17y86 CPE[6]
00  // 17 x17y86 CPE[7]
00  // 18 x17y86 CPE[8]
00  // 19 x17y86 CPE[9]
00  // 20 x18y85 CPE[0]
00  // 21 x18y85 CPE[1]
00  // 22 x18y85 CPE[2]
00  // 23 x18y85 CPE[3]
00  // 24 x18y85 CPE[4]
00  // 25 x18y85 CPE[5]
00  // 26 x18y85 CPE[6]
00  // 27 x18y85 CPE[7]
00  // 28 x18y85 CPE[8]
00  // 29 x18y85 CPE[9]
00  // 30 x18y86 CPE[0]
00  // 31 x18y86 CPE[1]
00  // 32 x18y86 CPE[2]
00  // 33 x18y86 CPE[3]
00  // 34 x18y86 CPE[4]
00  // 35 x18y86 CPE[5]
00  // 36 x18y86 CPE[6]
00  // 37 x18y86 CPE[7]
00  // 38 x18y86 CPE[8]
00  // 39 x18y86 CPE[9]
00  // 40 x17y85 INMUX plane 2,1
00  // 41 x17y85 INMUX plane 4,3
00  // 42 x17y85 INMUX plane 6,5
00  // 43 x17y85 INMUX plane 8,7
00  // 44 x17y85 INMUX plane 10,9
00  // 45 x17y85 INMUX plane 12,11
00  // 46 x17y86 INMUX plane 2,1
00  // 47 x17y86 INMUX plane 4,3
00  // 48 x17y86 INMUX plane 6,5
00  // 49 x17y86 INMUX plane 8,7
00  // 50 x17y86 INMUX plane 10,9
00  // 51 x17y86 INMUX plane 12,11
00  // 52 x18y85 INMUX plane 2,1
00  // 53 x18y85 INMUX plane 4,3
00  // 54 x18y85 INMUX plane 6,5
00  // 55 x18y85 INMUX plane 8,7
00  // 56 x18y85 INMUX plane 10,9
00  // 57 x18y85 INMUX plane 12,11
00  // 58 x18y86 INMUX plane 2,1
00  // 59 x18y86 INMUX plane 4,3
00  // 60 x18y86 INMUX plane 6,5
00  // 61 x18y86 INMUX plane 8,7
00  // 62 x18y86 INMUX plane 10,9
00  // 63 x18y86 INMUX plane 12,11
00  // 64 x17y85 SB_BIG plane 1
00  // 65 x17y85 SB_BIG plane 1
01  // 66 x17y85 SB_DRIVE plane 2,1
2A // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x19y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C72     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2B // y_sel: 85
7F // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C7A
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y85 CPE[0]
00  //  1 x19y85 CPE[1]
00  //  2 x19y85 CPE[2]
00  //  3 x19y85 CPE[3]
00  //  4 x19y85 CPE[4]
00  //  5 x19y85 CPE[5]
00  //  6 x19y85 CPE[6]
00  //  7 x19y85 CPE[7]
00  //  8 x19y85 CPE[8]
00  //  9 x19y85 CPE[9]
00  // 10 x19y86 CPE[0]
00  // 11 x19y86 CPE[1]
00  // 12 x19y86 CPE[2]
00  // 13 x19y86 CPE[3]
00  // 14 x19y86 CPE[4]
00  // 15 x19y86 CPE[5]
00  // 16 x19y86 CPE[6]
00  // 17 x19y86 CPE[7]
00  // 18 x19y86 CPE[8]
00  // 19 x19y86 CPE[9]
00  // 20 x20y85 CPE[0]
00  // 21 x20y85 CPE[1]
00  // 22 x20y85 CPE[2]
00  // 23 x20y85 CPE[3]
00  // 24 x20y85 CPE[4]
00  // 25 x20y85 CPE[5]
00  // 26 x20y85 CPE[6]
00  // 27 x20y85 CPE[7]
00  // 28 x20y85 CPE[8]
00  // 29 x20y85 CPE[9]
00  // 30 x20y86 CPE[0]
00  // 31 x20y86 CPE[1]
00  // 32 x20y86 CPE[2]
00  // 33 x20y86 CPE[3]
00  // 34 x20y86 CPE[4]
00  // 35 x20y86 CPE[5]
00  // 36 x20y86 CPE[6]
00  // 37 x20y86 CPE[7]
00  // 38 x20y86 CPE[8]
00  // 39 x20y86 CPE[9]
00  // 40 x19y85 INMUX plane 2,1
00  // 41 x19y85 INMUX plane 4,3
00  // 42 x19y85 INMUX plane 6,5
00  // 43 x19y85 INMUX plane 8,7
00  // 44 x19y85 INMUX plane 10,9
00  // 45 x19y85 INMUX plane 12,11
00  // 46 x19y86 INMUX plane 2,1
00  // 47 x19y86 INMUX plane 4,3
00  // 48 x19y86 INMUX plane 6,5
00  // 49 x19y86 INMUX plane 8,7
00  // 50 x19y86 INMUX plane 10,9
00  // 51 x19y86 INMUX plane 12,11
00  // 52 x20y85 INMUX plane 2,1
00  // 53 x20y85 INMUX plane 4,3
00  // 54 x20y85 INMUX plane 6,5
00  // 55 x20y85 INMUX plane 8,7
00  // 56 x20y85 INMUX plane 10,9
00  // 57 x20y85 INMUX plane 12,11
00  // 58 x20y86 INMUX plane 2,1
02  // 59 x20y86 INMUX plane 4,3
00  // 60 x20y86 INMUX plane 6,5
00  // 61 x20y86 INMUX plane 8,7
00  // 62 x20y86 INMUX plane 10,9
00  // 63 x20y86 INMUX plane 12,11
00  // 64 x20y86 SB_BIG plane 1
04  // 65 x20y86 SB_BIG plane 1
04  // 66 x20y86 SB_DRIVE plane 2,1
00  // 67 x20y86 SB_BIG plane 2
00  // 68 x20y86 SB_BIG plane 2
00  // 69 x20y86 SB_BIG plane 3
00  // 70 x20y86 SB_BIG plane 3
00  // 71 x20y86 SB_DRIVE plane 4,3
00  // 72 x20y86 SB_BIG plane 4
00  // 73 x20y86 SB_BIG plane 4
00  // 74 x20y86 SB_BIG plane 5
00  // 75 x20y86 SB_BIG plane 5
00  // 76 x20y86 SB_DRIVE plane 6,5
00  // 77 x20y86 SB_BIG plane 6
00  // 78 x20y86 SB_BIG plane 6
00  // 79 x20y86 SB_BIG plane 7
00  // 80 x20y86 SB_BIG plane 7
00  // 81 x20y86 SB_DRIVE plane 8,7
00  // 82 x20y86 SB_BIG plane 8
00  // 83 x20y86 SB_BIG plane 8
39  // 84 x20y86 SB_BIG plane 9
BF // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x21y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5CD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2B // y_sel: 85
A7 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5CDD
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x21y85 CPE[0]  _a218  C_ORAND/D///    _a244  C_///AND/D
00  //  1 x21y85 CPE[1]
00  //  2 x21y85 CPE[2]
00  //  3 x21y85 CPE[3]
00  //  4 x21y85 CPE[4]
00  //  5 x21y85 CPE[5]
00  //  6 x21y85 CPE[6]
00  //  7 x21y85 CPE[7]
00  //  8 x21y85 CPE[8]
00  //  9 x21y85 CPE[9]
00  // 10 x21y86 CPE[0]
00  // 11 x21y86 CPE[1]
00  // 12 x21y86 CPE[2]
00  // 13 x21y86 CPE[3]
00  // 14 x21y86 CPE[4]
00  // 15 x21y86 CPE[5]
00  // 16 x21y86 CPE[6]
00  // 17 x21y86 CPE[7]
00  // 18 x21y86 CPE[8]
00  // 19 x21y86 CPE[9]
00  // 20 x22y85 CPE[0]
00  // 21 x22y85 CPE[1]
00  // 22 x22y85 CPE[2]
00  // 23 x22y85 CPE[3]
00  // 24 x22y85 CPE[4]
00  // 25 x22y85 CPE[5]
00  // 26 x22y85 CPE[6]
00  // 27 x22y85 CPE[7]
00  // 28 x22y85 CPE[8]
00  // 29 x22y85 CPE[9]
00  // 30 x22y86 CPE[0]
00  // 31 x22y86 CPE[1]
00  // 32 x22y86 CPE[2]
00  // 33 x22y86 CPE[3]
00  // 34 x22y86 CPE[4]
00  // 35 x22y86 CPE[5]
00  // 36 x22y86 CPE[6]
00  // 37 x22y86 CPE[7]
00  // 38 x22y86 CPE[8]
00  // 39 x22y86 CPE[9]
05  // 40 x21y85 INMUX plane 2,1
06  // 41 x21y85 INMUX plane 4,3
1D  // 42 x21y85 INMUX plane 6,5
05  // 43 x21y85 INMUX plane 8,7
05  // 44 x21y85 INMUX plane 10,9
00  // 45 x21y85 INMUX plane 12,11
00  // 46 x21y86 INMUX plane 2,1
00  // 47 x21y86 INMUX plane 4,3
00  // 48 x21y86 INMUX plane 6,5
00  // 49 x21y86 INMUX plane 8,7
01  // 50 x21y86 INMUX plane 10,9
00  // 51 x21y86 INMUX plane 12,11
00  // 52 x22y85 INMUX plane 2,1
00  // 53 x22y85 INMUX plane 4,3
40  // 54 x22y85 INMUX plane 6,5
40  // 55 x22y85 INMUX plane 8,7
40  // 56 x22y85 INMUX plane 10,9
40  // 57 x22y85 INMUX plane 12,11
03  // 58 x22y86 INMUX plane 2,1
00  // 59 x22y86 INMUX plane 4,3
45  // 60 x22y86 INMUX plane 6,5
45  // 61 x22y86 INMUX plane 8,7
40  // 62 x22y86 INMUX plane 10,9
40  // 63 x22y86 INMUX plane 12,11
08  // 64 x21y85 SB_BIG plane 1
10  // 65 x21y85 SB_BIG plane 1
02  // 66 x21y85 SB_DRIVE plane 2,1
00  // 67 x21y85 SB_BIG plane 2
00  // 68 x21y85 SB_BIG plane 2
00  // 69 x21y85 SB_BIG plane 3
00  // 70 x21y85 SB_BIG plane 3
00  // 71 x21y85 SB_DRIVE plane 4,3
00  // 72 x21y85 SB_BIG plane 4
00  // 73 x21y85 SB_BIG plane 4
08  // 74 x21y85 SB_BIG plane 5
12  // 75 x21y85 SB_BIG plane 5
00  // 76 x21y85 SB_DRIVE plane 6,5
00  // 77 x21y85 SB_BIG plane 6
00  // 78 x21y85 SB_BIG plane 6
00  // 79 x21y85 SB_BIG plane 7
00  // 80 x21y85 SB_BIG plane 7
00  // 81 x21y85 SB_DRIVE plane 8,7
00  // 82 x21y85 SB_BIG plane 8
00  // 83 x21y85 SB_BIG plane 8
00  // 84 x21y85 SB_BIG plane 9
00  // 85 x21y85 SB_BIG plane 9
00  // 86 x21y85 SB_DRIVE plane 10,9
00  // 87 x21y85 SB_BIG plane 10
00  // 88 x21y85 SB_BIG plane 10
00  // 89 x21y85 SB_BIG plane 11
00  // 90 x21y85 SB_BIG plane 11
00  // 91 x21y85 SB_DRIVE plane 12,11
00  // 92 x21y85 SB_BIG plane 12
00  // 93 x21y85 SB_BIG plane 12
28  // 94 x22y86 SB_SML plane 1
02  // 95 x22y86 SB_SML plane 2,1
00  // 96 x22y86 SB_SML plane 2
80  // 97 x22y86 SB_SML plane 3
01  // 98 x22y86 SB_SML plane 4,3
00  // 99 x22y86 SB_SML plane 4
A8  // 100 x22y86 SB_SML plane 5
02  // 101 x22y86 SB_SML plane 6,5
95 // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x23y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D49     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2B // y_sel: 85
AF // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D51
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x23y85 CPE[0]  _a159  C_MX2b////    
00  //  1 x23y85 CPE[1]
00  //  2 x23y85 CPE[2]
00  //  3 x23y85 CPE[3]
00  //  4 x23y85 CPE[4]
00  //  5 x23y85 CPE[5]
00  //  6 x23y85 CPE[6]
00  //  7 x23y85 CPE[7]
00  //  8 x23y85 CPE[8]
00  //  9 x23y85 CPE[9]
00  // 10 x23y86 CPE[0]
00  // 11 x23y86 CPE[1]
00  // 12 x23y86 CPE[2]
00  // 13 x23y86 CPE[3]
00  // 14 x23y86 CPE[4]
00  // 15 x23y86 CPE[5]
00  // 16 x23y86 CPE[6]
00  // 17 x23y86 CPE[7]
00  // 18 x23y86 CPE[8]
00  // 19 x23y86 CPE[9]
00  // 20 x24y85 CPE[0]
00  // 21 x24y85 CPE[1]
00  // 22 x24y85 CPE[2]
00  // 23 x24y85 CPE[3]
00  // 24 x24y85 CPE[4]
00  // 25 x24y85 CPE[5]
00  // 26 x24y85 CPE[6]
00  // 27 x24y85 CPE[7]
00  // 28 x24y85 CPE[8]
00  // 29 x24y85 CPE[9]
00  // 30 x24y86 CPE[0]
00  // 31 x24y86 CPE[1]
00  // 32 x24y86 CPE[2]
00  // 33 x24y86 CPE[3]
00  // 34 x24y86 CPE[4]
00  // 35 x24y86 CPE[5]
00  // 36 x24y86 CPE[6]
00  // 37 x24y86 CPE[7]
00  // 38 x24y86 CPE[8]
00  // 39 x24y86 CPE[9]
00  // 40 x23y85 INMUX plane 2,1
05  // 41 x23y85 INMUX plane 4,3
07  // 42 x23y85 INMUX plane 6,5
04  // 43 x23y85 INMUX plane 8,7
05  // 44 x23y85 INMUX plane 10,9
00  // 45 x23y85 INMUX plane 12,11
00  // 46 x23y86 INMUX plane 2,1
02  // 47 x23y86 INMUX plane 4,3
00  // 48 x23y86 INMUX plane 6,5
00  // 49 x23y86 INMUX plane 8,7
00  // 50 x23y86 INMUX plane 10,9
00  // 51 x23y86 INMUX plane 12,11
00  // 52 x24y85 INMUX plane 2,1
00  // 53 x24y85 INMUX plane 4,3
00  // 54 x24y85 INMUX plane 6,5
40  // 55 x24y85 INMUX plane 8,7
00  // 56 x24y85 INMUX plane 10,9
40  // 57 x24y85 INMUX plane 12,11
00  // 58 x24y86 INMUX plane 2,1
02  // 59 x24y86 INMUX plane 4,3
00  // 60 x24y86 INMUX plane 6,5
40  // 61 x24y86 INMUX plane 8,7
13  // 62 x24y86 INMUX plane 10,9
40  // 63 x24y86 INMUX plane 12,11
48  // 64 x24y86 SB_BIG plane 1
12  // 65 x24y86 SB_BIG plane 1
00  // 66 x24y86 SB_DRIVE plane 2,1
00  // 67 x24y86 SB_BIG plane 2
00  // 68 x24y86 SB_BIG plane 2
44  // 69 x24y86 SB_BIG plane 3
06  // 70 x24y86 SB_BIG plane 3
02  // 71 x24y86 SB_DRIVE plane 4,3
00  // 72 x24y86 SB_BIG plane 4
00  // 73 x24y86 SB_BIG plane 4
48  // 74 x24y86 SB_BIG plane 5
12  // 75 x24y86 SB_BIG plane 5
00  // 76 x24y86 SB_DRIVE plane 6,5
02  // 77 x24y86 SB_BIG plane 6
06  // 78 x24y86 SB_BIG plane 6
00  // 79 x24y86 SB_BIG plane 7
00  // 80 x24y86 SB_BIG plane 7
00  // 81 x24y86 SB_DRIVE plane 8,7
00  // 82 x24y86 SB_BIG plane 8
00  // 83 x24y86 SB_BIG plane 8
00  // 84 x24y86 SB_BIG plane 9
00  // 85 x24y86 SB_BIG plane 9
04  // 86 x24y86 SB_DRIVE plane 10,9
00  // 87 x24y86 SB_BIG plane 10
00  // 88 x24y86 SB_BIG plane 10
00  // 89 x24y86 SB_BIG plane 11
00  // 90 x24y86 SB_BIG plane 11
00  // 91 x24y86 SB_DRIVE plane 12,11
00  // 92 x24y86 SB_BIG plane 12
00  // 93 x24y86 SB_BIG plane 12
A8  // 94 x23y85 SB_SML plane 1
02  // 95 x23y85 SB_SML plane 2,1
00  // 96 x23y85 SB_SML plane 2
00  // 97 x23y85 SB_SML plane 3
00  // 98 x23y85 SB_SML plane 4,3
00  // 99 x23y85 SB_SML plane 4
88  // 100 x23y85 SB_SML plane 5
02  // 101 x23y85 SB_SML plane 6,5
1B // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x25y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2B // y_sel: 85
77 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5DC5
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x25y85 CPE[0]
00  //  1 x25y85 CPE[1]
00  //  2 x25y85 CPE[2]
00  //  3 x25y85 CPE[3]
00  //  4 x25y85 CPE[4]
00  //  5 x25y85 CPE[5]
00  //  6 x25y85 CPE[6]
00  //  7 x25y85 CPE[7]
00  //  8 x25y85 CPE[8]
00  //  9 x25y85 CPE[9]
00  // 10 x25y86 CPE[0]
00  // 11 x25y86 CPE[1]
00  // 12 x25y86 CPE[2]
00  // 13 x25y86 CPE[3]
00  // 14 x25y86 CPE[4]
00  // 15 x25y86 CPE[5]
00  // 16 x25y86 CPE[6]
00  // 17 x25y86 CPE[7]
00  // 18 x25y86 CPE[8]
00  // 19 x25y86 CPE[9]
00  // 20 x26y85 CPE[0]  _a163  C_OR////    _a158  C_///AND/
00  // 21 x26y85 CPE[1]
00  // 22 x26y85 CPE[2]
00  // 23 x26y85 CPE[3]
00  // 24 x26y85 CPE[4]
00  // 25 x26y85 CPE[5]
00  // 26 x26y85 CPE[6]
00  // 27 x26y85 CPE[7]
00  // 28 x26y85 CPE[8]
00  // 29 x26y85 CPE[9]
00  // 30 x26y86 CPE[0]
00  // 31 x26y86 CPE[1]
00  // 32 x26y86 CPE[2]
00  // 33 x26y86 CPE[3]
00  // 34 x26y86 CPE[4]
00  // 35 x26y86 CPE[5]
00  // 36 x26y86 CPE[6]
00  // 37 x26y86 CPE[7]
00  // 38 x26y86 CPE[8]
00  // 39 x26y86 CPE[9]
00  // 40 x25y85 INMUX plane 2,1
00  // 41 x25y85 INMUX plane 4,3
00  // 42 x25y85 INMUX plane 6,5
00  // 43 x25y85 INMUX plane 8,7
00  // 44 x25y85 INMUX plane 10,9
00  // 45 x25y85 INMUX plane 12,11
00  // 46 x25y86 INMUX plane 2,1
00  // 47 x25y86 INMUX plane 4,3
00  // 48 x25y86 INMUX plane 6,5
00  // 49 x25y86 INMUX plane 8,7
00  // 50 x25y86 INMUX plane 10,9
00  // 51 x25y86 INMUX plane 12,11
2B  // 52 x26y85 INMUX plane 2,1
00  // 53 x26y85 INMUX plane 4,3
38  // 54 x26y85 INMUX plane 6,5
38  // 55 x26y85 INMUX plane 8,7
28  // 56 x26y85 INMUX plane 10,9
20  // 57 x26y85 INMUX plane 12,11
00  // 58 x26y86 INMUX plane 2,1
02  // 59 x26y86 INMUX plane 4,3
00  // 60 x26y86 INMUX plane 6,5
00  // 61 x26y86 INMUX plane 8,7
00  // 62 x26y86 INMUX plane 10,9
10  // 63 x26y86 INMUX plane 12,11
00  // 64 x25y85 SB_BIG plane 1
00  // 65 x25y85 SB_BIG plane 1
00  // 66 x25y85 SB_DRIVE plane 2,1
00  // 67 x25y85 SB_BIG plane 2
00  // 68 x25y85 SB_BIG plane 2
48  // 69 x25y85 SB_BIG plane 3
12  // 70 x25y85 SB_BIG plane 3
00  // 71 x25y85 SB_DRIVE plane 4,3
00  // 72 x25y85 SB_BIG plane 4
00  // 73 x25y85 SB_BIG plane 4
00  // 74 x25y85 SB_BIG plane 5
00  // 75 x25y85 SB_BIG plane 5
00  // 76 x25y85 SB_DRIVE plane 6,5
00  // 77 x25y85 SB_BIG plane 6
00  // 78 x25y85 SB_BIG plane 6
08  // 79 x25y85 SB_BIG plane 7
12  // 80 x25y85 SB_BIG plane 7
02  // 81 x25y85 SB_DRIVE plane 8,7
00  // 82 x25y85 SB_BIG plane 8
00  // 83 x25y85 SB_BIG plane 8
00  // 84 x25y85 SB_BIG plane 9
00  // 85 x25y85 SB_BIG plane 9
00  // 86 x25y85 SB_DRIVE plane 10,9
00  // 87 x25y85 SB_BIG plane 10
00  // 88 x25y85 SB_BIG plane 10
00  // 89 x25y85 SB_BIG plane 11
00  // 90 x25y85 SB_BIG plane 11
00  // 91 x25y85 SB_DRIVE plane 12,11
00  // 92 x25y85 SB_BIG plane 12
30  // 93 x25y85 SB_BIG plane 12
00  // 94 x26y86 SB_SML plane 1
04  // 95 x26y86 SB_SML plane 2,1
00  // 96 x26y86 SB_SML plane 2
32  // 97 x26y86 SB_SML plane 3
05  // 98 x26y86 SB_SML plane 4,3
00  // 99 x26y86 SB_SML plane 4
00  // 100 x26y86 SB_SML plane 5
00  // 101 x26y86 SB_SML plane 6,5
00  // 102 x26y86 SB_SML plane 6
88  // 103 x26y86 SB_SML plane 7
02  // 104 x26y86 SB_SML plane 8,7
00  // 105 x26y86 SB_SML plane 8
00  // 106 x26y86 SB_SML plane 9
00  // 107 x26y86 SB_SML plane 10,9
10  // 108 x26y86 SB_SML plane 10
7A // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x27y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2B // y_sel: 85
1F // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E40
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x27y85 CPE[0]
00  //  1 x27y85 CPE[1]
00  //  2 x27y85 CPE[2]
00  //  3 x27y85 CPE[3]
00  //  4 x27y85 CPE[4]
00  //  5 x27y85 CPE[5]
00  //  6 x27y85 CPE[6]
00  //  7 x27y85 CPE[7]
00  //  8 x27y85 CPE[8]
00  //  9 x27y85 CPE[9]
00  // 10 x27y86 CPE[0]  _a1304  C_AND////    _a1567  C_////Bridge
00  // 11 x27y86 CPE[1]
00  // 12 x27y86 CPE[2]
00  // 13 x27y86 CPE[3]
00  // 14 x27y86 CPE[4]
00  // 15 x27y86 CPE[5]
00  // 16 x27y86 CPE[6]
00  // 17 x27y86 CPE[7]
00  // 18 x27y86 CPE[8]
00  // 19 x27y86 CPE[9]
00  // 20 x28y85 CPE[0]  _a142  C_MX2b////    
00  // 21 x28y85 CPE[1]
00  // 22 x28y85 CPE[2]
00  // 23 x28y85 CPE[3]
00  // 24 x28y85 CPE[4]
00  // 25 x28y85 CPE[5]
00  // 26 x28y85 CPE[6]
00  // 27 x28y85 CPE[7]
00  // 28 x28y85 CPE[8]
00  // 29 x28y85 CPE[9]
00  // 30 x28y86 CPE[0]
00  // 31 x28y86 CPE[1]
00  // 32 x28y86 CPE[2]
00  // 33 x28y86 CPE[3]
00  // 34 x28y86 CPE[4]
00  // 35 x28y86 CPE[5]
00  // 36 x28y86 CPE[6]
00  // 37 x28y86 CPE[7]
00  // 38 x28y86 CPE[8]
00  // 39 x28y86 CPE[9]
00  // 40 x27y85 INMUX plane 2,1
00  // 41 x27y85 INMUX plane 4,3
00  // 42 x27y85 INMUX plane 6,5
00  // 43 x27y85 INMUX plane 8,7
00  // 44 x27y85 INMUX plane 10,9
10  // 45 x27y85 INMUX plane 12,11
18  // 46 x27y86 INMUX plane 2,1
28  // 47 x27y86 INMUX plane 4,3
08  // 48 x27y86 INMUX plane 6,5
29  // 49 x27y86 INMUX plane 8,7
18  // 50 x27y86 INMUX plane 10,9
00  // 51 x27y86 INMUX plane 12,11
18  // 52 x28y85 INMUX plane 2,1
00  // 53 x28y85 INMUX plane 4,3
04  // 54 x28y85 INMUX plane 6,5
13  // 55 x28y85 INMUX plane 8,7
80  // 56 x28y85 INMUX plane 10,9
00  // 57 x28y85 INMUX plane 12,11
00  // 58 x28y86 INMUX plane 2,1
00  // 59 x28y86 INMUX plane 4,3
00  // 60 x28y86 INMUX plane 6,5
43  // 61 x28y86 INMUX plane 8,7
00  // 62 x28y86 INMUX plane 10,9
20  // 63 x28y86 INMUX plane 12,11
00  // 64 x28y86 SB_BIG plane 1
00  // 65 x28y86 SB_BIG plane 1
00  // 66 x28y86 SB_DRIVE plane 2,1
88  // 67 x28y86 SB_BIG plane 2
22  // 68 x28y86 SB_BIG plane 2
41  // 69 x28y86 SB_BIG plane 3
00  // 70 x28y86 SB_BIG plane 3
00  // 71 x28y86 SB_DRIVE plane 4,3
00  // 72 x28y86 SB_BIG plane 4
00  // 73 x28y86 SB_BIG plane 4
00  // 74 x28y86 SB_BIG plane 5
00  // 75 x28y86 SB_BIG plane 5
00  // 76 x28y86 SB_DRIVE plane 6,5
56  // 77 x28y86 SB_BIG plane 6
20  // 78 x28y86 SB_BIG plane 6
48  // 79 x28y86 SB_BIG plane 7
42  // 80 x28y86 SB_BIG plane 7
00  // 81 x28y86 SB_DRIVE plane 8,7
00  // 82 x28y86 SB_BIG plane 8
00  // 83 x28y86 SB_BIG plane 8
00  // 84 x28y86 SB_BIG plane 9
00  // 85 x28y86 SB_BIG plane 9
00  // 86 x28y86 SB_DRIVE plane 10,9
00  // 87 x28y86 SB_BIG plane 10
00  // 88 x28y86 SB_BIG plane 10
00  // 89 x28y86 SB_BIG plane 11
00  // 90 x28y86 SB_BIG plane 11
00  // 91 x28y86 SB_DRIVE plane 12,11
00  // 92 x28y86 SB_BIG plane 12
04  // 93 x28y86 SB_BIG plane 12
00  // 94 x27y85 SB_SML plane 1
80  // 95 x27y85 SB_SML plane 2,1
2A  // 96 x27y85 SB_SML plane 2
A8  // 97 x27y85 SB_SML plane 3
02  // 98 x27y85 SB_SML plane 4,3
00  // 99 x27y85 SB_SML plane 4
00  // 100 x27y85 SB_SML plane 5
20  // 101 x27y85 SB_SML plane 6,5
5D  // 102 x27y85 SB_SML plane 6
88  // 103 x27y85 SB_SML plane 7
02  // 104 x27y85 SB_SML plane 8,7
9F // -- CRC low byte
20 // -- CRC high byte


// Config Latches on x29y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5EAF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2B // y_sel: 85
C7 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5EB7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y85 CPE[0]  _a1300  C_MX4b////    
00  //  1 x29y85 CPE[1]
00  //  2 x29y85 CPE[2]
00  //  3 x29y85 CPE[3]
00  //  4 x29y85 CPE[4]
00  //  5 x29y85 CPE[5]
00  //  6 x29y85 CPE[6]
00  //  7 x29y85 CPE[7]
00  //  8 x29y85 CPE[8]
00  //  9 x29y85 CPE[9]
00  // 10 x29y86 CPE[0]  _a1312  C_MX4b////    
00  // 11 x29y86 CPE[1]
00  // 12 x29y86 CPE[2]
00  // 13 x29y86 CPE[3]
00  // 14 x29y86 CPE[4]
00  // 15 x29y86 CPE[5]
00  // 16 x29y86 CPE[6]
00  // 17 x29y86 CPE[7]
00  // 18 x29y86 CPE[8]
00  // 19 x29y86 CPE[9]
00  // 20 x30y85 CPE[0]  _a1298  C_MX4b////    
00  // 21 x30y85 CPE[1]
00  // 22 x30y85 CPE[2]
00  // 23 x30y85 CPE[3]
00  // 24 x30y85 CPE[4]
00  // 25 x30y85 CPE[5]
00  // 26 x30y85 CPE[6]
00  // 27 x30y85 CPE[7]
00  // 28 x30y85 CPE[8]
00  // 29 x30y85 CPE[9]
00  // 30 x30y86 CPE[0]  _a1299  C_MX4b////    _a1570  C_////Bridge
00  // 31 x30y86 CPE[1]
00  // 32 x30y86 CPE[2]
00  // 33 x30y86 CPE[3]
00  // 34 x30y86 CPE[4]
00  // 35 x30y86 CPE[5]
00  // 36 x30y86 CPE[6]
00  // 37 x30y86 CPE[7]
00  // 38 x30y86 CPE[8]
00  // 39 x30y86 CPE[9]
38  // 40 x29y85 INMUX plane 2,1
1C  // 41 x29y85 INMUX plane 4,3
05  // 42 x29y85 INMUX plane 6,5
16  // 43 x29y85 INMUX plane 8,7
28  // 44 x29y85 INMUX plane 10,9
18  // 45 x29y85 INMUX plane 12,11
38  // 46 x29y86 INMUX plane 2,1
18  // 47 x29y86 INMUX plane 4,3
0C  // 48 x29y86 INMUX plane 6,5
30  // 49 x29y86 INMUX plane 8,7
28  // 50 x29y86 INMUX plane 10,9
00  // 51 x29y86 INMUX plane 12,11
08  // 52 x30y85 INMUX plane 2,1
35  // 53 x30y85 INMUX plane 4,3
3D  // 54 x30y85 INMUX plane 6,5
6E  // 55 x30y85 INMUX plane 8,7
A0  // 56 x30y85 INMUX plane 10,9
01  // 57 x30y85 INMUX plane 12,11
08  // 58 x30y86 INMUX plane 2,1
3D  // 59 x30y86 INMUX plane 4,3
02  // 60 x30y86 INMUX plane 6,5
24  // 61 x30y86 INMUX plane 8,7
10  // 62 x30y86 INMUX plane 10,9
E0  // 63 x30y86 INMUX plane 12,11
48  // 64 x29y85 SB_BIG plane 1
12  // 65 x29y85 SB_BIG plane 1
00  // 66 x29y85 SB_DRIVE plane 2,1
48  // 67 x29y85 SB_BIG plane 2
12  // 68 x29y85 SB_BIG plane 2
48  // 69 x29y85 SB_BIG plane 3
12  // 70 x29y85 SB_BIG plane 3
00  // 71 x29y85 SB_DRIVE plane 4,3
48  // 72 x29y85 SB_BIG plane 4
22  // 73 x29y85 SB_BIG plane 4
08  // 74 x29y85 SB_BIG plane 5
12  // 75 x29y85 SB_BIG plane 5
00  // 76 x29y85 SB_DRIVE plane 6,5
88  // 77 x29y85 SB_BIG plane 6
12  // 78 x29y85 SB_BIG plane 6
48  // 79 x29y85 SB_BIG plane 7
12  // 80 x29y85 SB_BIG plane 7
00  // 81 x29y85 SB_DRIVE plane 8,7
48  // 82 x29y85 SB_BIG plane 8
10  // 83 x29y85 SB_BIG plane 8
48  // 84 x29y85 SB_BIG plane 9
12  // 85 x29y85 SB_BIG plane 9
00  // 86 x29y85 SB_DRIVE plane 10,9
08  // 87 x29y85 SB_BIG plane 10
12  // 88 x29y85 SB_BIG plane 10
0B  // 89 x29y85 SB_BIG plane 11
34  // 90 x29y85 SB_BIG plane 11
02  // 91 x29y85 SB_DRIVE plane 12,11
93  // 92 x29y85 SB_BIG plane 12
22  // 93 x29y85 SB_BIG plane 12
A8  // 94 x30y86 SB_SML plane 1
12  // 95 x30y86 SB_SML plane 2,1
55  // 96 x30y86 SB_SML plane 2
B1  // 97 x30y86 SB_SML plane 3
82  // 98 x30y86 SB_SML plane 4,3
2A  // 99 x30y86 SB_SML plane 4
A8  // 100 x30y86 SB_SML plane 5
82  // 101 x30y86 SB_SML plane 6,5
2A  // 102 x30y86 SB_SML plane 6
A8  // 103 x30y86 SB_SML plane 7
82  // 104 x30y86 SB_SML plane 8,7
2A  // 105 x30y86 SB_SML plane 8
A8  // 106 x30y86 SB_SML plane 9
82  // 107 x30y86 SB_SML plane 10,9
2A  // 108 x30y86 SB_SML plane 10
A8  // 109 x30y86 SB_SML plane 11
82  // 110 x30y86 SB_SML plane 12,11
22  // 111 x30y86 SB_SML plane 12
72 // -- CRC low byte
BB // -- CRC high byte


// Config Latches on x31y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F2D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2B // y_sel: 85
9E // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F35
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y85 CPE[0]  _a79  C_MX2b////    _a1571  C_////Bridge
00  //  1 x31y85 CPE[1]
00  //  2 x31y85 CPE[2]
00  //  3 x31y85 CPE[3]
00  //  4 x31y85 CPE[4]
00  //  5 x31y85 CPE[5]
00  //  6 x31y85 CPE[6]
00  //  7 x31y85 CPE[7]
00  //  8 x31y85 CPE[8]
00  //  9 x31y85 CPE[9]
00  // 10 x31y86 CPE[0]  _a1577  C_////Bridge
00  // 11 x31y86 CPE[1]
00  // 12 x31y86 CPE[2]
00  // 13 x31y86 CPE[3]
00  // 14 x31y86 CPE[4]
00  // 15 x31y86 CPE[5]
00  // 16 x31y86 CPE[6]
00  // 17 x31y86 CPE[7]
00  // 18 x31y86 CPE[8]
00  // 19 x31y86 CPE[9]
00  // 20 x32y85 CPE[0]
00  // 21 x32y85 CPE[1]
00  // 22 x32y85 CPE[2]
00  // 23 x32y85 CPE[3]
00  // 24 x32y85 CPE[4]
00  // 25 x32y85 CPE[5]
00  // 26 x32y85 CPE[6]
00  // 27 x32y85 CPE[7]
00  // 28 x32y85 CPE[8]
00  // 29 x32y85 CPE[9]
00  // 30 x32y86 CPE[0]  _a1573  C_////Bridge
00  // 31 x32y86 CPE[1]
00  // 32 x32y86 CPE[2]
00  // 33 x32y86 CPE[3]
00  // 34 x32y86 CPE[4]
00  // 35 x32y86 CPE[5]
00  // 36 x32y86 CPE[6]
00  // 37 x32y86 CPE[7]
00  // 38 x32y86 CPE[8]
00  // 39 x32y86 CPE[9]
28  // 40 x31y85 INMUX plane 2,1
05  // 41 x31y85 INMUX plane 4,3
10  // 42 x31y85 INMUX plane 6,5
1F  // 43 x31y85 INMUX plane 8,7
00  // 44 x31y85 INMUX plane 10,9
05  // 45 x31y85 INMUX plane 12,11
00  // 46 x31y86 INMUX plane 2,1
38  // 47 x31y86 INMUX plane 4,3
02  // 48 x31y86 INMUX plane 6,5
28  // 49 x31y86 INMUX plane 8,7
00  // 50 x31y86 INMUX plane 10,9
28  // 51 x31y86 INMUX plane 12,11
00  // 52 x32y85 INMUX plane 2,1
05  // 53 x32y85 INMUX plane 4,3
80  // 54 x32y85 INMUX plane 6,5
40  // 55 x32y85 INMUX plane 8,7
80  // 56 x32y85 INMUX plane 10,9
43  // 57 x32y85 INMUX plane 12,11
28  // 58 x32y86 INMUX plane 2,1
00  // 59 x32y86 INMUX plane 4,3
A0  // 60 x32y86 INMUX plane 6,5
40  // 61 x32y86 INMUX plane 8,7
80  // 62 x32y86 INMUX plane 10,9
45  // 63 x32y86 INMUX plane 12,11
48  // 64 x32y86 SB_BIG plane 1
12  // 65 x32y86 SB_BIG plane 1
00  // 66 x32y86 SB_DRIVE plane 2,1
48  // 67 x32y86 SB_BIG plane 2
12  // 68 x32y86 SB_BIG plane 2
58  // 69 x32y86 SB_BIG plane 3
00  // 70 x32y86 SB_BIG plane 3
00  // 71 x32y86 SB_DRIVE plane 4,3
48  // 72 x32y86 SB_BIG plane 4
12  // 73 x32y86 SB_BIG plane 4
8E  // 74 x32y86 SB_BIG plane 5
20  // 75 x32y86 SB_BIG plane 5
00  // 76 x32y86 SB_DRIVE plane 6,5
48  // 77 x32y86 SB_BIG plane 6
12  // 78 x32y86 SB_BIG plane 6
00  // 79 x32y86 SB_BIG plane 7
00  // 80 x32y86 SB_BIG plane 7
00  // 81 x32y86 SB_DRIVE plane 8,7
48  // 82 x32y86 SB_BIG plane 8
12  // 83 x32y86 SB_BIG plane 8
00  // 84 x32y86 SB_BIG plane 9
00  // 85 x32y86 SB_BIG plane 9
00  // 86 x32y86 SB_DRIVE plane 10,9
03  // 87 x32y86 SB_BIG plane 10
22  // 88 x32y86 SB_BIG plane 10
00  // 89 x32y86 SB_BIG plane 11
30  // 90 x32y86 SB_BIG plane 11
00  // 91 x32y86 SB_DRIVE plane 12,11
00  // 92 x32y86 SB_BIG plane 12
00  // 93 x32y86 SB_BIG plane 12
A8  // 94 x31y85 SB_SML plane 1
82  // 95 x31y85 SB_SML plane 2,1
2A  // 96 x31y85 SB_SML plane 2
00  // 97 x31y85 SB_SML plane 3
80  // 98 x31y85 SB_SML plane 4,3
2A  // 99 x31y85 SB_SML plane 4
11  // 100 x31y85 SB_SML plane 5
85  // 101 x31y85 SB_SML plane 6,5
22  // 102 x31y85 SB_SML plane 6
00  // 103 x31y85 SB_SML plane 7
80  // 104 x31y85 SB_SML plane 8,7
22  // 105 x31y85 SB_SML plane 8
00  // 106 x31y85 SB_SML plane 9
00  // 107 x31y85 SB_SML plane 10,9
00  // 108 x31y85 SB_SML plane 10
11  // 109 x31y85 SB_SML plane 11
A8 // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x33y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5FA9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2B // y_sel: 85
46 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5FB1
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y85 CPE[0]  _a134  C_MX2b////    
00  //  1 x33y85 CPE[1]
00  //  2 x33y85 CPE[2]
00  //  3 x33y85 CPE[3]
00  //  4 x33y85 CPE[4]
00  //  5 x33y85 CPE[5]
00  //  6 x33y85 CPE[6]
00  //  7 x33y85 CPE[7]
00  //  8 x33y85 CPE[8]
00  //  9 x33y85 CPE[9]
00  // 10 x33y86 CPE[0]
00  // 11 x33y86 CPE[1]
00  // 12 x33y86 CPE[2]
00  // 13 x33y86 CPE[3]
00  // 14 x33y86 CPE[4]
00  // 15 x33y86 CPE[5]
00  // 16 x33y86 CPE[6]
00  // 17 x33y86 CPE[7]
00  // 18 x33y86 CPE[8]
00  // 19 x33y86 CPE[9]
00  // 20 x34y85 CPE[0]  _a106  C_MX2b////    
00  // 21 x34y85 CPE[1]
00  // 22 x34y85 CPE[2]
00  // 23 x34y85 CPE[3]
00  // 24 x34y85 CPE[4]
00  // 25 x34y85 CPE[5]
00  // 26 x34y85 CPE[6]
00  // 27 x34y85 CPE[7]
00  // 28 x34y85 CPE[8]
00  // 29 x34y85 CPE[9]
00  // 30 x34y86 CPE[0]
00  // 31 x34y86 CPE[1]
00  // 32 x34y86 CPE[2]
00  // 33 x34y86 CPE[3]
00  // 34 x34y86 CPE[4]
00  // 35 x34y86 CPE[5]
00  // 36 x34y86 CPE[6]
00  // 37 x34y86 CPE[7]
00  // 38 x34y86 CPE[8]
00  // 39 x34y86 CPE[9]
18  // 40 x33y85 INMUX plane 2,1
00  // 41 x33y85 INMUX plane 4,3
00  // 42 x33y85 INMUX plane 6,5
3F  // 43 x33y85 INMUX plane 8,7
00  // 44 x33y85 INMUX plane 10,9
28  // 45 x33y85 INMUX plane 12,11
18  // 46 x33y86 INMUX plane 2,1
00  // 47 x33y86 INMUX plane 4,3
00  // 48 x33y86 INMUX plane 6,5
00  // 49 x33y86 INMUX plane 8,7
00  // 50 x33y86 INMUX plane 10,9
04  // 51 x33y86 INMUX plane 12,11
20  // 52 x34y85 INMUX plane 2,1
10  // 53 x34y85 INMUX plane 4,3
10  // 54 x34y85 INMUX plane 6,5
65  // 55 x34y85 INMUX plane 8,7
00  // 56 x34y85 INMUX plane 10,9
50  // 57 x34y85 INMUX plane 12,11
20  // 58 x34y86 INMUX plane 2,1
03  // 59 x34y86 INMUX plane 4,3
11  // 60 x34y86 INMUX plane 6,5
40  // 61 x34y86 INMUX plane 8,7
00  // 62 x34y86 INMUX plane 10,9
58  // 63 x34y86 INMUX plane 12,11
48  // 64 x33y85 SB_BIG plane 1
12  // 65 x33y85 SB_BIG plane 1
80  // 66 x33y85 SB_DRIVE plane 2,1
0B  // 67 x33y85 SB_BIG plane 2
40  // 68 x33y85 SB_BIG plane 2
48  // 69 x33y85 SB_BIG plane 3
12  // 70 x33y85 SB_BIG plane 3
00  // 71 x33y85 SB_DRIVE plane 4,3
00  // 72 x33y85 SB_BIG plane 4
00  // 73 x33y85 SB_BIG plane 4
48  // 74 x33y85 SB_BIG plane 5
12  // 75 x33y85 SB_BIG plane 5
00  // 76 x33y85 SB_DRIVE plane 6,5
42  // 77 x33y85 SB_BIG plane 6
06  // 78 x33y85 SB_BIG plane 6
41  // 79 x33y85 SB_BIG plane 7
12  // 80 x33y85 SB_BIG plane 7
00  // 81 x33y85 SB_DRIVE plane 8,7
00  // 82 x33y85 SB_BIG plane 8
00  // 83 x33y85 SB_BIG plane 8
00  // 84 x33y85 SB_BIG plane 9
00  // 85 x33y85 SB_BIG plane 9
00  // 86 x33y85 SB_DRIVE plane 10,9
00  // 87 x33y85 SB_BIG plane 10
00  // 88 x33y85 SB_BIG plane 10
00  // 89 x33y85 SB_BIG plane 11
00  // 90 x33y85 SB_BIG plane 11
00  // 91 x33y85 SB_DRIVE plane 12,11
00  // 92 x33y85 SB_BIG plane 12
00  // 93 x33y85 SB_BIG plane 12
4B  // 94 x34y86 SB_SML plane 1
E7  // 95 x34y86 SB_SML plane 2,1
00  // 96 x34y86 SB_SML plane 2
A8  // 97 x34y86 SB_SML plane 3
02  // 98 x34y86 SB_SML plane 4,3
00  // 99 x34y86 SB_SML plane 4
A8  // 100 x34y86 SB_SML plane 5
02  // 101 x34y86 SB_SML plane 6,5
00  // 102 x34y86 SB_SML plane 6
A8  // 103 x34y86 SB_SML plane 7
02  // 104 x34y86 SB_SML plane 8,7
00  // 105 x34y86 SB_SML plane 8
01  // 106 x34y86 SB_SML plane 9
00  // 107 x34y86 SB_SML plane 10,9
00  // 108 x34y86 SB_SML plane 10
0B  // 109 x34y86 SB_SML plane 11
06  // 110 x34y86 SB_SML plane 12,11
1F // -- CRC low byte
4F // -- CRC high byte


// Config Latches on x35y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6026     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2B // y_sel: 85
2E // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 602E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y85 CPE[0]
00  //  1 x35y85 CPE[1]
00  //  2 x35y85 CPE[2]
00  //  3 x35y85 CPE[3]
00  //  4 x35y85 CPE[4]
00  //  5 x35y85 CPE[5]
00  //  6 x35y85 CPE[6]
00  //  7 x35y85 CPE[7]
00  //  8 x35y85 CPE[8]
00  //  9 x35y85 CPE[9]
00  // 10 x35y86 CPE[0]
00  // 11 x35y86 CPE[1]
00  // 12 x35y86 CPE[2]
00  // 13 x35y86 CPE[3]
00  // 14 x35y86 CPE[4]
00  // 15 x35y86 CPE[5]
00  // 16 x35y86 CPE[6]
00  // 17 x35y86 CPE[7]
00  // 18 x35y86 CPE[8]
00  // 19 x35y86 CPE[9]
00  // 20 x36y85 CPE[0]  _a132  C_MX2b////    
00  // 21 x36y85 CPE[1]
00  // 22 x36y85 CPE[2]
00  // 23 x36y85 CPE[3]
00  // 24 x36y85 CPE[4]
00  // 25 x36y85 CPE[5]
00  // 26 x36y85 CPE[6]
00  // 27 x36y85 CPE[7]
00  // 28 x36y85 CPE[8]
00  // 29 x36y85 CPE[9]
00  // 30 x36y86 CPE[0]  _a829  C_/C_0_1///    
00  // 31 x36y86 CPE[1]
00  // 32 x36y86 CPE[2]
00  // 33 x36y86 CPE[3]
00  // 34 x36y86 CPE[4]
00  // 35 x36y86 CPE[5]
00  // 36 x36y86 CPE[6]
00  // 37 x36y86 CPE[7]
00  // 38 x36y86 CPE[8]
00  // 39 x36y86 CPE[9]
08  // 40 x35y85 INMUX plane 2,1
00  // 41 x35y85 INMUX plane 4,3
00  // 42 x35y85 INMUX plane 6,5
01  // 43 x35y85 INMUX plane 8,7
00  // 44 x35y85 INMUX plane 10,9
00  // 45 x35y85 INMUX plane 12,11
09  // 46 x35y86 INMUX plane 2,1
20  // 47 x35y86 INMUX plane 4,3
20  // 48 x35y86 INMUX plane 6,5
03  // 49 x35y86 INMUX plane 8,7
01  // 50 x35y86 INMUX plane 10,9
21  // 51 x35y86 INMUX plane 12,11
00  // 52 x36y85 INMUX plane 2,1
00  // 53 x36y85 INMUX plane 4,3
00  // 54 x36y85 INMUX plane 6,5
1F  // 55 x36y85 INMUX plane 8,7
80  // 56 x36y85 INMUX plane 10,9
03  // 57 x36y85 INMUX plane 12,11
09  // 58 x36y86 INMUX plane 2,1
00  // 59 x36y86 INMUX plane 4,3
00  // 60 x36y86 INMUX plane 6,5
00  // 61 x36y86 INMUX plane 8,7
00  // 62 x36y86 INMUX plane 10,9
01  // 63 x36y86 INMUX plane 12,11
11  // 64 x36y86 SB_BIG plane 1
00  // 65 x36y86 SB_BIG plane 1
00  // 66 x36y86 SB_DRIVE plane 2,1
11  // 67 x36y86 SB_BIG plane 2
00  // 68 x36y86 SB_BIG plane 2
48  // 69 x36y86 SB_BIG plane 3
12  // 70 x36y86 SB_BIG plane 3
00  // 71 x36y86 SB_DRIVE plane 4,3
48  // 72 x36y86 SB_BIG plane 4
12  // 73 x36y86 SB_BIG plane 4
00  // 74 x36y86 SB_BIG plane 5
00  // 75 x36y86 SB_BIG plane 5
00  // 76 x36y86 SB_DRIVE plane 6,5
00  // 77 x36y86 SB_BIG plane 6
06  // 78 x36y86 SB_BIG plane 6
48  // 79 x36y86 SB_BIG plane 7
12  // 80 x36y86 SB_BIG plane 7
00  // 81 x36y86 SB_DRIVE plane 8,7
48  // 82 x36y86 SB_BIG plane 8
42  // 83 x36y86 SB_BIG plane 8
31  // 84 x36y86 SB_BIG plane 9
00  // 85 x36y86 SB_BIG plane 9
00  // 86 x36y86 SB_DRIVE plane 10,9
00  // 87 x36y86 SB_BIG plane 10
00  // 88 x36y86 SB_BIG plane 10
11  // 89 x36y86 SB_BIG plane 11
20  // 90 x36y86 SB_BIG plane 11
00  // 91 x36y86 SB_DRIVE plane 12,11
00  // 92 x36y86 SB_BIG plane 12
00  // 93 x36y86 SB_BIG plane 12
00  // 94 x35y85 SB_SML plane 1
10  // 95 x35y85 SB_SML plane 2,1
01  // 96 x35y85 SB_SML plane 2
A8  // 97 x35y85 SB_SML plane 3
82  // 98 x35y85 SB_SML plane 4,3
3A  // 99 x35y85 SB_SML plane 4
00  // 100 x35y85 SB_SML plane 5
00  // 101 x35y85 SB_SML plane 6,5
10  // 102 x35y85 SB_SML plane 6
B1  // 103 x35y85 SB_SML plane 7
82  // 104 x35y85 SB_SML plane 8,7
2A  // 105 x35y85 SB_SML plane 8
00  // 106 x35y85 SB_SML plane 9
00  // 107 x35y85 SB_SML plane 10,9
00  // 108 x35y85 SB_SML plane 10
01  // 109 x35y85 SB_SML plane 11
00  // 110 x35y85 SB_SML plane 12,11
18  // 111 x35y85 SB_SML plane 12
0A // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x37y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 60A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2B // y_sel: 85
F6 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 60AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y85 CPE[0]
00  //  1 x37y85 CPE[1]
00  //  2 x37y85 CPE[2]
00  //  3 x37y85 CPE[3]
00  //  4 x37y85 CPE[4]
00  //  5 x37y85 CPE[5]
00  //  6 x37y85 CPE[6]
00  //  7 x37y85 CPE[7]
00  //  8 x37y85 CPE[8]
00  //  9 x37y85 CPE[9]
00  // 10 x37y86 CPE[0]  _a229  C_///AND/D
00  // 11 x37y86 CPE[1]
00  // 12 x37y86 CPE[2]
00  // 13 x37y86 CPE[3]
00  // 14 x37y86 CPE[4]
00  // 15 x37y86 CPE[5]
00  // 16 x37y86 CPE[6]
00  // 17 x37y86 CPE[7]
00  // 18 x37y86 CPE[8]
00  // 19 x37y86 CPE[9]
00  // 20 x38y85 CPE[0]
00  // 21 x38y85 CPE[1]
00  // 22 x38y85 CPE[2]
00  // 23 x38y85 CPE[3]
00  // 24 x38y85 CPE[4]
00  // 25 x38y85 CPE[5]
00  // 26 x38y85 CPE[6]
00  // 27 x38y85 CPE[7]
00  // 28 x38y85 CPE[8]
00  // 29 x38y85 CPE[9]
00  // 30 x38y86 CPE[0]
00  // 31 x38y86 CPE[1]
00  // 32 x38y86 CPE[2]
00  // 33 x38y86 CPE[3]
00  // 34 x38y86 CPE[4]
00  // 35 x38y86 CPE[5]
00  // 36 x38y86 CPE[6]
00  // 37 x38y86 CPE[7]
00  // 38 x38y86 CPE[8]
00  // 39 x38y86 CPE[9]
08  // 40 x37y85 INMUX plane 2,1
00  // 41 x37y85 INMUX plane 4,3
00  // 42 x37y85 INMUX plane 6,5
00  // 43 x37y85 INMUX plane 8,7
00  // 44 x37y85 INMUX plane 10,9
01  // 45 x37y85 INMUX plane 12,11
00  // 46 x37y86 INMUX plane 2,1
06  // 47 x37y86 INMUX plane 4,3
00  // 48 x37y86 INMUX plane 6,5
05  // 49 x37y86 INMUX plane 8,7
00  // 50 x37y86 INMUX plane 10,9
00  // 51 x37y86 INMUX plane 12,11
18  // 52 x38y85 INMUX plane 2,1
10  // 53 x38y85 INMUX plane 4,3
00  // 54 x38y85 INMUX plane 6,5
00  // 55 x38y85 INMUX plane 8,7
00  // 56 x38y85 INMUX plane 10,9
18  // 57 x38y85 INMUX plane 12,11
19  // 58 x38y86 INMUX plane 2,1
00  // 59 x38y86 INMUX plane 4,3
00  // 60 x38y86 INMUX plane 6,5
04  // 61 x38y86 INMUX plane 8,7
01  // 62 x38y86 INMUX plane 10,9
01  // 63 x38y86 INMUX plane 12,11
00  // 64 x37y85 SB_BIG plane 1
00  // 65 x37y85 SB_BIG plane 1
00  // 66 x37y85 SB_DRIVE plane 2,1
48  // 67 x37y85 SB_BIG plane 2
12  // 68 x37y85 SB_BIG plane 2
00  // 69 x37y85 SB_BIG plane 3
00  // 70 x37y85 SB_BIG plane 3
00  // 71 x37y85 SB_DRIVE plane 4,3
00  // 72 x37y85 SB_BIG plane 4
00  // 73 x37y85 SB_BIG plane 4
00  // 74 x37y85 SB_BIG plane 5
00  // 75 x37y85 SB_BIG plane 5
00  // 76 x37y85 SB_DRIVE plane 6,5
48  // 77 x37y85 SB_BIG plane 6
10  // 78 x37y85 SB_BIG plane 6
00  // 79 x37y85 SB_BIG plane 7
00  // 80 x37y85 SB_BIG plane 7
00  // 81 x37y85 SB_DRIVE plane 8,7
00  // 82 x37y85 SB_BIG plane 8
00  // 83 x37y85 SB_BIG plane 8
00  // 84 x37y85 SB_BIG plane 9
00  // 85 x37y85 SB_BIG plane 9
00  // 86 x37y85 SB_DRIVE plane 10,9
00  // 87 x37y85 SB_BIG plane 10
00  // 88 x37y85 SB_BIG plane 10
11  // 89 x37y85 SB_BIG plane 11
00  // 90 x37y85 SB_BIG plane 11
00  // 91 x37y85 SB_DRIVE plane 12,11
00  // 92 x37y85 SB_BIG plane 12
00  // 93 x37y85 SB_BIG plane 12
00  // 94 x38y86 SB_SML plane 1
80  // 95 x38y86 SB_SML plane 2,1
6A  // 96 x38y86 SB_SML plane 2
00  // 97 x38y86 SB_SML plane 3
00  // 98 x38y86 SB_SML plane 4,3
00  // 99 x38y86 SB_SML plane 4
00  // 100 x38y86 SB_SML plane 5
80  // 101 x38y86 SB_SML plane 6,5
2A  // 102 x38y86 SB_SML plane 6
00  // 103 x38y86 SB_SML plane 7
00  // 104 x38y86 SB_SML plane 8,7
00  // 105 x38y86 SB_SML plane 8
11  // 106 x38y86 SB_SML plane 9
00  // 107 x38y86 SB_SML plane 10,9
00  // 108 x38y86 SB_SML plane 10
00  // 109 x38y86 SB_SML plane 11
00  // 110 x38y86 SB_SML plane 12,11
40  // 111 x38y86 SB_SML plane 12
64 // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x39y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6122     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2B // y_sel: 85
FE // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 612A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x39y85 CPE[0]
00  //  1 x39y85 CPE[1]
00  //  2 x39y85 CPE[2]
00  //  3 x39y85 CPE[3]
00  //  4 x39y85 CPE[4]
00  //  5 x39y85 CPE[5]
00  //  6 x39y85 CPE[6]
00  //  7 x39y85 CPE[7]
00  //  8 x39y85 CPE[8]
00  //  9 x39y85 CPE[9]
00  // 10 x39y86 CPE[0]  _a133  C_AND/D///    
00  // 11 x39y86 CPE[1]
00  // 12 x39y86 CPE[2]
00  // 13 x39y86 CPE[3]
00  // 14 x39y86 CPE[4]
00  // 15 x39y86 CPE[5]
00  // 16 x39y86 CPE[6]
00  // 17 x39y86 CPE[7]
00  // 18 x39y86 CPE[8]
00  // 19 x39y86 CPE[9]
00  // 20 x40y85 CPE[0]  _a74  C_///OR/D
00  // 21 x40y85 CPE[1]
00  // 22 x40y85 CPE[2]
00  // 23 x40y85 CPE[3]
00  // 24 x40y85 CPE[4]
00  // 25 x40y85 CPE[5]
00  // 26 x40y85 CPE[6]
00  // 27 x40y85 CPE[7]
00  // 28 x40y85 CPE[8]
00  // 29 x40y85 CPE[9]
00  // 30 x40y86 CPE[0]  net1 = net2: _a131  C_AND/D//AND/D
00  // 31 x40y86 CPE[1]
00  // 32 x40y86 CPE[2]
00  // 33 x40y86 CPE[3]
00  // 34 x40y86 CPE[4]
00  // 35 x40y86 CPE[5]
00  // 36 x40y86 CPE[6]
00  // 37 x40y86 CPE[7]
00  // 38 x40y86 CPE[8]
00  // 39 x40y86 CPE[9]
00  // 40 x39y85 INMUX plane 2,1
00  // 41 x39y85 INMUX plane 4,3
00  // 42 x39y85 INMUX plane 6,5
00  // 43 x39y85 INMUX plane 8,7
00  // 44 x39y85 INMUX plane 10,9
01  // 45 x39y85 INMUX plane 12,11
20  // 46 x39y86 INMUX plane 2,1
20  // 47 x39y86 INMUX plane 4,3
00  // 48 x39y86 INMUX plane 6,5
3B  // 49 x39y86 INMUX plane 8,7
00  // 50 x39y86 INMUX plane 10,9
24  // 51 x39y86 INMUX plane 12,11
00  // 52 x40y85 INMUX plane 2,1
3E  // 53 x40y85 INMUX plane 4,3
00  // 54 x40y85 INMUX plane 6,5
44  // 55 x40y85 INMUX plane 8,7
03  // 56 x40y85 INMUX plane 10,9
D8  // 57 x40y85 INMUX plane 12,11
03  // 58 x40y86 INMUX plane 2,1
07  // 59 x40y86 INMUX plane 4,3
03  // 60 x40y86 INMUX plane 6,5
05  // 61 x40y86 INMUX plane 8,7
00  // 62 x40y86 INMUX plane 10,9
05  // 63 x40y86 INMUX plane 12,11
00  // 64 x40y86 SB_BIG plane 1
00  // 65 x40y86 SB_BIG plane 1
00  // 66 x40y86 SB_DRIVE plane 2,1
48  // 67 x40y86 SB_BIG plane 2
12  // 68 x40y86 SB_BIG plane 2
48  // 69 x40y86 SB_BIG plane 3
12  // 70 x40y86 SB_BIG plane 3
00  // 71 x40y86 SB_DRIVE plane 4,3
48  // 72 x40y86 SB_BIG plane 4
12  // 73 x40y86 SB_BIG plane 4
00  // 74 x40y86 SB_BIG plane 5
00  // 75 x40y86 SB_BIG plane 5
00  // 76 x40y86 SB_DRIVE plane 6,5
48  // 77 x40y86 SB_BIG plane 6
10  // 78 x40y86 SB_BIG plane 6
48  // 79 x40y86 SB_BIG plane 7
12  // 80 x40y86 SB_BIG plane 7
00  // 81 x40y86 SB_DRIVE plane 8,7
48  // 82 x40y86 SB_BIG plane 8
12  // 83 x40y86 SB_BIG plane 8
38  // 84 x40y86 SB_BIG plane 9
10  // 85 x40y86 SB_BIG plane 9
00  // 86 x40y86 SB_DRIVE plane 10,9
00  // 87 x40y86 SB_BIG plane 10
00  // 88 x40y86 SB_BIG plane 10
00  // 89 x40y86 SB_BIG plane 11
00  // 90 x40y86 SB_BIG plane 11
00  // 91 x40y86 SB_DRIVE plane 12,11
00  // 92 x40y86 SB_BIG plane 12
20  // 93 x40y86 SB_BIG plane 12
00  // 94 x39y85 SB_SML plane 1
80  // 95 x39y85 SB_SML plane 2,1
2A  // 96 x39y85 SB_SML plane 2
88  // 97 x39y85 SB_SML plane 3
82  // 98 x39y85 SB_SML plane 4,3
22  // 99 x39y85 SB_SML plane 4
00  // 100 x39y85 SB_SML plane 5
80  // 101 x39y85 SB_SML plane 6,5
2A  // 102 x39y85 SB_SML plane 6
A8  // 103 x39y85 SB_SML plane 7
84  // 104 x39y85 SB_SML plane 8,7
28  // 105 x39y85 SB_SML plane 8
D6 // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x41y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 619A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2B // y_sel: 85
26 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 61A2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x41y85 CPE[0]
00  //  1 x41y85 CPE[1]
00  //  2 x41y85 CPE[2]
00  //  3 x41y85 CPE[3]
00  //  4 x41y85 CPE[4]
00  //  5 x41y85 CPE[5]
00  //  6 x41y85 CPE[6]
00  //  7 x41y85 CPE[7]
00  //  8 x41y85 CPE[8]
00  //  9 x41y85 CPE[9]
00  // 10 x41y86 CPE[0]
00  // 11 x41y86 CPE[1]
00  // 12 x41y86 CPE[2]
00  // 13 x41y86 CPE[3]
00  // 14 x41y86 CPE[4]
00  // 15 x41y86 CPE[5]
00  // 16 x41y86 CPE[6]
00  // 17 x41y86 CPE[7]
00  // 18 x41y86 CPE[8]
00  // 19 x41y86 CPE[9]
00  // 20 x42y85 CPE[0]
00  // 21 x42y85 CPE[1]
00  // 22 x42y85 CPE[2]
00  // 23 x42y85 CPE[3]
00  // 24 x42y85 CPE[4]
00  // 25 x42y85 CPE[5]
00  // 26 x42y85 CPE[6]
00  // 27 x42y85 CPE[7]
00  // 28 x42y85 CPE[8]
00  // 29 x42y85 CPE[9]
00  // 30 x42y86 CPE[0]  _a1422  C_MX2b////    
00  // 31 x42y86 CPE[1]
00  // 32 x42y86 CPE[2]
00  // 33 x42y86 CPE[3]
00  // 34 x42y86 CPE[4]
00  // 35 x42y86 CPE[5]
00  // 36 x42y86 CPE[6]
00  // 37 x42y86 CPE[7]
00  // 38 x42y86 CPE[8]
00  // 39 x42y86 CPE[9]
00  // 40 x41y85 INMUX plane 2,1
00  // 41 x41y85 INMUX plane 4,3
00  // 42 x41y85 INMUX plane 6,5
00  // 43 x41y85 INMUX plane 8,7
00  // 44 x41y85 INMUX plane 10,9
00  // 45 x41y85 INMUX plane 12,11
00  // 46 x41y86 INMUX plane 2,1
00  // 47 x41y86 INMUX plane 4,3
00  // 48 x41y86 INMUX plane 6,5
00  // 49 x41y86 INMUX plane 8,7
01  // 50 x41y86 INMUX plane 10,9
00  // 51 x41y86 INMUX plane 12,11
00  // 52 x42y85 INMUX plane 2,1
00  // 53 x42y85 INMUX plane 4,3
00  // 54 x42y85 INMUX plane 6,5
00  // 55 x42y85 INMUX plane 8,7
00  // 56 x42y85 INMUX plane 10,9
00  // 57 x42y85 INMUX plane 12,11
38  // 58 x42y86 INMUX plane 2,1
28  // 59 x42y86 INMUX plane 4,3
1B  // 60 x42y86 INMUX plane 6,5
32  // 61 x42y86 INMUX plane 8,7
19  // 62 x42y86 INMUX plane 10,9
00  // 63 x42y86 INMUX plane 12,11
00  // 64 x41y85 SB_BIG plane 1
00  // 65 x41y85 SB_BIG plane 1
00  // 66 x41y85 SB_DRIVE plane 2,1
00  // 67 x41y85 SB_BIG plane 2
00  // 68 x41y85 SB_BIG plane 2
00  // 69 x41y85 SB_BIG plane 3
00  // 70 x41y85 SB_BIG plane 3
00  // 71 x41y85 SB_DRIVE plane 4,3
08  // 72 x41y85 SB_BIG plane 4
12  // 73 x41y85 SB_BIG plane 4
00  // 74 x41y85 SB_BIG plane 5
00  // 75 x41y85 SB_BIG plane 5
00  // 76 x41y85 SB_DRIVE plane 6,5
00  // 77 x41y85 SB_BIG plane 6
00  // 78 x41y85 SB_BIG plane 6
00  // 79 x41y85 SB_BIG plane 7
00  // 80 x41y85 SB_BIG plane 7
00  // 81 x41y85 SB_DRIVE plane 8,7
48  // 82 x41y85 SB_BIG plane 8
12  // 83 x41y85 SB_BIG plane 8
00  // 84 x41y85 SB_BIG plane 9
00  // 85 x41y85 SB_BIG plane 9
00  // 86 x41y85 SB_DRIVE plane 10,9
00  // 87 x41y85 SB_BIG plane 10
00  // 88 x41y85 SB_BIG plane 10
00  // 89 x41y85 SB_BIG plane 11
00  // 90 x41y85 SB_BIG plane 11
00  // 91 x41y85 SB_DRIVE plane 12,11
00  // 92 x41y85 SB_BIG plane 12
00  // 93 x41y85 SB_BIG plane 12
00  // 94 x42y86 SB_SML plane 1
00  // 95 x42y86 SB_SML plane 2,1
00  // 96 x42y86 SB_SML plane 2
00  // 97 x42y86 SB_SML plane 3
80  // 98 x42y86 SB_SML plane 4,3
2A  // 99 x42y86 SB_SML plane 4
00  // 100 x42y86 SB_SML plane 5
00  // 101 x42y86 SB_SML plane 6,5
00  // 102 x42y86 SB_SML plane 6
00  // 103 x42y86 SB_SML plane 7
80  // 104 x42y86 SB_SML plane 8,7
2A  // 105 x42y86 SB_SML plane 8
9E // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x43y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6212     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2B // y_sel: 85
4E // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 621A
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x43y85 CPE[0]
00  //  1 x43y85 CPE[1]
00  //  2 x43y85 CPE[2]
00  //  3 x43y85 CPE[3]
00  //  4 x43y85 CPE[4]
00  //  5 x43y85 CPE[5]
00  //  6 x43y85 CPE[6]
00  //  7 x43y85 CPE[7]
00  //  8 x43y85 CPE[8]
00  //  9 x43y85 CPE[9]
00  // 10 x43y86 CPE[0]
00  // 11 x43y86 CPE[1]
00  // 12 x43y86 CPE[2]
00  // 13 x43y86 CPE[3]
00  // 14 x43y86 CPE[4]
00  // 15 x43y86 CPE[5]
00  // 16 x43y86 CPE[6]
00  // 17 x43y86 CPE[7]
00  // 18 x43y86 CPE[8]
00  // 19 x43y86 CPE[9]
00  // 20 x44y85 CPE[0]  _a49  C_AND////    
00  // 21 x44y85 CPE[1]
00  // 22 x44y85 CPE[2]
00  // 23 x44y85 CPE[3]
00  // 24 x44y85 CPE[4]
00  // 25 x44y85 CPE[5]
00  // 26 x44y85 CPE[6]
00  // 27 x44y85 CPE[7]
00  // 28 x44y85 CPE[8]
00  // 29 x44y85 CPE[9]
00  // 30 x44y86 CPE[0]
00  // 31 x44y86 CPE[1]
00  // 32 x44y86 CPE[2]
00  // 33 x44y86 CPE[3]
00  // 34 x44y86 CPE[4]
00  // 35 x44y86 CPE[5]
00  // 36 x44y86 CPE[6]
00  // 37 x44y86 CPE[7]
00  // 38 x44y86 CPE[8]
00  // 39 x44y86 CPE[9]
00  // 40 x43y85 INMUX plane 2,1
00  // 41 x43y85 INMUX plane 4,3
10  // 42 x43y85 INMUX plane 6,5
00  // 43 x43y85 INMUX plane 8,7
00  // 44 x43y85 INMUX plane 10,9
00  // 45 x43y85 INMUX plane 12,11
00  // 46 x43y86 INMUX plane 2,1
00  // 47 x43y86 INMUX plane 4,3
00  // 48 x43y86 INMUX plane 6,5
00  // 49 x43y86 INMUX plane 8,7
00  // 50 x43y86 INMUX plane 10,9
00  // 51 x43y86 INMUX plane 12,11
2C  // 52 x44y85 INMUX plane 2,1
3F  // 53 x44y85 INMUX plane 4,3
2C  // 54 x44y85 INMUX plane 6,5
03  // 55 x44y85 INMUX plane 8,7
80  // 56 x44y85 INMUX plane 10,9
2D  // 57 x44y85 INMUX plane 12,11
00  // 58 x44y86 INMUX plane 2,1
00  // 59 x44y86 INMUX plane 4,3
20  // 60 x44y86 INMUX plane 6,5
00  // 61 x44y86 INMUX plane 8,7
00  // 62 x44y86 INMUX plane 10,9
00  // 63 x44y86 INMUX plane 12,11
00  // 64 x44y86 SB_BIG plane 1
00  // 65 x44y86 SB_BIG plane 1
00  // 66 x44y86 SB_DRIVE plane 2,1
00  // 67 x44y86 SB_BIG plane 2
00  // 68 x44y86 SB_BIG plane 2
02  // 69 x44y86 SB_BIG plane 3
12  // 70 x44y86 SB_BIG plane 3
00  // 71 x44y86 SB_DRIVE plane 4,3
00  // 72 x44y86 SB_BIG plane 4
00  // 73 x44y86 SB_BIG plane 4
00  // 74 x44y86 SB_BIG plane 5
00  // 75 x44y86 SB_BIG plane 5
00  // 76 x44y86 SB_DRIVE plane 6,5
00  // 77 x44y86 SB_BIG plane 6
00  // 78 x44y86 SB_BIG plane 6
48  // 79 x44y86 SB_BIG plane 7
24  // 80 x44y86 SB_BIG plane 7
00  // 81 x44y86 SB_DRIVE plane 8,7
00  // 82 x44y86 SB_BIG plane 8
00  // 83 x44y86 SB_BIG plane 8
00  // 84 x44y86 SB_BIG plane 9
00  // 85 x44y86 SB_BIG plane 9
00  // 86 x44y86 SB_DRIVE plane 10,9
00  // 87 x44y86 SB_BIG plane 10
00  // 88 x44y86 SB_BIG plane 10
00  // 89 x44y86 SB_BIG plane 11
00  // 90 x44y86 SB_BIG plane 11
00  // 91 x44y86 SB_DRIVE plane 12,11
00  // 92 x44y86 SB_BIG plane 12
00  // 93 x44y86 SB_BIG plane 12
00  // 94 x43y85 SB_SML plane 1
00  // 95 x43y85 SB_SML plane 2,1
00  // 96 x43y85 SB_SML plane 2
A8  // 97 x43y85 SB_SML plane 3
02  // 98 x43y85 SB_SML plane 4,3
00  // 99 x43y85 SB_SML plane 4
00  // 100 x43y85 SB_SML plane 5
00  // 101 x43y85 SB_SML plane 6,5
00  // 102 x43y85 SB_SML plane 6
A8  // 103 x43y85 SB_SML plane 7
02  // 104 x43y85 SB_SML plane 8,7
A1 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x45y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6289     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2B // y_sel: 85
96 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6291
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x45y85 CPE[0]
00  //  1 x45y85 CPE[1]
00  //  2 x45y85 CPE[2]
00  //  3 x45y85 CPE[3]
00  //  4 x45y85 CPE[4]
00  //  5 x45y85 CPE[5]
00  //  6 x45y85 CPE[6]
00  //  7 x45y85 CPE[7]
00  //  8 x45y85 CPE[8]
00  //  9 x45y85 CPE[9]
00  // 10 x45y86 CPE[0]  _a709  C_/C_0_1///    _a1634  C_////Bridge
00  // 11 x45y86 CPE[1]
00  // 12 x45y86 CPE[2]
00  // 13 x45y86 CPE[3]
00  // 14 x45y86 CPE[4]
00  // 15 x45y86 CPE[5]
00  // 16 x45y86 CPE[6]
00  // 17 x45y86 CPE[7]
00  // 18 x45y86 CPE[8]
00  // 19 x45y86 CPE[9]
00  // 20 x46y85 CPE[0]  _a330  C_///AND/
00  // 21 x46y85 CPE[1]
00  // 22 x46y85 CPE[2]
00  // 23 x46y85 CPE[3]
00  // 24 x46y85 CPE[4]
00  // 25 x46y85 CPE[5]
00  // 26 x46y85 CPE[6]
00  // 27 x46y85 CPE[7]
00  // 28 x46y85 CPE[8]
00  // 29 x46y85 CPE[9]
00  // 30 x46y86 CPE[0]
00  // 31 x46y86 CPE[1]
00  // 32 x46y86 CPE[2]
00  // 33 x46y86 CPE[3]
00  // 34 x46y86 CPE[4]
00  // 35 x46y86 CPE[5]
00  // 36 x46y86 CPE[6]
00  // 37 x46y86 CPE[7]
00  // 38 x46y86 CPE[8]
00  // 39 x46y86 CPE[9]
00  // 40 x45y85 INMUX plane 2,1
00  // 41 x45y85 INMUX plane 4,3
00  // 42 x45y85 INMUX plane 6,5
00  // 43 x45y85 INMUX plane 8,7
18  // 44 x45y85 INMUX plane 10,9
00  // 45 x45y85 INMUX plane 12,11
10  // 46 x45y86 INMUX plane 2,1
01  // 47 x45y86 INMUX plane 4,3
28  // 48 x45y86 INMUX plane 6,5
28  // 49 x45y86 INMUX plane 8,7
00  // 50 x45y86 INMUX plane 10,9
2D  // 51 x45y86 INMUX plane 12,11
03  // 52 x46y85 INMUX plane 2,1
05  // 53 x46y85 INMUX plane 4,3
00  // 54 x46y85 INMUX plane 6,5
00  // 55 x46y85 INMUX plane 8,7
00  // 56 x46y85 INMUX plane 10,9
00  // 57 x46y85 INMUX plane 12,11
00  // 58 x46y86 INMUX plane 2,1
01  // 59 x46y86 INMUX plane 4,3
00  // 60 x46y86 INMUX plane 6,5
00  // 61 x46y86 INMUX plane 8,7
20  // 62 x46y86 INMUX plane 10,9
00  // 63 x46y86 INMUX plane 12,11
00  // 64 x45y85 SB_BIG plane 1
00  // 65 x45y85 SB_BIG plane 1
00  // 66 x45y85 SB_DRIVE plane 2,1
48  // 67 x45y85 SB_BIG plane 2
12  // 68 x45y85 SB_BIG plane 2
48  // 69 x45y85 SB_BIG plane 3
12  // 70 x45y85 SB_BIG plane 3
00  // 71 x45y85 SB_DRIVE plane 4,3
00  // 72 x45y85 SB_BIG plane 4
00  // 73 x45y85 SB_BIG plane 4
00  // 74 x45y85 SB_BIG plane 5
00  // 75 x45y85 SB_BIG plane 5
00  // 76 x45y85 SB_DRIVE plane 6,5
48  // 77 x45y85 SB_BIG plane 6
14  // 78 x45y85 SB_BIG plane 6
48  // 79 x45y85 SB_BIG plane 7
12  // 80 x45y85 SB_BIG plane 7
00  // 81 x45y85 SB_DRIVE plane 8,7
00  // 82 x45y85 SB_BIG plane 8
00  // 83 x45y85 SB_BIG plane 8
00  // 84 x45y85 SB_BIG plane 9
00  // 85 x45y85 SB_BIG plane 9
00  // 86 x45y85 SB_DRIVE plane 10,9
00  // 87 x45y85 SB_BIG plane 10
00  // 88 x45y85 SB_BIG plane 10
00  // 89 x45y85 SB_BIG plane 11
00  // 90 x45y85 SB_BIG plane 11
00  // 91 x45y85 SB_DRIVE plane 12,11
00  // 92 x45y85 SB_BIG plane 12
00  // 93 x45y85 SB_BIG plane 12
00  // 94 x46y86 SB_SML plane 1
84  // 95 x46y86 SB_SML plane 2,1
22  // 96 x46y86 SB_SML plane 2
B1  // 97 x46y86 SB_SML plane 3
02  // 98 x46y86 SB_SML plane 4,3
00  // 99 x46y86 SB_SML plane 4
00  // 100 x46y86 SB_SML plane 5
40  // 101 x46y86 SB_SML plane 6,5
53  // 102 x46y86 SB_SML plane 6
28  // 103 x46y86 SB_SML plane 7
02  // 104 x46y86 SB_SML plane 8,7
E8 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x47y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6300     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2B // y_sel: 85
5E // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6308
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x47y85 CPE[0]
00  //  1 x47y85 CPE[1]
00  //  2 x47y85 CPE[2]
00  //  3 x47y85 CPE[3]
00  //  4 x47y85 CPE[4]
00  //  5 x47y85 CPE[5]
00  //  6 x47y85 CPE[6]
00  //  7 x47y85 CPE[7]
00  //  8 x47y85 CPE[8]
00  //  9 x47y85 CPE[9]
00  // 10 x47y86 CPE[0]  _a1635  C_////Bridge
00  // 11 x47y86 CPE[1]
00  // 12 x47y86 CPE[2]
00  // 13 x47y86 CPE[3]
00  // 14 x47y86 CPE[4]
00  // 15 x47y86 CPE[5]
00  // 16 x47y86 CPE[6]
00  // 17 x47y86 CPE[7]
00  // 18 x47y86 CPE[8]
00  // 19 x47y86 CPE[9]
00  // 20 x48y85 CPE[0]  _a1419  C_MX2b////    
00  // 21 x48y85 CPE[1]
00  // 22 x48y85 CPE[2]
00  // 23 x48y85 CPE[3]
00  // 24 x48y85 CPE[4]
00  // 25 x48y85 CPE[5]
00  // 26 x48y85 CPE[6]
00  // 27 x48y85 CPE[7]
00  // 28 x48y85 CPE[8]
00  // 29 x48y85 CPE[9]
00  // 30 x48y86 CPE[0]
00  // 31 x48y86 CPE[1]
00  // 32 x48y86 CPE[2]
00  // 33 x48y86 CPE[3]
00  // 34 x48y86 CPE[4]
00  // 35 x48y86 CPE[5]
00  // 36 x48y86 CPE[6]
00  // 37 x48y86 CPE[7]
00  // 38 x48y86 CPE[8]
00  // 39 x48y86 CPE[9]
02  // 40 x47y85 INMUX plane 2,1
00  // 41 x47y85 INMUX plane 4,3
00  // 42 x47y85 INMUX plane 6,5
00  // 43 x47y85 INMUX plane 8,7
00  // 44 x47y85 INMUX plane 10,9
00  // 45 x47y85 INMUX plane 12,11
01  // 46 x47y86 INMUX plane 2,1
28  // 47 x47y86 INMUX plane 4,3
00  // 48 x47y86 INMUX plane 6,5
00  // 49 x47y86 INMUX plane 8,7
00  // 50 x47y86 INMUX plane 10,9
02  // 51 x47y86 INMUX plane 12,11
2A  // 52 x48y85 INMUX plane 2,1
00  // 53 x48y85 INMUX plane 4,3
24  // 54 x48y85 INMUX plane 6,5
00  // 55 x48y85 INMUX plane 8,7
80  // 56 x48y85 INMUX plane 10,9
00  // 57 x48y85 INMUX plane 12,11
04  // 58 x48y86 INMUX plane 2,1
01  // 59 x48y86 INMUX plane 4,3
00  // 60 x48y86 INMUX plane 6,5
00  // 61 x48y86 INMUX plane 8,7
00  // 62 x48y86 INMUX plane 10,9
03  // 63 x48y86 INMUX plane 12,11
00  // 64 x48y86 SB_BIG plane 1
00  // 65 x48y86 SB_BIG plane 1
00  // 66 x48y86 SB_DRIVE plane 2,1
48  // 67 x48y86 SB_BIG plane 2
12  // 68 x48y86 SB_BIG plane 2
48  // 69 x48y86 SB_BIG plane 3
12  // 70 x48y86 SB_BIG plane 3
00  // 71 x48y86 SB_DRIVE plane 4,3
00  // 72 x48y86 SB_BIG plane 4
00  // 73 x48y86 SB_BIG plane 4
00  // 74 x48y86 SB_BIG plane 5
00  // 75 x48y86 SB_BIG plane 5
00  // 76 x48y86 SB_DRIVE plane 6,5
48  // 77 x48y86 SB_BIG plane 6
12  // 78 x48y86 SB_BIG plane 6
48  // 79 x48y86 SB_BIG plane 7
12  // 80 x48y86 SB_BIG plane 7
00  // 81 x48y86 SB_DRIVE plane 8,7
00  // 82 x48y86 SB_BIG plane 8
00  // 83 x48y86 SB_BIG plane 8
00  // 84 x48y86 SB_BIG plane 9
00  // 85 x48y86 SB_BIG plane 9
00  // 86 x48y86 SB_DRIVE plane 10,9
00  // 87 x48y86 SB_BIG plane 10
00  // 88 x48y86 SB_BIG plane 10
00  // 89 x48y86 SB_BIG plane 11
06  // 90 x48y86 SB_BIG plane 11
00  // 91 x48y86 SB_DRIVE plane 12,11
00  // 92 x48y86 SB_BIG plane 12
00  // 93 x48y86 SB_BIG plane 12
A2  // 94 x47y85 SB_SML plane 1
81  // 95 x47y85 SB_SML plane 2,1
2A  // 96 x47y85 SB_SML plane 2
A8  // 97 x47y85 SB_SML plane 3
02  // 98 x47y85 SB_SML plane 4,3
00  // 99 x47y85 SB_SML plane 4
00  // 100 x47y85 SB_SML plane 5
80  // 101 x47y85 SB_SML plane 6,5
42  // 102 x47y85 SB_SML plane 6
A8  // 103 x47y85 SB_SML plane 7
02  // 104 x47y85 SB_SML plane 8,7
CF // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x49y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6377     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2B // y_sel: 85
86 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 637F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y85 CPE[0]
00  //  1 x49y85 CPE[1]
00  //  2 x49y85 CPE[2]
00  //  3 x49y85 CPE[3]
00  //  4 x49y85 CPE[4]
00  //  5 x49y85 CPE[5]
00  //  6 x49y85 CPE[6]
00  //  7 x49y85 CPE[7]
00  //  8 x49y85 CPE[8]
00  //  9 x49y85 CPE[9]
00  // 10 x49y86 CPE[0]
00  // 11 x49y86 CPE[1]
00  // 12 x49y86 CPE[2]
00  // 13 x49y86 CPE[3]
00  // 14 x49y86 CPE[4]
00  // 15 x49y86 CPE[5]
00  // 16 x49y86 CPE[6]
00  // 17 x49y86 CPE[7]
00  // 18 x49y86 CPE[8]
00  // 19 x49y86 CPE[9]
00  // 20 x50y85 CPE[0]
00  // 21 x50y85 CPE[1]
00  // 22 x50y85 CPE[2]
00  // 23 x50y85 CPE[3]
00  // 24 x50y85 CPE[4]
00  // 25 x50y85 CPE[5]
00  // 26 x50y85 CPE[6]
00  // 27 x50y85 CPE[7]
00  // 28 x50y85 CPE[8]
00  // 29 x50y85 CPE[9]
00  // 30 x50y86 CPE[0]
00  // 31 x50y86 CPE[1]
00  // 32 x50y86 CPE[2]
00  // 33 x50y86 CPE[3]
00  // 34 x50y86 CPE[4]
00  // 35 x50y86 CPE[5]
00  // 36 x50y86 CPE[6]
00  // 37 x50y86 CPE[7]
00  // 38 x50y86 CPE[8]
00  // 39 x50y86 CPE[9]
00  // 40 x49y85 INMUX plane 2,1
00  // 41 x49y85 INMUX plane 4,3
00  // 42 x49y85 INMUX plane 6,5
00  // 43 x49y85 INMUX plane 8,7
00  // 44 x49y85 INMUX plane 10,9
00  // 45 x49y85 INMUX plane 12,11
2C  // 46 x49y86 INMUX plane 2,1
00  // 47 x49y86 INMUX plane 4,3
00  // 48 x49y86 INMUX plane 6,5
00  // 49 x49y86 INMUX plane 8,7
00  // 50 x49y86 INMUX plane 10,9
00  // 51 x49y86 INMUX plane 12,11
00  // 52 x50y85 INMUX plane 2,1
18  // 53 x50y85 INMUX plane 4,3
03  // 54 x50y85 INMUX plane 6,5
18  // 55 x50y85 INMUX plane 8,7
00  // 56 x50y85 INMUX plane 10,9
00  // 57 x50y85 INMUX plane 12,11
00  // 58 x50y86 INMUX plane 2,1
00  // 59 x50y86 INMUX plane 4,3
00  // 60 x50y86 INMUX plane 6,5
00  // 61 x50y86 INMUX plane 8,7
00  // 62 x50y86 INMUX plane 10,9
00  // 63 x50y86 INMUX plane 12,11
00  // 64 x49y85 SB_BIG plane 1
04  // 65 x49y85 SB_BIG plane 1
00  // 66 x49y85 SB_DRIVE plane 2,1
00  // 67 x49y85 SB_BIG plane 2
00  // 68 x49y85 SB_BIG plane 2
00  // 69 x49y85 SB_BIG plane 3
00  // 70 x49y85 SB_BIG plane 3
00  // 71 x49y85 SB_DRIVE plane 4,3
00  // 72 x49y85 SB_BIG plane 4
00  // 73 x49y85 SB_BIG plane 4
00  // 74 x49y85 SB_BIG plane 5
00  // 75 x49y85 SB_BIG plane 5
00  // 76 x49y85 SB_DRIVE plane 6,5
00  // 77 x49y85 SB_BIG plane 6
00  // 78 x49y85 SB_BIG plane 6
00  // 79 x49y85 SB_BIG plane 7
00  // 80 x49y85 SB_BIG plane 7
00  // 81 x49y85 SB_DRIVE plane 8,7
00  // 82 x49y85 SB_BIG plane 8
00  // 83 x49y85 SB_BIG plane 8
00  // 84 x49y85 SB_BIG plane 9
00  // 85 x49y85 SB_BIG plane 9
00  // 86 x49y85 SB_DRIVE plane 10,9
00  // 87 x49y85 SB_BIG plane 10
00  // 88 x49y85 SB_BIG plane 10
00  // 89 x49y85 SB_BIG plane 11
00  // 90 x49y85 SB_BIG plane 11
00  // 91 x49y85 SB_DRIVE plane 12,11
00  // 92 x49y85 SB_BIG plane 12
00  // 93 x49y85 SB_BIG plane 12
00  // 94 x50y86 SB_SML plane 1
00  // 95 x50y86 SB_SML plane 2,1
00  // 96 x50y86 SB_SML plane 2
19  // 97 x50y86 SB_SML plane 3
00  // 98 x50y86 SB_SML plane 4,3
60  // 99 x50y86 SB_SML plane 4
00  // 100 x50y86 SB_SML plane 5
06  // 101 x50y86 SB_SML plane 6,5
00  // 102 x50y86 SB_SML plane 6
00  // 103 x50y86 SB_SML plane 7
00  // 104 x50y86 SB_SML plane 8,7
60  // 105 x50y86 SB_SML plane 8
09 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x51y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 63EF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2B // y_sel: 85
EE // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 63F7
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x51y85 CPE[0]  net1 = net2: _a311  C_AND///AND/
00  //  1 x51y85 CPE[1]
00  //  2 x51y85 CPE[2]
00  //  3 x51y85 CPE[3]
00  //  4 x51y85 CPE[4]
00  //  5 x51y85 CPE[5]
00  //  6 x51y85 CPE[6]
00  //  7 x51y85 CPE[7]
00  //  8 x51y85 CPE[8]
00  //  9 x51y85 CPE[9]
00  // 10 x51y86 CPE[0]  _a1433  C_MX2b////    
00  // 11 x51y86 CPE[1]
00  // 12 x51y86 CPE[2]
00  // 13 x51y86 CPE[3]
00  // 14 x51y86 CPE[4]
00  // 15 x51y86 CPE[5]
00  // 16 x51y86 CPE[6]
00  // 17 x51y86 CPE[7]
00  // 18 x51y86 CPE[8]
00  // 19 x51y86 CPE[9]
00  // 20 x52y85 CPE[0]  _a1630  C_////Bridge
00  // 21 x52y85 CPE[1]
00  // 22 x52y85 CPE[2]
00  // 23 x52y85 CPE[3]
00  // 24 x52y85 CPE[4]
00  // 25 x52y85 CPE[5]
00  // 26 x52y85 CPE[6]
00  // 27 x52y85 CPE[7]
00  // 28 x52y85 CPE[8]
00  // 29 x52y85 CPE[9]
00  // 30 x52y86 CPE[0]
00  // 31 x52y86 CPE[1]
00  // 32 x52y86 CPE[2]
00  // 33 x52y86 CPE[3]
00  // 34 x52y86 CPE[4]
00  // 35 x52y86 CPE[5]
00  // 36 x52y86 CPE[6]
00  // 37 x52y86 CPE[7]
00  // 38 x52y86 CPE[8]
00  // 39 x52y86 CPE[9]
28  // 40 x51y85 INMUX plane 2,1
05  // 41 x51y85 INMUX plane 4,3
28  // 42 x51y85 INMUX plane 6,5
03  // 43 x51y85 INMUX plane 8,7
00  // 44 x51y85 INMUX plane 10,9
00  // 45 x51y85 INMUX plane 12,11
01  // 46 x51y86 INMUX plane 2,1
21  // 47 x51y86 INMUX plane 4,3
2C  // 48 x51y86 INMUX plane 6,5
20  // 49 x51y86 INMUX plane 8,7
00  // 50 x51y86 INMUX plane 10,9
00  // 51 x51y86 INMUX plane 12,11
03  // 52 x52y85 INMUX plane 2,1
00  // 53 x52y85 INMUX plane 4,3
40  // 54 x52y85 INMUX plane 6,5
80  // 55 x52y85 INMUX plane 8,7
40  // 56 x52y85 INMUX plane 10,9
80  // 57 x52y85 INMUX plane 12,11
28  // 58 x52y86 INMUX plane 2,1
00  // 59 x52y86 INMUX plane 4,3
58  // 60 x52y86 INMUX plane 6,5
80  // 61 x52y86 INMUX plane 8,7
80  // 62 x52y86 INMUX plane 10,9
80  // 63 x52y86 INMUX plane 12,11
48  // 64 x52y86 SB_BIG plane 1
02  // 65 x52y86 SB_BIG plane 1
00  // 66 x52y86 SB_DRIVE plane 2,1
48  // 67 x52y86 SB_BIG plane 2
12  // 68 x52y86 SB_BIG plane 2
48  // 69 x52y86 SB_BIG plane 3
12  // 70 x52y86 SB_BIG plane 3
00  // 71 x52y86 SB_DRIVE plane 4,3
00  // 72 x52y86 SB_BIG plane 4
00  // 73 x52y86 SB_BIG plane 4
48  // 74 x52y86 SB_BIG plane 5
12  // 75 x52y86 SB_BIG plane 5
00  // 76 x52y86 SB_DRIVE plane 6,5
48  // 77 x52y86 SB_BIG plane 6
12  // 78 x52y86 SB_BIG plane 6
48  // 79 x52y86 SB_BIG plane 7
12  // 80 x52y86 SB_BIG plane 7
00  // 81 x52y86 SB_DRIVE plane 8,7
00  // 82 x52y86 SB_BIG plane 8
00  // 83 x52y86 SB_BIG plane 8
00  // 84 x52y86 SB_BIG plane 9
00  // 85 x52y86 SB_BIG plane 9
00  // 86 x52y86 SB_DRIVE plane 10,9
00  // 87 x52y86 SB_BIG plane 10
00  // 88 x52y86 SB_BIG plane 10
00  // 89 x52y86 SB_BIG plane 11
00  // 90 x52y86 SB_BIG plane 11
00  // 91 x52y86 SB_DRIVE plane 12,11
00  // 92 x52y86 SB_BIG plane 12
00  // 93 x52y86 SB_BIG plane 12
08  // 94 x51y85 SB_SML plane 1
82  // 95 x51y85 SB_SML plane 2,1
28  // 96 x51y85 SB_SML plane 2
A8  // 97 x51y85 SB_SML plane 3
02  // 98 x51y85 SB_SML plane 4,3
00  // 99 x51y85 SB_SML plane 4
A8  // 100 x51y85 SB_SML plane 5
82  // 101 x51y85 SB_SML plane 6,5
2A  // 102 x51y85 SB_SML plane 6
A8  // 103 x51y85 SB_SML plane 7
02  // 104 x51y85 SB_SML plane 8,7
08 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x161y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6466     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2B // y_sel: 85
20 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 646E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y85
00  // 14 right_edge_EN1 at x163y85
00  // 15 right_edge_EN2 at x163y85
00  // 16 right_edge_EN0 at x163y86
00  // 17 right_edge_EN1 at x163y86
00  // 18 right_edge_EN2 at x163y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y85 SB_BIG plane 1
12  // 65 x161y85 SB_BIG plane 1
00  // 66 x161y85 SB_DRIVE plane 2,1
48  // 67 x161y85 SB_BIG plane 2
12  // 68 x161y85 SB_BIG plane 2
48  // 69 x161y85 SB_BIG plane 3
12  // 70 x161y85 SB_BIG plane 3
00  // 71 x161y85 SB_DRIVE plane 4,3
48  // 72 x161y85 SB_BIG plane 4
12  // 73 x161y85 SB_BIG plane 4
48  // 74 x161y85 SB_BIG plane 5
12  // 75 x161y85 SB_BIG plane 5
00  // 76 x161y85 SB_DRIVE plane 6,5
48  // 77 x161y85 SB_BIG plane 6
12  // 78 x161y85 SB_BIG plane 6
48  // 79 x161y85 SB_BIG plane 7
12  // 80 x161y85 SB_BIG plane 7
00  // 81 x161y85 SB_DRIVE plane 8,7
48  // 82 x161y85 SB_BIG plane 8
12  // 83 x161y85 SB_BIG plane 8
48  // 84 x161y85 SB_BIG plane 9
12  // 85 x161y85 SB_BIG plane 9
00  // 86 x161y85 SB_DRIVE plane 10,9
48  // 87 x161y85 SB_BIG plane 10
12  // 88 x161y85 SB_BIG plane 10
48  // 89 x161y85 SB_BIG plane 11
12  // 90 x161y85 SB_BIG plane 11
00  // 91 x161y85 SB_DRIVE plane 12,11
48  // 92 x161y85 SB_BIG plane 12
12  // 93 x161y85 SB_BIG plane 12
A8  // 94 x162y86 SB_SML plane 1
82  // 95 x162y86 SB_SML plane 2,1
2A  // 96 x162y86 SB_SML plane 2
A8  // 97 x162y86 SB_SML plane 3
82  // 98 x162y86 SB_SML plane 4,3
2A  // 99 x162y86 SB_SML plane 4
A8  // 100 x162y86 SB_SML plane 5
82  // 101 x162y86 SB_SML plane 6,5
2A  // 102 x162y86 SB_SML plane 6
A8  // 103 x162y86 SB_SML plane 7
82  // 104 x162y86 SB_SML plane 8,7
2A  // 105 x162y86 SB_SML plane 8
A8  // 106 x162y86 SB_SML plane 9
82  // 107 x162y86 SB_SML plane 10,9
2A  // 108 x162y86 SB_SML plane 10
A8  // 109 x162y86 SB_SML plane 11
82  // 110 x162y86 SB_SML plane 12,11
2A  // 111 x162y86 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 64E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2C // y_sel: 87
B0 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 64EC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y87
00  // 14 left_edge_EN1 at x-2y87
00  // 15 left_edge_EN2 at x-2y87
00  // 16 left_edge_EN0 at x-2y88
00  // 17 left_edge_EN1 at x-2y88
00  // 18 left_edge_EN2 at x-2y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y87 SB_BIG plane 1
12  // 65 x-1y87 SB_BIG plane 1
00  // 66 x-1y87 SB_DRIVE plane 2,1
48  // 67 x-1y87 SB_BIG plane 2
12  // 68 x-1y87 SB_BIG plane 2
48  // 69 x-1y87 SB_BIG plane 3
12  // 70 x-1y87 SB_BIG plane 3
00  // 71 x-1y87 SB_DRIVE plane 4,3
48  // 72 x-1y87 SB_BIG plane 4
12  // 73 x-1y87 SB_BIG plane 4
48  // 74 x-1y87 SB_BIG plane 5
12  // 75 x-1y87 SB_BIG plane 5
00  // 76 x-1y87 SB_DRIVE plane 6,5
48  // 77 x-1y87 SB_BIG plane 6
12  // 78 x-1y87 SB_BIG plane 6
48  // 79 x-1y87 SB_BIG plane 7
12  // 80 x-1y87 SB_BIG plane 7
00  // 81 x-1y87 SB_DRIVE plane 8,7
48  // 82 x-1y87 SB_BIG plane 8
12  // 83 x-1y87 SB_BIG plane 8
8F  // 84 x-1y87 SB_BIG plane 9
24  // 85 x-1y87 SB_BIG plane 9
01  // 86 x-1y87 SB_DRIVE plane 10,9
B8  // 87 x-1y87 SB_BIG plane 10
24  // 88 x-1y87 SB_BIG plane 10
48  // 89 x-1y87 SB_BIG plane 11
12  // 90 x-1y87 SB_BIG plane 11
00  // 91 x-1y87 SB_DRIVE plane 12,11
48  // 92 x-1y87 SB_BIG plane 12
12  // 93 x-1y87 SB_BIG plane 12
A8  // 94 x0y88 SB_SML plane 1
82  // 95 x0y88 SB_SML plane 2,1
2A  // 96 x0y88 SB_SML plane 2
A8  // 97 x0y88 SB_SML plane 3
82  // 98 x0y88 SB_SML plane 4,3
2A  // 99 x0y88 SB_SML plane 4
A8  // 100 x0y88 SB_SML plane 5
82  // 101 x0y88 SB_SML plane 6,5
2A  // 102 x0y88 SB_SML plane 6
A8  // 103 x0y88 SB_SML plane 7
82  // 104 x0y88 SB_SML plane 8,7
2A  // 105 x0y88 SB_SML plane 8
A8  // 106 x0y88 SB_SML plane 9
82  // 107 x0y88 SB_SML plane 10,9
2A  // 108 x0y88 SB_SML plane 10
A8  // 109 x0y88 SB_SML plane 11
82  // 110 x0y88 SB_SML plane 12,11
2A  // 111 x0y88 SB_SML plane 12
5E // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6562     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2C // y_sel: 87
68 // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 656A
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x1y87 CPE[0]
00  //  1 x1y87 CPE[1]
00  //  2 x1y87 CPE[2]
00  //  3 x1y87 CPE[3]
00  //  4 x1y87 CPE[4]
00  //  5 x1y87 CPE[5]
00  //  6 x1y87 CPE[6]
00  //  7 x1y87 CPE[7]
00  //  8 x1y87 CPE[8]
00  //  9 x1y87 CPE[9]
00  // 10 x1y88 CPE[0]
00  // 11 x1y88 CPE[1]
00  // 12 x1y88 CPE[2]
00  // 13 x1y88 CPE[3]
00  // 14 x1y88 CPE[4]
00  // 15 x1y88 CPE[5]
00  // 16 x1y88 CPE[6]
00  // 17 x1y88 CPE[7]
00  // 18 x1y88 CPE[8]
00  // 19 x1y88 CPE[9]
00  // 20 x2y87 CPE[0]
00  // 21 x2y87 CPE[1]
00  // 22 x2y87 CPE[2]
00  // 23 x2y87 CPE[3]
00  // 24 x2y87 CPE[4]
00  // 25 x2y87 CPE[5]
00  // 26 x2y87 CPE[6]
00  // 27 x2y87 CPE[7]
00  // 28 x2y87 CPE[8]
00  // 29 x2y87 CPE[9]
00  // 30 x2y88 CPE[0]
00  // 31 x2y88 CPE[1]
00  // 32 x2y88 CPE[2]
00  // 33 x2y88 CPE[3]
00  // 34 x2y88 CPE[4]
00  // 35 x2y88 CPE[5]
00  // 36 x2y88 CPE[6]
00  // 37 x2y88 CPE[7]
00  // 38 x2y88 CPE[8]
00  // 39 x2y88 CPE[9]
00  // 40 x1y87 INMUX plane 2,1
00  // 41 x1y87 INMUX plane 4,3
00  // 42 x1y87 INMUX plane 6,5
00  // 43 x1y87 INMUX plane 8,7
09  // 44 x1y87 INMUX plane 10,9
00  // 45 x1y87 INMUX plane 12,11
00  // 46 x1y88 INMUX plane 2,1
00  // 47 x1y88 INMUX plane 4,3
00  // 48 x1y88 INMUX plane 6,5
00  // 49 x1y88 INMUX plane 8,7
00  // 50 x1y88 INMUX plane 10,9
00  // 51 x1y88 INMUX plane 12,11
00  // 52 x2y87 INMUX plane 2,1
00  // 53 x2y87 INMUX plane 4,3
00  // 54 x2y87 INMUX plane 6,5
00  // 55 x2y87 INMUX plane 8,7
00  // 56 x2y87 INMUX plane 10,9
00  // 57 x2y87 INMUX plane 12,11
00  // 58 x2y88 INMUX plane 2,1
00  // 59 x2y88 INMUX plane 4,3
00  // 60 x2y88 INMUX plane 6,5
00  // 61 x2y88 INMUX plane 8,7
00  // 62 x2y88 INMUX plane 10,9
00  // 63 x2y88 INMUX plane 12,11
02  // 64 x2y88 SB_BIG plane 1
1C  // 65 x2y88 SB_BIG plane 1
00  // 66 x2y88 SB_DRIVE plane 2,1
00  // 67 x2y88 SB_BIG plane 2
00  // 68 x2y88 SB_BIG plane 2
02  // 69 x2y88 SB_BIG plane 3
1E  // 70 x2y88 SB_BIG plane 3
00  // 71 x2y88 SB_DRIVE plane 4,3
00  // 72 x2y88 SB_BIG plane 4
00  // 73 x2y88 SB_BIG plane 4
00  // 74 x2y88 SB_BIG plane 5
00  // 75 x2y88 SB_BIG plane 5
00  // 76 x2y88 SB_DRIVE plane 6,5
00  // 77 x2y88 SB_BIG plane 6
00  // 78 x2y88 SB_BIG plane 6
00  // 79 x2y88 SB_BIG plane 7
00  // 80 x2y88 SB_BIG plane 7
00  // 81 x2y88 SB_DRIVE plane 8,7
00  // 82 x2y88 SB_BIG plane 8
00  // 83 x2y88 SB_BIG plane 8
00  // 84 x2y88 SB_BIG plane 9
00  // 85 x2y88 SB_BIG plane 9
00  // 86 x2y88 SB_DRIVE plane 10,9
38  // 87 x2y88 SB_BIG plane 10
00  // 88 x2y88 SB_BIG plane 10
0D  // 89 x2y88 SB_BIG plane 11
71 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x3y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 65CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
2C // y_sel: 87
00 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 65D2
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x3y87 CPE[0]
00  //  1 x3y87 CPE[1]
00  //  2 x3y87 CPE[2]
00  //  3 x3y87 CPE[3]
00  //  4 x3y87 CPE[4]
00  //  5 x3y87 CPE[5]
00  //  6 x3y87 CPE[6]
00  //  7 x3y87 CPE[7]
00  //  8 x3y87 CPE[8]
00  //  9 x3y87 CPE[9]
00  // 10 x3y88 CPE[0]
00  // 11 x3y88 CPE[1]
00  // 12 x3y88 CPE[2]
00  // 13 x3y88 CPE[3]
00  // 14 x3y88 CPE[4]
00  // 15 x3y88 CPE[5]
00  // 16 x3y88 CPE[6]
00  // 17 x3y88 CPE[7]
00  // 18 x3y88 CPE[8]
00  // 19 x3y88 CPE[9]
00  // 20 x4y87 CPE[0]
00  // 21 x4y87 CPE[1]
00  // 22 x4y87 CPE[2]
00  // 23 x4y87 CPE[3]
00  // 24 x4y87 CPE[4]
00  // 25 x4y87 CPE[5]
00  // 26 x4y87 CPE[6]
00  // 27 x4y87 CPE[7]
00  // 28 x4y87 CPE[8]
00  // 29 x4y87 CPE[9]
00  // 30 x4y88 CPE[0]
00  // 31 x4y88 CPE[1]
00  // 32 x4y88 CPE[2]
00  // 33 x4y88 CPE[3]
00  // 34 x4y88 CPE[4]
00  // 35 x4y88 CPE[5]
00  // 36 x4y88 CPE[6]
00  // 37 x4y88 CPE[7]
00  // 38 x4y88 CPE[8]
00  // 39 x4y88 CPE[9]
00  // 40 x3y87 INMUX plane 2,1
00  // 41 x3y87 INMUX plane 4,3
00  // 42 x3y87 INMUX plane 6,5
00  // 43 x3y87 INMUX plane 8,7
00  // 44 x3y87 INMUX plane 10,9
00  // 45 x3y87 INMUX plane 12,11
00  // 46 x3y88 INMUX plane 2,1
00  // 47 x3y88 INMUX plane 4,3
00  // 48 x3y88 INMUX plane 6,5
00  // 49 x3y88 INMUX plane 8,7
08  // 50 x3y88 INMUX plane 10,9
01  // 51 x3y88 INMUX plane 12,11
00  // 52 x4y87 INMUX plane 2,1
00  // 53 x4y87 INMUX plane 4,3
00  // 54 x4y87 INMUX plane 6,5
00  // 55 x4y87 INMUX plane 8,7
00  // 56 x4y87 INMUX plane 10,9
00  // 57 x4y87 INMUX plane 12,11
00  // 58 x4y88 INMUX plane 2,1
00  // 59 x4y88 INMUX plane 4,3
00  // 60 x4y88 INMUX plane 6,5
00  // 61 x4y88 INMUX plane 8,7
08  // 62 x4y88 INMUX plane 10,9
01  // 63 x4y88 INMUX plane 12,11
D3 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x5y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6618     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
2C // y_sel: 87
D8 // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6620
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x5y87 CPE[0]
00  //  1 x5y87 CPE[1]
00  //  2 x5y87 CPE[2]
00  //  3 x5y87 CPE[3]
00  //  4 x5y87 CPE[4]
00  //  5 x5y87 CPE[5]
00  //  6 x5y87 CPE[6]
00  //  7 x5y87 CPE[7]
00  //  8 x5y87 CPE[8]
00  //  9 x5y87 CPE[9]
00  // 10 x5y88 CPE[0]
00  // 11 x5y88 CPE[1]
00  // 12 x5y88 CPE[2]
00  // 13 x5y88 CPE[3]
00  // 14 x5y88 CPE[4]
00  // 15 x5y88 CPE[5]
00  // 16 x5y88 CPE[6]
00  // 17 x5y88 CPE[7]
00  // 18 x5y88 CPE[8]
00  // 19 x5y88 CPE[9]
00  // 20 x6y87 CPE[0]
00  // 21 x6y87 CPE[1]
00  // 22 x6y87 CPE[2]
00  // 23 x6y87 CPE[3]
00  // 24 x6y87 CPE[4]
00  // 25 x6y87 CPE[5]
00  // 26 x6y87 CPE[6]
00  // 27 x6y87 CPE[7]
00  // 28 x6y87 CPE[8]
00  // 29 x6y87 CPE[9]
00  // 30 x6y88 CPE[0]
00  // 31 x6y88 CPE[1]
00  // 32 x6y88 CPE[2]
00  // 33 x6y88 CPE[3]
00  // 34 x6y88 CPE[4]
00  // 35 x6y88 CPE[5]
00  // 36 x6y88 CPE[6]
00  // 37 x6y88 CPE[7]
00  // 38 x6y88 CPE[8]
00  // 39 x6y88 CPE[9]
00  // 40 x5y87 INMUX plane 2,1
00  // 41 x5y87 INMUX plane 4,3
00  // 42 x5y87 INMUX plane 6,5
00  // 43 x5y87 INMUX plane 8,7
00  // 44 x5y87 INMUX plane 10,9
00  // 45 x5y87 INMUX plane 12,11
00  // 46 x5y88 INMUX plane 2,1
00  // 47 x5y88 INMUX plane 4,3
00  // 48 x5y88 INMUX plane 6,5
00  // 49 x5y88 INMUX plane 8,7
00  // 50 x5y88 INMUX plane 10,9
00  // 51 x5y88 INMUX plane 12,11
00  // 52 x6y87 INMUX plane 2,1
00  // 53 x6y87 INMUX plane 4,3
00  // 54 x6y87 INMUX plane 6,5
00  // 55 x6y87 INMUX plane 8,7
00  // 56 x6y87 INMUX plane 10,9
00  // 57 x6y87 INMUX plane 12,11
00  // 58 x6y88 INMUX plane 2,1
00  // 59 x6y88 INMUX plane 4,3
00  // 60 x6y88 INMUX plane 6,5
00  // 61 x6y88 INMUX plane 8,7
00  // 62 x6y88 INMUX plane 10,9
00  // 63 x6y88 INMUX plane 12,11
00  // 64 x6y88 SB_BIG plane 1
00  // 65 x6y88 SB_BIG plane 1
00  // 66 x6y88 SB_DRIVE plane 2,1
00  // 67 x6y88 SB_BIG plane 2
00  // 68 x6y88 SB_BIG plane 2
00  // 69 x6y88 SB_BIG plane 3
00  // 70 x6y88 SB_BIG plane 3
00  // 71 x6y88 SB_DRIVE plane 4,3
00  // 72 x6y88 SB_BIG plane 4
00  // 73 x6y88 SB_BIG plane 4
00  // 74 x6y88 SB_BIG plane 5
00  // 75 x6y88 SB_BIG plane 5
00  // 76 x6y88 SB_DRIVE plane 6,5
00  // 77 x6y88 SB_BIG plane 6
00  // 78 x6y88 SB_BIG plane 6
00  // 79 x6y88 SB_BIG plane 7
00  // 80 x6y88 SB_BIG plane 7
00  // 81 x6y88 SB_DRIVE plane 8,7
00  // 82 x6y88 SB_BIG plane 8
00  // 83 x6y88 SB_BIG plane 8
00  // 84 x6y88 SB_BIG plane 9
00  // 85 x6y88 SB_BIG plane 9
00  // 86 x6y88 SB_DRIVE plane 10,9
00  // 87 x6y88 SB_BIG plane 10
00  // 88 x6y88 SB_BIG plane 10
00  // 89 x6y88 SB_BIG plane 11
00  // 90 x6y88 SB_BIG plane 11
04  // 91 x6y88 SB_DRIVE plane 12,11
F6 // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x11y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6682     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
2C // y_sel: 87
60 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 668A
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x11y87 CPE[0]
00  //  1 x11y87 CPE[1]
00  //  2 x11y87 CPE[2]
00  //  3 x11y87 CPE[3]
00  //  4 x11y87 CPE[4]
00  //  5 x11y87 CPE[5]
00  //  6 x11y87 CPE[6]
00  //  7 x11y87 CPE[7]
00  //  8 x11y87 CPE[8]
00  //  9 x11y87 CPE[9]
00  // 10 x11y88 CPE[0]
00  // 11 x11y88 CPE[1]
00  // 12 x11y88 CPE[2]
00  // 13 x11y88 CPE[3]
00  // 14 x11y88 CPE[4]
00  // 15 x11y88 CPE[5]
00  // 16 x11y88 CPE[6]
00  // 17 x11y88 CPE[7]
00  // 18 x11y88 CPE[8]
00  // 19 x11y88 CPE[9]
00  // 20 x12y87 CPE[0]
00  // 21 x12y87 CPE[1]
00  // 22 x12y87 CPE[2]
00  // 23 x12y87 CPE[3]
00  // 24 x12y87 CPE[4]
00  // 25 x12y87 CPE[5]
00  // 26 x12y87 CPE[6]
00  // 27 x12y87 CPE[7]
00  // 28 x12y87 CPE[8]
00  // 29 x12y87 CPE[9]
00  // 30 x12y88 CPE[0]
00  // 31 x12y88 CPE[1]
00  // 32 x12y88 CPE[2]
00  // 33 x12y88 CPE[3]
00  // 34 x12y88 CPE[4]
00  // 35 x12y88 CPE[5]
00  // 36 x12y88 CPE[6]
00  // 37 x12y88 CPE[7]
00  // 38 x12y88 CPE[8]
00  // 39 x12y88 CPE[9]
00  // 40 x11y87 INMUX plane 2,1
00  // 41 x11y87 INMUX plane 4,3
00  // 42 x11y87 INMUX plane 6,5
00  // 43 x11y87 INMUX plane 8,7
00  // 44 x11y87 INMUX plane 10,9
00  // 45 x11y87 INMUX plane 12,11
00  // 46 x11y88 INMUX plane 2,1
00  // 47 x11y88 INMUX plane 4,3
00  // 48 x11y88 INMUX plane 6,5
00  // 49 x11y88 INMUX plane 8,7
00  // 50 x11y88 INMUX plane 10,9
00  // 51 x11y88 INMUX plane 12,11
00  // 52 x12y87 INMUX plane 2,1
00  // 53 x12y87 INMUX plane 4,3
00  // 54 x12y87 INMUX plane 6,5
00  // 55 x12y87 INMUX plane 8,7
01  // 56 x12y87 INMUX plane 10,9
00  // 57 x12y87 INMUX plane 12,11
00  // 58 x12y88 INMUX plane 2,1
00  // 59 x12y88 INMUX plane 4,3
00  // 60 x12y88 INMUX plane 6,5
00  // 61 x12y88 INMUX plane 8,7
00  // 62 x12y88 INMUX plane 10,9
00  // 63 x12y88 INMUX plane 12,11
00  // 64 x11y87 SB_BIG plane 1
00  // 65 x11y87 SB_BIG plane 1
00  // 66 x11y87 SB_DRIVE plane 2,1
00  // 67 x11y87 SB_BIG plane 2
00  // 68 x11y87 SB_BIG plane 2
00  // 69 x11y87 SB_BIG plane 3
00  // 70 x11y87 SB_BIG plane 3
00  // 71 x11y87 SB_DRIVE plane 4,3
00  // 72 x11y87 SB_BIG plane 4
00  // 73 x11y87 SB_BIG plane 4
00  // 74 x11y87 SB_BIG plane 5
00  // 75 x11y87 SB_BIG plane 5
00  // 76 x11y87 SB_DRIVE plane 6,5
00  // 77 x11y87 SB_BIG plane 6
00  // 78 x11y87 SB_BIG plane 6
00  // 79 x11y87 SB_BIG plane 7
00  // 80 x11y87 SB_BIG plane 7
00  // 81 x11y87 SB_DRIVE plane 8,7
00  // 82 x11y87 SB_BIG plane 8
00  // 83 x11y87 SB_BIG plane 8
29  // 84 x11y87 SB_BIG plane 9
D3 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x13y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 66E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
2C // y_sel: 87
B8 // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66ED
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x13y87 CPE[0]
00  //  1 x13y87 CPE[1]
00  //  2 x13y87 CPE[2]
00  //  3 x13y87 CPE[3]
00  //  4 x13y87 CPE[4]
00  //  5 x13y87 CPE[5]
00  //  6 x13y87 CPE[6]
00  //  7 x13y87 CPE[7]
00  //  8 x13y87 CPE[8]
00  //  9 x13y87 CPE[9]
00  // 10 x13y88 CPE[0]
00  // 11 x13y88 CPE[1]
00  // 12 x13y88 CPE[2]
00  // 13 x13y88 CPE[3]
00  // 14 x13y88 CPE[4]
00  // 15 x13y88 CPE[5]
00  // 16 x13y88 CPE[6]
00  // 17 x13y88 CPE[7]
00  // 18 x13y88 CPE[8]
00  // 19 x13y88 CPE[9]
00  // 20 x14y87 CPE[0]
00  // 21 x14y87 CPE[1]
00  // 22 x14y87 CPE[2]
00  // 23 x14y87 CPE[3]
00  // 24 x14y87 CPE[4]
00  // 25 x14y87 CPE[5]
00  // 26 x14y87 CPE[6]
00  // 27 x14y87 CPE[7]
00  // 28 x14y87 CPE[8]
00  // 29 x14y87 CPE[9]
00  // 30 x14y88 CPE[0]
00  // 31 x14y88 CPE[1]
00  // 32 x14y88 CPE[2]
00  // 33 x14y88 CPE[3]
00  // 34 x14y88 CPE[4]
00  // 35 x14y88 CPE[5]
00  // 36 x14y88 CPE[6]
00  // 37 x14y88 CPE[7]
00  // 38 x14y88 CPE[8]
00  // 39 x14y88 CPE[9]
00  // 40 x13y87 INMUX plane 2,1
00  // 41 x13y87 INMUX plane 4,3
00  // 42 x13y87 INMUX plane 6,5
00  // 43 x13y87 INMUX plane 8,7
01  // 44 x13y87 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x15y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6720     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
2C // y_sel: 87
70 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6728
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y87 CPE[0]
00  //  1 x15y87 CPE[1]
00  //  2 x15y87 CPE[2]
00  //  3 x15y87 CPE[3]
00  //  4 x15y87 CPE[4]
00  //  5 x15y87 CPE[5]
00  //  6 x15y87 CPE[6]
00  //  7 x15y87 CPE[7]
00  //  8 x15y87 CPE[8]
00  //  9 x15y87 CPE[9]
00  // 10 x15y88 CPE[0]
00  // 11 x15y88 CPE[1]
00  // 12 x15y88 CPE[2]
00  // 13 x15y88 CPE[3]
00  // 14 x15y88 CPE[4]
00  // 15 x15y88 CPE[5]
00  // 16 x15y88 CPE[6]
00  // 17 x15y88 CPE[7]
00  // 18 x15y88 CPE[8]
00  // 19 x15y88 CPE[9]
00  // 20 x16y87 CPE[0]
00  // 21 x16y87 CPE[1]
00  // 22 x16y87 CPE[2]
00  // 23 x16y87 CPE[3]
00  // 24 x16y87 CPE[4]
00  // 25 x16y87 CPE[5]
00  // 26 x16y87 CPE[6]
00  // 27 x16y87 CPE[7]
00  // 28 x16y87 CPE[8]
00  // 29 x16y87 CPE[9]
00  // 30 x16y88 CPE[0]
00  // 31 x16y88 CPE[1]
00  // 32 x16y88 CPE[2]
00  // 33 x16y88 CPE[3]
00  // 34 x16y88 CPE[4]
00  // 35 x16y88 CPE[5]
00  // 36 x16y88 CPE[6]
00  // 37 x16y88 CPE[7]
00  // 38 x16y88 CPE[8]
00  // 39 x16y88 CPE[9]
00  // 40 x15y87 INMUX plane 2,1
00  // 41 x15y87 INMUX plane 4,3
00  // 42 x15y87 INMUX plane 6,5
00  // 43 x15y87 INMUX plane 8,7
00  // 44 x15y87 INMUX plane 10,9
00  // 45 x15y87 INMUX plane 12,11
00  // 46 x15y88 INMUX plane 2,1
00  // 47 x15y88 INMUX plane 4,3
00  // 48 x15y88 INMUX plane 6,5
00  // 49 x15y88 INMUX plane 8,7
00  // 50 x15y88 INMUX plane 10,9
00  // 51 x15y88 INMUX plane 12,11
00  // 52 x16y87 INMUX plane 2,1
00  // 53 x16y87 INMUX plane 4,3
00  // 54 x16y87 INMUX plane 6,5
00  // 55 x16y87 INMUX plane 8,7
01  // 56 x16y87 INMUX plane 10,9
00  // 57 x16y87 INMUX plane 12,11
00  // 58 x16y88 INMUX plane 2,1
00  // 59 x16y88 INMUX plane 4,3
00  // 60 x16y88 INMUX plane 6,5
00  // 61 x16y88 INMUX plane 8,7
00  // 62 x16y88 INMUX plane 10,9
00  // 63 x16y88 INMUX plane 12,11
00  // 64 x15y87 SB_BIG plane 1
00  // 65 x15y87 SB_BIG plane 1
00  // 66 x15y87 SB_DRIVE plane 2,1
00  // 67 x15y87 SB_BIG plane 2
00  // 68 x15y87 SB_BIG plane 2
00  // 69 x15y87 SB_BIG plane 3
00  // 70 x15y87 SB_BIG plane 3
00  // 71 x15y87 SB_DRIVE plane 4,3
00  // 72 x15y87 SB_BIG plane 4
00  // 73 x15y87 SB_BIG plane 4
00  // 74 x15y87 SB_BIG plane 5
00  // 75 x15y87 SB_BIG plane 5
00  // 76 x15y87 SB_DRIVE plane 6,5
00  // 77 x15y87 SB_BIG plane 6
00  // 78 x15y87 SB_BIG plane 6
00  // 79 x15y87 SB_BIG plane 7
00  // 80 x15y87 SB_BIG plane 7
00  // 81 x15y87 SB_DRIVE plane 8,7
00  // 82 x15y87 SB_BIG plane 8
00  // 83 x15y87 SB_BIG plane 8
31  // 84 x15y87 SB_BIG plane 9
00  // 85 x15y87 SB_BIG plane 9
05  // 86 x15y87 SB_DRIVE plane 10,9
5D // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x17y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6785     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
2C // y_sel: 87
A8 // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 678D
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x17y87 CPE[0]
00  //  1 x17y87 CPE[1]
00  //  2 x17y87 CPE[2]
00  //  3 x17y87 CPE[3]
00  //  4 x17y87 CPE[4]
00  //  5 x17y87 CPE[5]
00  //  6 x17y87 CPE[6]
00  //  7 x17y87 CPE[7]
00  //  8 x17y87 CPE[8]
00  //  9 x17y87 CPE[9]
00  // 10 x17y88 CPE[0]
00  // 11 x17y88 CPE[1]
00  // 12 x17y88 CPE[2]
00  // 13 x17y88 CPE[3]
00  // 14 x17y88 CPE[4]
00  // 15 x17y88 CPE[5]
00  // 16 x17y88 CPE[6]
00  // 17 x17y88 CPE[7]
00  // 18 x17y88 CPE[8]
00  // 19 x17y88 CPE[9]
00  // 20 x18y87 CPE[0]
00  // 21 x18y87 CPE[1]
00  // 22 x18y87 CPE[2]
00  // 23 x18y87 CPE[3]
00  // 24 x18y87 CPE[4]
00  // 25 x18y87 CPE[5]
00  // 26 x18y87 CPE[6]
00  // 27 x18y87 CPE[7]
00  // 28 x18y87 CPE[8]
00  // 29 x18y87 CPE[9]
00  // 30 x18y88 CPE[0]
00  // 31 x18y88 CPE[1]
00  // 32 x18y88 CPE[2]
00  // 33 x18y88 CPE[3]
00  // 34 x18y88 CPE[4]
00  // 35 x18y88 CPE[5]
00  // 36 x18y88 CPE[6]
00  // 37 x18y88 CPE[7]
00  // 38 x18y88 CPE[8]
00  // 39 x18y88 CPE[9]
00  // 40 x17y87 INMUX plane 2,1
10  // 41 x17y87 INMUX plane 4,3
00  // 42 x17y87 INMUX plane 6,5
00  // 43 x17y87 INMUX plane 8,7
01  // 44 x17y87 INMUX plane 10,9
00  // 45 x17y87 INMUX plane 12,11
00  // 46 x17y88 INMUX plane 2,1
00  // 47 x17y88 INMUX plane 4,3
00  // 48 x17y88 INMUX plane 6,5
00  // 49 x17y88 INMUX plane 8,7
00  // 50 x17y88 INMUX plane 10,9
00  // 51 x17y88 INMUX plane 12,11
10  // 52 x18y87 INMUX plane 2,1
00  // 53 x18y87 INMUX plane 4,3
00  // 54 x18y87 INMUX plane 6,5
00  // 55 x18y87 INMUX plane 8,7
00  // 56 x18y87 INMUX plane 10,9
00  // 57 x18y87 INMUX plane 12,11
00  // 58 x18y88 INMUX plane 2,1
20  // 59 x18y88 INMUX plane 4,3
00  // 60 x18y88 INMUX plane 6,5
00  // 61 x18y88 INMUX plane 8,7
00  // 62 x18y88 INMUX plane 10,9
00  // 63 x18y88 INMUX plane 12,11
00  // 64 x18y88 SB_BIG plane 1
04  // 65 x18y88 SB_BIG plane 1
04  // 66 x18y88 SB_DRIVE plane 2,1
00  // 67 x18y88 SB_BIG plane 2
00  // 68 x18y88 SB_BIG plane 2
00  // 69 x18y88 SB_BIG plane 3
00  // 70 x18y88 SB_BIG plane 3
01  // 71 x18y88 SB_DRIVE plane 4,3
00  // 72 x18y88 SB_BIG plane 4
00  // 73 x18y88 SB_BIG plane 4
00  // 74 x18y88 SB_BIG plane 5
00  // 75 x18y88 SB_BIG plane 5
00  // 76 x18y88 SB_DRIVE plane 6,5
00  // 77 x18y88 SB_BIG plane 6
00  // 78 x18y88 SB_BIG plane 6
00  // 79 x18y88 SB_BIG plane 7
00  // 80 x18y88 SB_BIG plane 7
00  // 81 x18y88 SB_DRIVE plane 8,7
00  // 82 x18y88 SB_BIG plane 8
00  // 83 x18y88 SB_BIG plane 8
00  // 84 x18y88 SB_BIG plane 9
00  // 85 x18y88 SB_BIG plane 9
00  // 86 x18y88 SB_DRIVE plane 10,9
00  // 87 x18y88 SB_BIG plane 10
00  // 88 x18y88 SB_BIG plane 10
31  // 89 x18y88 SB_BIG plane 11
9D // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x19y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 67ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2C // y_sel: 87
C0 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 67F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x19y87 CPE[0]  _a546  C_AND////    
00  //  1 x19y87 CPE[1]
00  //  2 x19y87 CPE[2]
00  //  3 x19y87 CPE[3]
00  //  4 x19y87 CPE[4]
00  //  5 x19y87 CPE[5]
00  //  6 x19y87 CPE[6]
00  //  7 x19y87 CPE[7]
00  //  8 x19y87 CPE[8]
00  //  9 x19y87 CPE[9]
00  // 10 x19y88 CPE[0]  _a144  C_///AND/
00  // 11 x19y88 CPE[1]
00  // 12 x19y88 CPE[2]
00  // 13 x19y88 CPE[3]
00  // 14 x19y88 CPE[4]
00  // 15 x19y88 CPE[5]
00  // 16 x19y88 CPE[6]
00  // 17 x19y88 CPE[7]
00  // 18 x19y88 CPE[8]
00  // 19 x19y88 CPE[9]
00  // 20 x20y87 CPE[0]
00  // 21 x20y87 CPE[1]
00  // 22 x20y87 CPE[2]
00  // 23 x20y87 CPE[3]
00  // 24 x20y87 CPE[4]
00  // 25 x20y87 CPE[5]
00  // 26 x20y87 CPE[6]
00  // 27 x20y87 CPE[7]
00  // 28 x20y87 CPE[8]
00  // 29 x20y87 CPE[9]
00  // 30 x20y88 CPE[0]
00  // 31 x20y88 CPE[1]
00  // 32 x20y88 CPE[2]
00  // 33 x20y88 CPE[3]
00  // 34 x20y88 CPE[4]
00  // 35 x20y88 CPE[5]
00  // 36 x20y88 CPE[6]
00  // 37 x20y88 CPE[7]
00  // 38 x20y88 CPE[8]
00  // 39 x20y88 CPE[9]
02  // 40 x19y87 INMUX plane 2,1
00  // 41 x19y87 INMUX plane 4,3
2E  // 42 x19y87 INMUX plane 6,5
00  // 43 x19y87 INMUX plane 8,7
00  // 44 x19y87 INMUX plane 10,9
00  // 45 x19y87 INMUX plane 12,11
20  // 46 x19y88 INMUX plane 2,1
38  // 47 x19y88 INMUX plane 4,3
00  // 48 x19y88 INMUX plane 6,5
00  // 49 x19y88 INMUX plane 8,7
00  // 50 x19y88 INMUX plane 10,9
11  // 51 x19y88 INMUX plane 12,11
00  // 52 x20y87 INMUX plane 2,1
00  // 53 x20y87 INMUX plane 4,3
08  // 54 x20y87 INMUX plane 6,5
40  // 55 x20y87 INMUX plane 8,7
00  // 56 x20y87 INMUX plane 10,9
40  // 57 x20y87 INMUX plane 12,11
00  // 58 x20y88 INMUX plane 2,1
00  // 59 x20y88 INMUX plane 4,3
10  // 60 x20y88 INMUX plane 6,5
40  // 61 x20y88 INMUX plane 8,7
00  // 62 x20y88 INMUX plane 10,9
41  // 63 x20y88 INMUX plane 12,11
48  // 64 x19y87 SB_BIG plane 1
12  // 65 x19y87 SB_BIG plane 1
00  // 66 x19y87 SB_DRIVE plane 2,1
48  // 67 x19y87 SB_BIG plane 2
1A  // 68 x19y87 SB_BIG plane 2
00  // 69 x19y87 SB_BIG plane 3
00  // 70 x19y87 SB_BIG plane 3
00  // 71 x19y87 SB_DRIVE plane 4,3
00  // 72 x19y87 SB_BIG plane 4
0A  // 73 x19y87 SB_BIG plane 4
48  // 74 x19y87 SB_BIG plane 5
12  // 75 x19y87 SB_BIG plane 5
00  // 76 x19y87 SB_DRIVE plane 6,5
41  // 77 x19y87 SB_BIG plane 6
12  // 78 x19y87 SB_BIG plane 6
00  // 79 x19y87 SB_BIG plane 7
00  // 80 x19y87 SB_BIG plane 7
00  // 81 x19y87 SB_DRIVE plane 8,7
00  // 82 x19y87 SB_BIG plane 8
00  // 83 x19y87 SB_BIG plane 8
00  // 84 x19y87 SB_BIG plane 9
00  // 85 x19y87 SB_BIG plane 9
00  // 86 x19y87 SB_DRIVE plane 10,9
00  // 87 x19y87 SB_BIG plane 10
00  // 88 x19y87 SB_BIG plane 10
00  // 89 x19y87 SB_BIG plane 11
00  // 90 x19y87 SB_BIG plane 11
00  // 91 x19y87 SB_DRIVE plane 12,11
00  // 92 x19y87 SB_BIG plane 12
00  // 93 x19y87 SB_BIG plane 12
28  // 94 x20y88 SB_SML plane 1
82  // 95 x20y88 SB_SML plane 2,1
2A  // 96 x20y88 SB_SML plane 2
00  // 97 x20y88 SB_SML plane 3
00  // 98 x20y88 SB_SML plane 4,3
00  // 99 x20y88 SB_SML plane 4
A8  // 100 x20y88 SB_SML plane 5
82  // 101 x20y88 SB_SML plane 6,5
2A  // 102 x20y88 SB_SML plane 6
00  // 103 x20y88 SB_SML plane 7
00  // 104 x20y88 SB_SML plane 8,7
00  // 105 x20y88 SB_SML plane 8
00  // 106 x20y88 SB_SML plane 9
10  // 107 x20y88 SB_SML plane 10,9
00  // 108 x20y88 SB_SML plane 10
00  // 109 x20y88 SB_SML plane 11
00  // 110 x20y88 SB_SML plane 12,11
18  // 111 x20y88 SB_SML plane 12
67 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x21y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 686B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2C // y_sel: 87
18 // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6873
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x21y87 CPE[0]
00  //  1 x21y87 CPE[1]
00  //  2 x21y87 CPE[2]
00  //  3 x21y87 CPE[3]
00  //  4 x21y87 CPE[4]
00  //  5 x21y87 CPE[5]
00  //  6 x21y87 CPE[6]
00  //  7 x21y87 CPE[7]
00  //  8 x21y87 CPE[8]
00  //  9 x21y87 CPE[9]
00  // 10 x21y88 CPE[0]
00  // 11 x21y88 CPE[1]
00  // 12 x21y88 CPE[2]
00  // 13 x21y88 CPE[3]
00  // 14 x21y88 CPE[4]
00  // 15 x21y88 CPE[5]
00  // 16 x21y88 CPE[6]
00  // 17 x21y88 CPE[7]
00  // 18 x21y88 CPE[8]
00  // 19 x21y88 CPE[9]
00  // 20 x22y87 CPE[0]  _a368  C_OR/D///    
00  // 21 x22y87 CPE[1]
00  // 22 x22y87 CPE[2]
00  // 23 x22y87 CPE[3]
00  // 24 x22y87 CPE[4]
00  // 25 x22y87 CPE[5]
00  // 26 x22y87 CPE[6]
00  // 27 x22y87 CPE[7]
00  // 28 x22y87 CPE[8]
00  // 29 x22y87 CPE[9]
00  // 30 x22y88 CPE[0]  _a148  C_AND////    _a149  C_///AND/
00  // 31 x22y88 CPE[1]
00  // 32 x22y88 CPE[2]
00  // 33 x22y88 CPE[3]
00  // 34 x22y88 CPE[4]
00  // 35 x22y88 CPE[5]
00  // 36 x22y88 CPE[6]
00  // 37 x22y88 CPE[7]
00  // 38 x22y88 CPE[8]
00  // 39 x22y88 CPE[9]
10  // 40 x21y87 INMUX plane 2,1
14  // 41 x21y87 INMUX plane 4,3
08  // 42 x21y87 INMUX plane 6,5
00  // 43 x21y87 INMUX plane 8,7
00  // 44 x21y87 INMUX plane 10,9
00  // 45 x21y87 INMUX plane 12,11
00  // 46 x21y88 INMUX plane 2,1
00  // 47 x21y88 INMUX plane 4,3
00  // 48 x21y88 INMUX plane 6,5
02  // 49 x21y88 INMUX plane 8,7
08  // 50 x21y88 INMUX plane 10,9
00  // 51 x21y88 INMUX plane 12,11
00  // 52 x22y87 INMUX plane 2,1
00  // 53 x22y87 INMUX plane 4,3
29  // 54 x22y87 INMUX plane 6,5
12  // 55 x22y87 INMUX plane 8,7
06  // 56 x22y87 INMUX plane 10,9
CD  // 57 x22y87 INMUX plane 12,11
20  // 58 x22y88 INMUX plane 2,1
24  // 59 x22y88 INMUX plane 4,3
38  // 60 x22y88 INMUX plane 6,5
06  // 61 x22y88 INMUX plane 8,7
00  // 62 x22y88 INMUX plane 10,9
C0  // 63 x22y88 INMUX plane 12,11
00  // 64 x22y88 SB_BIG plane 1
40  // 65 x22y88 SB_BIG plane 1
00  // 66 x22y88 SB_DRIVE plane 2,1
00  // 67 x22y88 SB_BIG plane 2
00  // 68 x22y88 SB_BIG plane 2
08  // 69 x22y88 SB_BIG plane 3
10  // 70 x22y88 SB_BIG plane 3
02  // 71 x22y88 SB_DRIVE plane 4,3
48  // 72 x22y88 SB_BIG plane 4
12  // 73 x22y88 SB_BIG plane 4
00  // 74 x22y88 SB_BIG plane 5
00  // 75 x22y88 SB_BIG plane 5
00  // 76 x22y88 SB_DRIVE plane 6,5
00  // 77 x22y88 SB_BIG plane 6
06  // 78 x22y88 SB_BIG plane 6
48  // 79 x22y88 SB_BIG plane 7
14  // 80 x22y88 SB_BIG plane 7
00  // 81 x22y88 SB_DRIVE plane 8,7
48  // 82 x22y88 SB_BIG plane 8
12  // 83 x22y88 SB_BIG plane 8
00  // 84 x22y88 SB_BIG plane 9
00  // 85 x22y88 SB_BIG plane 9
00  // 86 x22y88 SB_DRIVE plane 10,9
11  // 87 x22y88 SB_BIG plane 10
00  // 88 x22y88 SB_BIG plane 10
39  // 89 x22y88 SB_BIG plane 11
00  // 90 x22y88 SB_BIG plane 11
05  // 91 x22y88 SB_DRIVE plane 12,11
01  // 92 x22y88 SB_BIG plane 12
00  // 93 x22y88 SB_BIG plane 12
00  // 94 x21y87 SB_SML plane 1
01  // 95 x21y87 SB_SML plane 2,1
00  // 96 x21y87 SB_SML plane 2
A8  // 97 x21y87 SB_SML plane 3
82  // 98 x21y87 SB_SML plane 4,3
2A  // 99 x21y87 SB_SML plane 4
49  // 100 x21y87 SB_SML plane 5
20  // 101 x21y87 SB_SML plane 6,5
32  // 102 x21y87 SB_SML plane 6
A8  // 103 x21y87 SB_SML plane 7
82  // 104 x21y87 SB_SML plane 8,7
2A  // 105 x21y87 SB_SML plane 8
00  // 106 x21y87 SB_SML plane 9
00  // 107 x21y87 SB_SML plane 10,9
00  // 108 x21y87 SB_SML plane 10
00  // 109 x21y87 SB_SML plane 11
10  // 110 x21y87 SB_SML plane 12,11
22 // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x23y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 68E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2C // y_sel: 87
10 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 68F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y87 CPE[0]
00  //  1 x23y87 CPE[1]
00  //  2 x23y87 CPE[2]
00  //  3 x23y87 CPE[3]
00  //  4 x23y87 CPE[4]
00  //  5 x23y87 CPE[5]
00  //  6 x23y87 CPE[6]
00  //  7 x23y87 CPE[7]
00  //  8 x23y87 CPE[8]
00  //  9 x23y87 CPE[9]
00  // 10 x23y88 CPE[0]  _a150  C_AND////    _a57  C_///AND/
00  // 11 x23y88 CPE[1]
00  // 12 x23y88 CPE[2]
00  // 13 x23y88 CPE[3]
00  // 14 x23y88 CPE[4]
00  // 15 x23y88 CPE[5]
00  // 16 x23y88 CPE[6]
00  // 17 x23y88 CPE[7]
00  // 18 x23y88 CPE[8]
00  // 19 x23y88 CPE[9]
00  // 20 x24y87 CPE[0]  _a146  C_///AND/
00  // 21 x24y87 CPE[1]
00  // 22 x24y87 CPE[2]
00  // 23 x24y87 CPE[3]
00  // 24 x24y87 CPE[4]
00  // 25 x24y87 CPE[5]
00  // 26 x24y87 CPE[6]
00  // 27 x24y87 CPE[7]
00  // 28 x24y87 CPE[8]
00  // 29 x24y87 CPE[9]
00  // 30 x24y88 CPE[0]  net1 = net2: _a139  C_AND////D
00  // 31 x24y88 CPE[1]
00  // 32 x24y88 CPE[2]
00  // 33 x24y88 CPE[3]
00  // 34 x24y88 CPE[4]
00  // 35 x24y88 CPE[5]
00  // 36 x24y88 CPE[6]
00  // 37 x24y88 CPE[7]
00  // 38 x24y88 CPE[8]
00  // 39 x24y88 CPE[9]
00  // 40 x23y87 INMUX plane 2,1
00  // 41 x23y87 INMUX plane 4,3
00  // 42 x23y87 INMUX plane 6,5
13  // 43 x23y87 INMUX plane 8,7
00  // 44 x23y87 INMUX plane 10,9
08  // 45 x23y87 INMUX plane 12,11
28  // 46 x23y88 INMUX plane 2,1
05  // 47 x23y88 INMUX plane 4,3
28  // 48 x23y88 INMUX plane 6,5
25  // 49 x23y88 INMUX plane 8,7
10  // 50 x23y88 INMUX plane 10,9
18  // 51 x23y88 INMUX plane 12,11
30  // 52 x24y87 INMUX plane 2,1
04  // 53 x24y87 INMUX plane 4,3
00  // 54 x24y87 INMUX plane 6,5
40  // 55 x24y87 INMUX plane 8,7
09  // 56 x24y87 INMUX plane 10,9
08  // 57 x24y87 INMUX plane 12,11
00  // 58 x24y88 INMUX plane 2,1
06  // 59 x24y88 INMUX plane 4,3
00  // 60 x24y88 INMUX plane 6,5
24  // 61 x24y88 INMUX plane 8,7
0E  // 62 x24y88 INMUX plane 10,9
C8  // 63 x24y88 INMUX plane 12,11
03  // 64 x23y87 SB_BIG plane 1
42  // 65 x23y87 SB_BIG plane 1
00  // 66 x23y87 SB_DRIVE plane 2,1
41  // 67 x23y87 SB_BIG plane 2
10  // 68 x23y87 SB_BIG plane 2
41  // 69 x23y87 SB_BIG plane 3
12  // 70 x23y87 SB_BIG plane 3
00  // 71 x23y87 SB_DRIVE plane 4,3
41  // 72 x23y87 SB_BIG plane 4
16  // 73 x23y87 SB_BIG plane 4
80  // 74 x23y87 SB_BIG plane 5
00  // 75 x23y87 SB_BIG plane 5
00  // 76 x23y87 SB_DRIVE plane 6,5
59  // 77 x23y87 SB_BIG plane 6
10  // 78 x23y87 SB_BIG plane 6
48  // 79 x23y87 SB_BIG plane 7
18  // 80 x23y87 SB_BIG plane 7
00  // 81 x23y87 SB_DRIVE plane 8,7
48  // 82 x23y87 SB_BIG plane 8
16  // 83 x23y87 SB_BIG plane 8
29  // 84 x23y87 SB_BIG plane 9
00  // 85 x23y87 SB_BIG plane 9
00  // 86 x23y87 SB_DRIVE plane 10,9
0B  // 87 x23y87 SB_BIG plane 10
30  // 88 x23y87 SB_BIG plane 10
00  // 89 x23y87 SB_BIG plane 11
00  // 90 x23y87 SB_BIG plane 11
10  // 91 x23y87 SB_DRIVE plane 12,11
50  // 92 x23y87 SB_BIG plane 12
00  // 93 x23y87 SB_BIG plane 12
00  // 94 x24y88 SB_SML plane 1
20  // 95 x24y88 SB_SML plane 2,1
28  // 96 x24y88 SB_SML plane 2
A8  // 97 x24y88 SB_SML plane 3
22  // 98 x24y88 SB_SML plane 4,3
28  // 99 x24y88 SB_SML plane 4
00  // 100 x24y88 SB_SML plane 5
80  // 101 x24y88 SB_SML plane 6,5
2A  // 102 x24y88 SB_SML plane 6
28  // 103 x24y88 SB_SML plane 7
82  // 104 x24y88 SB_SML plane 8,7
2A  // 105 x24y88 SB_SML plane 8
02  // 106 x24y88 SB_SML plane 9
03  // 107 x24y88 SB_SML plane 10,9
00  // 108 x24y88 SB_SML plane 10
00  // 109 x24y88 SB_SML plane 11
00  // 110 x24y88 SB_SML plane 12,11
01  // 111 x24y88 SB_SML plane 12
A9 // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x25y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6966     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2C // y_sel: 87
C8 // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 696E
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x25y87 CPE[0]  net1 = net2: _a137  C_AND////D
00  //  1 x25y87 CPE[1]
00  //  2 x25y87 CPE[2]
00  //  3 x25y87 CPE[3]
00  //  4 x25y87 CPE[4]
00  //  5 x25y87 CPE[5]
00  //  6 x25y87 CPE[6]
00  //  7 x25y87 CPE[7]
00  //  8 x25y87 CPE[8]
00  //  9 x25y87 CPE[9]
00  // 10 x25y88 CPE[0]
00  // 11 x25y88 CPE[1]
00  // 12 x25y88 CPE[2]
00  // 13 x25y88 CPE[3]
00  // 14 x25y88 CPE[4]
00  // 15 x25y88 CPE[5]
00  // 16 x25y88 CPE[6]
00  // 17 x25y88 CPE[7]
00  // 18 x25y88 CPE[8]
00  // 19 x25y88 CPE[9]
00  // 20 x26y87 CPE[0]  _a145  C_AND////    
00  // 21 x26y87 CPE[1]
00  // 22 x26y87 CPE[2]
00  // 23 x26y87 CPE[3]
00  // 24 x26y87 CPE[4]
00  // 25 x26y87 CPE[5]
00  // 26 x26y87 CPE[6]
00  // 27 x26y87 CPE[7]
00  // 28 x26y87 CPE[8]
00  // 29 x26y87 CPE[9]
00  // 30 x26y88 CPE[0]  _a162  C_ORAND////    
00  // 31 x26y88 CPE[1]
00  // 32 x26y88 CPE[2]
00  // 33 x26y88 CPE[3]
00  // 34 x26y88 CPE[4]
00  // 35 x26y88 CPE[5]
00  // 36 x26y88 CPE[6]
00  // 37 x26y88 CPE[7]
00  // 38 x26y88 CPE[8]
00  // 39 x26y88 CPE[9]
08  // 40 x25y87 INMUX plane 2,1
16  // 41 x25y87 INMUX plane 4,3
08  // 42 x25y87 INMUX plane 6,5
32  // 43 x25y87 INMUX plane 8,7
20  // 44 x25y87 INMUX plane 10,9
08  // 45 x25y87 INMUX plane 12,11
08  // 46 x25y88 INMUX plane 2,1
24  // 47 x25y88 INMUX plane 4,3
00  // 48 x25y88 INMUX plane 6,5
00  // 49 x25y88 INMUX plane 8,7
10  // 50 x25y88 INMUX plane 10,9
08  // 51 x25y88 INMUX plane 12,11
10  // 52 x26y87 INMUX plane 2,1
00  // 53 x26y87 INMUX plane 4,3
40  // 54 x26y87 INMUX plane 6,5
70  // 55 x26y87 INMUX plane 8,7
40  // 56 x26y87 INMUX plane 10,9
40  // 57 x26y87 INMUX plane 12,11
00  // 58 x26y88 INMUX plane 2,1
21  // 59 x26y88 INMUX plane 4,3
38  // 60 x26y88 INMUX plane 6,5
76  // 61 x26y88 INMUX plane 8,7
60  // 62 x26y88 INMUX plane 10,9
48  // 63 x26y88 INMUX plane 12,11
48  // 64 x26y88 SB_BIG plane 1
02  // 65 x26y88 SB_BIG plane 1
00  // 66 x26y88 SB_DRIVE plane 2,1
56  // 67 x26y88 SB_BIG plane 2
00  // 68 x26y88 SB_BIG plane 2
48  // 69 x26y88 SB_BIG plane 3
12  // 70 x26y88 SB_BIG plane 3
00  // 71 x26y88 SB_DRIVE plane 4,3
51  // 72 x26y88 SB_BIG plane 4
12  // 73 x26y88 SB_BIG plane 4
02  // 74 x26y88 SB_BIG plane 5
12  // 75 x26y88 SB_BIG plane 5
00  // 76 x26y88 SB_DRIVE plane 6,5
03  // 77 x26y88 SB_BIG plane 6
42  // 78 x26y88 SB_BIG plane 6
D3  // 79 x26y88 SB_BIG plane 7
26  // 80 x26y88 SB_BIG plane 7
00  // 81 x26y88 SB_DRIVE plane 8,7
41  // 82 x26y88 SB_BIG plane 8
12  // 83 x26y88 SB_BIG plane 8
00  // 84 x26y88 SB_BIG plane 9
00  // 85 x26y88 SB_BIG plane 9
00  // 86 x26y88 SB_DRIVE plane 10,9
18  // 87 x26y88 SB_BIG plane 10
16  // 88 x26y88 SB_BIG plane 10
00  // 89 x26y88 SB_BIG plane 11
00  // 90 x26y88 SB_BIG plane 11
00  // 91 x26y88 SB_DRIVE plane 12,11
00  // 92 x26y88 SB_BIG plane 12
00  // 93 x26y88 SB_BIG plane 12
A8  // 94 x25y87 SB_SML plane 1
22  // 95 x25y87 SB_SML plane 2,1
18  // 96 x25y87 SB_SML plane 2
BA  // 97 x25y87 SB_SML plane 3
15  // 98 x25y87 SB_SML plane 4,3
2B  // 99 x25y87 SB_SML plane 4
A1  // 100 x25y87 SB_SML plane 5
62  // 101 x25y87 SB_SML plane 6,5
02  // 102 x25y87 SB_SML plane 6
88  // 103 x25y87 SB_SML plane 7
82  // 104 x25y87 SB_SML plane 8,7
3A  // 105 x25y87 SB_SML plane 8
9A // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x27y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 69DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2C // y_sel: 87
A0 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69E6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y87 CPE[0]  _a1301  C_///XOR/
00  //  1 x27y87 CPE[1]
00  //  2 x27y87 CPE[2]
00  //  3 x27y87 CPE[3]
00  //  4 x27y87 CPE[4]
00  //  5 x27y87 CPE[5]
00  //  6 x27y87 CPE[6]
00  //  7 x27y87 CPE[7]
00  //  8 x27y87 CPE[8]
00  //  9 x27y87 CPE[9]
00  // 10 x27y88 CPE[0]  _a153  C_AND////    _a1311  C_///AND/
00  // 11 x27y88 CPE[1]
00  // 12 x27y88 CPE[2]
00  // 13 x27y88 CPE[3]
00  // 14 x27y88 CPE[4]
00  // 15 x27y88 CPE[5]
00  // 16 x27y88 CPE[6]
00  // 17 x27y88 CPE[7]
00  // 18 x27y88 CPE[8]
00  // 19 x27y88 CPE[9]
00  // 20 x28y87 CPE[0]  _a168  C_ICOMP////    _a1705  C_////Bridge
00  // 21 x28y87 CPE[1]
00  // 22 x28y87 CPE[2]
00  // 23 x28y87 CPE[3]
00  // 24 x28y87 CPE[4]
00  // 25 x28y87 CPE[5]
00  // 26 x28y87 CPE[6]
00  // 27 x28y87 CPE[7]
00  // 28 x28y87 CPE[8]
00  // 29 x28y87 CPE[9]
00  // 30 x28y88 CPE[0]  _a151  C_///AND/
00  // 31 x28y88 CPE[1]
00  // 32 x28y88 CPE[2]
00  // 33 x28y88 CPE[3]
00  // 34 x28y88 CPE[4]
00  // 35 x28y88 CPE[5]
00  // 36 x28y88 CPE[6]
00  // 37 x28y88 CPE[7]
00  // 38 x28y88 CPE[8]
00  // 39 x28y88 CPE[9]
00  // 40 x27y87 INMUX plane 2,1
14  // 41 x27y87 INMUX plane 4,3
01  // 42 x27y87 INMUX plane 6,5
00  // 43 x27y87 INMUX plane 8,7
00  // 44 x27y87 INMUX plane 10,9
20  // 45 x27y87 INMUX plane 12,11
20  // 46 x27y88 INMUX plane 2,1
31  // 47 x27y88 INMUX plane 4,3
04  // 48 x27y88 INMUX plane 6,5
0F  // 49 x27y88 INMUX plane 8,7
10  // 50 x27y88 INMUX plane 10,9
01  // 51 x27y88 INMUX plane 12,11
08  // 52 x28y87 INMUX plane 2,1
07  // 53 x28y87 INMUX plane 4,3
0E  // 54 x28y87 INMUX plane 6,5
54  // 55 x28y87 INMUX plane 8,7
01  // 56 x28y87 INMUX plane 10,9
C2  // 57 x28y87 INMUX plane 12,11
10  // 58 x28y88 INMUX plane 2,1
3E  // 59 x28y88 INMUX plane 4,3
01  // 60 x28y88 INMUX plane 6,5
0D  // 61 x28y88 INMUX plane 8,7
08  // 62 x28y88 INMUX plane 10,9
20  // 63 x28y88 INMUX plane 12,11
02  // 64 x27y87 SB_BIG plane 1
12  // 65 x27y87 SB_BIG plane 1
10  // 66 x27y87 SB_DRIVE plane 2,1
98  // 67 x27y87 SB_BIG plane 2
16  // 68 x27y87 SB_BIG plane 2
18  // 69 x27y87 SB_BIG plane 3
56  // 70 x27y87 SB_BIG plane 3
10  // 71 x27y87 SB_DRIVE plane 4,3
59  // 72 x27y87 SB_BIG plane 4
14  // 73 x27y87 SB_BIG plane 4
51  // 74 x27y87 SB_BIG plane 5
12  // 75 x27y87 SB_BIG plane 5
20  // 76 x27y87 SB_DRIVE plane 6,5
08  // 77 x27y87 SB_BIG plane 6
12  // 78 x27y87 SB_BIG plane 6
08  // 79 x27y87 SB_BIG plane 7
16  // 80 x27y87 SB_BIG plane 7
01  // 81 x27y87 SB_DRIVE plane 8,7
52  // 82 x27y87 SB_BIG plane 8
24  // 83 x27y87 SB_BIG plane 8
69  // 84 x27y87 SB_BIG plane 9
12  // 85 x27y87 SB_BIG plane 9
00  // 86 x27y87 SB_DRIVE plane 10,9
1A  // 87 x27y87 SB_BIG plane 10
02  // 88 x27y87 SB_BIG plane 10
88  // 89 x27y87 SB_BIG plane 11
12  // 90 x27y87 SB_BIG plane 11
00  // 91 x27y87 SB_DRIVE plane 12,11
08  // 92 x27y87 SB_BIG plane 12
12  // 93 x27y87 SB_BIG plane 12
A8  // 94 x28y88 SB_SML plane 1
82  // 95 x28y88 SB_SML plane 2,1
31  // 96 x28y88 SB_SML plane 2
36  // 97 x28y88 SB_SML plane 3
81  // 98 x28y88 SB_SML plane 4,3
2A  // 99 x28y88 SB_SML plane 4
B1  // 100 x28y88 SB_SML plane 5
82  // 101 x28y88 SB_SML plane 6,5
2A  // 102 x28y88 SB_SML plane 6
54  // 103 x28y88 SB_SML plane 7
13  // 104 x28y88 SB_SML plane 8,7
2B  // 105 x28y88 SB_SML plane 8
A8  // 106 x28y88 SB_SML plane 9
82  // 107 x28y88 SB_SML plane 10,9
3A  // 108 x28y88 SB_SML plane 10
A8  // 109 x28y88 SB_SML plane 11
82  // 110 x28y88 SB_SML plane 12,11
2A  // 111 x28y88 SB_SML plane 12
2D // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x29y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A5C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2C // y_sel: 87
78 // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A64
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y87 CPE[0]  _a161  C_ORAND////    
00  //  1 x29y87 CPE[1]
00  //  2 x29y87 CPE[2]
00  //  3 x29y87 CPE[3]
00  //  4 x29y87 CPE[4]
00  //  5 x29y87 CPE[5]
00  //  6 x29y87 CPE[6]
00  //  7 x29y87 CPE[7]
00  //  8 x29y87 CPE[8]
00  //  9 x29y87 CPE[9]
00  // 10 x29y88 CPE[0]  _a1125  C_MX4b////    
00  // 11 x29y88 CPE[1]
00  // 12 x29y88 CPE[2]
00  // 13 x29y88 CPE[3]
00  // 14 x29y88 CPE[4]
00  // 15 x29y88 CPE[5]
00  // 16 x29y88 CPE[6]
00  // 17 x29y88 CPE[7]
00  // 18 x29y88 CPE[8]
00  // 19 x29y88 CPE[9]
00  // 20 x30y87 CPE[0]  net1 = net2: _a141  C_AND////D
00  // 21 x30y87 CPE[1]
00  // 22 x30y87 CPE[2]
00  // 23 x30y87 CPE[3]
00  // 24 x30y87 CPE[4]
00  // 25 x30y87 CPE[5]
00  // 26 x30y87 CPE[6]
00  // 27 x30y87 CPE[7]
00  // 28 x30y87 CPE[8]
00  // 29 x30y87 CPE[9]
00  // 30 x30y88 CPE[0]  net1 = net2: _a138  C_ORAND///ORAND/
00  // 31 x30y88 CPE[1]
00  // 32 x30y88 CPE[2]
00  // 33 x30y88 CPE[3]
00  // 34 x30y88 CPE[4]
00  // 35 x30y88 CPE[5]
00  // 36 x30y88 CPE[6]
00  // 37 x30y88 CPE[7]
00  // 38 x30y88 CPE[8]
00  // 39 x30y88 CPE[9]
09  // 40 x29y87 INMUX plane 2,1
09  // 41 x29y87 INMUX plane 4,3
00  // 42 x29y87 INMUX plane 6,5
3C  // 43 x29y87 INMUX plane 8,7
11  // 44 x29y87 INMUX plane 10,9
20  // 45 x29y87 INMUX plane 12,11
3A  // 46 x29y88 INMUX plane 2,1
07  // 47 x29y88 INMUX plane 4,3
26  // 48 x29y88 INMUX plane 6,5
03  // 49 x29y88 INMUX plane 8,7
20  // 50 x29y88 INMUX plane 10,9
05  // 51 x29y88 INMUX plane 12,11
00  // 52 x30y87 INMUX plane 2,1
04  // 53 x30y87 INMUX plane 4,3
01  // 54 x30y87 INMUX plane 6,5
05  // 55 x30y87 INMUX plane 8,7
28  // 56 x30y87 INMUX plane 10,9
C0  // 57 x30y87 INMUX plane 12,11
2D  // 58 x30y88 INMUX plane 2,1
1D  // 59 x30y88 INMUX plane 4,3
30  // 60 x30y88 INMUX plane 6,5
3D  // 61 x30y88 INMUX plane 8,7
80  // 62 x30y88 INMUX plane 10,9
28  // 63 x30y88 INMUX plane 12,11
48  // 64 x30y88 SB_BIG plane 1
10  // 65 x30y88 SB_BIG plane 1
40  // 66 x30y88 SB_DRIVE plane 2,1
48  // 67 x30y88 SB_BIG plane 2
12  // 68 x30y88 SB_BIG plane 2
48  // 69 x30y88 SB_BIG plane 3
12  // 70 x30y88 SB_BIG plane 3
00  // 71 x30y88 SB_DRIVE plane 4,3
59  // 72 x30y88 SB_BIG plane 4
12  // 73 x30y88 SB_BIG plane 4
48  // 74 x30y88 SB_BIG plane 5
12  // 75 x30y88 SB_BIG plane 5
00  // 76 x30y88 SB_DRIVE plane 6,5
48  // 77 x30y88 SB_BIG plane 6
12  // 78 x30y88 SB_BIG plane 6
48  // 79 x30y88 SB_BIG plane 7
12  // 80 x30y88 SB_BIG plane 7
20  // 81 x30y88 SB_DRIVE plane 8,7
02  // 82 x30y88 SB_BIG plane 8
12  // 83 x30y88 SB_BIG plane 8
48  // 84 x30y88 SB_BIG plane 9
12  // 85 x30y88 SB_BIG plane 9
00  // 86 x30y88 SB_DRIVE plane 10,9
D1  // 87 x30y88 SB_BIG plane 10
32  // 88 x30y88 SB_BIG plane 10
2A  // 89 x30y88 SB_BIG plane 11
12  // 90 x30y88 SB_BIG plane 11
02  // 91 x30y88 SB_DRIVE plane 12,11
48  // 92 x30y88 SB_BIG plane 12
12  // 93 x30y88 SB_BIG plane 12
A8  // 94 x29y87 SB_SML plane 1
82  // 95 x29y87 SB_SML plane 2,1
22  // 96 x29y87 SB_SML plane 2
21  // 97 x29y87 SB_SML plane 3
82  // 98 x29y87 SB_SML plane 4,3
02  // 99 x29y87 SB_SML plane 4
4B  // 100 x29y87 SB_SML plane 5
87  // 101 x29y87 SB_SML plane 6,5
2A  // 102 x29y87 SB_SML plane 6
88  // 103 x29y87 SB_SML plane 7
12  // 104 x29y87 SB_SML plane 8,7
22  // 105 x29y87 SB_SML plane 8
B1  // 106 x29y87 SB_SML plane 9
82  // 107 x29y87 SB_SML plane 10,9
2A  // 108 x29y87 SB_SML plane 10
28  // 109 x29y87 SB_SML plane 11
83  // 110 x29y87 SB_SML plane 12,11
0A  // 111 x29y87 SB_SML plane 12
EC // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x31y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6ADA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2C // y_sel: 87
21 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AE2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y87 CPE[0]  _a77  C_MX2b////    _a1568  C_////Bridge
00  //  1 x31y87 CPE[1]
00  //  2 x31y87 CPE[2]
00  //  3 x31y87 CPE[3]
00  //  4 x31y87 CPE[4]
00  //  5 x31y87 CPE[5]
00  //  6 x31y87 CPE[6]
00  //  7 x31y87 CPE[7]
00  //  8 x31y87 CPE[8]
00  //  9 x31y87 CPE[9]
00  // 10 x31y88 CPE[0]  _a1566  C_////Bridge
00  // 11 x31y88 CPE[1]
00  // 12 x31y88 CPE[2]
00  // 13 x31y88 CPE[3]
00  // 14 x31y88 CPE[4]
00  // 15 x31y88 CPE[5]
00  // 16 x31y88 CPE[6]
00  // 17 x31y88 CPE[7]
00  // 18 x31y88 CPE[8]
00  // 19 x31y88 CPE[9]
00  // 20 x32y87 CPE[0]  _a103  C_ORAND////    _a1560  C_////Bridge
00  // 21 x32y87 CPE[1]
00  // 22 x32y87 CPE[2]
00  // 23 x32y87 CPE[3]
00  // 24 x32y87 CPE[4]
00  // 25 x32y87 CPE[5]
00  // 26 x32y87 CPE[6]
00  // 27 x32y87 CPE[7]
00  // 28 x32y87 CPE[8]
00  // 29 x32y87 CPE[9]
00  // 30 x32y88 CPE[0]  _a1308  C_MX4a////    
00  // 31 x32y88 CPE[1]
00  // 32 x32y88 CPE[2]
00  // 33 x32y88 CPE[3]
00  // 34 x32y88 CPE[4]
00  // 35 x32y88 CPE[5]
00  // 36 x32y88 CPE[6]
00  // 37 x32y88 CPE[7]
00  // 38 x32y88 CPE[8]
00  // 39 x32y88 CPE[9]
10  // 40 x31y87 INMUX plane 2,1
28  // 41 x31y87 INMUX plane 4,3
02  // 42 x31y87 INMUX plane 6,5
3D  // 43 x31y87 INMUX plane 8,7
21  // 44 x31y87 INMUX plane 10,9
28  // 45 x31y87 INMUX plane 12,11
00  // 46 x31y88 INMUX plane 2,1
30  // 47 x31y88 INMUX plane 4,3
00  // 48 x31y88 INMUX plane 6,5
23  // 49 x31y88 INMUX plane 8,7
10  // 50 x31y88 INMUX plane 10,9
02  // 51 x31y88 INMUX plane 12,11
28  // 52 x32y87 INMUX plane 2,1
03  // 53 x32y87 INMUX plane 4,3
FD  // 54 x32y87 INMUX plane 6,5
46  // 55 x32y87 INMUX plane 8,7
A8  // 56 x32y87 INMUX plane 10,9
41  // 57 x32y87 INMUX plane 12,11
00  // 58 x32y88 INMUX plane 2,1
01  // 59 x32y88 INMUX plane 4,3
F8  // 60 x32y88 INMUX plane 6,5
45  // 61 x32y88 INMUX plane 8,7
E0  // 62 x32y88 INMUX plane 10,9
69  // 63 x32y88 INMUX plane 12,11
08  // 64 x31y87 SB_BIG plane 1
12  // 65 x31y87 SB_BIG plane 1
00  // 66 x31y87 SB_DRIVE plane 2,1
96  // 67 x31y87 SB_BIG plane 2
22  // 68 x31y87 SB_BIG plane 2
08  // 69 x31y87 SB_BIG plane 3
12  // 70 x31y87 SB_BIG plane 3
00  // 71 x31y87 SB_DRIVE plane 4,3
48  // 72 x31y87 SB_BIG plane 4
10  // 73 x31y87 SB_BIG plane 4
51  // 74 x31y87 SB_BIG plane 5
12  // 75 x31y87 SB_BIG plane 5
00  // 76 x31y87 SB_DRIVE plane 6,5
08  // 77 x31y87 SB_BIG plane 6
12  // 78 x31y87 SB_BIG plane 6
93  // 79 x31y87 SB_BIG plane 7
52  // 80 x31y87 SB_BIG plane 7
00  // 81 x31y87 SB_DRIVE plane 8,7
51  // 82 x31y87 SB_BIG plane 8
22  // 83 x31y87 SB_BIG plane 8
48  // 84 x31y87 SB_BIG plane 9
12  // 85 x31y87 SB_BIG plane 9
00  // 86 x31y87 SB_DRIVE plane 10,9
48  // 87 x31y87 SB_BIG plane 10
12  // 88 x31y87 SB_BIG plane 10
0B  // 89 x31y87 SB_BIG plane 11
52  // 90 x31y87 SB_BIG plane 11
01  // 91 x31y87 SB_DRIVE plane 12,11
61  // 92 x31y87 SB_BIG plane 12
12  // 93 x31y87 SB_BIG plane 12
A1  // 94 x32y88 SB_SML plane 1
92  // 95 x32y88 SB_SML plane 2,1
2B  // 96 x32y88 SB_SML plane 2
A8  // 97 x32y88 SB_SML plane 3
84  // 98 x32y88 SB_SML plane 4,3
2A  // 99 x32y88 SB_SML plane 4
A8  // 100 x32y88 SB_SML plane 5
82  // 101 x32y88 SB_SML plane 6,5
2A  // 102 x32y88 SB_SML plane 6
4E  // 103 x32y88 SB_SML plane 7
85  // 104 x32y88 SB_SML plane 8,7
2A  // 105 x32y88 SB_SML plane 8
A8  // 106 x32y88 SB_SML plane 9
82  // 107 x32y88 SB_SML plane 10,9
02  // 108 x32y88 SB_SML plane 10
B1  // 109 x32y88 SB_SML plane 11
82  // 110 x32y88 SB_SML plane 12,11
2A  // 111 x32y88 SB_SML plane 12
E6 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x33y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B58     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2C // y_sel: 87
F9 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B60
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y87 CPE[0]  _a230  C_MX2b////    _a1688  C_////Bridge
00  //  1 x33y87 CPE[1]
00  //  2 x33y87 CPE[2]
00  //  3 x33y87 CPE[3]
00  //  4 x33y87 CPE[4]
00  //  5 x33y87 CPE[5]
00  //  6 x33y87 CPE[6]
00  //  7 x33y87 CPE[7]
00  //  8 x33y87 CPE[8]
00  //  9 x33y87 CPE[9]
00  // 10 x33y88 CPE[0]  net1 = net2: _a78  C_AND/D//AND/D
00  // 11 x33y88 CPE[1]
00  // 12 x33y88 CPE[2]
00  // 13 x33y88 CPE[3]
00  // 14 x33y88 CPE[4]
00  // 15 x33y88 CPE[5]
00  // 16 x33y88 CPE[6]
00  // 17 x33y88 CPE[7]
00  // 18 x33y88 CPE[8]
00  // 19 x33y88 CPE[9]
00  // 20 x34y87 CPE[0]  _a84  C_MX2b////    
00  // 21 x34y87 CPE[1]
00  // 22 x34y87 CPE[2]
00  // 23 x34y87 CPE[3]
00  // 24 x34y87 CPE[4]
00  // 25 x34y87 CPE[5]
00  // 26 x34y87 CPE[6]
00  // 27 x34y87 CPE[7]
00  // 28 x34y87 CPE[8]
00  // 29 x34y87 CPE[9]
00  // 30 x34y88 CPE[0]  _a1579  C_////Bridge
00  // 31 x34y88 CPE[1]
00  // 32 x34y88 CPE[2]
00  // 33 x34y88 CPE[3]
00  // 34 x34y88 CPE[4]
00  // 35 x34y88 CPE[5]
00  // 36 x34y88 CPE[6]
00  // 37 x34y88 CPE[7]
00  // 38 x34y88 CPE[8]
00  // 39 x34y88 CPE[9]
18  // 40 x33y87 INMUX plane 2,1
00  // 41 x33y87 INMUX plane 4,3
20  // 42 x33y87 INMUX plane 6,5
0D  // 43 x33y87 INMUX plane 8,7
00  // 44 x33y87 INMUX plane 10,9
0B  // 45 x33y87 INMUX plane 12,11
02  // 46 x33y88 INMUX plane 2,1
06  // 47 x33y88 INMUX plane 4,3
12  // 48 x33y88 INMUX plane 6,5
00  // 49 x33y88 INMUX plane 8,7
1E  // 50 x33y88 INMUX plane 10,9
00  // 51 x33y88 INMUX plane 12,11
20  // 52 x34y87 INMUX plane 2,1
00  // 53 x34y87 INMUX plane 4,3
8C  // 54 x34y87 INMUX plane 6,5
EF  // 55 x34y87 INMUX plane 8,7
80  // 56 x34y87 INMUX plane 10,9
C4  // 57 x34y87 INMUX plane 12,11
19  // 58 x34y88 INMUX plane 2,1
00  // 59 x34y88 INMUX plane 4,3
80  // 60 x34y88 INMUX plane 6,5
C2  // 61 x34y88 INMUX plane 8,7
80  // 62 x34y88 INMUX plane 10,9
C1  // 63 x34y88 INMUX plane 12,11
48  // 64 x34y88 SB_BIG plane 1
16  // 65 x34y88 SB_BIG plane 1
00  // 66 x34y88 SB_DRIVE plane 2,1
48  // 67 x34y88 SB_BIG plane 2
12  // 68 x34y88 SB_BIG plane 2
48  // 69 x34y88 SB_BIG plane 3
22  // 70 x34y88 SB_BIG plane 3
00  // 71 x34y88 SB_DRIVE plane 4,3
48  // 72 x34y88 SB_BIG plane 4
12  // 73 x34y88 SB_BIG plane 4
48  // 74 x34y88 SB_BIG plane 5
10  // 75 x34y88 SB_BIG plane 5
00  // 76 x34y88 SB_DRIVE plane 6,5
41  // 77 x34y88 SB_BIG plane 6
14  // 78 x34y88 SB_BIG plane 6
48  // 79 x34y88 SB_BIG plane 7
12  // 80 x34y88 SB_BIG plane 7
00  // 81 x34y88 SB_DRIVE plane 8,7
48  // 82 x34y88 SB_BIG plane 8
12  // 83 x34y88 SB_BIG plane 8
48  // 84 x34y88 SB_BIG plane 9
12  // 85 x34y88 SB_BIG plane 9
00  // 86 x34y88 SB_DRIVE plane 10,9
48  // 87 x34y88 SB_BIG plane 10
12  // 88 x34y88 SB_BIG plane 10
48  // 89 x34y88 SB_BIG plane 11
12  // 90 x34y88 SB_BIG plane 11
00  // 91 x34y88 SB_DRIVE plane 12,11
92  // 92 x34y88 SB_BIG plane 12
14  // 93 x34y88 SB_BIG plane 12
A8  // 94 x33y87 SB_SML plane 1
32  // 95 x33y87 SB_SML plane 2,1
6C  // 96 x33y87 SB_SML plane 2
A8  // 97 x33y87 SB_SML plane 3
82  // 98 x33y87 SB_SML plane 4,3
2A  // 99 x33y87 SB_SML plane 4
88  // 100 x33y87 SB_SML plane 5
22  // 101 x33y87 SB_SML plane 6,5
2C  // 102 x33y87 SB_SML plane 6
A8  // 103 x33y87 SB_SML plane 7
82  // 104 x33y87 SB_SML plane 8,7
28  // 105 x33y87 SB_SML plane 8
A8  // 106 x33y87 SB_SML plane 9
82  // 107 x33y87 SB_SML plane 10,9
2A  // 108 x33y87 SB_SML plane 10
A1  // 109 x33y87 SB_SML plane 11
82  // 110 x33y87 SB_SML plane 12,11
2A  // 111 x33y87 SB_SML plane 12
61 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x35y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6BD6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2C // y_sel: 87
91 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6BDE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y87 CPE[0]  _a75  C_MX2b////    
00  //  1 x35y87 CPE[1]
00  //  2 x35y87 CPE[2]
00  //  3 x35y87 CPE[3]
00  //  4 x35y87 CPE[4]
00  //  5 x35y87 CPE[5]
00  //  6 x35y87 CPE[6]
00  //  7 x35y87 CPE[7]
00  //  8 x35y87 CPE[8]
00  //  9 x35y87 CPE[9]
00  // 10 x35y88 CPE[0]  _a1242  C_MX2b////    
00  // 11 x35y88 CPE[1]
00  // 12 x35y88 CPE[2]
00  // 13 x35y88 CPE[3]
00  // 14 x35y88 CPE[4]
00  // 15 x35y88 CPE[5]
00  // 16 x35y88 CPE[6]
00  // 17 x35y88 CPE[7]
00  // 18 x35y88 CPE[8]
00  // 19 x35y88 CPE[9]
00  // 20 x36y87 CPE[0]  net1 = net2: _a812  C_ADDF2///ADDF2/
00  // 21 x36y87 CPE[1]
00  // 22 x36y87 CPE[2]
00  // 23 x36y87 CPE[3]
00  // 24 x36y87 CPE[4]
00  // 25 x36y87 CPE[5]
00  // 26 x36y87 CPE[6]
00  // 27 x36y87 CPE[7]
00  // 28 x36y87 CPE[8]
00  // 29 x36y87 CPE[9]
00  // 30 x36y88 CPE[0]  net1 = net2: _a822  C_ADDF2///ADDF2/
00  // 31 x36y88 CPE[1]
00  // 32 x36y88 CPE[2]
00  // 33 x36y88 CPE[3]
00  // 34 x36y88 CPE[4]
00  // 35 x36y88 CPE[5]
00  // 36 x36y88 CPE[6]
00  // 37 x36y88 CPE[7]
00  // 38 x36y88 CPE[8]
00  // 39 x36y88 CPE[9]
20  // 40 x35y87 INMUX plane 2,1
04  // 41 x35y87 INMUX plane 4,3
20  // 42 x35y87 INMUX plane 6,5
3E  // 43 x35y87 INMUX plane 8,7
00  // 44 x35y87 INMUX plane 10,9
29  // 45 x35y87 INMUX plane 12,11
38  // 46 x35y88 INMUX plane 2,1
00  // 47 x35y88 INMUX plane 4,3
04  // 48 x35y88 INMUX plane 6,5
18  // 49 x35y88 INMUX plane 8,7
28  // 50 x35y88 INMUX plane 10,9
00  // 51 x35y88 INMUX plane 12,11
08  // 52 x36y87 INMUX plane 2,1
20  // 53 x36y87 INMUX plane 4,3
21  // 54 x36y87 INMUX plane 6,5
38  // 55 x36y87 INMUX plane 8,7
00  // 56 x36y87 INMUX plane 10,9
E1  // 57 x36y87 INMUX plane 12,11
00  // 58 x36y88 INMUX plane 2,1
02  // 59 x36y88 INMUX plane 4,3
20  // 60 x36y88 INMUX plane 6,5
00  // 61 x36y88 INMUX plane 8,7
80  // 62 x36y88 INMUX plane 10,9
E8  // 63 x36y88 INMUX plane 12,11
48  // 64 x35y87 SB_BIG plane 1
12  // 65 x35y87 SB_BIG plane 1
00  // 66 x35y87 SB_DRIVE plane 2,1
90  // 67 x35y87 SB_BIG plane 2
44  // 68 x35y87 SB_BIG plane 2
48  // 69 x35y87 SB_BIG plane 3
12  // 70 x35y87 SB_BIG plane 3
00  // 71 x35y87 SB_DRIVE plane 4,3
48  // 72 x35y87 SB_BIG plane 4
12  // 73 x35y87 SB_BIG plane 4
41  // 74 x35y87 SB_BIG plane 5
12  // 75 x35y87 SB_BIG plane 5
00  // 76 x35y87 SB_DRIVE plane 6,5
90  // 77 x35y87 SB_BIG plane 6
24  // 78 x35y87 SB_BIG plane 6
48  // 79 x35y87 SB_BIG plane 7
02  // 80 x35y87 SB_BIG plane 7
00  // 81 x35y87 SB_DRIVE plane 8,7
48  // 82 x35y87 SB_BIG plane 8
12  // 83 x35y87 SB_BIG plane 8
48  // 84 x35y87 SB_BIG plane 9
12  // 85 x35y87 SB_BIG plane 9
00  // 86 x35y87 SB_DRIVE plane 10,9
48  // 87 x35y87 SB_BIG plane 10
12  // 88 x35y87 SB_BIG plane 10
50  // 89 x35y87 SB_BIG plane 11
24  // 90 x35y87 SB_BIG plane 11
00  // 91 x35y87 SB_DRIVE plane 12,11
41  // 92 x35y87 SB_BIG plane 12
12  // 93 x35y87 SB_BIG plane 12
B9  // 94 x36y88 SB_SML plane 1
62  // 95 x36y88 SB_SML plane 2,1
53  // 96 x36y88 SB_SML plane 2
A8  // 97 x36y88 SB_SML plane 3
82  // 98 x36y88 SB_SML plane 4,3
2A  // 99 x36y88 SB_SML plane 4
A8  // 100 x36y88 SB_SML plane 5
E2  // 101 x36y88 SB_SML plane 6,5
43  // 102 x36y88 SB_SML plane 6
D3  // 103 x36y88 SB_SML plane 7
84  // 104 x36y88 SB_SML plane 8,7
2A  // 105 x36y88 SB_SML plane 8
A8  // 106 x36y88 SB_SML plane 9
82  // 107 x36y88 SB_SML plane 10,9
2A  // 108 x36y88 SB_SML plane 10
A8  // 109 x36y88 SB_SML plane 11
80  // 110 x36y88 SB_SML plane 12,11
22  // 111 x36y88 SB_SML plane 12
51 // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x37y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C54     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2C // y_sel: 87
49 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6C5C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y87 CPE[0]  _a1240  C_MX2b////    
00  //  1 x37y87 CPE[1]
00  //  2 x37y87 CPE[2]
00  //  3 x37y87 CPE[3]
00  //  4 x37y87 CPE[4]
00  //  5 x37y87 CPE[5]
00  //  6 x37y87 CPE[6]
00  //  7 x37y87 CPE[7]
00  //  8 x37y87 CPE[8]
00  //  9 x37y87 CPE[9]
00  // 10 x37y88 CPE[0]
00  // 11 x37y88 CPE[1]
00  // 12 x37y88 CPE[2]
00  // 13 x37y88 CPE[3]
00  // 14 x37y88 CPE[4]
00  // 15 x37y88 CPE[5]
00  // 16 x37y88 CPE[6]
00  // 17 x37y88 CPE[7]
00  // 18 x37y88 CPE[8]
00  // 19 x37y88 CPE[9]
00  // 20 x38y87 CPE[0]
00  // 21 x38y87 CPE[1]
00  // 22 x38y87 CPE[2]
00  // 23 x38y87 CPE[3]
00  // 24 x38y87 CPE[4]
00  // 25 x38y87 CPE[5]
00  // 26 x38y87 CPE[6]
00  // 27 x38y87 CPE[7]
00  // 28 x38y87 CPE[8]
00  // 29 x38y87 CPE[9]
00  // 30 x38y88 CPE[0]  _a1291  C_MX2b////    
00  // 31 x38y88 CPE[1]
00  // 32 x38y88 CPE[2]
00  // 33 x38y88 CPE[3]
00  // 34 x38y88 CPE[4]
00  // 35 x38y88 CPE[5]
00  // 36 x38y88 CPE[6]
00  // 37 x38y88 CPE[7]
00  // 38 x38y88 CPE[8]
00  // 39 x38y88 CPE[9]
2D  // 40 x37y87 INMUX plane 2,1
18  // 41 x37y87 INMUX plane 4,3
06  // 42 x37y87 INMUX plane 6,5
00  // 43 x37y87 INMUX plane 8,7
04  // 44 x37y87 INMUX plane 10,9
09  // 45 x37y87 INMUX plane 12,11
01  // 46 x37y88 INMUX plane 2,1
00  // 47 x37y88 INMUX plane 4,3
00  // 48 x37y88 INMUX plane 6,5
00  // 49 x37y88 INMUX plane 8,7
00  // 50 x37y88 INMUX plane 10,9
00  // 51 x37y88 INMUX plane 12,11
20  // 52 x38y87 INMUX plane 2,1
00  // 53 x38y87 INMUX plane 4,3
01  // 54 x38y87 INMUX plane 6,5
42  // 55 x38y87 INMUX plane 8,7
00  // 56 x38y87 INMUX plane 10,9
4C  // 57 x38y87 INMUX plane 12,11
18  // 58 x38y88 INMUX plane 2,1
20  // 59 x38y88 INMUX plane 4,3
3F  // 60 x38y88 INMUX plane 6,5
40  // 61 x38y88 INMUX plane 8,7
2C  // 62 x38y88 INMUX plane 10,9
C0  // 63 x38y88 INMUX plane 12,11
48  // 64 x38y88 SB_BIG plane 1
10  // 65 x38y88 SB_BIG plane 1
00  // 66 x38y88 SB_DRIVE plane 2,1
28  // 67 x38y88 SB_BIG plane 2
30  // 68 x38y88 SB_BIG plane 2
04  // 69 x38y88 SB_BIG plane 3
02  // 70 x38y88 SB_BIG plane 3
00  // 71 x38y88 SB_DRIVE plane 4,3
48  // 72 x38y88 SB_BIG plane 4
12  // 73 x38y88 SB_BIG plane 4
48  // 74 x38y88 SB_BIG plane 5
12  // 75 x38y88 SB_BIG plane 5
00  // 76 x38y88 SB_DRIVE plane 6,5
00  // 77 x38y88 SB_BIG plane 6
00  // 78 x38y88 SB_BIG plane 6
00  // 79 x38y88 SB_BIG plane 7
00  // 80 x38y88 SB_BIG plane 7
00  // 81 x38y88 SB_DRIVE plane 8,7
48  // 82 x38y88 SB_BIG plane 8
12  // 83 x38y88 SB_BIG plane 8
00  // 84 x38y88 SB_BIG plane 9
00  // 85 x38y88 SB_BIG plane 9
00  // 86 x38y88 SB_DRIVE plane 10,9
00  // 87 x38y88 SB_BIG plane 10
00  // 88 x38y88 SB_BIG plane 10
70  // 89 x38y88 SB_BIG plane 11
00  // 90 x38y88 SB_BIG plane 11
00  // 91 x38y88 SB_DRIVE plane 12,11
00  // 92 x38y88 SB_BIG plane 12
00  // 93 x38y88 SB_BIG plane 12
A8  // 94 x37y87 SB_SML plane 1
02  // 95 x37y87 SB_SML plane 2,1
00  // 96 x37y87 SB_SML plane 2
00  // 97 x37y87 SB_SML plane 3
80  // 98 x37y87 SB_SML plane 4,3
2A  // 99 x37y87 SB_SML plane 4
B1  // 100 x37y87 SB_SML plane 5
02  // 101 x37y87 SB_SML plane 6,5
00  // 102 x37y87 SB_SML plane 6
00  // 103 x37y87 SB_SML plane 7
80  // 104 x37y87 SB_SML plane 8,7
2A  // 105 x37y87 SB_SML plane 8
00  // 106 x37y87 SB_SML plane 9
00  // 107 x37y87 SB_SML plane 10,9
00  // 108 x37y87 SB_SML plane 10
24  // 109 x37y87 SB_SML plane 11
00  // 110 x37y87 SB_SML plane 12,11
03  // 111 x37y87 SB_SML plane 12
DF // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x39y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6CD2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2C // y_sel: 87
41 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CDA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y87 CPE[0]  _a1270  C_MX2b////    
00  //  1 x39y87 CPE[1]
00  //  2 x39y87 CPE[2]
00  //  3 x39y87 CPE[3]
00  //  4 x39y87 CPE[4]
00  //  5 x39y87 CPE[5]
00  //  6 x39y87 CPE[6]
00  //  7 x39y87 CPE[7]
00  //  8 x39y87 CPE[8]
00  //  9 x39y87 CPE[9]
00  // 10 x39y88 CPE[0]  _a225  C_MX2b////    
00  // 11 x39y88 CPE[1]
00  // 12 x39y88 CPE[2]
00  // 13 x39y88 CPE[3]
00  // 14 x39y88 CPE[4]
00  // 15 x39y88 CPE[5]
00  // 16 x39y88 CPE[6]
00  // 17 x39y88 CPE[7]
00  // 18 x39y88 CPE[8]
00  // 19 x39y88 CPE[9]
00  // 20 x40y87 CPE[0]  _a1289  C_MX2b////    
00  // 21 x40y87 CPE[1]
00  // 22 x40y87 CPE[2]
00  // 23 x40y87 CPE[3]
00  // 24 x40y87 CPE[4]
00  // 25 x40y87 CPE[5]
00  // 26 x40y87 CPE[6]
00  // 27 x40y87 CPE[7]
00  // 28 x40y87 CPE[8]
00  // 29 x40y87 CPE[9]
00  // 30 x40y88 CPE[0]  _a1238  C_MX2b////    
00  // 31 x40y88 CPE[1]
00  // 32 x40y88 CPE[2]
00  // 33 x40y88 CPE[3]
00  // 34 x40y88 CPE[4]
00  // 35 x40y88 CPE[5]
00  // 36 x40y88 CPE[6]
00  // 37 x40y88 CPE[7]
00  // 38 x40y88 CPE[8]
00  // 39 x40y88 CPE[9]
20  // 40 x39y87 INMUX plane 2,1
01  // 41 x39y87 INMUX plane 4,3
00  // 42 x39y87 INMUX plane 6,5
0C  // 43 x39y87 INMUX plane 8,7
00  // 44 x39y87 INMUX plane 10,9
08  // 45 x39y87 INMUX plane 12,11
20  // 46 x39y88 INMUX plane 2,1
00  // 47 x39y88 INMUX plane 4,3
00  // 48 x39y88 INMUX plane 6,5
3F  // 49 x39y88 INMUX plane 8,7
00  // 50 x39y88 INMUX plane 10,9
2C  // 51 x39y88 INMUX plane 12,11
20  // 52 x40y87 INMUX plane 2,1
20  // 53 x40y87 INMUX plane 4,3
00  // 54 x40y87 INMUX plane 6,5
37  // 55 x40y87 INMUX plane 8,7
00  // 56 x40y87 INMUX plane 10,9
04  // 57 x40y87 INMUX plane 12,11
0A  // 58 x40y88 INMUX plane 2,1
1C  // 59 x40y88 INMUX plane 4,3
04  // 60 x40y88 INMUX plane 6,5
16  // 61 x40y88 INMUX plane 8,7
00  // 62 x40y88 INMUX plane 10,9
C1  // 63 x40y88 INMUX plane 12,11
48  // 64 x39y87 SB_BIG plane 1
12  // 65 x39y87 SB_BIG plane 1
00  // 66 x39y87 SB_DRIVE plane 2,1
48  // 67 x39y87 SB_BIG plane 2
12  // 68 x39y87 SB_BIG plane 2
48  // 69 x39y87 SB_BIG plane 3
12  // 70 x39y87 SB_BIG plane 3
00  // 71 x39y87 SB_DRIVE plane 4,3
48  // 72 x39y87 SB_BIG plane 4
12  // 73 x39y87 SB_BIG plane 4
48  // 74 x39y87 SB_BIG plane 5
12  // 75 x39y87 SB_BIG plane 5
00  // 76 x39y87 SB_DRIVE plane 6,5
52  // 77 x39y87 SB_BIG plane 6
26  // 78 x39y87 SB_BIG plane 6
83  // 79 x39y87 SB_BIG plane 7
52  // 80 x39y87 SB_BIG plane 7
00  // 81 x39y87 SB_DRIVE plane 8,7
48  // 82 x39y87 SB_BIG plane 8
12  // 83 x39y87 SB_BIG plane 8
48  // 84 x39y87 SB_BIG plane 9
12  // 85 x39y87 SB_BIG plane 9
00  // 86 x39y87 SB_DRIVE plane 10,9
88  // 87 x39y87 SB_BIG plane 10
12  // 88 x39y87 SB_BIG plane 10
61  // 89 x39y87 SB_BIG plane 11
12  // 90 x39y87 SB_BIG plane 11
00  // 91 x39y87 SB_DRIVE plane 12,11
48  // 92 x39y87 SB_BIG plane 12
12  // 93 x39y87 SB_BIG plane 12
A8  // 94 x40y88 SB_SML plane 1
80  // 95 x40y88 SB_SML plane 2,1
2A  // 96 x40y88 SB_SML plane 2
A8  // 97 x40y88 SB_SML plane 3
82  // 98 x40y88 SB_SML plane 4,3
2A  // 99 x40y88 SB_SML plane 4
A8  // 100 x40y88 SB_SML plane 5
84  // 101 x40y88 SB_SML plane 6,5
28  // 102 x40y88 SB_SML plane 6
A8  // 103 x40y88 SB_SML plane 7
82  // 104 x40y88 SB_SML plane 8,7
2A  // 105 x40y88 SB_SML plane 8
A8  // 106 x40y88 SB_SML plane 9
82  // 107 x40y88 SB_SML plane 10,9
2A  // 108 x40y88 SB_SML plane 10
A8  // 109 x40y88 SB_SML plane 11
82  // 110 x40y88 SB_SML plane 12,11
0A  // 111 x40y88 SB_SML plane 12
52 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x41y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D50     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2C // y_sel: 87
99 // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D58
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x41y87 CPE[0]  _a479  C_AND////    
00  //  1 x41y87 CPE[1]
00  //  2 x41y87 CPE[2]
00  //  3 x41y87 CPE[3]
00  //  4 x41y87 CPE[4]
00  //  5 x41y87 CPE[5]
00  //  6 x41y87 CPE[6]
00  //  7 x41y87 CPE[7]
00  //  8 x41y87 CPE[8]
00  //  9 x41y87 CPE[9]
00  // 10 x41y88 CPE[0]
00  // 11 x41y88 CPE[1]
00  // 12 x41y88 CPE[2]
00  // 13 x41y88 CPE[3]
00  // 14 x41y88 CPE[4]
00  // 15 x41y88 CPE[5]
00  // 16 x41y88 CPE[6]
00  // 17 x41y88 CPE[7]
00  // 18 x41y88 CPE[8]
00  // 19 x41y88 CPE[9]
00  // 20 x42y87 CPE[0]  _a1427  C_MX2b////    
00  // 21 x42y87 CPE[1]
00  // 22 x42y87 CPE[2]
00  // 23 x42y87 CPE[3]
00  // 24 x42y87 CPE[4]
00  // 25 x42y87 CPE[5]
00  // 26 x42y87 CPE[6]
00  // 27 x42y87 CPE[7]
00  // 28 x42y87 CPE[8]
00  // 29 x42y87 CPE[9]
00  // 30 x42y88 CPE[0]  net1 = net2: _a343  C_AND/D//AND/D
00  // 31 x42y88 CPE[1]
00  // 32 x42y88 CPE[2]
00  // 33 x42y88 CPE[3]
00  // 34 x42y88 CPE[4]
00  // 35 x42y88 CPE[5]
00  // 36 x42y88 CPE[6]
00  // 37 x42y88 CPE[7]
00  // 38 x42y88 CPE[8]
00  // 39 x42y88 CPE[9]
00  // 40 x41y87 INMUX plane 2,1
08  // 41 x41y87 INMUX plane 4,3
3D  // 42 x41y87 INMUX plane 6,5
00  // 43 x41y87 INMUX plane 8,7
28  // 44 x41y87 INMUX plane 10,9
00  // 45 x41y87 INMUX plane 12,11
00  // 46 x41y88 INMUX plane 2,1
00  // 47 x41y88 INMUX plane 4,3
00  // 48 x41y88 INMUX plane 6,5
00  // 49 x41y88 INMUX plane 8,7
00  // 50 x41y88 INMUX plane 10,9
00  // 51 x41y88 INMUX plane 12,11
10  // 52 x42y87 INMUX plane 2,1
1A  // 53 x42y87 INMUX plane 4,3
01  // 54 x42y87 INMUX plane 6,5
5F  // 55 x42y87 INMUX plane 8,7
80  // 56 x42y87 INMUX plane 10,9
CB  // 57 x42y87 INMUX plane 12,11
28  // 58 x42y88 INMUX plane 2,1
20  // 59 x42y88 INMUX plane 4,3
33  // 60 x42y88 INMUX plane 6,5
47  // 61 x42y88 INMUX plane 8,7
1B  // 62 x42y88 INMUX plane 10,9
C5  // 63 x42y88 INMUX plane 12,11
93  // 64 x42y88 SB_BIG plane 1
24  // 65 x42y88 SB_BIG plane 1
00  // 66 x42y88 SB_DRIVE plane 2,1
00  // 67 x42y88 SB_BIG plane 2
00  // 68 x42y88 SB_BIG plane 2
48  // 69 x42y88 SB_BIG plane 3
12  // 70 x42y88 SB_BIG plane 3
00  // 71 x42y88 SB_DRIVE plane 4,3
41  // 72 x42y88 SB_BIG plane 4
42  // 73 x42y88 SB_BIG plane 4
48  // 74 x42y88 SB_BIG plane 5
22  // 75 x42y88 SB_BIG plane 5
00  // 76 x42y88 SB_DRIVE plane 6,5
02  // 77 x42y88 SB_BIG plane 6
14  // 78 x42y88 SB_BIG plane 6
48  // 79 x42y88 SB_BIG plane 7
12  // 80 x42y88 SB_BIG plane 7
00  // 81 x42y88 SB_DRIVE plane 8,7
41  // 82 x42y88 SB_BIG plane 8
04  // 83 x42y88 SB_BIG plane 8
00  // 84 x42y88 SB_BIG plane 9
00  // 85 x42y88 SB_BIG plane 9
00  // 86 x42y88 SB_DRIVE plane 10,9
02  // 87 x42y88 SB_BIG plane 10
14  // 88 x42y88 SB_BIG plane 10
00  // 89 x42y88 SB_BIG plane 11
30  // 90 x42y88 SB_BIG plane 11
00  // 91 x42y88 SB_DRIVE plane 12,11
00  // 92 x42y88 SB_BIG plane 12
00  // 93 x42y88 SB_BIG plane 12
A8  // 94 x41y87 SB_SML plane 1
02  // 95 x41y87 SB_SML plane 2,1
00  // 96 x41y87 SB_SML plane 2
A8  // 97 x41y87 SB_SML plane 3
82  // 98 x41y87 SB_SML plane 4,3
2A  // 99 x41y87 SB_SML plane 4
A1  // 100 x41y87 SB_SML plane 5
02  // 101 x41y87 SB_SML plane 6,5
00  // 102 x41y87 SB_SML plane 6
A8  // 103 x41y87 SB_SML plane 7
82  // 104 x41y87 SB_SML plane 8,7
2A  // 105 x41y87 SB_SML plane 8
00  // 106 x41y87 SB_SML plane 9
00  // 107 x41y87 SB_SML plane 10,9
00  // 108 x41y87 SB_SML plane 10
00  // 109 x41y87 SB_SML plane 11
10  // 110 x41y87 SB_SML plane 12,11
54 // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x43y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6DCD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2C // y_sel: 87
F1 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6DD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y87 CPE[0]  _a1220  C_MX2b////    
00  //  1 x43y87 CPE[1]
00  //  2 x43y87 CPE[2]
00  //  3 x43y87 CPE[3]
00  //  4 x43y87 CPE[4]
00  //  5 x43y87 CPE[5]
00  //  6 x43y87 CPE[6]
00  //  7 x43y87 CPE[7]
00  //  8 x43y87 CPE[8]
00  //  9 x43y87 CPE[9]
00  // 10 x43y88 CPE[0]  net1 = net2: _a48  C_AND///AND/
00  // 11 x43y88 CPE[1]
00  // 12 x43y88 CPE[2]
00  // 13 x43y88 CPE[3]
00  // 14 x43y88 CPE[4]
00  // 15 x43y88 CPE[5]
00  // 16 x43y88 CPE[6]
00  // 17 x43y88 CPE[7]
00  // 18 x43y88 CPE[8]
00  // 19 x43y88 CPE[9]
00  // 20 x44y87 CPE[0]  _a1633  C_////Bridge
00  // 21 x44y87 CPE[1]
00  // 22 x44y87 CPE[2]
00  // 23 x44y87 CPE[3]
00  // 24 x44y87 CPE[4]
00  // 25 x44y87 CPE[5]
00  // 26 x44y87 CPE[6]
00  // 27 x44y87 CPE[7]
00  // 28 x44y87 CPE[8]
00  // 29 x44y87 CPE[9]
00  // 30 x44y88 CPE[0]  _a1293  C_MX2b////    
00  // 31 x44y88 CPE[1]
00  // 32 x44y88 CPE[2]
00  // 33 x44y88 CPE[3]
00  // 34 x44y88 CPE[4]
00  // 35 x44y88 CPE[5]
00  // 36 x44y88 CPE[6]
00  // 37 x44y88 CPE[7]
00  // 38 x44y88 CPE[8]
00  // 39 x44y88 CPE[9]
38  // 40 x43y87 INMUX plane 2,1
28  // 41 x43y87 INMUX plane 4,3
24  // 42 x43y87 INMUX plane 6,5
00  // 43 x43y87 INMUX plane 8,7
20  // 44 x43y87 INMUX plane 10,9
08  // 45 x43y87 INMUX plane 12,11
15  // 46 x43y88 INMUX plane 2,1
24  // 47 x43y88 INMUX plane 4,3
05  // 48 x43y88 INMUX plane 6,5
0F  // 49 x43y88 INMUX plane 8,7
00  // 50 x43y88 INMUX plane 10,9
01  // 51 x43y88 INMUX plane 12,11
10  // 52 x44y87 INMUX plane 2,1
08  // 53 x44y87 INMUX plane 4,3
00  // 54 x44y87 INMUX plane 6,5
80  // 55 x44y87 INMUX plane 8,7
00  // 56 x44y87 INMUX plane 10,9
80  // 57 x44y87 INMUX plane 12,11
38  // 58 x44y88 INMUX plane 2,1
00  // 59 x44y88 INMUX plane 4,3
2D  // 60 x44y88 INMUX plane 6,5
48  // 61 x44y88 INMUX plane 8,7
20  // 62 x44y88 INMUX plane 10,9
80  // 63 x44y88 INMUX plane 12,11
48  // 64 x43y87 SB_BIG plane 1
12  // 65 x43y87 SB_BIG plane 1
00  // 66 x43y87 SB_DRIVE plane 2,1
8C  // 67 x43y87 SB_BIG plane 2
42  // 68 x43y87 SB_BIG plane 2
48  // 69 x43y87 SB_BIG plane 3
14  // 70 x43y87 SB_BIG plane 3
00  // 71 x43y87 SB_DRIVE plane 4,3
8B  // 72 x43y87 SB_BIG plane 4
64  // 73 x43y87 SB_BIG plane 4
51  // 74 x43y87 SB_BIG plane 5
12  // 75 x43y87 SB_BIG plane 5
00  // 76 x43y87 SB_DRIVE plane 6,5
48  // 77 x43y87 SB_BIG plane 6
14  // 78 x43y87 SB_BIG plane 6
48  // 79 x43y87 SB_BIG plane 7
12  // 80 x43y87 SB_BIG plane 7
00  // 81 x43y87 SB_DRIVE plane 8,7
48  // 82 x43y87 SB_BIG plane 8
12  // 83 x43y87 SB_BIG plane 8
48  // 84 x43y87 SB_BIG plane 9
12  // 85 x43y87 SB_BIG plane 9
00  // 86 x43y87 SB_DRIVE plane 10,9
48  // 87 x43y87 SB_BIG plane 10
12  // 88 x43y87 SB_BIG plane 10
88  // 89 x43y87 SB_BIG plane 11
12  // 90 x43y87 SB_BIG plane 11
00  // 91 x43y87 SB_DRIVE plane 12,11
48  // 92 x43y87 SB_BIG plane 12
12  // 93 x43y87 SB_BIG plane 12
28  // 94 x44y88 SB_SML plane 1
32  // 95 x44y88 SB_SML plane 2,1
1D  // 96 x44y88 SB_SML plane 2
C8  // 97 x44y88 SB_SML plane 3
12  // 98 x44y88 SB_SML plane 4,3
2B  // 99 x44y88 SB_SML plane 4
A8  // 100 x44y88 SB_SML plane 5
82  // 101 x44y88 SB_SML plane 6,5
22  // 102 x44y88 SB_SML plane 6
A8  // 103 x44y88 SB_SML plane 7
10  // 104 x44y88 SB_SML plane 8,7
23  // 105 x44y88 SB_SML plane 8
A8  // 106 x44y88 SB_SML plane 9
82  // 107 x44y88 SB_SML plane 10,9
22  // 108 x44y88 SB_SML plane 10
A8  // 109 x44y88 SB_SML plane 11
82  // 110 x44y88 SB_SML plane 12,11
2A  // 111 x44y88 SB_SML plane 12
D5 // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x45y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2C // y_sel: 87
29 // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6E53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y87 CPE[0]  net1 = net2: _a703  C_ADDF2///ADDF2/
00  //  1 x45y87 CPE[1]
00  //  2 x45y87 CPE[2]
00  //  3 x45y87 CPE[3]
00  //  4 x45y87 CPE[4]
00  //  5 x45y87 CPE[5]
00  //  6 x45y87 CPE[6]
00  //  7 x45y87 CPE[7]
00  //  8 x45y87 CPE[8]
00  //  9 x45y87 CPE[9]
00  // 10 x45y88 CPE[0]  net1 = net2: _a705  C_ADDF2///ADDF2/
00  // 11 x45y88 CPE[1]
00  // 12 x45y88 CPE[2]
00  // 13 x45y88 CPE[3]
00  // 14 x45y88 CPE[4]
00  // 15 x45y88 CPE[5]
00  // 16 x45y88 CPE[6]
00  // 17 x45y88 CPE[7]
00  // 18 x45y88 CPE[8]
00  // 19 x45y88 CPE[9]
00  // 20 x46y87 CPE[0]  _a1551  C_////Bridge
00  // 21 x46y87 CPE[1]
00  // 22 x46y87 CPE[2]
00  // 23 x46y87 CPE[3]
00  // 24 x46y87 CPE[4]
00  // 25 x46y87 CPE[5]
00  // 26 x46y87 CPE[6]
00  // 27 x46y87 CPE[7]
00  // 28 x46y87 CPE[8]
00  // 29 x46y87 CPE[9]
00  // 30 x46y88 CPE[0]  _a1649  C_////Bridge
00  // 31 x46y88 CPE[1]
00  // 32 x46y88 CPE[2]
00  // 33 x46y88 CPE[3]
00  // 34 x46y88 CPE[4]
00  // 35 x46y88 CPE[5]
00  // 36 x46y88 CPE[6]
00  // 37 x46y88 CPE[7]
00  // 38 x46y88 CPE[8]
00  // 39 x46y88 CPE[9]
38  // 40 x45y87 INMUX plane 2,1
08  // 41 x45y87 INMUX plane 4,3
21  // 42 x45y87 INMUX plane 6,5
28  // 43 x45y87 INMUX plane 8,7
28  // 44 x45y87 INMUX plane 10,9
00  // 45 x45y87 INMUX plane 12,11
20  // 46 x45y88 INMUX plane 2,1
0D  // 47 x45y88 INMUX plane 4,3
04  // 48 x45y88 INMUX plane 6,5
1E  // 49 x45y88 INMUX plane 8,7
00  // 50 x45y88 INMUX plane 10,9
00  // 51 x45y88 INMUX plane 12,11
08  // 52 x46y87 INMUX plane 2,1
00  // 53 x46y87 INMUX plane 4,3
10  // 54 x46y87 INMUX plane 6,5
A8  // 55 x46y87 INMUX plane 8,7
00  // 56 x46y87 INMUX plane 10,9
C2  // 57 x46y87 INMUX plane 12,11
03  // 58 x46y88 INMUX plane 2,1
08  // 59 x46y88 INMUX plane 4,3
06  // 60 x46y88 INMUX plane 6,5
80  // 61 x46y88 INMUX plane 8,7
10  // 62 x46y88 INMUX plane 10,9
80  // 63 x46y88 INMUX plane 12,11
48  // 64 x46y88 SB_BIG plane 1
02  // 65 x46y88 SB_BIG plane 1
00  // 66 x46y88 SB_DRIVE plane 2,1
48  // 67 x46y88 SB_BIG plane 2
12  // 68 x46y88 SB_BIG plane 2
48  // 69 x46y88 SB_BIG plane 3
12  // 70 x46y88 SB_BIG plane 3
00  // 71 x46y88 SB_DRIVE plane 4,3
08  // 72 x46y88 SB_BIG plane 4
12  // 73 x46y88 SB_BIG plane 4
48  // 74 x46y88 SB_BIG plane 5
02  // 75 x46y88 SB_BIG plane 5
00  // 76 x46y88 SB_DRIVE plane 6,5
41  // 77 x46y88 SB_BIG plane 6
12  // 78 x46y88 SB_BIG plane 6
48  // 79 x46y88 SB_BIG plane 7
12  // 80 x46y88 SB_BIG plane 7
00  // 81 x46y88 SB_DRIVE plane 8,7
59  // 82 x46y88 SB_BIG plane 8
12  // 83 x46y88 SB_BIG plane 8
8B  // 84 x46y88 SB_BIG plane 9
74  // 85 x46y88 SB_BIG plane 9
00  // 86 x46y88 SB_DRIVE plane 10,9
48  // 87 x46y88 SB_BIG plane 10
12  // 88 x46y88 SB_BIG plane 10
48  // 89 x46y88 SB_BIG plane 11
12  // 90 x46y88 SB_BIG plane 11
00  // 91 x46y88 SB_DRIVE plane 12,11
48  // 92 x46y88 SB_BIG plane 12
12  // 93 x46y88 SB_BIG plane 12
A8  // 94 x45y87 SB_SML plane 1
12  // 95 x45y87 SB_SML plane 2,1
33  // 96 x45y87 SB_SML plane 2
28  // 97 x45y87 SB_SML plane 3
12  // 98 x45y87 SB_SML plane 4,3
2B  // 99 x45y87 SB_SML plane 4
A8  // 100 x45y87 SB_SML plane 5
82  // 101 x45y87 SB_SML plane 6,5
22  // 102 x45y87 SB_SML plane 6
A8  // 103 x45y87 SB_SML plane 7
82  // 104 x45y87 SB_SML plane 8,7
2A  // 105 x45y87 SB_SML plane 8
A8  // 106 x45y87 SB_SML plane 9
22  // 107 x45y87 SB_SML plane 10,9
35  // 108 x45y87 SB_SML plane 10
A8  // 109 x45y87 SB_SML plane 11
A2  // 110 x45y87 SB_SML plane 12,11
29  // 111 x45y87 SB_SML plane 12
AC // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x47y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6EC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2C // y_sel: 87
E1 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6ED1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y87 CPE[0]  _a1425  C_MX2b////    
00  //  1 x47y87 CPE[1]
00  //  2 x47y87 CPE[2]
00  //  3 x47y87 CPE[3]
00  //  4 x47y87 CPE[4]
00  //  5 x47y87 CPE[5]
00  //  6 x47y87 CPE[6]
00  //  7 x47y87 CPE[7]
00  //  8 x47y87 CPE[8]
00  //  9 x47y87 CPE[9]
00  // 10 x47y88 CPE[0]  net1 = net2: _a337  C_AND/D//AND/D
00  // 11 x47y88 CPE[1]
00  // 12 x47y88 CPE[2]
00  // 13 x47y88 CPE[3]
00  // 14 x47y88 CPE[4]
00  // 15 x47y88 CPE[5]
00  // 16 x47y88 CPE[6]
00  // 17 x47y88 CPE[7]
00  // 18 x47y88 CPE[8]
00  // 19 x47y88 CPE[9]
00  // 20 x48y87 CPE[0]  _a1418  C_MX2b////    
00  // 21 x48y87 CPE[1]
00  // 22 x48y87 CPE[2]
00  // 23 x48y87 CPE[3]
00  // 24 x48y87 CPE[4]
00  // 25 x48y87 CPE[5]
00  // 26 x48y87 CPE[6]
00  // 27 x48y87 CPE[7]
00  // 28 x48y87 CPE[8]
00  // 29 x48y87 CPE[9]
00  // 30 x48y88 CPE[0]  _a1532  C_MX2b////    
00  // 31 x48y88 CPE[1]
00  // 32 x48y88 CPE[2]
00  // 33 x48y88 CPE[3]
00  // 34 x48y88 CPE[4]
00  // 35 x48y88 CPE[5]
00  // 36 x48y88 CPE[6]
00  // 37 x48y88 CPE[7]
00  // 38 x48y88 CPE[8]
00  // 39 x48y88 CPE[9]
00  // 40 x47y87 INMUX plane 2,1
08  // 41 x47y87 INMUX plane 4,3
3B  // 42 x47y87 INMUX plane 6,5
00  // 43 x47y87 INMUX plane 8,7
20  // 44 x47y87 INMUX plane 10,9
08  // 45 x47y87 INMUX plane 12,11
29  // 46 x47y88 INMUX plane 2,1
0F  // 47 x47y88 INMUX plane 4,3
31  // 48 x47y88 INMUX plane 6,5
00  // 49 x47y88 INMUX plane 8,7
00  // 50 x47y88 INMUX plane 10,9
01  // 51 x47y88 INMUX plane 12,11
04  // 52 x48y87 INMUX plane 2,1
28  // 53 x48y87 INMUX plane 4,3
00  // 54 x48y87 INMUX plane 6,5
7A  // 55 x48y87 INMUX plane 8,7
00  // 56 x48y87 INMUX plane 10,9
2C  // 57 x48y87 INMUX plane 12,11
20  // 58 x48y88 INMUX plane 2,1
00  // 59 x48y88 INMUX plane 4,3
02  // 60 x48y88 INMUX plane 6,5
48  // 61 x48y88 INMUX plane 8,7
01  // 62 x48y88 INMUX plane 10,9
00  // 63 x48y88 INMUX plane 12,11
88  // 64 x47y87 SB_BIG plane 1
12  // 65 x47y87 SB_BIG plane 1
40  // 66 x47y87 SB_DRIVE plane 2,1
48  // 67 x47y87 SB_BIG plane 2
10  // 68 x47y87 SB_BIG plane 2
48  // 69 x47y87 SB_BIG plane 3
12  // 70 x47y87 SB_BIG plane 3
00  // 71 x47y87 SB_DRIVE plane 4,3
08  // 72 x47y87 SB_BIG plane 4
12  // 73 x47y87 SB_BIG plane 4
08  // 74 x47y87 SB_BIG plane 5
12  // 75 x47y87 SB_BIG plane 5
00  // 76 x47y87 SB_DRIVE plane 6,5
92  // 77 x47y87 SB_BIG plane 6
00  // 78 x47y87 SB_BIG plane 6
48  // 79 x47y87 SB_BIG plane 7
12  // 80 x47y87 SB_BIG plane 7
00  // 81 x47y87 SB_DRIVE plane 8,7
48  // 82 x47y87 SB_BIG plane 8
12  // 83 x47y87 SB_BIG plane 8
48  // 84 x47y87 SB_BIG plane 9
12  // 85 x47y87 SB_BIG plane 9
00  // 86 x47y87 SB_DRIVE plane 10,9
48  // 87 x47y87 SB_BIG plane 10
10  // 88 x47y87 SB_BIG plane 10
94  // 89 x47y87 SB_BIG plane 11
22  // 90 x47y87 SB_BIG plane 11
00  // 91 x47y87 SB_DRIVE plane 12,11
48  // 92 x47y87 SB_BIG plane 12
12  // 93 x47y87 SB_BIG plane 12
A8  // 94 x48y88 SB_SML plane 1
32  // 95 x48y88 SB_SML plane 2,1
6D  // 96 x48y88 SB_SML plane 2
88  // 97 x48y88 SB_SML plane 3
92  // 98 x48y88 SB_SML plane 4,3
2B  // 99 x48y88 SB_SML plane 4
A8  // 100 x48y88 SB_SML plane 5
82  // 101 x48y88 SB_SML plane 6,5
2A  // 102 x48y88 SB_SML plane 6
A8  // 103 x48y88 SB_SML plane 7
82  // 104 x48y88 SB_SML plane 8,7
2A  // 105 x48y88 SB_SML plane 8
A8  // 106 x48y88 SB_SML plane 9
82  // 107 x48y88 SB_SML plane 10,9
22  // 108 x48y88 SB_SML plane 10
53  // 109 x48y88 SB_SML plane 11
85  // 110 x48y88 SB_SML plane 12,11
2A  // 111 x48y88 SB_SML plane 12
11 // -- CRC low byte
49 // -- CRC high byte


// Config Latches on x49y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2C // y_sel: 87
39 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y87 CPE[0]  _a1430  C_MX2b////    _a1652  C_////Bridge
00  //  1 x49y87 CPE[1]
00  //  2 x49y87 CPE[2]
00  //  3 x49y87 CPE[3]
00  //  4 x49y87 CPE[4]
00  //  5 x49y87 CPE[5]
00  //  6 x49y87 CPE[6]
00  //  7 x49y87 CPE[7]
00  //  8 x49y87 CPE[8]
00  //  9 x49y87 CPE[9]
00  // 10 x49y88 CPE[0]  _a1411  C_MX2b////    
00  // 11 x49y88 CPE[1]
00  // 12 x49y88 CPE[2]
00  // 13 x49y88 CPE[3]
00  // 14 x49y88 CPE[4]
00  // 15 x49y88 CPE[5]
00  // 16 x49y88 CPE[6]
00  // 17 x49y88 CPE[7]
00  // 18 x49y88 CPE[8]
00  // 19 x49y88 CPE[9]
00  // 20 x50y87 CPE[0]  _a1431  C_MX2b////    
00  // 21 x50y87 CPE[1]
00  // 22 x50y87 CPE[2]
00  // 23 x50y87 CPE[3]
00  // 24 x50y87 CPE[4]
00  // 25 x50y87 CPE[5]
00  // 26 x50y87 CPE[6]
00  // 27 x50y87 CPE[7]
00  // 28 x50y87 CPE[8]
00  // 29 x50y87 CPE[9]
00  // 30 x50y88 CPE[0]  _a1439  C_MX2b////    
00  // 31 x50y88 CPE[1]
00  // 32 x50y88 CPE[2]
00  // 33 x50y88 CPE[3]
00  // 34 x50y88 CPE[4]
00  // 35 x50y88 CPE[5]
00  // 36 x50y88 CPE[6]
00  // 37 x50y88 CPE[7]
00  // 38 x50y88 CPE[8]
00  // 39 x50y88 CPE[9]
04  // 40 x49y87 INMUX plane 2,1
00  // 41 x49y87 INMUX plane 4,3
3B  // 42 x49y87 INMUX plane 6,5
07  // 43 x49y87 INMUX plane 8,7
28  // 44 x49y87 INMUX plane 10,9
04  // 45 x49y87 INMUX plane 12,11
04  // 46 x49y88 INMUX plane 2,1
00  // 47 x49y88 INMUX plane 4,3
00  // 48 x49y88 INMUX plane 6,5
2F  // 49 x49y88 INMUX plane 8,7
00  // 50 x49y88 INMUX plane 10,9
1C  // 51 x49y88 INMUX plane 12,11
04  // 52 x50y87 INMUX plane 2,1
00  // 53 x50y87 INMUX plane 4,3
7D  // 54 x50y87 INMUX plane 6,5
00  // 55 x50y87 INMUX plane 8,7
58  // 56 x50y87 INMUX plane 10,9
00  // 57 x50y87 INMUX plane 12,11
04  // 58 x50y88 INMUX plane 2,1
18  // 59 x50y88 INMUX plane 4,3
40  // 60 x50y88 INMUX plane 6,5
37  // 61 x50y88 INMUX plane 8,7
58  // 62 x50y88 INMUX plane 10,9
05  // 63 x50y88 INMUX plane 12,11
48  // 64 x50y88 SB_BIG plane 1
12  // 65 x50y88 SB_BIG plane 1
00  // 66 x50y88 SB_DRIVE plane 2,1
48  // 67 x50y88 SB_BIG plane 2
12  // 68 x50y88 SB_BIG plane 2
08  // 69 x50y88 SB_BIG plane 3
12  // 70 x50y88 SB_BIG plane 3
02  // 71 x50y88 SB_DRIVE plane 4,3
48  // 72 x50y88 SB_BIG plane 4
12  // 73 x50y88 SB_BIG plane 4
48  // 74 x50y88 SB_BIG plane 5
10  // 75 x50y88 SB_BIG plane 5
00  // 76 x50y88 SB_DRIVE plane 6,5
08  // 77 x50y88 SB_BIG plane 6
12  // 78 x50y88 SB_BIG plane 6
48  // 79 x50y88 SB_BIG plane 7
12  // 80 x50y88 SB_BIG plane 7
00  // 81 x50y88 SB_DRIVE plane 8,7
48  // 82 x50y88 SB_BIG plane 8
12  // 83 x50y88 SB_BIG plane 8
48  // 84 x50y88 SB_BIG plane 9
12  // 85 x50y88 SB_BIG plane 9
00  // 86 x50y88 SB_DRIVE plane 10,9
48  // 87 x50y88 SB_BIG plane 10
42  // 88 x50y88 SB_BIG plane 10
48  // 89 x50y88 SB_BIG plane 11
12  // 90 x50y88 SB_BIG plane 11
00  // 91 x50y88 SB_DRIVE plane 12,11
48  // 92 x50y88 SB_BIG plane 12
12  // 93 x50y88 SB_BIG plane 12
A8  // 94 x49y87 SB_SML plane 1
92  // 95 x49y87 SB_SML plane 2,1
2B  // 96 x49y87 SB_SML plane 2
A8  // 97 x49y87 SB_SML plane 3
82  // 98 x49y87 SB_SML plane 4,3
28  // 99 x49y87 SB_SML plane 4
88  // 100 x49y87 SB_SML plane 5
82  // 101 x49y87 SB_SML plane 6,5
2A  // 102 x49y87 SB_SML plane 6
28  // 103 x49y87 SB_SML plane 7
83  // 104 x49y87 SB_SML plane 8,7
2A  // 105 x49y87 SB_SML plane 8
A8  // 106 x49y87 SB_SML plane 9
82  // 107 x49y87 SB_SML plane 10,9
2A  // 108 x49y87 SB_SML plane 10
A8  // 109 x49y87 SB_SML plane 11
82  // 110 x49y87 SB_SML plane 12,11
2A  // 111 x49y87 SB_SML plane 12
B4 // -- CRC low byte
49 // -- CRC high byte


// Config Latches on x51y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6FC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2C // y_sel: 87
51 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6FCD
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x51y87 CPE[0]  _a356  C_///AND/
00  //  1 x51y87 CPE[1]
00  //  2 x51y87 CPE[2]
00  //  3 x51y87 CPE[3]
00  //  4 x51y87 CPE[4]
00  //  5 x51y87 CPE[5]
00  //  6 x51y87 CPE[6]
00  //  7 x51y87 CPE[7]
00  //  8 x51y87 CPE[8]
00  //  9 x51y87 CPE[9]
00  // 10 x51y88 CPE[0]  _a362  C_AND////    
00  // 11 x51y88 CPE[1]
00  // 12 x51y88 CPE[2]
00  // 13 x51y88 CPE[3]
00  // 14 x51y88 CPE[4]
00  // 15 x51y88 CPE[5]
00  // 16 x51y88 CPE[6]
00  // 17 x51y88 CPE[7]
00  // 18 x51y88 CPE[8]
00  // 19 x51y88 CPE[9]
00  // 20 x52y87 CPE[0]  _a312  C_AND////    
00  // 21 x52y87 CPE[1]
00  // 22 x52y87 CPE[2]
00  // 23 x52y87 CPE[3]
00  // 24 x52y87 CPE[4]
00  // 25 x52y87 CPE[5]
00  // 26 x52y87 CPE[6]
00  // 27 x52y87 CPE[7]
00  // 28 x52y87 CPE[8]
00  // 29 x52y87 CPE[9]
00  // 30 x52y88 CPE[0]
00  // 31 x52y88 CPE[1]
00  // 32 x52y88 CPE[2]
00  // 33 x52y88 CPE[3]
00  // 34 x52y88 CPE[4]
00  // 35 x52y88 CPE[5]
00  // 36 x52y88 CPE[6]
00  // 37 x52y88 CPE[7]
00  // 38 x52y88 CPE[8]
00  // 39 x52y88 CPE[9]
28  // 40 x51y87 INMUX plane 2,1
07  // 41 x51y87 INMUX plane 4,3
00  // 42 x51y87 INMUX plane 6,5
00  // 43 x51y87 INMUX plane 8,7
00  // 44 x51y87 INMUX plane 10,9
05  // 45 x51y87 INMUX plane 12,11
00  // 46 x51y88 INMUX plane 2,1
00  // 47 x51y88 INMUX plane 4,3
2A  // 48 x51y88 INMUX plane 6,5
01  // 49 x51y88 INMUX plane 8,7
00  // 50 x51y88 INMUX plane 10,9
00  // 51 x51y88 INMUX plane 12,11
2D  // 52 x52y87 INMUX plane 2,1
20  // 53 x52y87 INMUX plane 4,3
6C  // 54 x52y87 INMUX plane 6,5
23  // 55 x52y87 INMUX plane 8,7
80  // 56 x52y87 INMUX plane 10,9
01  // 57 x52y87 INMUX plane 12,11
18  // 58 x52y88 INMUX plane 2,1
00  // 59 x52y88 INMUX plane 4,3
40  // 60 x52y88 INMUX plane 6,5
00  // 61 x52y88 INMUX plane 8,7
40  // 62 x52y88 INMUX plane 10,9
05  // 63 x52y88 INMUX plane 12,11
48  // 64 x51y87 SB_BIG plane 1
12  // 65 x51y87 SB_BIG plane 1
00  // 66 x51y87 SB_DRIVE plane 2,1
61  // 67 x51y87 SB_BIG plane 2
12  // 68 x51y87 SB_BIG plane 2
48  // 69 x51y87 SB_BIG plane 3
12  // 70 x51y87 SB_BIG plane 3
00  // 71 x51y87 SB_DRIVE plane 4,3
00  // 72 x51y87 SB_BIG plane 4
00  // 73 x51y87 SB_BIG plane 4
48  // 74 x51y87 SB_BIG plane 5
12  // 75 x51y87 SB_BIG plane 5
00  // 76 x51y87 SB_DRIVE plane 6,5
48  // 77 x51y87 SB_BIG plane 6
12  // 78 x51y87 SB_BIG plane 6
14  // 79 x51y87 SB_BIG plane 7
02  // 80 x51y87 SB_BIG plane 7
00  // 81 x51y87 SB_DRIVE plane 8,7
00  // 82 x51y87 SB_BIG plane 8
00  // 83 x51y87 SB_BIG plane 8
00  // 84 x51y87 SB_BIG plane 9
00  // 85 x51y87 SB_BIG plane 9
00  // 86 x51y87 SB_DRIVE plane 10,9
00  // 87 x51y87 SB_BIG plane 10
00  // 88 x51y87 SB_BIG plane 10
01  // 89 x51y87 SB_BIG plane 11
00  // 90 x51y87 SB_BIG plane 11
00  // 91 x51y87 SB_DRIVE plane 12,11
00  // 92 x51y87 SB_BIG plane 12
00  // 93 x51y87 SB_BIG plane 12
A8  // 94 x52y88 SB_SML plane 1
82  // 95 x52y88 SB_SML plane 2,1
2A  // 96 x52y88 SB_SML plane 2
A8  // 97 x52y88 SB_SML plane 3
02  // 98 x52y88 SB_SML plane 4,3
00  // 99 x52y88 SB_SML plane 4
28  // 100 x52y88 SB_SML plane 5
12  // 101 x52y88 SB_SML plane 6,5
6A  // 102 x52y88 SB_SML plane 6
53  // 103 x52y88 SB_SML plane 7
07  // 104 x52y88 SB_SML plane 8,7
F9 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x53y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 703C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
2C // y_sel: 87
89 // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7044
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x53y87 CPE[0]
00  //  1 x53y87 CPE[1]
00  //  2 x53y87 CPE[2]
00  //  3 x53y87 CPE[3]
00  //  4 x53y87 CPE[4]
00  //  5 x53y87 CPE[5]
00  //  6 x53y87 CPE[6]
00  //  7 x53y87 CPE[7]
00  //  8 x53y87 CPE[8]
00  //  9 x53y87 CPE[9]
00  // 10 x53y88 CPE[0]
00  // 11 x53y88 CPE[1]
00  // 12 x53y88 CPE[2]
00  // 13 x53y88 CPE[3]
00  // 14 x53y88 CPE[4]
00  // 15 x53y88 CPE[5]
00  // 16 x53y88 CPE[6]
00  // 17 x53y88 CPE[7]
00  // 18 x53y88 CPE[8]
00  // 19 x53y88 CPE[9]
00  // 20 x54y87 CPE[0]
00  // 21 x54y87 CPE[1]
00  // 22 x54y87 CPE[2]
00  // 23 x54y87 CPE[3]
00  // 24 x54y87 CPE[4]
00  // 25 x54y87 CPE[5]
00  // 26 x54y87 CPE[6]
00  // 27 x54y87 CPE[7]
00  // 28 x54y87 CPE[8]
00  // 29 x54y87 CPE[9]
00  // 30 x54y88 CPE[0]
00  // 31 x54y88 CPE[1]
00  // 32 x54y88 CPE[2]
00  // 33 x54y88 CPE[3]
00  // 34 x54y88 CPE[4]
00  // 35 x54y88 CPE[5]
00  // 36 x54y88 CPE[6]
00  // 37 x54y88 CPE[7]
00  // 38 x54y88 CPE[8]
00  // 39 x54y88 CPE[9]
00  // 40 x53y87 INMUX plane 2,1
00  // 41 x53y87 INMUX plane 4,3
00  // 42 x53y87 INMUX plane 6,5
00  // 43 x53y87 INMUX plane 8,7
00  // 44 x53y87 INMUX plane 10,9
01  // 45 x53y87 INMUX plane 12,11
15  // 46 x53y88 INMUX plane 2,1
00  // 47 x53y88 INMUX plane 4,3
00  // 48 x53y88 INMUX plane 6,5
00  // 49 x53y88 INMUX plane 8,7
00  // 50 x53y88 INMUX plane 10,9
00  // 51 x53y88 INMUX plane 12,11
00  // 52 x54y87 INMUX plane 2,1
00  // 53 x54y87 INMUX plane 4,3
00  // 54 x54y87 INMUX plane 6,5
00  // 55 x54y87 INMUX plane 8,7
00  // 56 x54y87 INMUX plane 10,9
01  // 57 x54y87 INMUX plane 12,11
00  // 58 x54y88 INMUX plane 2,1
00  // 59 x54y88 INMUX plane 4,3
08  // 60 x54y88 INMUX plane 6,5
00  // 61 x54y88 INMUX plane 8,7
00  // 62 x54y88 INMUX plane 10,9
00  // 63 x54y88 INMUX plane 12,11
00  // 64 x54y88 SB_BIG plane 1
00  // 65 x54y88 SB_BIG plane 1
00  // 66 x54y88 SB_DRIVE plane 2,1
03  // 67 x54y88 SB_BIG plane 2
42  // 68 x54y88 SB_BIG plane 2
00  // 69 x54y88 SB_BIG plane 3
00  // 70 x54y88 SB_BIG plane 3
00  // 71 x54y88 SB_DRIVE plane 4,3
00  // 72 x54y88 SB_BIG plane 4
00  // 73 x54y88 SB_BIG plane 4
00  // 74 x54y88 SB_BIG plane 5
00  // 75 x54y88 SB_BIG plane 5
00  // 76 x54y88 SB_DRIVE plane 6,5
00  // 77 x54y88 SB_BIG plane 6
00  // 78 x54y88 SB_BIG plane 6
00  // 79 x54y88 SB_BIG plane 7
00  // 80 x54y88 SB_BIG plane 7
00  // 81 x54y88 SB_DRIVE plane 8,7
00  // 82 x54y88 SB_BIG plane 8
00  // 83 x54y88 SB_BIG plane 8
00  // 84 x54y88 SB_BIG plane 9
00  // 85 x54y88 SB_BIG plane 9
00  // 86 x54y88 SB_DRIVE plane 10,9
00  // 87 x54y88 SB_BIG plane 10
00  // 88 x54y88 SB_BIG plane 10
00  // 89 x54y88 SB_BIG plane 11
00  // 90 x54y88 SB_BIG plane 11
00  // 91 x54y88 SB_DRIVE plane 12,11
00  // 92 x54y88 SB_BIG plane 12
00  // 93 x54y88 SB_BIG plane 12
00  // 94 x53y87 SB_SML plane 1
00  // 95 x53y87 SB_SML plane 2,1
00  // 96 x53y87 SB_SML plane 2
00  // 97 x53y87 SB_SML plane 3
00  // 98 x53y87 SB_SML plane 4,3
00  // 99 x53y87 SB_SML plane 4
00  // 100 x53y87 SB_SML plane 5
00  // 101 x53y87 SB_SML plane 6,5
00  // 102 x53y87 SB_SML plane 6
00  // 103 x53y87 SB_SML plane 7
00  // 104 x53y87 SB_SML plane 8,7
00  // 105 x53y87 SB_SML plane 8
00  // 106 x53y87 SB_SML plane 9
00  // 107 x53y87 SB_SML plane 10,9
00  // 108 x53y87 SB_SML plane 10
30  // 109 x53y87 SB_SML plane 11
D6 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x55y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
2C // y_sel: 87
81 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70C0
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x55y87 CPE[0]
00  //  1 x55y87 CPE[1]
00  //  2 x55y87 CPE[2]
00  //  3 x55y87 CPE[3]
00  //  4 x55y87 CPE[4]
00  //  5 x55y87 CPE[5]
00  //  6 x55y87 CPE[6]
00  //  7 x55y87 CPE[7]
00  //  8 x55y87 CPE[8]
00  //  9 x55y87 CPE[9]
00  // 10 x55y88 CPE[0]
00  // 11 x55y88 CPE[1]
00  // 12 x55y88 CPE[2]
00  // 13 x55y88 CPE[3]
00  // 14 x55y88 CPE[4]
00  // 15 x55y88 CPE[5]
00  // 16 x55y88 CPE[6]
00  // 17 x55y88 CPE[7]
00  // 18 x55y88 CPE[8]
00  // 19 x55y88 CPE[9]
00  // 20 x56y87 CPE[0]
00  // 21 x56y87 CPE[1]
00  // 22 x56y87 CPE[2]
00  // 23 x56y87 CPE[3]
00  // 24 x56y87 CPE[4]
00  // 25 x56y87 CPE[5]
00  // 26 x56y87 CPE[6]
00  // 27 x56y87 CPE[7]
00  // 28 x56y87 CPE[8]
00  // 29 x56y87 CPE[9]
00  // 30 x56y88 CPE[0]
00  // 31 x56y88 CPE[1]
00  // 32 x56y88 CPE[2]
00  // 33 x56y88 CPE[3]
00  // 34 x56y88 CPE[4]
00  // 35 x56y88 CPE[5]
00  // 36 x56y88 CPE[6]
00  // 37 x56y88 CPE[7]
00  // 38 x56y88 CPE[8]
00  // 39 x56y88 CPE[9]
00  // 40 x55y87 INMUX plane 2,1
00  // 41 x55y87 INMUX plane 4,3
00  // 42 x55y87 INMUX plane 6,5
00  // 43 x55y87 INMUX plane 8,7
00  // 44 x55y87 INMUX plane 10,9
01  // 45 x55y87 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x161y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2C // y_sel: 87
9F // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y87
00  // 14 right_edge_EN1 at x163y87
00  // 15 right_edge_EN2 at x163y87
00  // 16 right_edge_EN0 at x163y88
00  // 17 right_edge_EN1 at x163y88
00  // 18 right_edge_EN2 at x163y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y88 SB_BIG plane 1
12  // 65 x162y88 SB_BIG plane 1
00  // 66 x162y88 SB_DRIVE plane 2,1
48  // 67 x162y88 SB_BIG plane 2
12  // 68 x162y88 SB_BIG plane 2
48  // 69 x162y88 SB_BIG plane 3
12  // 70 x162y88 SB_BIG plane 3
00  // 71 x162y88 SB_DRIVE plane 4,3
48  // 72 x162y88 SB_BIG plane 4
12  // 73 x162y88 SB_BIG plane 4
48  // 74 x162y88 SB_BIG plane 5
12  // 75 x162y88 SB_BIG plane 5
00  // 76 x162y88 SB_DRIVE plane 6,5
48  // 77 x162y88 SB_BIG plane 6
12  // 78 x162y88 SB_BIG plane 6
48  // 79 x162y88 SB_BIG plane 7
12  // 80 x162y88 SB_BIG plane 7
00  // 81 x162y88 SB_DRIVE plane 8,7
48  // 82 x162y88 SB_BIG plane 8
12  // 83 x162y88 SB_BIG plane 8
48  // 84 x162y88 SB_BIG plane 9
12  // 85 x162y88 SB_BIG plane 9
00  // 86 x162y88 SB_DRIVE plane 10,9
48  // 87 x162y88 SB_BIG plane 10
12  // 88 x162y88 SB_BIG plane 10
48  // 89 x162y88 SB_BIG plane 11
12  // 90 x162y88 SB_BIG plane 11
00  // 91 x162y88 SB_DRIVE plane 12,11
48  // 92 x162y88 SB_BIG plane 12
12  // 93 x162y88 SB_BIG plane 12
A8  // 94 x161y87 SB_SML plane 1
82  // 95 x161y87 SB_SML plane 2,1
2A  // 96 x161y87 SB_SML plane 2
A8  // 97 x161y87 SB_SML plane 3
82  // 98 x161y87 SB_SML plane 4,3
2A  // 99 x161y87 SB_SML plane 4
A8  // 100 x161y87 SB_SML plane 5
82  // 101 x161y87 SB_SML plane 6,5
2A  // 102 x161y87 SB_SML plane 6
A8  // 103 x161y87 SB_SML plane 7
82  // 104 x161y87 SB_SML plane 8,7
2A  // 105 x161y87 SB_SML plane 8
A8  // 106 x161y87 SB_SML plane 9
82  // 107 x161y87 SB_SML plane 10,9
2A  // 108 x161y87 SB_SML plane 10
A8  // 109 x161y87 SB_SML plane 11
82  // 110 x161y87 SB_SML plane 12,11
2A  // 111 x161y87 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7172     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2D // y_sel: 89
39 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 717A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y89
00  // 14 left_edge_EN1 at x-2y89
00  // 15 left_edge_EN2 at x-2y89
00  // 16 left_edge_EN0 at x-2y90
00  // 17 left_edge_EN1 at x-2y90
00  // 18 left_edge_EN2 at x-2y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y90 SB_BIG plane 1
12  // 65 x0y90 SB_BIG plane 1
00  // 66 x0y90 SB_DRIVE plane 2,1
48  // 67 x0y90 SB_BIG plane 2
12  // 68 x0y90 SB_BIG plane 2
48  // 69 x0y90 SB_BIG plane 3
12  // 70 x0y90 SB_BIG plane 3
00  // 71 x0y90 SB_DRIVE plane 4,3
48  // 72 x0y90 SB_BIG plane 4
12  // 73 x0y90 SB_BIG plane 4
48  // 74 x0y90 SB_BIG plane 5
12  // 75 x0y90 SB_BIG plane 5
00  // 76 x0y90 SB_DRIVE plane 6,5
48  // 77 x0y90 SB_BIG plane 6
12  // 78 x0y90 SB_BIG plane 6
48  // 79 x0y90 SB_BIG plane 7
12  // 80 x0y90 SB_BIG plane 7
00  // 81 x0y90 SB_DRIVE plane 8,7
48  // 82 x0y90 SB_BIG plane 8
12  // 83 x0y90 SB_BIG plane 8
48  // 84 x0y90 SB_BIG plane 9
12  // 85 x0y90 SB_BIG plane 9
00  // 86 x0y90 SB_DRIVE plane 10,9
48  // 87 x0y90 SB_BIG plane 10
12  // 88 x0y90 SB_BIG plane 10
48  // 89 x0y90 SB_BIG plane 11
12  // 90 x0y90 SB_BIG plane 11
00  // 91 x0y90 SB_DRIVE plane 12,11
48  // 92 x0y90 SB_BIG plane 12
12  // 93 x0y90 SB_BIG plane 12
A8  // 94 x-1y89 SB_SML plane 1
82  // 95 x-1y89 SB_SML plane 2,1
2A  // 96 x-1y89 SB_SML plane 2
A8  // 97 x-1y89 SB_SML plane 3
82  // 98 x-1y89 SB_SML plane 4,3
2A  // 99 x-1y89 SB_SML plane 4
A8  // 100 x-1y89 SB_SML plane 5
82  // 101 x-1y89 SB_SML plane 6,5
2A  // 102 x-1y89 SB_SML plane 6
A8  // 103 x-1y89 SB_SML plane 7
82  // 104 x-1y89 SB_SML plane 8,7
2A  // 105 x-1y89 SB_SML plane 8
A8  // 106 x-1y89 SB_SML plane 9
82  // 107 x-1y89 SB_SML plane 10,9
2A  // 108 x-1y89 SB_SML plane 10
A8  // 109 x-1y89 SB_SML plane 11
82  // 110 x-1y89 SB_SML plane 12,11
2A  // 111 x-1y89 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 71F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2D // y_sel: 89
E1 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 71F8
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x1y89 CPE[0]
00  //  1 x1y89 CPE[1]
00  //  2 x1y89 CPE[2]
00  //  3 x1y89 CPE[3]
00  //  4 x1y89 CPE[4]
00  //  5 x1y89 CPE[5]
00  //  6 x1y89 CPE[6]
00  //  7 x1y89 CPE[7]
00  //  8 x1y89 CPE[8]
00  //  9 x1y89 CPE[9]
00  // 10 x1y90 CPE[0]
00  // 11 x1y90 CPE[1]
00  // 12 x1y90 CPE[2]
00  // 13 x1y90 CPE[3]
00  // 14 x1y90 CPE[4]
00  // 15 x1y90 CPE[5]
00  // 16 x1y90 CPE[6]
00  // 17 x1y90 CPE[7]
00  // 18 x1y90 CPE[8]
00  // 19 x1y90 CPE[9]
00  // 20 x2y89 CPE[0]
00  // 21 x2y89 CPE[1]
00  // 22 x2y89 CPE[2]
00  // 23 x2y89 CPE[3]
00  // 24 x2y89 CPE[4]
00  // 25 x2y89 CPE[5]
00  // 26 x2y89 CPE[6]
00  // 27 x2y89 CPE[7]
00  // 28 x2y89 CPE[8]
00  // 29 x2y89 CPE[9]
00  // 30 x2y90 CPE[0]
00  // 31 x2y90 CPE[1]
00  // 32 x2y90 CPE[2]
00  // 33 x2y90 CPE[3]
00  // 34 x2y90 CPE[4]
00  // 35 x2y90 CPE[5]
00  // 36 x2y90 CPE[6]
00  // 37 x2y90 CPE[7]
00  // 38 x2y90 CPE[8]
00  // 39 x2y90 CPE[9]
00  // 40 x1y89 INMUX plane 2,1
00  // 41 x1y89 INMUX plane 4,3
00  // 42 x1y89 INMUX plane 6,5
00  // 43 x1y89 INMUX plane 8,7
00  // 44 x1y89 INMUX plane 10,9
00  // 45 x1y89 INMUX plane 12,11
00  // 46 x1y90 INMUX plane 2,1
00  // 47 x1y90 INMUX plane 4,3
00  // 48 x1y90 INMUX plane 6,5
00  // 49 x1y90 INMUX plane 8,7
00  // 50 x1y90 INMUX plane 10,9
00  // 51 x1y90 INMUX plane 12,11
00  // 52 x2y89 INMUX plane 2,1
00  // 53 x2y89 INMUX plane 4,3
00  // 54 x2y89 INMUX plane 6,5
00  // 55 x2y89 INMUX plane 8,7
09  // 56 x2y89 INMUX plane 10,9
00  // 57 x2y89 INMUX plane 12,11
00  // 58 x2y90 INMUX plane 2,1
00  // 59 x2y90 INMUX plane 4,3
00  // 60 x2y90 INMUX plane 6,5
00  // 61 x2y90 INMUX plane 8,7
00  // 62 x2y90 INMUX plane 10,9
00  // 63 x2y90 INMUX plane 12,11
00  // 64 x1y89 SB_BIG plane 1
00  // 65 x1y89 SB_BIG plane 1
00  // 66 x1y89 SB_DRIVE plane 2,1
00  // 67 x1y89 SB_BIG plane 2
00  // 68 x1y89 SB_BIG plane 2
00  // 69 x1y89 SB_BIG plane 3
00  // 70 x1y89 SB_BIG plane 3
00  // 71 x1y89 SB_DRIVE plane 4,3
00  // 72 x1y89 SB_BIG plane 4
00  // 73 x1y89 SB_BIG plane 4
00  // 74 x1y89 SB_BIG plane 5
00  // 75 x1y89 SB_BIG plane 5
00  // 76 x1y89 SB_DRIVE plane 6,5
00  // 77 x1y89 SB_BIG plane 6
00  // 78 x1y89 SB_BIG plane 6
00  // 79 x1y89 SB_BIG plane 7
00  // 80 x1y89 SB_BIG plane 7
00  // 81 x1y89 SB_DRIVE plane 8,7
00  // 82 x1y89 SB_BIG plane 8
00  // 83 x1y89 SB_BIG plane 8
0F  // 84 x1y89 SB_BIG plane 9
00  // 85 x1y89 SB_BIG plane 9
00  // 86 x1y89 SB_DRIVE plane 10,9
38  // 87 x1y89 SB_BIG plane 10
24 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x3y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7256     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
2D // y_sel: 89
89 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 725E
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y89 CPE[0]
00  //  1 x3y89 CPE[1]
00  //  2 x3y89 CPE[2]
00  //  3 x3y89 CPE[3]
00  //  4 x3y89 CPE[4]
00  //  5 x3y89 CPE[5]
00  //  6 x3y89 CPE[6]
00  //  7 x3y89 CPE[7]
00  //  8 x3y89 CPE[8]
00  //  9 x3y89 CPE[9]
00  // 10 x3y90 CPE[0]
00  // 11 x3y90 CPE[1]
00  // 12 x3y90 CPE[2]
00  // 13 x3y90 CPE[3]
00  // 14 x3y90 CPE[4]
00  // 15 x3y90 CPE[5]
00  // 16 x3y90 CPE[6]
00  // 17 x3y90 CPE[7]
00  // 18 x3y90 CPE[8]
00  // 19 x3y90 CPE[9]
00  // 20 x4y89 CPE[0]
00  // 21 x4y89 CPE[1]
00  // 22 x4y89 CPE[2]
00  // 23 x4y89 CPE[3]
00  // 24 x4y89 CPE[4]
00  // 25 x4y89 CPE[5]
00  // 26 x4y89 CPE[6]
00  // 27 x4y89 CPE[7]
00  // 28 x4y89 CPE[8]
00  // 29 x4y89 CPE[9]
00  // 30 x4y90 CPE[0]
00  // 31 x4y90 CPE[1]
00  // 32 x4y90 CPE[2]
00  // 33 x4y90 CPE[3]
00  // 34 x4y90 CPE[4]
00  // 35 x4y90 CPE[5]
00  // 36 x4y90 CPE[6]
00  // 37 x4y90 CPE[7]
00  // 38 x4y90 CPE[8]
00  // 39 x4y90 CPE[9]
00  // 40 x3y89 INMUX plane 2,1
00  // 41 x3y89 INMUX plane 4,3
00  // 42 x3y89 INMUX plane 6,5
00  // 43 x3y89 INMUX plane 8,7
09  // 44 x3y89 INMUX plane 10,9
42 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x5y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7291     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
2D // y_sel: 89
51 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7299
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y89 CPE[0]
00  //  1 x5y89 CPE[1]
00  //  2 x5y89 CPE[2]
00  //  3 x5y89 CPE[3]
00  //  4 x5y89 CPE[4]
00  //  5 x5y89 CPE[5]
00  //  6 x5y89 CPE[6]
00  //  7 x5y89 CPE[7]
00  //  8 x5y89 CPE[8]
00  //  9 x5y89 CPE[9]
00  // 10 x5y90 CPE[0]
00  // 11 x5y90 CPE[1]
00  // 12 x5y90 CPE[2]
00  // 13 x5y90 CPE[3]
00  // 14 x5y90 CPE[4]
00  // 15 x5y90 CPE[5]
00  // 16 x5y90 CPE[6]
00  // 17 x5y90 CPE[7]
00  // 18 x5y90 CPE[8]
00  // 19 x5y90 CPE[9]
00  // 20 x6y89 CPE[0]
00  // 21 x6y89 CPE[1]
00  // 22 x6y89 CPE[2]
00  // 23 x6y89 CPE[3]
00  // 24 x6y89 CPE[4]
00  // 25 x6y89 CPE[5]
00  // 26 x6y89 CPE[6]
00  // 27 x6y89 CPE[7]
00  // 28 x6y89 CPE[8]
00  // 29 x6y89 CPE[9]
00  // 30 x6y90 CPE[0]
00  // 31 x6y90 CPE[1]
00  // 32 x6y90 CPE[2]
00  // 33 x6y90 CPE[3]
00  // 34 x6y90 CPE[4]
00  // 35 x6y90 CPE[5]
00  // 36 x6y90 CPE[6]
00  // 37 x6y90 CPE[7]
00  // 38 x6y90 CPE[8]
00  // 39 x6y90 CPE[9]
00  // 40 x5y89 INMUX plane 2,1
00  // 41 x5y89 INMUX plane 4,3
00  // 42 x5y89 INMUX plane 6,5
00  // 43 x5y89 INMUX plane 8,7
00  // 44 x5y89 INMUX plane 10,9
00  // 45 x5y89 INMUX plane 12,11
00  // 46 x5y90 INMUX plane 2,1
00  // 47 x5y90 INMUX plane 4,3
00  // 48 x5y90 INMUX plane 6,5
00  // 49 x5y90 INMUX plane 8,7
00  // 50 x5y90 INMUX plane 10,9
00  // 51 x5y90 INMUX plane 12,11
00  // 52 x6y89 INMUX plane 2,1
00  // 53 x6y89 INMUX plane 4,3
00  // 54 x6y89 INMUX plane 6,5
00  // 55 x6y89 INMUX plane 8,7
00  // 56 x6y89 INMUX plane 10,9
00  // 57 x6y89 INMUX plane 12,11
00  // 58 x6y90 INMUX plane 2,1
00  // 59 x6y90 INMUX plane 4,3
00  // 60 x6y90 INMUX plane 6,5
00  // 61 x6y90 INMUX plane 8,7
00  // 62 x6y90 INMUX plane 10,9
00  // 63 x6y90 INMUX plane 12,11
00  // 64 x5y89 SB_BIG plane 1
00  // 65 x5y89 SB_BIG plane 1
00  // 66 x5y89 SB_DRIVE plane 2,1
00  // 67 x5y89 SB_BIG plane 2
00  // 68 x5y89 SB_BIG plane 2
00  // 69 x5y89 SB_BIG plane 3
00  // 70 x5y89 SB_BIG plane 3
00  // 71 x5y89 SB_DRIVE plane 4,3
00  // 72 x5y89 SB_BIG plane 4
00  // 73 x5y89 SB_BIG plane 4
00  // 74 x5y89 SB_BIG plane 5
00  // 75 x5y89 SB_BIG plane 5
00  // 76 x5y89 SB_DRIVE plane 6,5
00  // 77 x5y89 SB_BIG plane 6
00  // 78 x5y89 SB_BIG plane 6
00  // 79 x5y89 SB_BIG plane 7
00  // 80 x5y89 SB_BIG plane 7
00  // 81 x5y89 SB_DRIVE plane 8,7
00  // 82 x5y89 SB_BIG plane 8
00  // 83 x5y89 SB_BIG plane 8
00  // 84 x5y89 SB_BIG plane 9
00  // 85 x5y89 SB_BIG plane 9
04  // 86 x5y89 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x19y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 72F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2D // y_sel: 89
49 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72FE
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x19y89 CPE[0]  _a165  C_///AND/
00  //  1 x19y89 CPE[1]
00  //  2 x19y89 CPE[2]
00  //  3 x19y89 CPE[3]
00  //  4 x19y89 CPE[4]
00  //  5 x19y89 CPE[5]
00  //  6 x19y89 CPE[6]
00  //  7 x19y89 CPE[7]
00  //  8 x19y89 CPE[8]
00  //  9 x19y89 CPE[9]
00  // 10 x19y90 CPE[0]
00  // 11 x19y90 CPE[1]
00  // 12 x19y90 CPE[2]
00  // 13 x19y90 CPE[3]
00  // 14 x19y90 CPE[4]
00  // 15 x19y90 CPE[5]
00  // 16 x19y90 CPE[6]
00  // 17 x19y90 CPE[7]
00  // 18 x19y90 CPE[8]
00  // 19 x19y90 CPE[9]
00  // 20 x20y89 CPE[0]
00  // 21 x20y89 CPE[1]
00  // 22 x20y89 CPE[2]
00  // 23 x20y89 CPE[3]
00  // 24 x20y89 CPE[4]
00  // 25 x20y89 CPE[5]
00  // 26 x20y89 CPE[6]
00  // 27 x20y89 CPE[7]
00  // 28 x20y89 CPE[8]
00  // 29 x20y89 CPE[9]
00  // 30 x20y90 CPE[0]
00  // 31 x20y90 CPE[1]
00  // 32 x20y90 CPE[2]
00  // 33 x20y90 CPE[3]
00  // 34 x20y90 CPE[4]
00  // 35 x20y90 CPE[5]
00  // 36 x20y90 CPE[6]
00  // 37 x20y90 CPE[7]
00  // 38 x20y90 CPE[8]
00  // 39 x20y90 CPE[9]
00  // 40 x19y89 INMUX plane 2,1
26  // 41 x19y89 INMUX plane 4,3
00  // 42 x19y89 INMUX plane 6,5
03  // 43 x19y89 INMUX plane 8,7
00  // 44 x19y89 INMUX plane 10,9
00  // 45 x19y89 INMUX plane 12,11
00  // 46 x19y90 INMUX plane 2,1
00  // 47 x19y90 INMUX plane 4,3
00  // 48 x19y90 INMUX plane 6,5
00  // 49 x19y90 INMUX plane 8,7
00  // 50 x19y90 INMUX plane 10,9
00  // 51 x19y90 INMUX plane 12,11
00  // 52 x20y89 INMUX plane 2,1
00  // 53 x20y89 INMUX plane 4,3
40  // 54 x20y89 INMUX plane 6,5
00  // 55 x20y89 INMUX plane 8,7
40  // 56 x20y89 INMUX plane 10,9
00  // 57 x20y89 INMUX plane 12,11
00  // 58 x20y90 INMUX plane 2,1
03  // 59 x20y90 INMUX plane 4,3
40  // 60 x20y90 INMUX plane 6,5
00  // 61 x20y90 INMUX plane 8,7
40  // 62 x20y90 INMUX plane 10,9
00  // 63 x20y90 INMUX plane 12,11
48  // 64 x20y90 SB_BIG plane 1
12  // 65 x20y90 SB_BIG plane 1
00  // 66 x20y90 SB_DRIVE plane 2,1
00  // 67 x20y90 SB_BIG plane 2
00  // 68 x20y90 SB_BIG plane 2
00  // 69 x20y90 SB_BIG plane 3
00  // 70 x20y90 SB_BIG plane 3
00  // 71 x20y90 SB_DRIVE plane 4,3
00  // 72 x20y90 SB_BIG plane 4
00  // 73 x20y90 SB_BIG plane 4
41  // 74 x20y90 SB_BIG plane 5
12  // 75 x20y90 SB_BIG plane 5
00  // 76 x20y90 SB_DRIVE plane 6,5
00  // 77 x20y90 SB_BIG plane 6
00  // 78 x20y90 SB_BIG plane 6
00  // 79 x20y90 SB_BIG plane 7
00  // 80 x20y90 SB_BIG plane 7
00  // 81 x20y90 SB_DRIVE plane 8,7
00  // 82 x20y90 SB_BIG plane 8
00  // 83 x20y90 SB_BIG plane 8
00  // 84 x20y90 SB_BIG plane 9
00  // 85 x20y90 SB_BIG plane 9
00  // 86 x20y90 SB_DRIVE plane 10,9
00  // 87 x20y90 SB_BIG plane 10
00  // 88 x20y90 SB_BIG plane 10
00  // 89 x20y90 SB_BIG plane 11
00  // 90 x20y90 SB_BIG plane 11
00  // 91 x20y90 SB_DRIVE plane 12,11
00  // 92 x20y90 SB_BIG plane 12
00  // 93 x20y90 SB_BIG plane 12
A8  // 94 x19y89 SB_SML plane 1
02  // 95 x19y89 SB_SML plane 2,1
00  // 96 x19y89 SB_SML plane 2
00  // 97 x19y89 SB_SML plane 3
00  // 98 x19y89 SB_SML plane 4,3
00  // 99 x19y89 SB_SML plane 4
A8  // 100 x19y89 SB_SML plane 5
02  // 101 x19y89 SB_SML plane 6,5
12 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x21y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 736A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2D // y_sel: 89
91 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7372
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x21y89 CPE[0]  _a376  C_MX2b////    
00  //  1 x21y89 CPE[1]
00  //  2 x21y89 CPE[2]
00  //  3 x21y89 CPE[3]
00  //  4 x21y89 CPE[4]
00  //  5 x21y89 CPE[5]
00  //  6 x21y89 CPE[6]
00  //  7 x21y89 CPE[7]
00  //  8 x21y89 CPE[8]
00  //  9 x21y89 CPE[9]
00  // 10 x21y90 CPE[0]
00  // 11 x21y90 CPE[1]
00  // 12 x21y90 CPE[2]
00  // 13 x21y90 CPE[3]
00  // 14 x21y90 CPE[4]
00  // 15 x21y90 CPE[5]
00  // 16 x21y90 CPE[6]
00  // 17 x21y90 CPE[7]
00  // 18 x21y90 CPE[8]
00  // 19 x21y90 CPE[9]
00  // 20 x22y89 CPE[0]
00  // 21 x22y89 CPE[1]
00  // 22 x22y89 CPE[2]
00  // 23 x22y89 CPE[3]
00  // 24 x22y89 CPE[4]
00  // 25 x22y89 CPE[5]
00  // 26 x22y89 CPE[6]
00  // 27 x22y89 CPE[7]
00  // 28 x22y89 CPE[8]
00  // 29 x22y89 CPE[9]
00  // 30 x22y90 CPE[0]  _a773  C_/C_0_1///    
00  // 31 x22y90 CPE[1]
00  // 32 x22y90 CPE[2]
00  // 33 x22y90 CPE[3]
00  // 34 x22y90 CPE[4]
00  // 35 x22y90 CPE[5]
00  // 36 x22y90 CPE[6]
00  // 37 x22y90 CPE[7]
00  // 38 x22y90 CPE[8]
00  // 39 x22y90 CPE[9]
30  // 40 x21y89 INMUX plane 2,1
00  // 41 x21y89 INMUX plane 4,3
08  // 42 x21y89 INMUX plane 6,5
1F  // 43 x21y89 INMUX plane 8,7
00  // 44 x21y89 INMUX plane 10,9
05  // 45 x21y89 INMUX plane 12,11
00  // 46 x21y90 INMUX plane 2,1
00  // 47 x21y90 INMUX plane 4,3
01  // 48 x21y90 INMUX plane 6,5
00  // 49 x21y90 INMUX plane 8,7
00  // 50 x21y90 INMUX plane 10,9
00  // 51 x21y90 INMUX plane 12,11
00  // 52 x22y89 INMUX plane 2,1
00  // 53 x22y89 INMUX plane 4,3
00  // 54 x22y89 INMUX plane 6,5
44  // 55 x22y89 INMUX plane 8,7
01  // 56 x22y89 INMUX plane 10,9
40  // 57 x22y89 INMUX plane 12,11
00  // 58 x22y90 INMUX plane 2,1
10  // 59 x22y90 INMUX plane 4,3
01  // 60 x22y90 INMUX plane 6,5
58  // 61 x22y90 INMUX plane 8,7
00  // 62 x22y90 INMUX plane 10,9
45  // 63 x22y90 INMUX plane 12,11
48  // 64 x21y89 SB_BIG plane 1
12  // 65 x21y89 SB_BIG plane 1
00  // 66 x21y89 SB_DRIVE plane 2,1
00  // 67 x21y89 SB_BIG plane 2
00  // 68 x21y89 SB_BIG plane 2
00  // 69 x21y89 SB_BIG plane 3
00  // 70 x21y89 SB_BIG plane 3
00  // 71 x21y89 SB_DRIVE plane 4,3
48  // 72 x21y89 SB_BIG plane 4
12  // 73 x21y89 SB_BIG plane 4
48  // 74 x21y89 SB_BIG plane 5
12  // 75 x21y89 SB_BIG plane 5
00  // 76 x21y89 SB_DRIVE plane 6,5
00  // 77 x21y89 SB_BIG plane 6
00  // 78 x21y89 SB_BIG plane 6
00  // 79 x21y89 SB_BIG plane 7
00  // 80 x21y89 SB_BIG plane 7
00  // 81 x21y89 SB_DRIVE plane 8,7
48  // 82 x21y89 SB_BIG plane 8
12  // 83 x21y89 SB_BIG plane 8
39  // 84 x21y89 SB_BIG plane 9
00  // 85 x21y89 SB_BIG plane 9
01  // 86 x21y89 SB_DRIVE plane 10,9
00  // 87 x21y89 SB_BIG plane 10
00  // 88 x21y89 SB_BIG plane 10
00  // 89 x21y89 SB_BIG plane 11
00  // 90 x21y89 SB_BIG plane 11
00  // 91 x21y89 SB_DRIVE plane 12,11
00  // 92 x21y89 SB_BIG plane 12
00  // 93 x21y89 SB_BIG plane 12
A1  // 94 x22y90 SB_SML plane 1
02  // 95 x22y90 SB_SML plane 2,1
00  // 96 x22y90 SB_SML plane 2
00  // 97 x22y90 SB_SML plane 3
80  // 98 x22y90 SB_SML plane 4,3
2A  // 99 x22y90 SB_SML plane 4
50  // 100 x22y90 SB_SML plane 5
04  // 101 x22y90 SB_SML plane 6,5
00  // 102 x22y90 SB_SML plane 6
00  // 103 x22y90 SB_SML plane 7
80  // 104 x22y90 SB_SML plane 8,7
2A  // 105 x22y90 SB_SML plane 8
5B // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x23y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2D // y_sel: 89
99 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73EA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y89 CPE[0]  _a1129  C_MX4b////    
00  //  1 x23y89 CPE[1]
00  //  2 x23y89 CPE[2]
00  //  3 x23y89 CPE[3]
00  //  4 x23y89 CPE[4]
00  //  5 x23y89 CPE[5]
00  //  6 x23y89 CPE[6]
00  //  7 x23y89 CPE[7]
00  //  8 x23y89 CPE[8]
00  //  9 x23y89 CPE[9]
00  // 10 x23y90 CPE[0]  _a1127  C_MX4b////    
00  // 11 x23y90 CPE[1]
00  // 12 x23y90 CPE[2]
00  // 13 x23y90 CPE[3]
00  // 14 x23y90 CPE[4]
00  // 15 x23y90 CPE[5]
00  // 16 x23y90 CPE[6]
00  // 17 x23y90 CPE[7]
00  // 18 x23y90 CPE[8]
00  // 19 x23y90 CPE[9]
00  // 20 x24y89 CPE[0]
00  // 21 x24y89 CPE[1]
00  // 22 x24y89 CPE[2]
00  // 23 x24y89 CPE[3]
00  // 24 x24y89 CPE[4]
00  // 25 x24y89 CPE[5]
00  // 26 x24y89 CPE[6]
00  // 27 x24y89 CPE[7]
00  // 28 x24y89 CPE[8]
00  // 29 x24y89 CPE[9]
00  // 30 x24y90 CPE[0]  _a1124  C_MX4b////    
00  // 31 x24y90 CPE[1]
00  // 32 x24y90 CPE[2]
00  // 33 x24y90 CPE[3]
00  // 34 x24y90 CPE[4]
00  // 35 x24y90 CPE[5]
00  // 36 x24y90 CPE[6]
00  // 37 x24y90 CPE[7]
00  // 38 x24y90 CPE[8]
00  // 39 x24y90 CPE[9]
18  // 40 x23y89 INMUX plane 2,1
05  // 41 x23y89 INMUX plane 4,3
39  // 42 x23y89 INMUX plane 6,5
3F  // 43 x23y89 INMUX plane 8,7
21  // 44 x23y89 INMUX plane 10,9
0D  // 45 x23y89 INMUX plane 12,11
18  // 46 x23y90 INMUX plane 2,1
05  // 47 x23y90 INMUX plane 4,3
3A  // 48 x23y90 INMUX plane 6,5
3C  // 49 x23y90 INMUX plane 8,7
08  // 50 x23y90 INMUX plane 10,9
12  // 51 x23y90 INMUX plane 12,11
10  // 52 x24y89 INMUX plane 2,1
05  // 53 x24y89 INMUX plane 4,3
19  // 54 x24y89 INMUX plane 6,5
42  // 55 x24y89 INMUX plane 8,7
08  // 56 x24y89 INMUX plane 10,9
80  // 57 x24y89 INMUX plane 12,11
29  // 58 x24y90 INMUX plane 2,1
03  // 59 x24y90 INMUX plane 4,3
14  // 60 x24y90 INMUX plane 6,5
BA  // 61 x24y90 INMUX plane 8,7
00  // 62 x24y90 INMUX plane 10,9
AA  // 63 x24y90 INMUX plane 12,11
48  // 64 x24y90 SB_BIG plane 1
12  // 65 x24y90 SB_BIG plane 1
00  // 66 x24y90 SB_DRIVE plane 2,1
88  // 67 x24y90 SB_BIG plane 2
12  // 68 x24y90 SB_BIG plane 2
00  // 69 x24y90 SB_BIG plane 3
00  // 70 x24y90 SB_BIG plane 3
00  // 71 x24y90 SB_DRIVE plane 4,3
88  // 72 x24y90 SB_BIG plane 4
16  // 73 x24y90 SB_BIG plane 4
48  // 74 x24y90 SB_BIG plane 5
14  // 75 x24y90 SB_BIG plane 5
00  // 76 x24y90 SB_DRIVE plane 6,5
48  // 77 x24y90 SB_BIG plane 6
42  // 78 x24y90 SB_BIG plane 6
00  // 79 x24y90 SB_BIG plane 7
00  // 80 x24y90 SB_BIG plane 7
00  // 81 x24y90 SB_DRIVE plane 8,7
41  // 82 x24y90 SB_BIG plane 8
12  // 83 x24y90 SB_BIG plane 8
00  // 84 x24y90 SB_BIG plane 9
00  // 85 x24y90 SB_BIG plane 9
00  // 86 x24y90 SB_DRIVE plane 10,9
00  // 87 x24y90 SB_BIG plane 10
00  // 88 x24y90 SB_BIG plane 10
00  // 89 x24y90 SB_BIG plane 11
04  // 90 x24y90 SB_BIG plane 11
00  // 91 x24y90 SB_DRIVE plane 12,11
00  // 92 x24y90 SB_BIG plane 12
04  // 93 x24y90 SB_BIG plane 12
A8  // 94 x23y89 SB_SML plane 1
82  // 95 x23y89 SB_SML plane 2,1
2A  // 96 x23y89 SB_SML plane 2
00  // 97 x23y89 SB_SML plane 3
80  // 98 x23y89 SB_SML plane 4,3
2A  // 99 x23y89 SB_SML plane 4
A1  // 100 x23y89 SB_SML plane 5
82  // 101 x23y89 SB_SML plane 6,5
2A  // 102 x23y89 SB_SML plane 6
00  // 103 x23y89 SB_SML plane 7
84  // 104 x23y89 SB_SML plane 8,7
2A  // 105 x23y89 SB_SML plane 8
00  // 106 x23y89 SB_SML plane 9
20  // 107 x23y89 SB_SML plane 10,9
04  // 108 x23y89 SB_SML plane 10
00  // 109 x23y89 SB_SML plane 11
20  // 110 x23y89 SB_SML plane 12,11
1A  // 111 x23y89 SB_SML plane 12
CF // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x25y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7460     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2D // y_sel: 89
41 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7468
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y89 CPE[0]  _a1576  C_////Bridge
00  //  1 x25y89 CPE[1]
00  //  2 x25y89 CPE[2]
00  //  3 x25y89 CPE[3]
00  //  4 x25y89 CPE[4]
00  //  5 x25y89 CPE[5]
00  //  6 x25y89 CPE[6]
00  //  7 x25y89 CPE[7]
00  //  8 x25y89 CPE[8]
00  //  9 x25y89 CPE[9]
00  // 10 x25y90 CPE[0]  _a143  C_AND////    
00  // 11 x25y90 CPE[1]
00  // 12 x25y90 CPE[2]
00  // 13 x25y90 CPE[3]
00  // 14 x25y90 CPE[4]
00  // 15 x25y90 CPE[5]
00  // 16 x25y90 CPE[6]
00  // 17 x25y90 CPE[7]
00  // 18 x25y90 CPE[8]
00  // 19 x25y90 CPE[9]
00  // 20 x26y89 CPE[0]  _a147  C_///AND/
00  // 21 x26y89 CPE[1]
00  // 22 x26y89 CPE[2]
00  // 23 x26y89 CPE[3]
00  // 24 x26y89 CPE[4]
00  // 25 x26y89 CPE[5]
00  // 26 x26y89 CPE[6]
00  // 27 x26y89 CPE[7]
00  // 28 x26y89 CPE[8]
00  // 29 x26y89 CPE[9]
00  // 30 x26y90 CPE[0]  _a576  C_MX4a////    
00  // 31 x26y90 CPE[1]
00  // 32 x26y90 CPE[2]
00  // 33 x26y90 CPE[3]
00  // 34 x26y90 CPE[4]
00  // 35 x26y90 CPE[5]
00  // 36 x26y90 CPE[6]
00  // 37 x26y90 CPE[7]
00  // 38 x26y90 CPE[8]
00  // 39 x26y90 CPE[9]
02  // 40 x25y89 INMUX plane 2,1
00  // 41 x25y89 INMUX plane 4,3
01  // 42 x25y89 INMUX plane 6,5
02  // 43 x25y89 INMUX plane 8,7
08  // 44 x25y89 INMUX plane 10,9
00  // 45 x25y89 INMUX plane 12,11
05  // 46 x25y90 INMUX plane 2,1
1A  // 47 x25y90 INMUX plane 4,3
0E  // 48 x25y90 INMUX plane 6,5
07  // 49 x25y90 INMUX plane 8,7
00  // 50 x25y90 INMUX plane 10,9
05  // 51 x25y90 INMUX plane 12,11
38  // 52 x26y89 INMUX plane 2,1
24  // 53 x26y89 INMUX plane 4,3
40  // 54 x26y89 INMUX plane 6,5
00  // 55 x26y89 INMUX plane 8,7
60  // 56 x26y89 INMUX plane 10,9
00  // 57 x26y89 INMUX plane 12,11
04  // 58 x26y90 INMUX plane 2,1
2A  // 59 x26y90 INMUX plane 4,3
45  // 60 x26y90 INMUX plane 6,5
0E  // 61 x26y90 INMUX plane 8,7
80  // 62 x26y90 INMUX plane 10,9
00  // 63 x26y90 INMUX plane 12,11
48  // 64 x25y89 SB_BIG plane 1
12  // 65 x25y89 SB_BIG plane 1
00  // 66 x25y89 SB_DRIVE plane 2,1
48  // 67 x25y89 SB_BIG plane 2
18  // 68 x25y89 SB_BIG plane 2
48  // 69 x25y89 SB_BIG plane 3
12  // 70 x25y89 SB_BIG plane 3
00  // 71 x25y89 SB_DRIVE plane 4,3
41  // 72 x25y89 SB_BIG plane 4
12  // 73 x25y89 SB_BIG plane 4
48  // 74 x25y89 SB_BIG plane 5
12  // 75 x25y89 SB_BIG plane 5
00  // 76 x25y89 SB_DRIVE plane 6,5
88  // 77 x25y89 SB_BIG plane 6
12  // 78 x25y89 SB_BIG plane 6
88  // 79 x25y89 SB_BIG plane 7
16  // 80 x25y89 SB_BIG plane 7
00  // 81 x25y89 SB_DRIVE plane 8,7
48  // 82 x25y89 SB_BIG plane 8
12  // 83 x25y89 SB_BIG plane 8
48  // 84 x25y89 SB_BIG plane 9
12  // 85 x25y89 SB_BIG plane 9
00  // 86 x25y89 SB_DRIVE plane 10,9
51  // 87 x25y89 SB_BIG plane 10
12  // 88 x25y89 SB_BIG plane 10
48  // 89 x25y89 SB_BIG plane 11
12  // 90 x25y89 SB_BIG plane 11
00  // 91 x25y89 SB_DRIVE plane 12,11
56  // 92 x25y89 SB_BIG plane 12
16  // 93 x25y89 SB_BIG plane 12
A8  // 94 x26y90 SB_SML plane 1
C2  // 95 x26y90 SB_SML plane 2,1
56  // 96 x26y90 SB_SML plane 2
D3  // 97 x26y90 SB_SML plane 3
86  // 98 x26y90 SB_SML plane 4,3
2A  // 99 x26y90 SB_SML plane 4
28  // 100 x26y90 SB_SML plane 5
82  // 101 x26y90 SB_SML plane 6,5
20  // 102 x26y90 SB_SML plane 6
F1  // 103 x26y90 SB_SML plane 7
80  // 104 x26y90 SB_SML plane 8,7
2A  // 105 x26y90 SB_SML plane 8
A8  // 106 x26y90 SB_SML plane 9
82  // 107 x26y90 SB_SML plane 10,9
2A  // 108 x26y90 SB_SML plane 10
28  // 109 x26y90 SB_SML plane 11
42  // 110 x26y90 SB_SML plane 12,11
4D  // 111 x26y90 SB_SML plane 12
37 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x27y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 74DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2D // y_sel: 89
29 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 74E6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y89 CPE[0]  _a172  C_AND////    
00  //  1 x27y89 CPE[1]
00  //  2 x27y89 CPE[2]
00  //  3 x27y89 CPE[3]
00  //  4 x27y89 CPE[4]
00  //  5 x27y89 CPE[5]
00  //  6 x27y89 CPE[6]
00  //  7 x27y89 CPE[7]
00  //  8 x27y89 CPE[8]
00  //  9 x27y89 CPE[9]
00  // 10 x27y90 CPE[0]  _a1253  C_///XOR/
00  // 11 x27y90 CPE[1]
00  // 12 x27y90 CPE[2]
00  // 13 x27y90 CPE[3]
00  // 14 x27y90 CPE[4]
00  // 15 x27y90 CPE[5]
00  // 16 x27y90 CPE[6]
00  // 17 x27y90 CPE[7]
00  // 18 x27y90 CPE[8]
00  // 19 x27y90 CPE[9]
00  // 20 x28y89 CPE[0]  _a154  C_MX4a////    
00  // 21 x28y89 CPE[1]
00  // 22 x28y89 CPE[2]
00  // 23 x28y89 CPE[3]
00  // 24 x28y89 CPE[4]
00  // 25 x28y89 CPE[5]
00  // 26 x28y89 CPE[6]
00  // 27 x28y89 CPE[7]
00  // 28 x28y89 CPE[8]
00  // 29 x28y89 CPE[9]
00  // 30 x28y90 CPE[0]  _a1561  C_////Bridge
00  // 31 x28y90 CPE[1]
00  // 32 x28y90 CPE[2]
00  // 33 x28y90 CPE[3]
00  // 34 x28y90 CPE[4]
00  // 35 x28y90 CPE[5]
00  // 36 x28y90 CPE[6]
00  // 37 x28y90 CPE[7]
00  // 38 x28y90 CPE[8]
00  // 39 x28y90 CPE[9]
20  // 40 x27y89 INMUX plane 2,1
08  // 41 x27y89 INMUX plane 4,3
3B  // 42 x27y89 INMUX plane 6,5
05  // 43 x27y89 INMUX plane 8,7
28  // 44 x27y89 INMUX plane 10,9
00  // 45 x27y89 INMUX plane 12,11
18  // 46 x27y90 INMUX plane 2,1
03  // 47 x27y90 INMUX plane 4,3
0B  // 48 x27y90 INMUX plane 6,5
00  // 49 x27y90 INMUX plane 8,7
00  // 50 x27y90 INMUX plane 10,9
00  // 51 x27y90 INMUX plane 12,11
00  // 52 x28y89 INMUX plane 2,1
34  // 53 x28y89 INMUX plane 4,3
39  // 54 x28y89 INMUX plane 6,5
6D  // 55 x28y89 INMUX plane 8,7
A0  // 56 x28y89 INMUX plane 10,9
CB  // 57 x28y89 INMUX plane 12,11
20  // 58 x28y90 INMUX plane 2,1
03  // 59 x28y90 INMUX plane 4,3
04  // 60 x28y90 INMUX plane 6,5
42  // 61 x28y90 INMUX plane 8,7
28  // 62 x28y90 INMUX plane 10,9
43  // 63 x28y90 INMUX plane 12,11
48  // 64 x28y90 SB_BIG plane 1
12  // 65 x28y90 SB_BIG plane 1
00  // 66 x28y90 SB_DRIVE plane 2,1
48  // 67 x28y90 SB_BIG plane 2
12  // 68 x28y90 SB_BIG plane 2
D3  // 69 x28y90 SB_BIG plane 3
22  // 70 x28y90 SB_BIG plane 3
00  // 71 x28y90 SB_DRIVE plane 4,3
48  // 72 x28y90 SB_BIG plane 4
10  // 73 x28y90 SB_BIG plane 4
56  // 74 x28y90 SB_BIG plane 5
24  // 75 x28y90 SB_BIG plane 5
00  // 76 x28y90 SB_DRIVE plane 6,5
48  // 77 x28y90 SB_BIG plane 6
12  // 78 x28y90 SB_BIG plane 6
48  // 79 x28y90 SB_BIG plane 7
12  // 80 x28y90 SB_BIG plane 7
22  // 81 x28y90 SB_DRIVE plane 8,7
48  // 82 x28y90 SB_BIG plane 8
12  // 83 x28y90 SB_BIG plane 8
08  // 84 x28y90 SB_BIG plane 9
12  // 85 x28y90 SB_BIG plane 9
00  // 86 x28y90 SB_DRIVE plane 10,9
02  // 87 x28y90 SB_BIG plane 10
12  // 88 x28y90 SB_BIG plane 10
48  // 89 x28y90 SB_BIG plane 11
32  // 90 x28y90 SB_BIG plane 11
00  // 91 x28y90 SB_DRIVE plane 12,11
48  // 92 x28y90 SB_BIG plane 12
12  // 93 x28y90 SB_BIG plane 12
48  // 94 x27y89 SB_SML plane 1
83  // 95 x27y89 SB_SML plane 2,1
2A  // 96 x27y89 SB_SML plane 2
EB  // 97 x27y89 SB_SML plane 3
85  // 98 x27y89 SB_SML plane 4,3
2A  // 99 x27y89 SB_SML plane 4
58  // 100 x27y89 SB_SML plane 5
81  // 101 x27y89 SB_SML plane 6,5
28  // 102 x27y89 SB_SML plane 6
96  // 103 x27y89 SB_SML plane 7
84  // 104 x27y89 SB_SML plane 8,7
2A  // 105 x27y89 SB_SML plane 8
A8  // 106 x27y89 SB_SML plane 9
82  // 107 x27y89 SB_SML plane 10,9
2A  // 108 x27y89 SB_SML plane 10
A1  // 109 x27y89 SB_SML plane 11
12  // 110 x27y89 SB_SML plane 12,11
22  // 111 x27y89 SB_SML plane 12
A7 // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x29y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 755C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2D // y_sel: 89
F1 // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7564
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y89 CPE[0]  _a152  C_AND////    _a1228  C_///AND/
00  //  1 x29y89 CPE[1]
00  //  2 x29y89 CPE[2]
00  //  3 x29y89 CPE[3]
00  //  4 x29y89 CPE[4]
00  //  5 x29y89 CPE[5]
00  //  6 x29y89 CPE[6]
00  //  7 x29y89 CPE[7]
00  //  8 x29y89 CPE[8]
00  //  9 x29y89 CPE[9]
00  // 10 x29y90 CPE[0]  _a1225  C_///AND/
00  // 11 x29y90 CPE[1]
00  // 12 x29y90 CPE[2]
00  // 13 x29y90 CPE[3]
00  // 14 x29y90 CPE[4]
00  // 15 x29y90 CPE[5]
00  // 16 x29y90 CPE[6]
00  // 17 x29y90 CPE[7]
00  // 18 x29y90 CPE[8]
00  // 19 x29y90 CPE[9]
00  // 20 x30y89 CPE[0]  _a1292  C_AND////    _a1580  C_////Bridge
00  // 21 x30y89 CPE[1]
00  // 22 x30y89 CPE[2]
00  // 23 x30y89 CPE[3]
00  // 24 x30y89 CPE[4]
00  // 25 x30y89 CPE[5]
00  // 26 x30y89 CPE[6]
00  // 27 x30y89 CPE[7]
00  // 28 x30y89 CPE[8]
00  // 29 x30y89 CPE[9]
00  // 30 x30y90 CPE[0]  _a1347  C_///AND/
00  // 31 x30y90 CPE[1]
00  // 32 x30y90 CPE[2]
00  // 33 x30y90 CPE[3]
00  // 34 x30y90 CPE[4]
00  // 35 x30y90 CPE[5]
00  // 36 x30y90 CPE[6]
00  // 37 x30y90 CPE[7]
00  // 38 x30y90 CPE[8]
00  // 39 x30y90 CPE[9]
00  // 40 x29y89 INMUX plane 2,1
18  // 41 x29y89 INMUX plane 4,3
01  // 42 x29y89 INMUX plane 6,5
02  // 43 x29y89 INMUX plane 8,7
00  // 44 x29y89 INMUX plane 10,9
09  // 45 x29y89 INMUX plane 12,11
00  // 46 x29y90 INMUX plane 2,1
1F  // 47 x29y90 INMUX plane 4,3
00  // 48 x29y90 INMUX plane 6,5
2D  // 49 x29y90 INMUX plane 8,7
10  // 50 x29y90 INMUX plane 10,9
04  // 51 x29y90 INMUX plane 12,11
28  // 52 x30y89 INMUX plane 2,1
05  // 53 x30y89 INMUX plane 4,3
3D  // 54 x30y89 INMUX plane 6,5
7E  // 55 x30y89 INMUX plane 8,7
A8  // 56 x30y89 INMUX plane 10,9
5D  // 57 x30y89 INMUX plane 12,11
28  // 58 x30y90 INMUX plane 2,1
20  // 59 x30y90 INMUX plane 4,3
00  // 60 x30y90 INMUX plane 6,5
40  // 61 x30y90 INMUX plane 8,7
10  // 62 x30y90 INMUX plane 10,9
58  // 63 x30y90 INMUX plane 12,11
08  // 64 x29y89 SB_BIG plane 1
10  // 65 x29y89 SB_BIG plane 1
80  // 66 x29y89 SB_DRIVE plane 2,1
48  // 67 x29y89 SB_BIG plane 2
22  // 68 x29y89 SB_BIG plane 2
80  // 69 x29y89 SB_BIG plane 3
24  // 70 x29y89 SB_BIG plane 3
00  // 71 x29y89 SB_DRIVE plane 4,3
59  // 72 x29y89 SB_BIG plane 4
12  // 73 x29y89 SB_BIG plane 4
48  // 74 x29y89 SB_BIG plane 5
12  // 75 x29y89 SB_BIG plane 5
00  // 76 x29y89 SB_DRIVE plane 6,5
41  // 77 x29y89 SB_BIG plane 6
12  // 78 x29y89 SB_BIG plane 6
91  // 79 x29y89 SB_BIG plane 7
42  // 80 x29y89 SB_BIG plane 7
00  // 81 x29y89 SB_DRIVE plane 8,7
48  // 82 x29y89 SB_BIG plane 8
12  // 83 x29y89 SB_BIG plane 8
48  // 84 x29y89 SB_BIG plane 9
12  // 85 x29y89 SB_BIG plane 9
00  // 86 x29y89 SB_DRIVE plane 10,9
D8  // 87 x29y89 SB_BIG plane 10
24  // 88 x29y89 SB_BIG plane 10
90  // 89 x29y89 SB_BIG plane 11
04  // 90 x29y89 SB_BIG plane 11
00  // 91 x29y89 SB_DRIVE plane 12,11
51  // 92 x29y89 SB_BIG plane 12
12  // 93 x29y89 SB_BIG plane 12
A8  // 94 x30y90 SB_SML plane 1
92  // 95 x30y90 SB_SML plane 2,1
2B  // 96 x30y90 SB_SML plane 2
36  // 97 x30y90 SB_SML plane 3
85  // 98 x30y90 SB_SML plane 4,3
48  // 99 x30y90 SB_SML plane 4
88  // 100 x30y90 SB_SML plane 5
82  // 101 x30y90 SB_SML plane 6,5
2A  // 102 x30y90 SB_SML plane 6
D4  // 103 x30y90 SB_SML plane 7
84  // 104 x30y90 SB_SML plane 8,7
2C  // 105 x30y90 SB_SML plane 8
88  // 106 x30y90 SB_SML plane 9
62  // 107 x30y90 SB_SML plane 10,9
53  // 108 x30y90 SB_SML plane 10
36  // 109 x30y90 SB_SML plane 11
87  // 110 x30y90 SB_SML plane 12,11
6A  // 111 x30y90 SB_SML plane 12
3F // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x31y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75DA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2D // y_sel: 89
A8 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75E2
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y89 CPE[0]
00  //  1 x31y89 CPE[1]
00  //  2 x31y89 CPE[2]
00  //  3 x31y89 CPE[3]
00  //  4 x31y89 CPE[4]
00  //  5 x31y89 CPE[5]
00  //  6 x31y89 CPE[6]
00  //  7 x31y89 CPE[7]
00  //  8 x31y89 CPE[8]
00  //  9 x31y89 CPE[9]
00  // 10 x31y90 CPE[0]
00  // 11 x31y90 CPE[1]
00  // 12 x31y90 CPE[2]
00  // 13 x31y90 CPE[3]
00  // 14 x31y90 CPE[4]
00  // 15 x31y90 CPE[5]
00  // 16 x31y90 CPE[6]
00  // 17 x31y90 CPE[7]
00  // 18 x31y90 CPE[8]
00  // 19 x31y90 CPE[9]
00  // 20 x32y89 CPE[0]  _a104  C_AND////    _a1248  C_///AND/
00  // 21 x32y89 CPE[1]
00  // 22 x32y89 CPE[2]
00  // 23 x32y89 CPE[3]
00  // 24 x32y89 CPE[4]
00  // 25 x32y89 CPE[5]
00  // 26 x32y89 CPE[6]
00  // 27 x32y89 CPE[7]
00  // 28 x32y89 CPE[8]
00  // 29 x32y89 CPE[9]
00  // 30 x32y90 CPE[0]  _a1243  C_///AND/
00  // 31 x32y90 CPE[1]
00  // 32 x32y90 CPE[2]
00  // 33 x32y90 CPE[3]
00  // 34 x32y90 CPE[4]
00  // 35 x32y90 CPE[5]
00  // 36 x32y90 CPE[6]
00  // 37 x32y90 CPE[7]
00  // 38 x32y90 CPE[8]
00  // 39 x32y90 CPE[9]
11  // 40 x31y89 INMUX plane 2,1
09  // 41 x31y89 INMUX plane 4,3
00  // 42 x31y89 INMUX plane 6,5
05  // 43 x31y89 INMUX plane 8,7
08  // 44 x31y89 INMUX plane 10,9
02  // 45 x31y89 INMUX plane 12,11
00  // 46 x31y90 INMUX plane 2,1
25  // 47 x31y90 INMUX plane 4,3
0D  // 48 x31y90 INMUX plane 6,5
00  // 49 x31y90 INMUX plane 8,7
00  // 50 x31y90 INMUX plane 10,9
03  // 51 x31y90 INMUX plane 12,11
00  // 52 x32y89 INMUX plane 2,1
3D  // 53 x32y89 INMUX plane 4,3
00  // 54 x32y89 INMUX plane 6,5
2D  // 55 x32y89 INMUX plane 8,7
08  // 56 x32y89 INMUX plane 10,9
18  // 57 x32y89 INMUX plane 12,11
36  // 58 x32y90 INMUX plane 2,1
15  // 59 x32y90 INMUX plane 4,3
25  // 60 x32y90 INMUX plane 6,5
03  // 61 x32y90 INMUX plane 8,7
88  // 62 x32y90 INMUX plane 10,9
00  // 63 x32y90 INMUX plane 12,11
00  // 64 x32y90 SB_BIG plane 1
00  // 65 x32y90 SB_BIG plane 1
00  // 66 x32y90 SB_DRIVE plane 2,1
00  // 67 x32y90 SB_BIG plane 2
00  // 68 x32y90 SB_BIG plane 2
48  // 69 x32y90 SB_BIG plane 3
02  // 70 x32y90 SB_BIG plane 3
00  // 71 x32y90 SB_DRIVE plane 4,3
48  // 72 x32y90 SB_BIG plane 4
12  // 73 x32y90 SB_BIG plane 4
00  // 74 x32y90 SB_BIG plane 5
00  // 75 x32y90 SB_BIG plane 5
00  // 76 x32y90 SB_DRIVE plane 6,5
00  // 77 x32y90 SB_BIG plane 6
00  // 78 x32y90 SB_BIG plane 6
48  // 79 x32y90 SB_BIG plane 7
12  // 80 x32y90 SB_BIG plane 7
00  // 81 x32y90 SB_DRIVE plane 8,7
48  // 82 x32y90 SB_BIG plane 8
12  // 83 x32y90 SB_BIG plane 8
00  // 84 x32y90 SB_BIG plane 9
00  // 85 x32y90 SB_BIG plane 9
00  // 86 x32y90 SB_DRIVE plane 10,9
00  // 87 x32y90 SB_BIG plane 10
00  // 88 x32y90 SB_BIG plane 10
0E  // 89 x32y90 SB_BIG plane 11
00  // 90 x32y90 SB_BIG plane 11
00  // 91 x32y90 SB_DRIVE plane 12,11
00  // 92 x32y90 SB_BIG plane 12
20  // 93 x32y90 SB_BIG plane 12
00  // 94 x31y89 SB_SML plane 1
00  // 95 x31y89 SB_SML plane 2,1
00  // 96 x31y89 SB_SML plane 2
A8  // 97 x31y89 SB_SML plane 3
82  // 98 x31y89 SB_SML plane 4,3
2A  // 99 x31y89 SB_SML plane 4
00  // 100 x31y89 SB_SML plane 5
00  // 101 x31y89 SB_SML plane 6,5
03  // 102 x31y89 SB_SML plane 6
D3  // 103 x31y89 SB_SML plane 7
84  // 104 x31y89 SB_SML plane 8,7
0A  // 105 x31y89 SB_SML plane 8
00  // 106 x31y89 SB_SML plane 9
B0  // 107 x31y89 SB_SML plane 10,9
40  // 108 x31y89 SB_SML plane 10
41  // 109 x31y89 SB_SML plane 11
31 // -- CRC low byte
B6 // -- CRC high byte


// Config Latches on x33y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7656     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2D // y_sel: 89
70 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 765E
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y89 CPE[0]  _a1350  C_MX2b////    
00  //  1 x33y89 CPE[1]
00  //  2 x33y89 CPE[2]
00  //  3 x33y89 CPE[3]
00  //  4 x33y89 CPE[4]
00  //  5 x33y89 CPE[5]
00  //  6 x33y89 CPE[6]
00  //  7 x33y89 CPE[7]
00  //  8 x33y89 CPE[8]
00  //  9 x33y89 CPE[9]
00  // 10 x33y90 CPE[0]
00  // 11 x33y90 CPE[1]
00  // 12 x33y90 CPE[2]
00  // 13 x33y90 CPE[3]
00  // 14 x33y90 CPE[4]
00  // 15 x33y90 CPE[5]
00  // 16 x33y90 CPE[6]
00  // 17 x33y90 CPE[7]
00  // 18 x33y90 CPE[8]
00  // 19 x33y90 CPE[9]
00  // 20 x34y89 CPE[0]  _a1239  C_AND////    _a1346  C_///AND/
00  // 21 x34y89 CPE[1]
00  // 22 x34y89 CPE[2]
00  // 23 x34y89 CPE[3]
00  // 24 x34y89 CPE[4]
00  // 25 x34y89 CPE[5]
00  // 26 x34y89 CPE[6]
00  // 27 x34y89 CPE[7]
00  // 28 x34y89 CPE[8]
00  // 29 x34y89 CPE[9]
00  // 30 x34y90 CPE[0]  _a1581  C_////Bridge
00  // 31 x34y90 CPE[1]
00  // 32 x34y90 CPE[2]
00  // 33 x34y90 CPE[3]
00  // 34 x34y90 CPE[4]
00  // 35 x34y90 CPE[5]
00  // 36 x34y90 CPE[6]
00  // 37 x34y90 CPE[7]
00  // 38 x34y90 CPE[8]
00  // 39 x34y90 CPE[9]
10  // 40 x33y89 INMUX plane 2,1
00  // 41 x33y89 INMUX plane 4,3
09  // 42 x33y89 INMUX plane 6,5
02  // 43 x33y89 INMUX plane 8,7
08  // 44 x33y89 INMUX plane 10,9
18  // 45 x33y89 INMUX plane 12,11
18  // 46 x33y90 INMUX plane 2,1
05  // 47 x33y90 INMUX plane 4,3
20  // 48 x33y90 INMUX plane 6,5
0D  // 49 x33y90 INMUX plane 8,7
00  // 50 x33y90 INMUX plane 10,9
01  // 51 x33y90 INMUX plane 12,11
3D  // 52 x34y89 INMUX plane 2,1
1D  // 53 x34y89 INMUX plane 4,3
06  // 54 x34y89 INMUX plane 6,5
7E  // 55 x34y89 INMUX plane 8,7
00  // 56 x34y89 INMUX plane 10,9
C0  // 57 x34y89 INMUX plane 12,11
28  // 58 x34y90 INMUX plane 2,1
00  // 59 x34y90 INMUX plane 4,3
00  // 60 x34y90 INMUX plane 6,5
43  // 61 x34y90 INMUX plane 8,7
80  // 62 x34y90 INMUX plane 10,9
41  // 63 x34y90 INMUX plane 12,11
48  // 64 x33y89 SB_BIG plane 1
12  // 65 x33y89 SB_BIG plane 1
60  // 66 x33y89 SB_DRIVE plane 2,1
03  // 67 x33y89 SB_BIG plane 2
33  // 68 x33y89 SB_BIG plane 2
48  // 69 x33y89 SB_BIG plane 3
12  // 70 x33y89 SB_BIG plane 3
00  // 71 x33y89 SB_DRIVE plane 4,3
54  // 72 x33y89 SB_BIG plane 4
24  // 73 x33y89 SB_BIG plane 4
48  // 74 x33y89 SB_BIG plane 5
12  // 75 x33y89 SB_BIG plane 5
00  // 76 x33y89 SB_DRIVE plane 6,5
58  // 77 x33y89 SB_BIG plane 6
00  // 78 x33y89 SB_BIG plane 6
48  // 79 x33y89 SB_BIG plane 7
12  // 80 x33y89 SB_BIG plane 7
00  // 81 x33y89 SB_DRIVE plane 8,7
88  // 82 x33y89 SB_BIG plane 8
12  // 83 x33y89 SB_BIG plane 8
00  // 84 x33y89 SB_BIG plane 9
00  // 85 x33y89 SB_BIG plane 9
00  // 86 x33y89 SB_DRIVE plane 10,9
11  // 87 x33y89 SB_BIG plane 10
30  // 88 x33y89 SB_BIG plane 10
04  // 89 x33y89 SB_BIG plane 11
10  // 90 x33y89 SB_BIG plane 11
00  // 91 x33y89 SB_DRIVE plane 12,11
02  // 92 x33y89 SB_BIG plane 12
00  // 93 x33y89 SB_BIG plane 12
A8  // 94 x34y90 SB_SML plane 1
40  // 95 x34y90 SB_SML plane 2,1
20  // 96 x34y90 SB_SML plane 2
A8  // 97 x34y90 SB_SML plane 3
20  // 98 x34y90 SB_SML plane 4,3
65  // 99 x34y90 SB_SML plane 4
A8  // 100 x34y90 SB_SML plane 5
02  // 101 x34y90 SB_SML plane 6,5
00  // 102 x34y90 SB_SML plane 6
A8  // 103 x34y90 SB_SML plane 7
82  // 104 x34y90 SB_SML plane 8,7
2A  // 105 x34y90 SB_SML plane 8
00  // 106 x34y90 SB_SML plane 9
00  // 107 x34y90 SB_SML plane 10,9
00  // 108 x34y90 SB_SML plane 10
12  // 109 x34y90 SB_SML plane 11
01  // 110 x34y90 SB_SML plane 12,11
9B // -- CRC low byte
31 // -- CRC high byte


// Config Latches on x35y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 76D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2D // y_sel: 89
18 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 76DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y89 CPE[0]  _a1247  C_MX2b////    _a1687  C_////Bridge
00  //  1 x35y89 CPE[1]
00  //  2 x35y89 CPE[2]
00  //  3 x35y89 CPE[3]
00  //  4 x35y89 CPE[4]
00  //  5 x35y89 CPE[5]
00  //  6 x35y89 CPE[6]
00  //  7 x35y89 CPE[7]
00  //  8 x35y89 CPE[8]
00  //  9 x35y89 CPE[9]
00  // 10 x35y90 CPE[0]  _a90  C_MX2b////    
00  // 11 x35y90 CPE[1]
00  // 12 x35y90 CPE[2]
00  // 13 x35y90 CPE[3]
00  // 14 x35y90 CPE[4]
00  // 15 x35y90 CPE[5]
00  // 16 x35y90 CPE[6]
00  // 17 x35y90 CPE[7]
00  // 18 x35y90 CPE[8]
00  // 19 x35y90 CPE[9]
00  // 20 x36y89 CPE[0]  net1 = net2: _a824  C_ADDF2///ADDF2/
00  // 21 x36y89 CPE[1]
00  // 22 x36y89 CPE[2]
00  // 23 x36y89 CPE[3]
00  // 24 x36y89 CPE[4]
00  // 25 x36y89 CPE[5]
00  // 26 x36y89 CPE[6]
00  // 27 x36y89 CPE[7]
00  // 28 x36y89 CPE[8]
00  // 29 x36y89 CPE[9]
00  // 30 x36y90 CPE[0]  net1 = net2: _a826  C_ADDF2///ADDF2/
00  // 31 x36y90 CPE[1]
00  // 32 x36y90 CPE[2]
00  // 33 x36y90 CPE[3]
00  // 34 x36y90 CPE[4]
00  // 35 x36y90 CPE[5]
00  // 36 x36y90 CPE[6]
00  // 37 x36y90 CPE[7]
00  // 38 x36y90 CPE[8]
00  // 39 x36y90 CPE[9]
10  // 40 x35y89 INMUX plane 2,1
2D  // 41 x35y89 INMUX plane 4,3
0A  // 42 x35y89 INMUX plane 6,5
37  // 43 x35y89 INMUX plane 8,7
08  // 44 x35y89 INMUX plane 10,9
09  // 45 x35y89 INMUX plane 12,11
05  // 46 x35y90 INMUX plane 2,1
25  // 47 x35y90 INMUX plane 4,3
05  // 48 x35y90 INMUX plane 6,5
05  // 49 x35y90 INMUX plane 8,7
00  // 50 x35y90 INMUX plane 10,9
11  // 51 x35y90 INMUX plane 12,11
08  // 52 x36y89 INMUX plane 2,1
00  // 53 x36y89 INMUX plane 4,3
48  // 54 x36y89 INMUX plane 6,5
00  // 55 x36y89 INMUX plane 8,7
68  // 56 x36y89 INMUX plane 10,9
00  // 57 x36y89 INMUX plane 12,11
20  // 58 x36y90 INMUX plane 2,1
13  // 59 x36y90 INMUX plane 4,3
44  // 60 x36y90 INMUX plane 6,5
00  // 61 x36y90 INMUX plane 8,7
80  // 62 x36y90 INMUX plane 10,9
C0  // 63 x36y90 INMUX plane 12,11
41  // 64 x36y90 SB_BIG plane 1
12  // 65 x36y90 SB_BIG plane 1
00  // 66 x36y90 SB_DRIVE plane 2,1
48  // 67 x36y90 SB_BIG plane 2
12  // 68 x36y90 SB_BIG plane 2
48  // 69 x36y90 SB_BIG plane 3
12  // 70 x36y90 SB_BIG plane 3
00  // 71 x36y90 SB_DRIVE plane 4,3
48  // 72 x36y90 SB_BIG plane 4
12  // 73 x36y90 SB_BIG plane 4
48  // 74 x36y90 SB_BIG plane 5
12  // 75 x36y90 SB_BIG plane 5
00  // 76 x36y90 SB_DRIVE plane 6,5
41  // 77 x36y90 SB_BIG plane 6
12  // 78 x36y90 SB_BIG plane 6
48  // 79 x36y90 SB_BIG plane 7
32  // 80 x36y90 SB_BIG plane 7
20  // 81 x36y90 SB_DRIVE plane 8,7
48  // 82 x36y90 SB_BIG plane 8
12  // 83 x36y90 SB_BIG plane 8
48  // 84 x36y90 SB_BIG plane 9
12  // 85 x36y90 SB_BIG plane 9
00  // 86 x36y90 SB_DRIVE plane 10,9
48  // 87 x36y90 SB_BIG plane 10
12  // 88 x36y90 SB_BIG plane 10
48  // 89 x36y90 SB_BIG plane 11
10  // 90 x36y90 SB_BIG plane 11
00  // 91 x36y90 SB_DRIVE plane 12,11
41  // 92 x36y90 SB_BIG plane 12
14  // 93 x36y90 SB_BIG plane 12
88  // 94 x35y89 SB_SML plane 1
B2  // 95 x35y89 SB_SML plane 2,1
74  // 96 x35y89 SB_SML plane 2
A8  // 97 x35y89 SB_SML plane 3
82  // 98 x35y89 SB_SML plane 4,3
2A  // 99 x35y89 SB_SML plane 4
A8  // 100 x35y89 SB_SML plane 5
82  // 101 x35y89 SB_SML plane 6,5
2A  // 102 x35y89 SB_SML plane 6
28  // 103 x35y89 SB_SML plane 7
82  // 104 x35y89 SB_SML plane 8,7
0A  // 105 x35y89 SB_SML plane 8
A8  // 106 x35y89 SB_SML plane 9
82  // 107 x35y89 SB_SML plane 10,9
2A  // 108 x35y89 SB_SML plane 10
A8  // 109 x35y89 SB_SML plane 11
82  // 110 x35y89 SB_SML plane 12,11
2A  // 111 x35y89 SB_SML plane 12
94 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x37y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7751     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2D // y_sel: 89
C0 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7759
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x37y89 CPE[0]  _a99  C_///AND/D
00  //  1 x37y89 CPE[1]
00  //  2 x37y89 CPE[2]
00  //  3 x37y89 CPE[3]
00  //  4 x37y89 CPE[4]
00  //  5 x37y89 CPE[5]
00  //  6 x37y89 CPE[6]
00  //  7 x37y89 CPE[7]
00  //  8 x37y89 CPE[8]
00  //  9 x37y89 CPE[9]
00  // 10 x37y90 CPE[0]  _a87  C_MX2b////    
00  // 11 x37y90 CPE[1]
00  // 12 x37y90 CPE[2]
00  // 13 x37y90 CPE[3]
00  // 14 x37y90 CPE[4]
00  // 15 x37y90 CPE[5]
00  // 16 x37y90 CPE[6]
00  // 17 x37y90 CPE[7]
00  // 18 x37y90 CPE[8]
00  // 19 x37y90 CPE[9]
00  // 20 x38y89 CPE[0]
00  // 21 x38y89 CPE[1]
00  // 22 x38y89 CPE[2]
00  // 23 x38y89 CPE[3]
00  // 24 x38y89 CPE[4]
00  // 25 x38y89 CPE[5]
00  // 26 x38y89 CPE[6]
00  // 27 x38y89 CPE[7]
00  // 28 x38y89 CPE[8]
00  // 29 x38y89 CPE[9]
00  // 30 x38y90 CPE[0]  net1 = net2: _a89  C_AND/D//AND/D
00  // 31 x38y90 CPE[1]
00  // 32 x38y90 CPE[2]
00  // 33 x38y90 CPE[3]
00  // 34 x38y90 CPE[4]
00  // 35 x38y90 CPE[5]
00  // 36 x38y90 CPE[6]
00  // 37 x38y90 CPE[7]
00  // 38 x38y90 CPE[8]
00  // 39 x38y90 CPE[9]
00  // 40 x37y89 INMUX plane 2,1
06  // 41 x37y89 INMUX plane 4,3
03  // 42 x37y89 INMUX plane 6,5
05  // 43 x37y89 INMUX plane 8,7
06  // 44 x37y89 INMUX plane 10,9
09  // 45 x37y89 INMUX plane 12,11
19  // 46 x37y90 INMUX plane 2,1
05  // 47 x37y90 INMUX plane 4,3
08  // 48 x37y90 INMUX plane 6,5
2E  // 49 x37y90 INMUX plane 8,7
18  // 50 x37y90 INMUX plane 10,9
08  // 51 x37y90 INMUX plane 12,11
00  // 52 x38y89 INMUX plane 2,1
00  // 53 x38y89 INMUX plane 4,3
40  // 54 x38y89 INMUX plane 6,5
00  // 55 x38y89 INMUX plane 8,7
41  // 56 x38y89 INMUX plane 10,9
00  // 57 x38y89 INMUX plane 12,11
39  // 58 x38y90 INMUX plane 2,1
06  // 59 x38y90 INMUX plane 4,3
44  // 60 x38y90 INMUX plane 6,5
05  // 61 x38y90 INMUX plane 8,7
6E  // 62 x38y90 INMUX plane 10,9
C9  // 63 x38y90 INMUX plane 12,11
48  // 64 x37y89 SB_BIG plane 1
12  // 65 x37y89 SB_BIG plane 1
00  // 66 x37y89 SB_DRIVE plane 2,1
9C  // 67 x37y89 SB_BIG plane 2
52  // 68 x37y89 SB_BIG plane 2
00  // 69 x37y89 SB_BIG plane 3
00  // 70 x37y89 SB_BIG plane 3
00  // 71 x37y89 SB_DRIVE plane 4,3
92  // 72 x37y89 SB_BIG plane 4
14  // 73 x37y89 SB_BIG plane 4
48  // 74 x37y89 SB_BIG plane 5
14  // 75 x37y89 SB_BIG plane 5
00  // 76 x37y89 SB_DRIVE plane 6,5
48  // 77 x37y89 SB_BIG plane 6
12  // 78 x37y89 SB_BIG plane 6
00  // 79 x37y89 SB_BIG plane 7
00  // 80 x37y89 SB_BIG plane 7
00  // 81 x37y89 SB_DRIVE plane 8,7
02  // 82 x37y89 SB_BIG plane 8
12  // 83 x37y89 SB_BIG plane 8
31  // 84 x37y89 SB_BIG plane 9
00  // 85 x37y89 SB_BIG plane 9
00  // 86 x37y89 SB_DRIVE plane 10,9
00  // 87 x37y89 SB_BIG plane 10
00  // 88 x37y89 SB_BIG plane 10
00  // 89 x37y89 SB_BIG plane 11
00  // 90 x37y89 SB_BIG plane 11
00  // 91 x37y89 SB_DRIVE plane 12,11
00  // 92 x37y89 SB_BIG plane 12
00  // 93 x37y89 SB_BIG plane 12
B1  // 94 x38y90 SB_SML plane 1
B2  // 95 x38y90 SB_SML plane 2,1
54  // 96 x38y90 SB_SML plane 2
00  // 97 x38y90 SB_SML plane 3
80  // 98 x38y90 SB_SML plane 4,3
3A  // 99 x38y90 SB_SML plane 4
88  // 100 x38y90 SB_SML plane 5
12  // 101 x38y90 SB_SML plane 6,5
2A  // 102 x38y90 SB_SML plane 6
00  // 103 x38y90 SB_SML plane 7
10  // 104 x38y90 SB_SML plane 8,7
2A  // 105 x38y90 SB_SML plane 8
9C // -- CRC low byte
F0 // -- CRC high byte


// Config Latches on x39y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 77C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2D // y_sel: 89
C8 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 77D1
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x39y89 CPE[0]  _a224  C_OR/D///    _a338  C_///AND/
00  //  1 x39y89 CPE[1]
00  //  2 x39y89 CPE[2]
00  //  3 x39y89 CPE[3]
00  //  4 x39y89 CPE[4]
00  //  5 x39y89 CPE[5]
00  //  6 x39y89 CPE[6]
00  //  7 x39y89 CPE[7]
00  //  8 x39y89 CPE[8]
00  //  9 x39y89 CPE[9]
00  // 10 x39y90 CPE[0]  _a1250  C_MX2b////    
00  // 11 x39y90 CPE[1]
00  // 12 x39y90 CPE[2]
00  // 13 x39y90 CPE[3]
00  // 14 x39y90 CPE[4]
00  // 15 x39y90 CPE[5]
00  // 16 x39y90 CPE[6]
00  // 17 x39y90 CPE[7]
00  // 18 x39y90 CPE[8]
00  // 19 x39y90 CPE[9]
00  // 20 x40y89 CPE[0]
00  // 21 x40y89 CPE[1]
00  // 22 x40y89 CPE[2]
00  // 23 x40y89 CPE[3]
00  // 24 x40y89 CPE[4]
00  // 25 x40y89 CPE[5]
00  // 26 x40y89 CPE[6]
00  // 27 x40y89 CPE[7]
00  // 28 x40y89 CPE[8]
00  // 29 x40y89 CPE[9]
00  // 30 x40y90 CPE[0]  _a1345  C_MX2b////    
00  // 31 x40y90 CPE[1]
00  // 32 x40y90 CPE[2]
00  // 33 x40y90 CPE[3]
00  // 34 x40y90 CPE[4]
00  // 35 x40y90 CPE[5]
00  // 36 x40y90 CPE[6]
00  // 37 x40y90 CPE[7]
00  // 38 x40y90 CPE[8]
00  // 39 x40y90 CPE[9]
30  // 40 x39y89 INMUX plane 2,1
25  // 41 x39y89 INMUX plane 4,3
08  // 42 x39y89 INMUX plane 6,5
33  // 43 x39y89 INMUX plane 8,7
08  // 44 x39y89 INMUX plane 10,9
00  // 45 x39y89 INMUX plane 12,11
11  // 46 x39y90 INMUX plane 2,1
28  // 47 x39y90 INMUX plane 4,3
03  // 48 x39y90 INMUX plane 6,5
20  // 49 x39y90 INMUX plane 8,7
10  // 50 x39y90 INMUX plane 10,9
00  // 51 x39y90 INMUX plane 12,11
00  // 52 x40y89 INMUX plane 2,1
00  // 53 x40y89 INMUX plane 4,3
40  // 54 x40y89 INMUX plane 6,5
40  // 55 x40y89 INMUX plane 8,7
40  // 56 x40y89 INMUX plane 10,9
A8  // 57 x40y89 INMUX plane 12,11
02  // 58 x40y90 INMUX plane 2,1
02  // 59 x40y90 INMUX plane 4,3
0F  // 60 x40y90 INMUX plane 6,5
88  // 61 x40y90 INMUX plane 8,7
45  // 62 x40y90 INMUX plane 10,9
80  // 63 x40y90 INMUX plane 12,11
48  // 64 x40y90 SB_BIG plane 1
12  // 65 x40y90 SB_BIG plane 1
00  // 66 x40y90 SB_DRIVE plane 2,1
48  // 67 x40y90 SB_BIG plane 2
12  // 68 x40y90 SB_BIG plane 2
00  // 69 x40y90 SB_BIG plane 3
00  // 70 x40y90 SB_BIG plane 3
00  // 71 x40y90 SB_DRIVE plane 4,3
48  // 72 x40y90 SB_BIG plane 4
22  // 73 x40y90 SB_BIG plane 4
41  // 74 x40y90 SB_BIG plane 5
42  // 75 x40y90 SB_BIG plane 5
01  // 76 x40y90 SB_DRIVE plane 6,5
48  // 77 x40y90 SB_BIG plane 6
12  // 78 x40y90 SB_BIG plane 6
00  // 79 x40y90 SB_BIG plane 7
00  // 80 x40y90 SB_BIG plane 7
00  // 81 x40y90 SB_DRIVE plane 8,7
50  // 82 x40y90 SB_BIG plane 8
34  // 83 x40y90 SB_BIG plane 8
01  // 84 x40y90 SB_BIG plane 9
00  // 85 x40y90 SB_BIG plane 9
00  // 86 x40y90 SB_DRIVE plane 10,9
00  // 87 x40y90 SB_BIG plane 10
06  // 88 x40y90 SB_BIG plane 10
00  // 89 x40y90 SB_BIG plane 11
00  // 90 x40y90 SB_BIG plane 11
00  // 91 x40y90 SB_DRIVE plane 12,11
19  // 92 x40y90 SB_BIG plane 12
00  // 93 x40y90 SB_BIG plane 12
A8  // 94 x39y89 SB_SML plane 1
62  // 95 x39y89 SB_SML plane 2,1
73  // 96 x39y89 SB_SML plane 2
61  // 97 x39y89 SB_SML plane 3
80  // 98 x39y89 SB_SML plane 4,3
22  // 99 x39y89 SB_SML plane 4
28  // 100 x39y89 SB_SML plane 5
82  // 101 x39y89 SB_SML plane 6,5
2A  // 102 x39y89 SB_SML plane 6
00  // 103 x39y89 SB_SML plane 7
80  // 104 x39y89 SB_SML plane 8,7
2A  // 105 x39y89 SB_SML plane 8
FC // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x41y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7841     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2D // y_sel: 89
10 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7849
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y89 CPE[0]  net1 = net2: _a135  C_AND/D//AND/D
00  //  1 x41y89 CPE[1]
00  //  2 x41y89 CPE[2]
00  //  3 x41y89 CPE[3]
00  //  4 x41y89 CPE[4]
00  //  5 x41y89 CPE[5]
00  //  6 x41y89 CPE[6]
00  //  7 x41y89 CPE[7]
00  //  8 x41y89 CPE[8]
00  //  9 x41y89 CPE[9]
00  // 10 x41y90 CPE[0]  _a1171  C_MX4b////    
00  // 11 x41y90 CPE[1]
00  // 12 x41y90 CPE[2]
00  // 13 x41y90 CPE[3]
00  // 14 x41y90 CPE[4]
00  // 15 x41y90 CPE[5]
00  // 16 x41y90 CPE[6]
00  // 17 x41y90 CPE[7]
00  // 18 x41y90 CPE[8]
00  // 19 x41y90 CPE[9]
00  // 20 x42y89 CPE[0]
00  // 21 x42y89 CPE[1]
00  // 22 x42y89 CPE[2]
00  // 23 x42y89 CPE[3]
00  // 24 x42y89 CPE[4]
00  // 25 x42y89 CPE[5]
00  // 26 x42y89 CPE[6]
00  // 27 x42y89 CPE[7]
00  // 28 x42y89 CPE[8]
00  // 29 x42y89 CPE[9]
00  // 30 x42y90 CPE[0]  _a1442  C_AND////    _a1644  C_////Bridge
00  // 31 x42y90 CPE[1]
00  // 32 x42y90 CPE[2]
00  // 33 x42y90 CPE[3]
00  // 34 x42y90 CPE[4]
00  // 35 x42y90 CPE[5]
00  // 36 x42y90 CPE[6]
00  // 37 x42y90 CPE[7]
00  // 38 x42y90 CPE[8]
00  // 39 x42y90 CPE[9]
14  // 40 x41y89 INMUX plane 2,1
00  // 41 x41y89 INMUX plane 4,3
33  // 42 x41y89 INMUX plane 6,5
20  // 43 x41y89 INMUX plane 8,7
03  // 44 x41y89 INMUX plane 10,9
00  // 45 x41y89 INMUX plane 12,11
02  // 46 x41y90 INMUX plane 2,1
28  // 47 x41y90 INMUX plane 4,3
05  // 48 x41y90 INMUX plane 6,5
2D  // 49 x41y90 INMUX plane 8,7
01  // 50 x41y90 INMUX plane 10,9
00  // 51 x41y90 INMUX plane 12,11
00  // 52 x42y89 INMUX plane 2,1
18  // 53 x42y89 INMUX plane 4,3
01  // 54 x42y89 INMUX plane 6,5
40  // 55 x42y89 INMUX plane 8,7
49  // 56 x42y89 INMUX plane 10,9
81  // 57 x42y89 INMUX plane 12,11
1F  // 58 x42y90 INMUX plane 2,1
18  // 59 x42y90 INMUX plane 4,3
7C  // 60 x42y90 INMUX plane 6,5
88  // 61 x42y90 INMUX plane 8,7
5D  // 62 x42y90 INMUX plane 10,9
90  // 63 x42y90 INMUX plane 12,11
48  // 64 x41y89 SB_BIG plane 1
12  // 65 x41y89 SB_BIG plane 1
00  // 66 x41y89 SB_DRIVE plane 2,1
48  // 67 x41y89 SB_BIG plane 2
12  // 68 x41y89 SB_BIG plane 2
00  // 69 x41y89 SB_BIG plane 3
00  // 70 x41y89 SB_BIG plane 3
00  // 71 x41y89 SB_DRIVE plane 4,3
48  // 72 x41y89 SB_BIG plane 4
12  // 73 x41y89 SB_BIG plane 4
41  // 74 x41y89 SB_BIG plane 5
12  // 75 x41y89 SB_BIG plane 5
00  // 76 x41y89 SB_DRIVE plane 6,5
48  // 77 x41y89 SB_BIG plane 6
12  // 78 x41y89 SB_BIG plane 6
00  // 79 x41y89 SB_BIG plane 7
00  // 80 x41y89 SB_BIG plane 7
00  // 81 x41y89 SB_DRIVE plane 8,7
08  // 82 x41y89 SB_BIG plane 8
12  // 83 x41y89 SB_BIG plane 8
01  // 84 x41y89 SB_BIG plane 9
00  // 85 x41y89 SB_BIG plane 9
00  // 86 x41y89 SB_DRIVE plane 10,9
01  // 87 x41y89 SB_BIG plane 10
00  // 88 x41y89 SB_BIG plane 10
89  // 89 x41y89 SB_BIG plane 11
00  // 90 x41y89 SB_BIG plane 11
00  // 91 x41y89 SB_DRIVE plane 12,11
00  // 92 x41y89 SB_BIG plane 12
00  // 93 x41y89 SB_BIG plane 12
39  // 94 x42y90 SB_SML plane 1
81  // 95 x42y90 SB_SML plane 2,1
2A  // 96 x42y90 SB_SML plane 2
00  // 97 x42y90 SB_SML plane 3
B1  // 98 x42y90 SB_SML plane 4,3
54  // 99 x42y90 SB_SML plane 4
A8  // 100 x42y90 SB_SML plane 5
80  // 101 x42y90 SB_SML plane 6,5
2A  // 102 x42y90 SB_SML plane 6
00  // 103 x42y90 SB_SML plane 7
10  // 104 x42y90 SB_SML plane 8,7
2A  // 105 x42y90 SB_SML plane 8
30  // 106 x42y90 SB_SML plane 9
24  // 107 x42y90 SB_SML plane 10,9
38  // 108 x42y90 SB_SML plane 10
00  // 109 x42y90 SB_SML plane 11
10  // 110 x42y90 SB_SML plane 12,11
04  // 111 x42y90 SB_SML plane 12
07 // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x43y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 78BF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2D // y_sel: 89
78 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 78C7
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x43y89 CPE[0]  _a31  C_MX2b////    
00  //  1 x43y89 CPE[1]
00  //  2 x43y89 CPE[2]
00  //  3 x43y89 CPE[3]
00  //  4 x43y89 CPE[4]
00  //  5 x43y89 CPE[5]
00  //  6 x43y89 CPE[6]
00  //  7 x43y89 CPE[7]
00  //  8 x43y89 CPE[8]
00  //  9 x43y89 CPE[9]
00  // 10 x43y90 CPE[0]  _a1643  C_////Bridge
00  // 11 x43y90 CPE[1]
00  // 12 x43y90 CPE[2]
00  // 13 x43y90 CPE[3]
00  // 14 x43y90 CPE[4]
00  // 15 x43y90 CPE[5]
00  // 16 x43y90 CPE[6]
00  // 17 x43y90 CPE[7]
00  // 18 x43y90 CPE[8]
00  // 19 x43y90 CPE[9]
00  // 20 x44y89 CPE[0]
00  // 21 x44y89 CPE[1]
00  // 22 x44y89 CPE[2]
00  // 23 x44y89 CPE[3]
00  // 24 x44y89 CPE[4]
00  // 25 x44y89 CPE[5]
00  // 26 x44y89 CPE[6]
00  // 27 x44y89 CPE[7]
00  // 28 x44y89 CPE[8]
00  // 29 x44y89 CPE[9]
00  // 30 x44y90 CPE[0]  _a83  C_///AND/D
00  // 31 x44y90 CPE[1]
00  // 32 x44y90 CPE[2]
00  // 33 x44y90 CPE[3]
00  // 34 x44y90 CPE[4]
00  // 35 x44y90 CPE[5]
00  // 36 x44y90 CPE[6]
00  // 37 x44y90 CPE[7]
00  // 38 x44y90 CPE[8]
00  // 39 x44y90 CPE[9]
28  // 40 x43y89 INMUX plane 2,1
28  // 41 x43y89 INMUX plane 4,3
3A  // 42 x43y89 INMUX plane 6,5
38  // 43 x43y89 INMUX plane 8,7
29  // 44 x43y89 INMUX plane 10,9
28  // 45 x43y89 INMUX plane 12,11
07  // 46 x43y90 INMUX plane 2,1
20  // 47 x43y90 INMUX plane 4,3
00  // 48 x43y90 INMUX plane 6,5
0B  // 49 x43y90 INMUX plane 8,7
03  // 50 x43y90 INMUX plane 10,9
00  // 51 x43y90 INMUX plane 12,11
05  // 52 x44y89 INMUX plane 2,1
00  // 53 x44y89 INMUX plane 4,3
05  // 54 x44y89 INMUX plane 6,5
40  // 55 x44y89 INMUX plane 8,7
01  // 56 x44y89 INMUX plane 10,9
40  // 57 x44y89 INMUX plane 12,11
18  // 58 x44y90 INMUX plane 2,1
06  // 59 x44y90 INMUX plane 4,3
04  // 60 x44y90 INMUX plane 6,5
45  // 61 x44y90 INMUX plane 8,7
2E  // 62 x44y90 INMUX plane 10,9
6B  // 63 x44y90 INMUX plane 12,11
00  // 64 x44y90 SB_BIG plane 1
20  // 65 x44y90 SB_BIG plane 1
00  // 66 x44y90 SB_DRIVE plane 2,1
8B  // 67 x44y90 SB_BIG plane 2
48  // 68 x44y90 SB_BIG plane 2
C1  // 69 x44y90 SB_BIG plane 3
02  // 70 x44y90 SB_BIG plane 3
00  // 71 x44y90 SB_DRIVE plane 4,3
48  // 72 x44y90 SB_BIG plane 4
10  // 73 x44y90 SB_BIG plane 4
48  // 74 x44y90 SB_BIG plane 5
12  // 75 x44y90 SB_BIG plane 5
00  // 76 x44y90 SB_DRIVE plane 6,5
48  // 77 x44y90 SB_BIG plane 6
12  // 78 x44y90 SB_BIG plane 6
00  // 79 x44y90 SB_BIG plane 7
00  // 80 x44y90 SB_BIG plane 7
00  // 81 x44y90 SB_DRIVE plane 8,7
48  // 82 x44y90 SB_BIG plane 8
12  // 83 x44y90 SB_BIG plane 8
00  // 84 x44y90 SB_BIG plane 9
00  // 85 x44y90 SB_BIG plane 9
00  // 86 x44y90 SB_DRIVE plane 10,9
00  // 87 x44y90 SB_BIG plane 10
00  // 88 x44y90 SB_BIG plane 10
00  // 89 x44y90 SB_BIG plane 11
00  // 90 x44y90 SB_BIG plane 11
00  // 91 x44y90 SB_DRIVE plane 12,11
00  // 92 x44y90 SB_BIG plane 12
00  // 93 x44y90 SB_BIG plane 12
36  // 94 x43y89 SB_SML plane 1
45  // 95 x43y89 SB_SML plane 2,1
6D  // 96 x43y89 SB_SML plane 2
00  // 97 x43y89 SB_SML plane 3
80  // 98 x43y89 SB_SML plane 4,3
2A  // 99 x43y89 SB_SML plane 4
B1  // 100 x43y89 SB_SML plane 5
82  // 101 x43y89 SB_SML plane 6,5
2A  // 102 x43y89 SB_SML plane 6
00  // 103 x43y89 SB_SML plane 7
80  // 104 x43y89 SB_SML plane 8,7
2A  // 105 x43y89 SB_SML plane 8
11  // 106 x43y89 SB_SML plane 9
20  // 107 x43y89 SB_SML plane 10,9
1A  // 108 x43y89 SB_SML plane 10
45 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x45y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 793A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2D // y_sel: 89
A0 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7942
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x45y89 CPE[0]  net1 = net2: _a707  C_ADDF2///ADDF2/
00  //  1 x45y89 CPE[1]
00  //  2 x45y89 CPE[2]
00  //  3 x45y89 CPE[3]
00  //  4 x45y89 CPE[4]
00  //  5 x45y89 CPE[5]
00  //  6 x45y89 CPE[6]
00  //  7 x45y89 CPE[7]
00  //  8 x45y89 CPE[8]
00  //  9 x45y89 CPE[9]
00  // 10 x45y90 CPE[0]
00  // 11 x45y90 CPE[1]
00  // 12 x45y90 CPE[2]
00  // 13 x45y90 CPE[3]
00  // 14 x45y90 CPE[4]
00  // 15 x45y90 CPE[5]
00  // 16 x45y90 CPE[6]
00  // 17 x45y90 CPE[7]
00  // 18 x45y90 CPE[8]
00  // 19 x45y90 CPE[9]
00  // 20 x46y89 CPE[0]  _a1174  C_MX4b////    
00  // 21 x46y89 CPE[1]
00  // 22 x46y89 CPE[2]
00  // 23 x46y89 CPE[3]
00  // 24 x46y89 CPE[4]
00  // 25 x46y89 CPE[5]
00  // 26 x46y89 CPE[6]
00  // 27 x46y89 CPE[7]
00  // 28 x46y89 CPE[8]
00  // 29 x46y89 CPE[9]
00  // 30 x46y90 CPE[0]  _a473  C_///AND/D
00  // 31 x46y90 CPE[1]
00  // 32 x46y90 CPE[2]
00  // 33 x46y90 CPE[3]
00  // 34 x46y90 CPE[4]
00  // 35 x46y90 CPE[5]
00  // 36 x46y90 CPE[6]
00  // 37 x46y90 CPE[7]
00  // 38 x46y90 CPE[8]
00  // 39 x46y90 CPE[9]
07  // 40 x45y89 INMUX plane 2,1
00  // 41 x45y89 INMUX plane 4,3
18  // 42 x45y89 INMUX plane 6,5
00  // 43 x45y89 INMUX plane 8,7
00  // 44 x45y89 INMUX plane 10,9
00  // 45 x45y89 INMUX plane 12,11
12  // 46 x45y90 INMUX plane 2,1
00  // 47 x45y90 INMUX plane 4,3
02  // 48 x45y90 INMUX plane 6,5
00  // 49 x45y90 INMUX plane 8,7
08  // 50 x45y90 INMUX plane 10,9
00  // 51 x45y90 INMUX plane 12,11
25  // 52 x46y89 INMUX plane 2,1
2A  // 53 x46y89 INMUX plane 4,3
44  // 54 x46y89 INMUX plane 6,5
60  // 55 x46y89 INMUX plane 8,7
48  // 56 x46y89 INMUX plane 10,9
C0  // 57 x46y89 INMUX plane 12,11
00  // 58 x46y90 INMUX plane 2,1
38  // 59 x46y90 INMUX plane 4,3
40  // 60 x46y90 INMUX plane 6,5
40  // 61 x46y90 INMUX plane 8,7
43  // 62 x46y90 INMUX plane 10,9
68  // 63 x46y90 INMUX plane 12,11
48  // 64 x45y89 SB_BIG plane 1
12  // 65 x45y89 SB_BIG plane 1
00  // 66 x45y89 SB_DRIVE plane 2,1
00  // 67 x45y89 SB_BIG plane 2
00  // 68 x45y89 SB_BIG plane 2
48  // 69 x45y89 SB_BIG plane 3
12  // 70 x45y89 SB_BIG plane 3
00  // 71 x45y89 SB_DRIVE plane 4,3
48  // 72 x45y89 SB_BIG plane 4
12  // 73 x45y89 SB_BIG plane 4
08  // 74 x45y89 SB_BIG plane 5
16  // 75 x45y89 SB_BIG plane 5
00  // 76 x45y89 SB_DRIVE plane 6,5
42  // 77 x45y89 SB_BIG plane 6
04  // 78 x45y89 SB_BIG plane 6
8B  // 79 x45y89 SB_BIG plane 7
54  // 80 x45y89 SB_BIG plane 7
00  // 81 x45y89 SB_DRIVE plane 8,7
48  // 82 x45y89 SB_BIG plane 8
42  // 83 x45y89 SB_BIG plane 8
00  // 84 x45y89 SB_BIG plane 9
00  // 85 x45y89 SB_BIG plane 9
00  // 86 x45y89 SB_DRIVE plane 10,9
58  // 87 x45y89 SB_BIG plane 10
00  // 88 x45y89 SB_BIG plane 10
00  // 89 x45y89 SB_BIG plane 11
00  // 90 x45y89 SB_BIG plane 11
00  // 91 x45y89 SB_DRIVE plane 12,11
82  // 92 x45y89 SB_BIG plane 12
00  // 93 x45y89 SB_BIG plane 12
52  // 94 x46y90 SB_SML plane 1
03  // 95 x46y90 SB_SML plane 2,1
10  // 96 x46y90 SB_SML plane 2
A1  // 97 x46y90 SB_SML plane 3
A2  // 98 x46y90 SB_SML plane 4,3
2D  // 99 x46y90 SB_SML plane 4
28  // 100 x46y90 SB_SML plane 5
E2  // 101 x46y90 SB_SML plane 6,5
06  // 102 x46y90 SB_SML plane 6
B4  // 103 x46y90 SB_SML plane 7
87  // 104 x46y90 SB_SML plane 8,7
2A  // 105 x46y90 SB_SML plane 8
00  // 106 x46y90 SB_SML plane 9
20  // 107 x46y90 SB_SML plane 10,9
12  // 108 x46y90 SB_SML plane 10
B4 // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x47y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 79B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2D // y_sel: 89
68 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 79BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y89 CPE[0]  _a467  C_MX4a/D///    
00  //  1 x47y89 CPE[1]
00  //  2 x47y89 CPE[2]
00  //  3 x47y89 CPE[3]
00  //  4 x47y89 CPE[4]
00  //  5 x47y89 CPE[5]
00  //  6 x47y89 CPE[6]
00  //  7 x47y89 CPE[7]
00  //  8 x47y89 CPE[8]
00  //  9 x47y89 CPE[9]
00  // 10 x47y90 CPE[0]  _a471  C_AND////    _a448  C_///XOR/
00  // 11 x47y90 CPE[1]
00  // 12 x47y90 CPE[2]
00  // 13 x47y90 CPE[3]
00  // 14 x47y90 CPE[4]
00  // 15 x47y90 CPE[5]
00  // 16 x47y90 CPE[6]
00  // 17 x47y90 CPE[7]
00  // 18 x47y90 CPE[8]
00  // 19 x47y90 CPE[9]
00  // 20 x48y89 CPE[0]  _a497  C_///AND/D
00  // 21 x48y89 CPE[1]
00  // 22 x48y89 CPE[2]
00  // 23 x48y89 CPE[3]
00  // 24 x48y89 CPE[4]
00  // 25 x48y89 CPE[5]
00  // 26 x48y89 CPE[6]
00  // 27 x48y89 CPE[7]
00  // 28 x48y89 CPE[8]
00  // 29 x48y89 CPE[9]
00  // 30 x48y90 CPE[0]  _a492  C_AND////    
00  // 31 x48y90 CPE[1]
00  // 32 x48y90 CPE[2]
00  // 33 x48y90 CPE[3]
00  // 34 x48y90 CPE[4]
00  // 35 x48y90 CPE[5]
00  // 36 x48y90 CPE[6]
00  // 37 x48y90 CPE[7]
00  // 38 x48y90 CPE[8]
00  // 39 x48y90 CPE[9]
1C  // 40 x47y89 INMUX plane 2,1
2B  // 41 x47y89 INMUX plane 4,3
30  // 42 x47y89 INMUX plane 6,5
31  // 43 x47y89 INMUX plane 8,7
0B  // 44 x47y89 INMUX plane 10,9
08  // 45 x47y89 INMUX plane 12,11
20  // 46 x47y90 INMUX plane 2,1
06  // 47 x47y90 INMUX plane 4,3
30  // 48 x47y90 INMUX plane 6,5
02  // 49 x47y90 INMUX plane 8,7
00  // 50 x47y90 INMUX plane 10,9
20  // 51 x47y90 INMUX plane 12,11
1C  // 52 x48y89 INMUX plane 2,1
20  // 53 x48y89 INMUX plane 4,3
00  // 54 x48y89 INMUX plane 6,5
40  // 55 x48y89 INMUX plane 8,7
00  // 56 x48y89 INMUX plane 10,9
80  // 57 x48y89 INMUX plane 12,11
19  // 58 x48y90 INMUX plane 2,1
28  // 59 x48y90 INMUX plane 4,3
00  // 60 x48y90 INMUX plane 6,5
5F  // 61 x48y90 INMUX plane 8,7
80  // 62 x48y90 INMUX plane 10,9
85  // 63 x48y90 INMUX plane 12,11
08  // 64 x48y90 SB_BIG plane 1
10  // 65 x48y90 SB_BIG plane 1
00  // 66 x48y90 SB_DRIVE plane 2,1
48  // 67 x48y90 SB_BIG plane 2
40  // 68 x48y90 SB_BIG plane 2
48  // 69 x48y90 SB_BIG plane 3
12  // 70 x48y90 SB_BIG plane 3
00  // 71 x48y90 SB_DRIVE plane 4,3
48  // 72 x48y90 SB_BIG plane 4
12  // 73 x48y90 SB_BIG plane 4
A0  // 74 x48y90 SB_BIG plane 5
24  // 75 x48y90 SB_BIG plane 5
00  // 76 x48y90 SB_DRIVE plane 6,5
48  // 77 x48y90 SB_BIG plane 6
12  // 78 x48y90 SB_BIG plane 6
48  // 79 x48y90 SB_BIG plane 7
16  // 80 x48y90 SB_BIG plane 7
00  // 81 x48y90 SB_DRIVE plane 8,7
08  // 82 x48y90 SB_BIG plane 8
12  // 83 x48y90 SB_BIG plane 8
48  // 84 x48y90 SB_BIG plane 9
12  // 85 x48y90 SB_BIG plane 9
00  // 86 x48y90 SB_DRIVE plane 10,9
48  // 87 x48y90 SB_BIG plane 10
10  // 88 x48y90 SB_BIG plane 10
48  // 89 x48y90 SB_BIG plane 11
02  // 90 x48y90 SB_BIG plane 11
00  // 91 x48y90 SB_DRIVE plane 12,11
48  // 92 x48y90 SB_BIG plane 12
12  // 93 x48y90 SB_BIG plane 12
A8  // 94 x47y89 SB_SML plane 1
82  // 95 x47y89 SB_SML plane 2,1
2A  // 96 x47y89 SB_SML plane 2
28  // 97 x47y89 SB_SML plane 3
82  // 98 x47y89 SB_SML plane 4,3
2A  // 99 x47y89 SB_SML plane 4
F4  // 100 x47y89 SB_SML plane 5
13  // 101 x47y89 SB_SML plane 6,5
22  // 102 x47y89 SB_SML plane 6
A8  // 103 x47y89 SB_SML plane 7
82  // 104 x47y89 SB_SML plane 8,7
2A  // 105 x47y89 SB_SML plane 8
4E  // 106 x47y89 SB_SML plane 9
87  // 107 x47y89 SB_SML plane 10,9
22  // 108 x47y89 SB_SML plane 10
A8  // 109 x47y89 SB_SML plane 11
82  // 110 x47y89 SB_SML plane 12,11
2A  // 111 x47y89 SB_SML plane 12
CB // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x49y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A33     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2D // y_sel: 89
B0 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A3B
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x49y89 CPE[0]  net1 = net2: _a353  C_AND/D//AND/D
00  //  1 x49y89 CPE[1]
00  //  2 x49y89 CPE[2]
00  //  3 x49y89 CPE[3]
00  //  4 x49y89 CPE[4]
00  //  5 x49y89 CPE[5]
00  //  6 x49y89 CPE[6]
00  //  7 x49y89 CPE[7]
00  //  8 x49y89 CPE[8]
00  //  9 x49y89 CPE[9]
00  // 10 x49y90 CPE[0]
00  // 11 x49y90 CPE[1]
00  // 12 x49y90 CPE[2]
00  // 13 x49y90 CPE[3]
00  // 14 x49y90 CPE[4]
00  // 15 x49y90 CPE[5]
00  // 16 x49y90 CPE[6]
00  // 17 x49y90 CPE[7]
00  // 18 x49y90 CPE[8]
00  // 19 x49y90 CPE[9]
00  // 20 x50y89 CPE[0]  _a491  C_AND////    _a487  C_///AND/
00  // 21 x50y89 CPE[1]
00  // 22 x50y89 CPE[2]
00  // 23 x50y89 CPE[3]
00  // 24 x50y89 CPE[4]
00  // 25 x50y89 CPE[5]
00  // 26 x50y89 CPE[6]
00  // 27 x50y89 CPE[7]
00  // 28 x50y89 CPE[8]
00  // 29 x50y89 CPE[9]
00  // 30 x50y90 CPE[0]  net1 = net2: _a309  C_AND/D//AND/D
00  // 31 x50y90 CPE[1]
00  // 32 x50y90 CPE[2]
00  // 33 x50y90 CPE[3]
00  // 34 x50y90 CPE[4]
00  // 35 x50y90 CPE[5]
00  // 36 x50y90 CPE[6]
00  // 37 x50y90 CPE[7]
00  // 38 x50y90 CPE[8]
00  // 39 x50y90 CPE[9]
10  // 40 x49y89 INMUX plane 2,1
0D  // 41 x49y89 INMUX plane 4,3
39  // 42 x49y89 INMUX plane 6,5
00  // 43 x49y89 INMUX plane 8,7
28  // 44 x49y89 INMUX plane 10,9
00  // 45 x49y89 INMUX plane 12,11
00  // 46 x49y90 INMUX plane 2,1
00  // 47 x49y90 INMUX plane 4,3
21  // 48 x49y90 INMUX plane 6,5
03  // 49 x49y90 INMUX plane 8,7
00  // 50 x49y90 INMUX plane 10,9
00  // 51 x49y90 INMUX plane 12,11
2A  // 52 x50y89 INMUX plane 2,1
00  // 53 x50y89 INMUX plane 4,3
40  // 54 x50y89 INMUX plane 6,5
58  // 55 x50y89 INMUX plane 8,7
40  // 56 x50y89 INMUX plane 10,9
48  // 57 x50y89 INMUX plane 12,11
28  // 58 x50y90 INMUX plane 2,1
23  // 59 x50y90 INMUX plane 4,3
49  // 60 x50y90 INMUX plane 6,5
46  // 61 x50y90 INMUX plane 8,7
AB  // 62 x50y90 INMUX plane 10,9
40  // 63 x50y90 INMUX plane 12,11
48  // 64 x49y89 SB_BIG plane 1
12  // 65 x49y89 SB_BIG plane 1
00  // 66 x49y89 SB_DRIVE plane 2,1
00  // 67 x49y89 SB_BIG plane 2
00  // 68 x49y89 SB_BIG plane 2
48  // 69 x49y89 SB_BIG plane 3
12  // 70 x49y89 SB_BIG plane 3
00  // 71 x49y89 SB_DRIVE plane 4,3
48  // 72 x49y89 SB_BIG plane 4
12  // 73 x49y89 SB_BIG plane 4
48  // 74 x49y89 SB_BIG plane 5
00  // 75 x49y89 SB_BIG plane 5
00  // 76 x49y89 SB_DRIVE plane 6,5
11  // 77 x49y89 SB_BIG plane 6
00  // 78 x49y89 SB_BIG plane 6
08  // 79 x49y89 SB_BIG plane 7
12  // 80 x49y89 SB_BIG plane 7
00  // 81 x49y89 SB_DRIVE plane 8,7
48  // 82 x49y89 SB_BIG plane 8
12  // 83 x49y89 SB_BIG plane 8
00  // 84 x49y89 SB_BIG plane 9
00  // 85 x49y89 SB_BIG plane 9
00  // 86 x49y89 SB_DRIVE plane 10,9
00  // 87 x49y89 SB_BIG plane 10
00  // 88 x49y89 SB_BIG plane 10
46  // 89 x49y89 SB_BIG plane 11
00  // 90 x49y89 SB_BIG plane 11
00  // 91 x49y89 SB_DRIVE plane 12,11
58  // 92 x49y89 SB_BIG plane 12
40  // 93 x49y89 SB_BIG plane 12
A1  // 94 x50y90 SB_SML plane 1
02  // 95 x50y90 SB_SML plane 2,1
00  // 96 x50y90 SB_SML plane 2
A8  // 97 x50y90 SB_SML plane 3
22  // 98 x50y90 SB_SML plane 4,3
08  // 99 x50y90 SB_SML plane 4
82  // 100 x50y90 SB_SML plane 5
00  // 101 x50y90 SB_SML plane 6,5
00  // 102 x50y90 SB_SML plane 6
A8  // 103 x50y90 SB_SML plane 7
82  // 104 x50y90 SB_SML plane 8,7
08  // 105 x50y90 SB_SML plane 8
00  // 106 x50y90 SB_SML plane 9
00  // 107 x50y90 SB_SML plane 10,9
40  // 108 x50y90 SB_SML plane 10
6F // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x51y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7AAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2D // y_sel: 89
D8 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7AB6
68 // Length: 104
D3 // -- CRC low byte
D7 // -- CRC high byte
00  //  0 x51y89 CPE[0]  _a702  C_/C_0_1///    _a1648  C_////Bridge
00  //  1 x51y89 CPE[1]
00  //  2 x51y89 CPE[2]
00  //  3 x51y89 CPE[3]
00  //  4 x51y89 CPE[4]
00  //  5 x51y89 CPE[5]
00  //  6 x51y89 CPE[6]
00  //  7 x51y89 CPE[7]
00  //  8 x51y89 CPE[8]
00  //  9 x51y89 CPE[9]
00  // 10 x51y90 CPE[0]  net1 = net2: _a697  C_ADDF2///ADDF2/
00  // 11 x51y90 CPE[1]
00  // 12 x51y90 CPE[2]
00  // 13 x51y90 CPE[3]
00  // 14 x51y90 CPE[4]
00  // 15 x51y90 CPE[5]
00  // 16 x51y90 CPE[6]
00  // 17 x51y90 CPE[7]
00  // 18 x51y90 CPE[8]
00  // 19 x51y90 CPE[9]
00  // 20 x52y89 CPE[0]
00  // 21 x52y89 CPE[1]
00  // 22 x52y89 CPE[2]
00  // 23 x52y89 CPE[3]
00  // 24 x52y89 CPE[4]
00  // 25 x52y89 CPE[5]
00  // 26 x52y89 CPE[6]
00  // 27 x52y89 CPE[7]
00  // 28 x52y89 CPE[8]
00  // 29 x52y89 CPE[9]
00  // 30 x52y90 CPE[0]
00  // 31 x52y90 CPE[1]
00  // 32 x52y90 CPE[2]
00  // 33 x52y90 CPE[3]
00  // 34 x52y90 CPE[4]
00  // 35 x52y90 CPE[5]
00  // 36 x52y90 CPE[6]
00  // 37 x52y90 CPE[7]
00  // 38 x52y90 CPE[8]
00  // 39 x52y90 CPE[9]
00  // 40 x51y89 INMUX plane 2,1
00  // 41 x51y89 INMUX plane 4,3
00  // 42 x51y89 INMUX plane 6,5
00  // 43 x51y89 INMUX plane 8,7
00  // 44 x51y89 INMUX plane 10,9
0D  // 45 x51y89 INMUX plane 12,11
29  // 46 x51y90 INMUX plane 2,1
00  // 47 x51y90 INMUX plane 4,3
00  // 48 x51y90 INMUX plane 6,5
30  // 49 x51y90 INMUX plane 8,7
00  // 50 x51y90 INMUX plane 10,9
00  // 51 x51y90 INMUX plane 12,11
00  // 52 x52y89 INMUX plane 2,1
00  // 53 x52y89 INMUX plane 4,3
98  // 54 x52y89 INMUX plane 6,5
80  // 55 x52y89 INMUX plane 8,7
80  // 56 x52y89 INMUX plane 10,9
80  // 57 x52y89 INMUX plane 12,11
01  // 58 x52y90 INMUX plane 2,1
08  // 59 x52y90 INMUX plane 4,3
81  // 60 x52y90 INMUX plane 6,5
80  // 61 x52y90 INMUX plane 8,7
80  // 62 x52y90 INMUX plane 10,9
83  // 63 x52y90 INMUX plane 12,11
50  // 64 x52y90 SB_BIG plane 1
24  // 65 x52y90 SB_BIG plane 1
00  // 66 x52y90 SB_DRIVE plane 2,1
48  // 67 x52y90 SB_BIG plane 2
02  // 68 x52y90 SB_BIG plane 2
00  // 69 x52y90 SB_BIG plane 3
00  // 70 x52y90 SB_BIG plane 3
00  // 71 x52y90 SB_DRIVE plane 4,3
00  // 72 x52y90 SB_BIG plane 4
00  // 73 x52y90 SB_BIG plane 4
48  // 74 x52y90 SB_BIG plane 5
12  // 75 x52y90 SB_BIG plane 5
00  // 76 x52y90 SB_DRIVE plane 6,5
48  // 77 x52y90 SB_BIG plane 6
02  // 78 x52y90 SB_BIG plane 6
03  // 79 x52y90 SB_BIG plane 7
32  // 80 x52y90 SB_BIG plane 7
00  // 81 x52y90 SB_DRIVE plane 8,7
00  // 82 x52y90 SB_BIG plane 8
00  // 83 x52y90 SB_BIG plane 8
00  // 84 x52y90 SB_BIG plane 9
00  // 85 x52y90 SB_BIG plane 9
00  // 86 x52y90 SB_DRIVE plane 10,9
00  // 87 x52y90 SB_BIG plane 10
00  // 88 x52y90 SB_BIG plane 10
00  // 89 x52y90 SB_BIG plane 11
00  // 90 x52y90 SB_BIG plane 11
00  // 91 x52y90 SB_DRIVE plane 12,11
00  // 92 x52y90 SB_BIG plane 12
00  // 93 x52y90 SB_BIG plane 12
28  // 94 x51y89 SB_SML plane 1
12  // 95 x51y89 SB_SML plane 2,1
4F  // 96 x51y89 SB_SML plane 2
00  // 97 x51y89 SB_SML plane 3
00  // 98 x51y89 SB_SML plane 4,3
00  // 99 x51y89 SB_SML plane 4
A8  // 100 x51y89 SB_SML plane 5
82  // 101 x51y89 SB_SML plane 6,5
2A  // 102 x51y89 SB_SML plane 6
40  // 103 x51y89 SB_SML plane 7
D2 // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x53y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B24     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
2D // y_sel: 89
00 // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B2C
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x53y89 CPE[0]
00  //  1 x53y89 CPE[1]
00  //  2 x53y89 CPE[2]
00  //  3 x53y89 CPE[3]
00  //  4 x53y89 CPE[4]
00  //  5 x53y89 CPE[5]
00  //  6 x53y89 CPE[6]
00  //  7 x53y89 CPE[7]
00  //  8 x53y89 CPE[8]
00  //  9 x53y89 CPE[9]
00  // 10 x53y90 CPE[0]
00  // 11 x53y90 CPE[1]
00  // 12 x53y90 CPE[2]
00  // 13 x53y90 CPE[3]
00  // 14 x53y90 CPE[4]
00  // 15 x53y90 CPE[5]
00  // 16 x53y90 CPE[6]
00  // 17 x53y90 CPE[7]
00  // 18 x53y90 CPE[8]
00  // 19 x53y90 CPE[9]
00  // 20 x54y89 CPE[0]
00  // 21 x54y89 CPE[1]
00  // 22 x54y89 CPE[2]
00  // 23 x54y89 CPE[3]
00  // 24 x54y89 CPE[4]
00  // 25 x54y89 CPE[5]
00  // 26 x54y89 CPE[6]
00  // 27 x54y89 CPE[7]
00  // 28 x54y89 CPE[8]
00  // 29 x54y89 CPE[9]
00  // 30 x54y90 CPE[0]
00  // 31 x54y90 CPE[1]
00  // 32 x54y90 CPE[2]
00  // 33 x54y90 CPE[3]
00  // 34 x54y90 CPE[4]
00  // 35 x54y90 CPE[5]
00  // 36 x54y90 CPE[6]
00  // 37 x54y90 CPE[7]
00  // 38 x54y90 CPE[8]
00  // 39 x54y90 CPE[9]
00  // 40 x53y89 INMUX plane 2,1
00  // 41 x53y89 INMUX plane 4,3
00  // 42 x53y89 INMUX plane 6,5
00  // 43 x53y89 INMUX plane 8,7
00  // 44 x53y89 INMUX plane 10,9
01  // 45 x53y89 INMUX plane 12,11
01  // 46 x53y90 INMUX plane 2,1
00  // 47 x53y90 INMUX plane 4,3
00  // 48 x53y90 INMUX plane 6,5
00  // 49 x53y90 INMUX plane 8,7
00  // 50 x53y90 INMUX plane 10,9
00  // 51 x53y90 INMUX plane 12,11
03  // 52 x54y89 INMUX plane 2,1
00  // 53 x54y89 INMUX plane 4,3
00  // 54 x54y89 INMUX plane 6,5
00  // 55 x54y89 INMUX plane 8,7
00  // 56 x54y89 INMUX plane 10,9
00  // 57 x54y89 INMUX plane 12,11
01  // 58 x54y90 INMUX plane 2,1
00  // 59 x54y90 INMUX plane 4,3
00  // 60 x54y90 INMUX plane 6,5
00  // 61 x54y90 INMUX plane 8,7
00  // 62 x54y90 INMUX plane 10,9
00  // 63 x54y90 INMUX plane 12,11
00  // 64 x53y89 SB_BIG plane 1
00  // 65 x53y89 SB_BIG plane 1
00  // 66 x53y89 SB_DRIVE plane 2,1
00  // 67 x53y89 SB_BIG plane 2
00  // 68 x53y89 SB_BIG plane 2
00  // 69 x53y89 SB_BIG plane 3
00  // 70 x53y89 SB_BIG plane 3
00  // 71 x53y89 SB_DRIVE plane 4,3
00  // 72 x53y89 SB_BIG plane 4
00  // 73 x53y89 SB_BIG plane 4
00  // 74 x53y89 SB_BIG plane 5
00  // 75 x53y89 SB_BIG plane 5
00  // 76 x53y89 SB_DRIVE plane 6,5
00  // 77 x53y89 SB_BIG plane 6
00  // 78 x53y89 SB_BIG plane 6
00  // 79 x53y89 SB_BIG plane 7
00  // 80 x53y89 SB_BIG plane 7
00  // 81 x53y89 SB_DRIVE plane 8,7
00  // 82 x53y89 SB_BIG plane 8
00  // 83 x53y89 SB_BIG plane 8
00  // 84 x53y89 SB_BIG plane 9
00  // 85 x53y89 SB_BIG plane 9
00  // 86 x53y89 SB_DRIVE plane 10,9
00  // 87 x53y89 SB_BIG plane 10
00  // 88 x53y89 SB_BIG plane 10
00  // 89 x53y89 SB_BIG plane 11
00  // 90 x53y89 SB_BIG plane 11
00  // 91 x53y89 SB_DRIVE plane 12,11
00  // 92 x53y89 SB_BIG plane 12
00  // 93 x53y89 SB_BIG plane 12
18  // 94 x54y90 SB_SML plane 1
02  // 95 x54y90 SB_SML plane 2,1
CD // -- CRC low byte
89 // -- CRC high byte


// Config Latches on x55y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
2D // y_sel: 89
08 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B9A
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x55y89 CPE[0]
00  //  1 x55y89 CPE[1]
00  //  2 x55y89 CPE[2]
00  //  3 x55y89 CPE[3]
00  //  4 x55y89 CPE[4]
00  //  5 x55y89 CPE[5]
00  //  6 x55y89 CPE[6]
00  //  7 x55y89 CPE[7]
00  //  8 x55y89 CPE[8]
00  //  9 x55y89 CPE[9]
00  // 10 x55y90 CPE[0]
00  // 11 x55y90 CPE[1]
00  // 12 x55y90 CPE[2]
00  // 13 x55y90 CPE[3]
00  // 14 x55y90 CPE[4]
00  // 15 x55y90 CPE[5]
00  // 16 x55y90 CPE[6]
00  // 17 x55y90 CPE[7]
00  // 18 x55y90 CPE[8]
00  // 19 x55y90 CPE[9]
00  // 20 x56y89 CPE[0]
00  // 21 x56y89 CPE[1]
00  // 22 x56y89 CPE[2]
00  // 23 x56y89 CPE[3]
00  // 24 x56y89 CPE[4]
00  // 25 x56y89 CPE[5]
00  // 26 x56y89 CPE[6]
00  // 27 x56y89 CPE[7]
00  // 28 x56y89 CPE[8]
00  // 29 x56y89 CPE[9]
00  // 30 x56y90 CPE[0]
00  // 31 x56y90 CPE[1]
00  // 32 x56y90 CPE[2]
00  // 33 x56y90 CPE[3]
00  // 34 x56y90 CPE[4]
00  // 35 x56y90 CPE[5]
00  // 36 x56y90 CPE[6]
00  // 37 x56y90 CPE[7]
00  // 38 x56y90 CPE[8]
00  // 39 x56y90 CPE[9]
00  // 40 x55y89 INMUX plane 2,1
00  // 41 x55y89 INMUX plane 4,3
00  // 42 x55y89 INMUX plane 6,5
00  // 43 x55y89 INMUX plane 8,7
00  // 44 x55y89 INMUX plane 10,9
00  // 45 x55y89 INMUX plane 12,11
01  // 46 x55y90 INMUX plane 2,1
00  // 47 x55y90 INMUX plane 4,3
00  // 48 x55y90 INMUX plane 6,5
00  // 49 x55y90 INMUX plane 8,7
00  // 50 x55y90 INMUX plane 10,9
00  // 51 x55y90 INMUX plane 12,11
00  // 52 x56y89 INMUX plane 2,1
00  // 53 x56y89 INMUX plane 4,3
00  // 54 x56y89 INMUX plane 6,5
00  // 55 x56y89 INMUX plane 8,7
00  // 56 x56y89 INMUX plane 10,9
00  // 57 x56y89 INMUX plane 12,11
01  // 58 x56y90 INMUX plane 2,1
D6 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x161y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7BDB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2D // y_sel: 89
16 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7BE3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y89
00  // 14 right_edge_EN1 at x163y89
00  // 15 right_edge_EN2 at x163y89
00  // 16 right_edge_EN0 at x163y90
00  // 17 right_edge_EN1 at x163y90
00  // 18 right_edge_EN2 at x163y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y89 SB_BIG plane 1
12  // 65 x161y89 SB_BIG plane 1
00  // 66 x161y89 SB_DRIVE plane 2,1
48  // 67 x161y89 SB_BIG plane 2
12  // 68 x161y89 SB_BIG plane 2
48  // 69 x161y89 SB_BIG plane 3
12  // 70 x161y89 SB_BIG plane 3
00  // 71 x161y89 SB_DRIVE plane 4,3
48  // 72 x161y89 SB_BIG plane 4
12  // 73 x161y89 SB_BIG plane 4
48  // 74 x161y89 SB_BIG plane 5
12  // 75 x161y89 SB_BIG plane 5
00  // 76 x161y89 SB_DRIVE plane 6,5
48  // 77 x161y89 SB_BIG plane 6
12  // 78 x161y89 SB_BIG plane 6
48  // 79 x161y89 SB_BIG plane 7
12  // 80 x161y89 SB_BIG plane 7
00  // 81 x161y89 SB_DRIVE plane 8,7
48  // 82 x161y89 SB_BIG plane 8
12  // 83 x161y89 SB_BIG plane 8
48  // 84 x161y89 SB_BIG plane 9
12  // 85 x161y89 SB_BIG plane 9
00  // 86 x161y89 SB_DRIVE plane 10,9
48  // 87 x161y89 SB_BIG plane 10
12  // 88 x161y89 SB_BIG plane 10
48  // 89 x161y89 SB_BIG plane 11
12  // 90 x161y89 SB_BIG plane 11
00  // 91 x161y89 SB_DRIVE plane 12,11
48  // 92 x161y89 SB_BIG plane 12
12  // 93 x161y89 SB_BIG plane 12
A8  // 94 x162y90 SB_SML plane 1
82  // 95 x162y90 SB_SML plane 2,1
2A  // 96 x162y90 SB_SML plane 2
A8  // 97 x162y90 SB_SML plane 3
82  // 98 x162y90 SB_SML plane 4,3
2A  // 99 x162y90 SB_SML plane 4
A8  // 100 x162y90 SB_SML plane 5
82  // 101 x162y90 SB_SML plane 6,5
2A  // 102 x162y90 SB_SML plane 6
A8  // 103 x162y90 SB_SML plane 7
82  // 104 x162y90 SB_SML plane 8,7
2A  // 105 x162y90 SB_SML plane 8
A8  // 106 x162y90 SB_SML plane 9
82  // 107 x162y90 SB_SML plane 10,9
2A  // 108 x162y90 SB_SML plane 10
A8  // 109 x162y90 SB_SML plane 11
82  // 110 x162y90 SB_SML plane 12,11
2A  // 111 x162y90 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C59     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2E // y_sel: 91
A2 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C61
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y91
00  // 14 left_edge_EN1 at x-2y91
00  // 15 left_edge_EN2 at x-2y91
00  // 16 left_edge_EN0 at x-2y92
00  // 17 left_edge_EN1 at x-2y92
00  // 18 left_edge_EN2 at x-2y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y91 SB_BIG plane 1
12  // 65 x-1y91 SB_BIG plane 1
00  // 66 x-1y91 SB_DRIVE plane 2,1
48  // 67 x-1y91 SB_BIG plane 2
12  // 68 x-1y91 SB_BIG plane 2
48  // 69 x-1y91 SB_BIG plane 3
12  // 70 x-1y91 SB_BIG plane 3
00  // 71 x-1y91 SB_DRIVE plane 4,3
48  // 72 x-1y91 SB_BIG plane 4
12  // 73 x-1y91 SB_BIG plane 4
48  // 74 x-1y91 SB_BIG plane 5
12  // 75 x-1y91 SB_BIG plane 5
00  // 76 x-1y91 SB_DRIVE plane 6,5
48  // 77 x-1y91 SB_BIG plane 6
12  // 78 x-1y91 SB_BIG plane 6
48  // 79 x-1y91 SB_BIG plane 7
12  // 80 x-1y91 SB_BIG plane 7
00  // 81 x-1y91 SB_DRIVE plane 8,7
48  // 82 x-1y91 SB_BIG plane 8
12  // 83 x-1y91 SB_BIG plane 8
48  // 84 x-1y91 SB_BIG plane 9
12  // 85 x-1y91 SB_BIG plane 9
00  // 86 x-1y91 SB_DRIVE plane 10,9
48  // 87 x-1y91 SB_BIG plane 10
12  // 88 x-1y91 SB_BIG plane 10
48  // 89 x-1y91 SB_BIG plane 11
12  // 90 x-1y91 SB_BIG plane 11
00  // 91 x-1y91 SB_DRIVE plane 12,11
48  // 92 x-1y91 SB_BIG plane 12
12  // 93 x-1y91 SB_BIG plane 12
A8  // 94 x0y92 SB_SML plane 1
82  // 95 x0y92 SB_SML plane 2,1
2A  // 96 x0y92 SB_SML plane 2
A8  // 97 x0y92 SB_SML plane 3
82  // 98 x0y92 SB_SML plane 4,3
2A  // 99 x0y92 SB_SML plane 4
A8  // 100 x0y92 SB_SML plane 5
82  // 101 x0y92 SB_SML plane 6,5
2A  // 102 x0y92 SB_SML plane 6
A8  // 103 x0y92 SB_SML plane 7
82  // 104 x0y92 SB_SML plane 8,7
2A  // 105 x0y92 SB_SML plane 8
A8  // 106 x0y92 SB_SML plane 9
82  // 107 x0y92 SB_SML plane 10,9
2A  // 108 x0y92 SB_SML plane 10
A8  // 109 x0y92 SB_SML plane 11
82  // 110 x0y92 SB_SML plane 12,11
2A  // 111 x0y92 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7CD7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2E // y_sel: 91
7A // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7CDF
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x1y91 CPE[0]
00  //  1 x1y91 CPE[1]
00  //  2 x1y91 CPE[2]
00  //  3 x1y91 CPE[3]
00  //  4 x1y91 CPE[4]
00  //  5 x1y91 CPE[5]
00  //  6 x1y91 CPE[6]
00  //  7 x1y91 CPE[7]
00  //  8 x1y91 CPE[8]
00  //  9 x1y91 CPE[9]
00  // 10 x1y92 CPE[0]
00  // 11 x1y92 CPE[1]
00  // 12 x1y92 CPE[2]
00  // 13 x1y92 CPE[3]
00  // 14 x1y92 CPE[4]
00  // 15 x1y92 CPE[5]
00  // 16 x1y92 CPE[6]
00  // 17 x1y92 CPE[7]
00  // 18 x1y92 CPE[8]
00  // 19 x1y92 CPE[9]
00  // 20 x2y91 CPE[0]
00  // 21 x2y91 CPE[1]
00  // 22 x2y91 CPE[2]
00  // 23 x2y91 CPE[3]
00  // 24 x2y91 CPE[4]
00  // 25 x2y91 CPE[5]
00  // 26 x2y91 CPE[6]
00  // 27 x2y91 CPE[7]
00  // 28 x2y91 CPE[8]
00  // 29 x2y91 CPE[9]
00  // 30 x2y92 CPE[0]
00  // 31 x2y92 CPE[1]
00  // 32 x2y92 CPE[2]
00  // 33 x2y92 CPE[3]
00  // 34 x2y92 CPE[4]
00  // 35 x2y92 CPE[5]
00  // 36 x2y92 CPE[6]
00  // 37 x2y92 CPE[7]
00  // 38 x2y92 CPE[8]
00  // 39 x2y92 CPE[9]
00  // 40 x1y91 INMUX plane 2,1
00  // 41 x1y91 INMUX plane 4,3
00  // 42 x1y91 INMUX plane 6,5
00  // 43 x1y91 INMUX plane 8,7
00  // 44 x1y91 INMUX plane 10,9
00  // 45 x1y91 INMUX plane 12,11
00  // 46 x1y92 INMUX plane 2,1
00  // 47 x1y92 INMUX plane 4,3
00  // 48 x1y92 INMUX plane 6,5
00  // 49 x1y92 INMUX plane 8,7
00  // 50 x1y92 INMUX plane 10,9
00  // 51 x1y92 INMUX plane 12,11
00  // 52 x2y91 INMUX plane 2,1
00  // 53 x2y91 INMUX plane 4,3
00  // 54 x2y91 INMUX plane 6,5
00  // 55 x2y91 INMUX plane 8,7
00  // 56 x2y91 INMUX plane 10,9
00  // 57 x2y91 INMUX plane 12,11
00  // 58 x2y92 INMUX plane 2,1
00  // 59 x2y92 INMUX plane 4,3
00  // 60 x2y92 INMUX plane 6,5
00  // 61 x2y92 INMUX plane 8,7
00  // 62 x2y92 INMUX plane 10,9
00  // 63 x2y92 INMUX plane 12,11
00  // 64 x2y92 SB_BIG plane 1
00  // 65 x2y92 SB_BIG plane 1
00  // 66 x2y92 SB_DRIVE plane 2,1
00  // 67 x2y92 SB_BIG plane 2
00  // 68 x2y92 SB_BIG plane 2
00  // 69 x2y92 SB_BIG plane 3
00  // 70 x2y92 SB_BIG plane 3
00  // 71 x2y92 SB_DRIVE plane 4,3
00  // 72 x2y92 SB_BIG plane 4
00  // 73 x2y92 SB_BIG plane 4
00  // 74 x2y92 SB_BIG plane 5
00  // 75 x2y92 SB_BIG plane 5
00  // 76 x2y92 SB_DRIVE plane 6,5
00  // 77 x2y92 SB_BIG plane 6
00  // 78 x2y92 SB_BIG plane 6
00  // 79 x2y92 SB_BIG plane 7
00  // 80 x2y92 SB_BIG plane 7
00  // 81 x2y92 SB_DRIVE plane 8,7
00  // 82 x2y92 SB_BIG plane 8
00  // 83 x2y92 SB_BIG plane 8
0F  // 84 x2y92 SB_BIG plane 9
00  // 85 x2y92 SB_BIG plane 9
00  // 86 x2y92 SB_DRIVE plane 10,9
38  // 87 x2y92 SB_BIG plane 10
65 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x3y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D3D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
2E // y_sel: 91
12 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D45
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y91 CPE[0]
00  //  1 x3y91 CPE[1]
00  //  2 x3y91 CPE[2]
00  //  3 x3y91 CPE[3]
00  //  4 x3y91 CPE[4]
00  //  5 x3y91 CPE[5]
00  //  6 x3y91 CPE[6]
00  //  7 x3y91 CPE[7]
00  //  8 x3y91 CPE[8]
00  //  9 x3y91 CPE[9]
00  // 10 x3y92 CPE[0]
00  // 11 x3y92 CPE[1]
00  // 12 x3y92 CPE[2]
00  // 13 x3y92 CPE[3]
00  // 14 x3y92 CPE[4]
00  // 15 x3y92 CPE[5]
00  // 16 x3y92 CPE[6]
00  // 17 x3y92 CPE[7]
00  // 18 x3y92 CPE[8]
00  // 19 x3y92 CPE[9]
00  // 20 x4y91 CPE[0]
00  // 21 x4y91 CPE[1]
00  // 22 x4y91 CPE[2]
00  // 23 x4y91 CPE[3]
00  // 24 x4y91 CPE[4]
00  // 25 x4y91 CPE[5]
00  // 26 x4y91 CPE[6]
00  // 27 x4y91 CPE[7]
00  // 28 x4y91 CPE[8]
00  // 29 x4y91 CPE[9]
00  // 30 x4y92 CPE[0]
00  // 31 x4y92 CPE[1]
00  // 32 x4y92 CPE[2]
00  // 33 x4y92 CPE[3]
00  // 34 x4y92 CPE[4]
00  // 35 x4y92 CPE[5]
00  // 36 x4y92 CPE[6]
00  // 37 x4y92 CPE[7]
00  // 38 x4y92 CPE[8]
00  // 39 x4y92 CPE[9]
00  // 40 x3y91 INMUX plane 2,1
00  // 41 x3y91 INMUX plane 4,3
00  // 42 x3y91 INMUX plane 6,5
00  // 43 x3y91 INMUX plane 8,7
00  // 44 x3y91 INMUX plane 10,9
00  // 45 x3y91 INMUX plane 12,11
00  // 46 x3y92 INMUX plane 2,1
00  // 47 x3y92 INMUX plane 4,3
00  // 48 x3y92 INMUX plane 6,5
00  // 49 x3y92 INMUX plane 8,7
09  // 50 x3y92 INMUX plane 10,9
00  // 51 x3y92 INMUX plane 12,11
00  // 52 x4y91 INMUX plane 2,1
00  // 53 x4y91 INMUX plane 4,3
00  // 54 x4y91 INMUX plane 6,5
00  // 55 x4y91 INMUX plane 8,7
00  // 56 x4y91 INMUX plane 10,9
00  // 57 x4y91 INMUX plane 12,11
00  // 58 x4y92 INMUX plane 2,1
00  // 59 x4y92 INMUX plane 4,3
00  // 60 x4y92 INMUX plane 6,5
00  // 61 x4y92 INMUX plane 8,7
09  // 62 x4y92 INMUX plane 10,9
75 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x5y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
2E // y_sel: 91
CA // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D92
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y91 CPE[0]
00  //  1 x5y91 CPE[1]
00  //  2 x5y91 CPE[2]
00  //  3 x5y91 CPE[3]
00  //  4 x5y91 CPE[4]
00  //  5 x5y91 CPE[5]
00  //  6 x5y91 CPE[6]
00  //  7 x5y91 CPE[7]
00  //  8 x5y91 CPE[8]
00  //  9 x5y91 CPE[9]
00  // 10 x5y92 CPE[0]
00  // 11 x5y92 CPE[1]
00  // 12 x5y92 CPE[2]
00  // 13 x5y92 CPE[3]
00  // 14 x5y92 CPE[4]
00  // 15 x5y92 CPE[5]
00  // 16 x5y92 CPE[6]
00  // 17 x5y92 CPE[7]
00  // 18 x5y92 CPE[8]
00  // 19 x5y92 CPE[9]
00  // 20 x6y91 CPE[0]
00  // 21 x6y91 CPE[1]
00  // 22 x6y91 CPE[2]
00  // 23 x6y91 CPE[3]
00  // 24 x6y91 CPE[4]
00  // 25 x6y91 CPE[5]
00  // 26 x6y91 CPE[6]
00  // 27 x6y91 CPE[7]
00  // 28 x6y91 CPE[8]
00  // 29 x6y91 CPE[9]
00  // 30 x6y92 CPE[0]
00  // 31 x6y92 CPE[1]
00  // 32 x6y92 CPE[2]
00  // 33 x6y92 CPE[3]
00  // 34 x6y92 CPE[4]
00  // 35 x6y92 CPE[5]
00  // 36 x6y92 CPE[6]
00  // 37 x6y92 CPE[7]
00  // 38 x6y92 CPE[8]
00  // 39 x6y92 CPE[9]
00  // 40 x5y91 INMUX plane 2,1
00  // 41 x5y91 INMUX plane 4,3
00  // 42 x5y91 INMUX plane 6,5
00  // 43 x5y91 INMUX plane 8,7
00  // 44 x5y91 INMUX plane 10,9
00  // 45 x5y91 INMUX plane 12,11
00  // 46 x5y92 INMUX plane 2,1
00  // 47 x5y92 INMUX plane 4,3
00  // 48 x5y92 INMUX plane 6,5
00  // 49 x5y92 INMUX plane 8,7
00  // 50 x5y92 INMUX plane 10,9
00  // 51 x5y92 INMUX plane 12,11
00  // 52 x6y91 INMUX plane 2,1
00  // 53 x6y91 INMUX plane 4,3
00  // 54 x6y91 INMUX plane 6,5
00  // 55 x6y91 INMUX plane 8,7
00  // 56 x6y91 INMUX plane 10,9
00  // 57 x6y91 INMUX plane 12,11
00  // 58 x6y92 INMUX plane 2,1
00  // 59 x6y92 INMUX plane 4,3
00  // 60 x6y92 INMUX plane 6,5
00  // 61 x6y92 INMUX plane 8,7
00  // 62 x6y92 INMUX plane 10,9
00  // 63 x6y92 INMUX plane 12,11
00  // 64 x6y92 SB_BIG plane 1
00  // 65 x6y92 SB_BIG plane 1
00  // 66 x6y92 SB_DRIVE plane 2,1
00  // 67 x6y92 SB_BIG plane 2
00  // 68 x6y92 SB_BIG plane 2
00  // 69 x6y92 SB_BIG plane 3
00  // 70 x6y92 SB_BIG plane 3
00  // 71 x6y92 SB_DRIVE plane 4,3
00  // 72 x6y92 SB_BIG plane 4
00  // 73 x6y92 SB_BIG plane 4
00  // 74 x6y92 SB_BIG plane 5
00  // 75 x6y92 SB_BIG plane 5
00  // 76 x6y92 SB_DRIVE plane 6,5
00  // 77 x6y92 SB_BIG plane 6
00  // 78 x6y92 SB_BIG plane 6
00  // 79 x6y92 SB_BIG plane 7
00  // 80 x6y92 SB_BIG plane 7
00  // 81 x6y92 SB_DRIVE plane 8,7
00  // 82 x6y92 SB_BIG plane 8
00  // 83 x6y92 SB_BIG plane 8
00  // 84 x6y92 SB_BIG plane 9
00  // 85 x6y92 SB_BIG plane 9
04  // 86 x6y92 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x13y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7DEF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
2E // y_sel: 91
AA // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7DF7
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x13y91 CPE[0]
00  //  1 x13y91 CPE[1]
00  //  2 x13y91 CPE[2]
00  //  3 x13y91 CPE[3]
00  //  4 x13y91 CPE[4]
00  //  5 x13y91 CPE[5]
00  //  6 x13y91 CPE[6]
00  //  7 x13y91 CPE[7]
00  //  8 x13y91 CPE[8]
00  //  9 x13y91 CPE[9]
00  // 10 x13y92 CPE[0]
00  // 11 x13y92 CPE[1]
00  // 12 x13y92 CPE[2]
00  // 13 x13y92 CPE[3]
00  // 14 x13y92 CPE[4]
00  // 15 x13y92 CPE[5]
00  // 16 x13y92 CPE[6]
00  // 17 x13y92 CPE[7]
00  // 18 x13y92 CPE[8]
00  // 19 x13y92 CPE[9]
00  // 20 x14y91 CPE[0]
00  // 21 x14y91 CPE[1]
00  // 22 x14y91 CPE[2]
00  // 23 x14y91 CPE[3]
00  // 24 x14y91 CPE[4]
00  // 25 x14y91 CPE[5]
00  // 26 x14y91 CPE[6]
00  // 27 x14y91 CPE[7]
00  // 28 x14y91 CPE[8]
00  // 29 x14y91 CPE[9]
00  // 30 x14y92 CPE[0]
00  // 31 x14y92 CPE[1]
00  // 32 x14y92 CPE[2]
00  // 33 x14y92 CPE[3]
00  // 34 x14y92 CPE[4]
00  // 35 x14y92 CPE[5]
00  // 36 x14y92 CPE[6]
00  // 37 x14y92 CPE[7]
00  // 38 x14y92 CPE[8]
00  // 39 x14y92 CPE[9]
00  // 40 x13y91 INMUX plane 2,1
00  // 41 x13y91 INMUX plane 4,3
00  // 42 x13y91 INMUX plane 6,5
00  // 43 x13y91 INMUX plane 8,7
00  // 44 x13y91 INMUX plane 10,9
00  // 45 x13y91 INMUX plane 12,11
00  // 46 x13y92 INMUX plane 2,1
00  // 47 x13y92 INMUX plane 4,3
00  // 48 x13y92 INMUX plane 6,5
00  // 49 x13y92 INMUX plane 8,7
00  // 50 x13y92 INMUX plane 10,9
00  // 51 x13y92 INMUX plane 12,11
00  // 52 x14y91 INMUX plane 2,1
00  // 53 x14y91 INMUX plane 4,3
00  // 54 x14y91 INMUX plane 6,5
00  // 55 x14y91 INMUX plane 8,7
00  // 56 x14y91 INMUX plane 10,9
00  // 57 x14y91 INMUX plane 12,11
00  // 58 x14y92 INMUX plane 2,1
00  // 59 x14y92 INMUX plane 4,3
00  // 60 x14y92 INMUX plane 6,5
00  // 61 x14y92 INMUX plane 8,7
00  // 62 x14y92 INMUX plane 10,9
00  // 63 x14y92 INMUX plane 12,11
00  // 64 x14y92 SB_BIG plane 1
00  // 65 x14y92 SB_BIG plane 1
00  // 66 x14y92 SB_DRIVE plane 2,1
00  // 67 x14y92 SB_BIG plane 2
00  // 68 x14y92 SB_BIG plane 2
00  // 69 x14y92 SB_BIG plane 3
00  // 70 x14y92 SB_BIG plane 3
00  // 71 x14y92 SB_DRIVE plane 4,3
00  // 72 x14y92 SB_BIG plane 4
00  // 73 x14y92 SB_BIG plane 4
00  // 74 x14y92 SB_BIG plane 5
00  // 75 x14y92 SB_BIG plane 5
00  // 76 x14y92 SB_DRIVE plane 6,5
00  // 77 x14y92 SB_BIG plane 6
00  // 78 x14y92 SB_BIG plane 6
00  // 79 x14y92 SB_BIG plane 7
00  // 80 x14y92 SB_BIG plane 7
00  // 81 x14y92 SB_DRIVE plane 8,7
00  // 82 x14y92 SB_BIG plane 8
00  // 83 x14y92 SB_BIG plane 8
29  // 84 x14y92 SB_BIG plane 9
00  // 85 x14y92 SB_BIG plane 9
01  // 86 x14y92 SB_DRIVE plane 10,9
1A // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x15y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E54     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
2E // y_sel: 91
62 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E5C
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x15y91 CPE[0]
00  //  1 x15y91 CPE[1]
00  //  2 x15y91 CPE[2]
00  //  3 x15y91 CPE[3]
00  //  4 x15y91 CPE[4]
00  //  5 x15y91 CPE[5]
00  //  6 x15y91 CPE[6]
00  //  7 x15y91 CPE[7]
00  //  8 x15y91 CPE[8]
00  //  9 x15y91 CPE[9]
00  // 10 x15y92 CPE[0]
00  // 11 x15y92 CPE[1]
00  // 12 x15y92 CPE[2]
00  // 13 x15y92 CPE[3]
00  // 14 x15y92 CPE[4]
00  // 15 x15y92 CPE[5]
00  // 16 x15y92 CPE[6]
00  // 17 x15y92 CPE[7]
00  // 18 x15y92 CPE[8]
00  // 19 x15y92 CPE[9]
00  // 20 x16y91 CPE[0]
00  // 21 x16y91 CPE[1]
00  // 22 x16y91 CPE[2]
00  // 23 x16y91 CPE[3]
00  // 24 x16y91 CPE[4]
00  // 25 x16y91 CPE[5]
00  // 26 x16y91 CPE[6]
00  // 27 x16y91 CPE[7]
00  // 28 x16y91 CPE[8]
00  // 29 x16y91 CPE[9]
00  // 30 x16y92 CPE[0]
00  // 31 x16y92 CPE[1]
00  // 32 x16y92 CPE[2]
00  // 33 x16y92 CPE[3]
00  // 34 x16y92 CPE[4]
00  // 35 x16y92 CPE[5]
00  // 36 x16y92 CPE[6]
00  // 37 x16y92 CPE[7]
00  // 38 x16y92 CPE[8]
00  // 39 x16y92 CPE[9]
00  // 40 x15y91 INMUX plane 2,1
00  // 41 x15y91 INMUX plane 4,3
00  // 42 x15y91 INMUX plane 6,5
00  // 43 x15y91 INMUX plane 8,7
00  // 44 x15y91 INMUX plane 10,9
00  // 45 x15y91 INMUX plane 12,11
00  // 46 x15y92 INMUX plane 2,1
00  // 47 x15y92 INMUX plane 4,3
00  // 48 x15y92 INMUX plane 6,5
00  // 49 x15y92 INMUX plane 8,7
01  // 50 x15y92 INMUX plane 10,9
00  // 51 x15y92 INMUX plane 12,11
00  // 52 x16y91 INMUX plane 2,1
00  // 53 x16y91 INMUX plane 4,3
00  // 54 x16y91 INMUX plane 6,5
00  // 55 x16y91 INMUX plane 8,7
00  // 56 x16y91 INMUX plane 10,9
00  // 57 x16y91 INMUX plane 12,11
00  // 58 x16y92 INMUX plane 2,1
00  // 59 x16y92 INMUX plane 4,3
00  // 60 x16y92 INMUX plane 6,5
00  // 61 x16y92 INMUX plane 8,7
01  // 62 x16y92 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x19y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7EA1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2E // y_sel: 91
D2 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7EA9
63 // Length: 99
00 // -- CRC low byte
69 // -- CRC high byte
00  //  0 x19y91 CPE[0]
00  //  1 x19y91 CPE[1]
00  //  2 x19y91 CPE[2]
00  //  3 x19y91 CPE[3]
00  //  4 x19y91 CPE[4]
00  //  5 x19y91 CPE[5]
00  //  6 x19y91 CPE[6]
00  //  7 x19y91 CPE[7]
00  //  8 x19y91 CPE[8]
00  //  9 x19y91 CPE[9]
00  // 10 x19y92 CPE[0]
00  // 11 x19y92 CPE[1]
00  // 12 x19y92 CPE[2]
00  // 13 x19y92 CPE[3]
00  // 14 x19y92 CPE[4]
00  // 15 x19y92 CPE[5]
00  // 16 x19y92 CPE[6]
00  // 17 x19y92 CPE[7]
00  // 18 x19y92 CPE[8]
00  // 19 x19y92 CPE[9]
00  // 20 x20y91 CPE[0]
00  // 21 x20y91 CPE[1]
00  // 22 x20y91 CPE[2]
00  // 23 x20y91 CPE[3]
00  // 24 x20y91 CPE[4]
00  // 25 x20y91 CPE[5]
00  // 26 x20y91 CPE[6]
00  // 27 x20y91 CPE[7]
00  // 28 x20y91 CPE[8]
00  // 29 x20y91 CPE[9]
00  // 30 x20y92 CPE[0]
00  // 31 x20y92 CPE[1]
00  // 32 x20y92 CPE[2]
00  // 33 x20y92 CPE[3]
00  // 34 x20y92 CPE[4]
00  // 35 x20y92 CPE[5]
00  // 36 x20y92 CPE[6]
00  // 37 x20y92 CPE[7]
00  // 38 x20y92 CPE[8]
00  // 39 x20y92 CPE[9]
00  // 40 x19y91 INMUX plane 2,1
00  // 41 x19y91 INMUX plane 4,3
00  // 42 x19y91 INMUX plane 6,5
00  // 43 x19y91 INMUX plane 8,7
00  // 44 x19y91 INMUX plane 10,9
00  // 45 x19y91 INMUX plane 12,11
00  // 46 x19y92 INMUX plane 2,1
00  // 47 x19y92 INMUX plane 4,3
00  // 48 x19y92 INMUX plane 6,5
00  // 49 x19y92 INMUX plane 8,7
00  // 50 x19y92 INMUX plane 10,9
00  // 51 x19y92 INMUX plane 12,11
00  // 52 x20y91 INMUX plane 2,1
00  // 53 x20y91 INMUX plane 4,3
00  // 54 x20y91 INMUX plane 6,5
00  // 55 x20y91 INMUX plane 8,7
00  // 56 x20y91 INMUX plane 10,9
00  // 57 x20y91 INMUX plane 12,11
00  // 58 x20y92 INMUX plane 2,1
00  // 59 x20y92 INMUX plane 4,3
00  // 60 x20y92 INMUX plane 6,5
00  // 61 x20y92 INMUX plane 8,7
00  // 62 x20y92 INMUX plane 10,9
00  // 63 x20y92 INMUX plane 12,11
00  // 64 x19y91 SB_BIG plane 1
00  // 65 x19y91 SB_BIG plane 1
00  // 66 x19y91 SB_DRIVE plane 2,1
00  // 67 x19y91 SB_BIG plane 2
00  // 68 x19y91 SB_BIG plane 2
00  // 69 x19y91 SB_BIG plane 3
00  // 70 x19y91 SB_BIG plane 3
00  // 71 x19y91 SB_DRIVE plane 4,3
00  // 72 x19y91 SB_BIG plane 4
00  // 73 x19y91 SB_BIG plane 4
00  // 74 x19y91 SB_BIG plane 5
00  // 75 x19y91 SB_BIG plane 5
00  // 76 x19y91 SB_DRIVE plane 6,5
00  // 77 x19y91 SB_BIG plane 6
00  // 78 x19y91 SB_BIG plane 6
00  // 79 x19y91 SB_BIG plane 7
40  // 80 x19y91 SB_BIG plane 7
00  // 81 x19y91 SB_DRIVE plane 8,7
00  // 82 x19y91 SB_BIG plane 8
00  // 83 x19y91 SB_BIG plane 8
00  // 84 x19y91 SB_BIG plane 9
00  // 85 x19y91 SB_BIG plane 9
00  // 86 x19y91 SB_DRIVE plane 10,9
00  // 87 x19y91 SB_BIG plane 10
00  // 88 x19y91 SB_BIG plane 10
00  // 89 x19y91 SB_BIG plane 11
00  // 90 x19y91 SB_BIG plane 11
00  // 91 x19y91 SB_DRIVE plane 12,11
00  // 92 x19y91 SB_BIG plane 12
00  // 93 x19y91 SB_BIG plane 12
00  // 94 x20y92 SB_SML plane 1
00  // 95 x20y92 SB_SML plane 2,1
00  // 96 x20y92 SB_SML plane 2
02  // 97 x20y92 SB_SML plane 3
03  // 98 x20y92 SB_SML plane 4,3
D9 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x21y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F12     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2E // y_sel: 91
0A // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F1A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x21y91 CPE[0]  _a1356  C_MX2b////    
00  //  1 x21y91 CPE[1]
00  //  2 x21y91 CPE[2]
00  //  3 x21y91 CPE[3]
00  //  4 x21y91 CPE[4]
00  //  5 x21y91 CPE[5]
00  //  6 x21y91 CPE[6]
00  //  7 x21y91 CPE[7]
00  //  8 x21y91 CPE[8]
00  //  9 x21y91 CPE[9]
00  // 10 x21y92 CPE[0]
00  // 11 x21y92 CPE[1]
00  // 12 x21y92 CPE[2]
00  // 13 x21y92 CPE[3]
00  // 14 x21y92 CPE[4]
00  // 15 x21y92 CPE[5]
00  // 16 x21y92 CPE[6]
00  // 17 x21y92 CPE[7]
00  // 18 x21y92 CPE[8]
00  // 19 x21y92 CPE[9]
00  // 20 x22y91 CPE[0]  net1 = net2: _a764  C_ADDF2///ADDF2/
00  // 21 x22y91 CPE[1]
00  // 22 x22y91 CPE[2]
00  // 23 x22y91 CPE[3]
00  // 24 x22y91 CPE[4]
00  // 25 x22y91 CPE[5]
00  // 26 x22y91 CPE[6]
00  // 27 x22y91 CPE[7]
00  // 28 x22y91 CPE[8]
00  // 29 x22y91 CPE[9]
00  // 30 x22y92 CPE[0]  net1 = net2: _a766  C_ADDF2///ADDF2/
00  // 31 x22y92 CPE[1]
00  // 32 x22y92 CPE[2]
00  // 33 x22y92 CPE[3]
00  // 34 x22y92 CPE[4]
00  // 35 x22y92 CPE[5]
00  // 36 x22y92 CPE[6]
00  // 37 x22y92 CPE[7]
00  // 38 x22y92 CPE[8]
00  // 39 x22y92 CPE[9]
28  // 40 x21y91 INMUX plane 2,1
04  // 41 x21y91 INMUX plane 4,3
00  // 42 x21y91 INMUX plane 6,5
2E  // 43 x21y91 INMUX plane 8,7
00  // 44 x21y91 INMUX plane 10,9
00  // 45 x21y91 INMUX plane 12,11
00  // 46 x21y92 INMUX plane 2,1
00  // 47 x21y92 INMUX plane 4,3
02  // 48 x21y92 INMUX plane 6,5
00  // 49 x21y92 INMUX plane 8,7
00  // 50 x21y92 INMUX plane 10,9
00  // 51 x21y92 INMUX plane 12,11
02  // 52 x22y91 INMUX plane 2,1
38  // 53 x22y91 INMUX plane 4,3
06  // 54 x22y91 INMUX plane 6,5
6A  // 55 x22y91 INMUX plane 8,7
00  // 56 x22y91 INMUX plane 10,9
68  // 57 x22y91 INMUX plane 12,11
10  // 58 x22y92 INMUX plane 2,1
10  // 59 x22y92 INMUX plane 4,3
10  // 60 x22y92 INMUX plane 6,5
6B  // 61 x22y92 INMUX plane 8,7
00  // 62 x22y92 INMUX plane 10,9
40  // 63 x22y92 INMUX plane 12,11
08  // 64 x22y92 SB_BIG plane 1
12  // 65 x22y92 SB_BIG plane 1
02  // 66 x22y92 SB_DRIVE plane 2,1
00  // 67 x22y92 SB_BIG plane 2
00  // 68 x22y92 SB_BIG plane 2
48  // 69 x22y92 SB_BIG plane 3
10  // 70 x22y92 SB_BIG plane 3
10  // 71 x22y92 SB_DRIVE plane 4,3
41  // 72 x22y92 SB_BIG plane 4
12  // 73 x22y92 SB_BIG plane 4
48  // 74 x22y92 SB_BIG plane 5
16  // 75 x22y92 SB_BIG plane 5
00  // 76 x22y92 SB_DRIVE plane 6,5
00  // 77 x22y92 SB_BIG plane 6
00  // 78 x22y92 SB_BIG plane 6
08  // 79 x22y92 SB_BIG plane 7
12  // 80 x22y92 SB_BIG plane 7
00  // 81 x22y92 SB_DRIVE plane 8,7
08  // 82 x22y92 SB_BIG plane 8
22  // 83 x22y92 SB_BIG plane 8
39  // 84 x22y92 SB_BIG plane 9
00  // 85 x22y92 SB_BIG plane 9
01  // 86 x22y92 SB_DRIVE plane 10,9
00  // 87 x22y92 SB_BIG plane 10
00  // 88 x22y92 SB_BIG plane 10
00  // 89 x22y92 SB_BIG plane 11
00  // 90 x22y92 SB_BIG plane 11
00  // 91 x22y92 SB_DRIVE plane 12,11
00  // 92 x22y92 SB_BIG plane 12
00  // 93 x22y92 SB_BIG plane 12
A8  // 94 x21y91 SB_SML plane 1
02  // 95 x21y91 SB_SML plane 2,1
00  // 96 x21y91 SB_SML plane 2
A8  // 97 x21y91 SB_SML plane 3
82  // 98 x21y91 SB_SML plane 4,3
2A  // 99 x21y91 SB_SML plane 4
A8  // 100 x21y91 SB_SML plane 5
02  // 101 x21y91 SB_SML plane 6,5
00  // 102 x21y91 SB_SML plane 6
A8  // 103 x21y91 SB_SML plane 7
82  // 104 x21y91 SB_SML plane 8,7
4A  // 105 x21y91 SB_SML plane 8
6D // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x23y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2E // y_sel: 91
02 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F92
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x23y91 CPE[0]  _a378  C_MX2b////    
00  //  1 x23y91 CPE[1]
00  //  2 x23y91 CPE[2]
00  //  3 x23y91 CPE[3]
00  //  4 x23y91 CPE[4]
00  //  5 x23y91 CPE[5]
00  //  6 x23y91 CPE[6]
00  //  7 x23y91 CPE[7]
00  //  8 x23y91 CPE[8]
00  //  9 x23y91 CPE[9]
00  // 10 x23y92 CPE[0]  net1 = net2: _a377  C_AND////D
00  // 11 x23y92 CPE[1]
00  // 12 x23y92 CPE[2]
00  // 13 x23y92 CPE[3]
00  // 14 x23y92 CPE[4]
00  // 15 x23y92 CPE[5]
00  // 16 x23y92 CPE[6]
00  // 17 x23y92 CPE[7]
00  // 18 x23y92 CPE[8]
00  // 19 x23y92 CPE[9]
00  // 20 x24y91 CPE[0]  net1 = net2: _a375  C_AND////D
00  // 21 x24y91 CPE[1]
00  // 22 x24y91 CPE[2]
00  // 23 x24y91 CPE[3]
00  // 24 x24y91 CPE[4]
00  // 25 x24y91 CPE[5]
00  // 26 x24y91 CPE[6]
00  // 27 x24y91 CPE[7]
00  // 28 x24y91 CPE[8]
00  // 29 x24y91 CPE[9]
00  // 30 x24y92 CPE[0]
00  // 31 x24y92 CPE[1]
00  // 32 x24y92 CPE[2]
00  // 33 x24y92 CPE[3]
00  // 34 x24y92 CPE[4]
00  // 35 x24y92 CPE[5]
00  // 36 x24y92 CPE[6]
00  // 37 x24y92 CPE[7]
00  // 38 x24y92 CPE[8]
00  // 39 x24y92 CPE[9]
00  // 40 x23y91 INMUX plane 2,1
20  // 41 x23y91 INMUX plane 4,3
38  // 42 x23y91 INMUX plane 6,5
20  // 43 x23y91 INMUX plane 8,7
28  // 44 x23y91 INMUX plane 10,9
02  // 45 x23y91 INMUX plane 12,11
0A  // 46 x23y92 INMUX plane 2,1
08  // 47 x23y92 INMUX plane 4,3
01  // 48 x23y92 INMUX plane 6,5
1C  // 49 x23y92 INMUX plane 8,7
00  // 50 x23y92 INMUX plane 10,9
28  // 51 x23y92 INMUX plane 12,11
24  // 52 x24y91 INMUX plane 2,1
0B  // 53 x24y91 INMUX plane 4,3
00  // 54 x24y91 INMUX plane 6,5
62  // 55 x24y91 INMUX plane 8,7
83  // 56 x24y91 INMUX plane 10,9
C4  // 57 x24y91 INMUX plane 12,11
00  // 58 x24y92 INMUX plane 2,1
10  // 59 x24y92 INMUX plane 4,3
00  // 60 x24y92 INMUX plane 6,5
40  // 61 x24y92 INMUX plane 8,7
A9  // 62 x24y92 INMUX plane 10,9
C0  // 63 x24y92 INMUX plane 12,11
93  // 64 x23y91 SB_BIG plane 1
32  // 65 x23y91 SB_BIG plane 1
12  // 66 x23y91 SB_DRIVE plane 2,1
02  // 67 x23y91 SB_BIG plane 2
02  // 68 x23y91 SB_BIG plane 2
41  // 69 x23y91 SB_BIG plane 3
12  // 70 x23y91 SB_BIG plane 3
00  // 71 x23y91 SB_DRIVE plane 4,3
00  // 72 x23y91 SB_BIG plane 4
00  // 73 x23y91 SB_BIG plane 4
56  // 74 x23y91 SB_BIG plane 5
34  // 75 x23y91 SB_BIG plane 5
00  // 76 x23y91 SB_DRIVE plane 6,5
08  // 77 x23y91 SB_BIG plane 6
12  // 78 x23y91 SB_BIG plane 6
48  // 79 x23y91 SB_BIG plane 7
48  // 80 x23y91 SB_BIG plane 7
00  // 81 x23y91 SB_DRIVE plane 8,7
00  // 82 x23y91 SB_BIG plane 8
00  // 83 x23y91 SB_BIG plane 8
00  // 84 x23y91 SB_BIG plane 9
00  // 85 x23y91 SB_BIG plane 9
00  // 86 x23y91 SB_DRIVE plane 10,9
00  // 87 x23y91 SB_BIG plane 10
00  // 88 x23y91 SB_BIG plane 10
01  // 89 x23y91 SB_BIG plane 11
00  // 90 x23y91 SB_BIG plane 11
01  // 91 x23y91 SB_DRIVE plane 12,11
80  // 92 x23y91 SB_BIG plane 12
00  // 93 x23y91 SB_BIG plane 12
28  // 94 x24y92 SB_SML plane 1
12  // 95 x24y92 SB_SML plane 2,1
4F  // 96 x24y92 SB_SML plane 2
82  // 97 x24y92 SB_SML plane 3
10  // 98 x24y92 SB_SML plane 4,3
0E  // 99 x24y92 SB_SML plane 4
A8  // 100 x24y92 SB_SML plane 5
82  // 101 x24y92 SB_SML plane 6,5
3A  // 102 x24y92 SB_SML plane 6
A8  // 103 x24y92 SB_SML plane 7
02  // 104 x24y92 SB_SML plane 8,7
00  // 105 x24y92 SB_SML plane 8
10  // 106 x24y92 SB_SML plane 9
12  // 107 x24y92 SB_SML plane 10,9
00  // 108 x24y92 SB_SML plane 10
02  // 109 x24y92 SB_SML plane 11
3C // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x25y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8006     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2E // y_sel: 91
DA // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 800E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x25y91 CPE[0]  _a1128  C_MX4b////    
00  //  1 x25y91 CPE[1]
00  //  2 x25y91 CPE[2]
00  //  3 x25y91 CPE[3]
00  //  4 x25y91 CPE[4]
00  //  5 x25y91 CPE[5]
00  //  6 x25y91 CPE[6]
00  //  7 x25y91 CPE[7]
00  //  8 x25y91 CPE[8]
00  //  9 x25y91 CPE[9]
00  // 10 x25y92 CPE[0]  _a1130  C_MX4b////    
00  // 11 x25y92 CPE[1]
00  // 12 x25y92 CPE[2]
00  // 13 x25y92 CPE[3]
00  // 14 x25y92 CPE[4]
00  // 15 x25y92 CPE[5]
00  // 16 x25y92 CPE[6]
00  // 17 x25y92 CPE[7]
00  // 18 x25y92 CPE[8]
00  // 19 x25y92 CPE[9]
00  // 20 x26y91 CPE[0]
00  // 21 x26y91 CPE[1]
00  // 22 x26y91 CPE[2]
00  // 23 x26y91 CPE[3]
00  // 24 x26y91 CPE[4]
00  // 25 x26y91 CPE[5]
00  // 26 x26y91 CPE[6]
00  // 27 x26y91 CPE[7]
00  // 28 x26y91 CPE[8]
00  // 29 x26y91 CPE[9]
00  // 30 x26y92 CPE[0]
00  // 31 x26y92 CPE[1]
00  // 32 x26y92 CPE[2]
00  // 33 x26y92 CPE[3]
00  // 34 x26y92 CPE[4]
00  // 35 x26y92 CPE[5]
00  // 36 x26y92 CPE[6]
00  // 37 x26y92 CPE[7]
00  // 38 x26y92 CPE[8]
00  // 39 x26y92 CPE[9]
00  // 40 x25y91 INMUX plane 2,1
1C  // 41 x25y91 INMUX plane 4,3
22  // 42 x25y91 INMUX plane 6,5
3D  // 43 x25y91 INMUX plane 8,7
00  // 44 x25y91 INMUX plane 10,9
09  // 45 x25y91 INMUX plane 12,11
20  // 46 x25y92 INMUX plane 2,1
20  // 47 x25y92 INMUX plane 4,3
3F  // 48 x25y92 INMUX plane 6,5
27  // 49 x25y92 INMUX plane 8,7
15  // 50 x25y92 INMUX plane 10,9
1C  // 51 x25y92 INMUX plane 12,11
05  // 52 x26y91 INMUX plane 2,1
21  // 53 x26y91 INMUX plane 4,3
20  // 54 x26y91 INMUX plane 6,5
A0  // 55 x26y91 INMUX plane 8,7
00  // 56 x26y91 INMUX plane 10,9
85  // 57 x26y91 INMUX plane 12,11
00  // 58 x26y92 INMUX plane 2,1
21  // 59 x26y92 INMUX plane 4,3
00  // 60 x26y92 INMUX plane 6,5
85  // 61 x26y92 INMUX plane 8,7
09  // 62 x26y92 INMUX plane 10,9
81  // 63 x26y92 INMUX plane 12,11
48  // 64 x26y92 SB_BIG plane 1
12  // 65 x26y92 SB_BIG plane 1
00  // 66 x26y92 SB_DRIVE plane 2,1
C8  // 67 x26y92 SB_BIG plane 2
12  // 68 x26y92 SB_BIG plane 2
56  // 69 x26y92 SB_BIG plane 3
00  // 70 x26y92 SB_BIG plane 3
00  // 71 x26y92 SB_DRIVE plane 4,3
00  // 72 x26y92 SB_BIG plane 4
08  // 73 x26y92 SB_BIG plane 4
D1  // 74 x26y92 SB_BIG plane 5
22  // 75 x26y92 SB_BIG plane 5
20  // 76 x26y92 SB_DRIVE plane 6,5
48  // 77 x26y92 SB_BIG plane 6
12  // 78 x26y92 SB_BIG plane 6
00  // 79 x26y92 SB_BIG plane 7
00  // 80 x26y92 SB_BIG plane 7
00  // 81 x26y92 SB_DRIVE plane 8,7
00  // 82 x26y92 SB_BIG plane 8
00  // 83 x26y92 SB_BIG plane 8
29  // 84 x26y92 SB_BIG plane 9
00  // 85 x26y92 SB_BIG plane 9
00  // 86 x26y92 SB_DRIVE plane 10,9
50  // 87 x26y92 SB_BIG plane 10
04  // 88 x26y92 SB_BIG plane 10
50  // 89 x26y92 SB_BIG plane 11
00  // 90 x26y92 SB_BIG plane 11
00  // 91 x26y92 SB_DRIVE plane 12,11
00  // 92 x26y92 SB_BIG plane 12
00  // 93 x26y92 SB_BIG plane 12
A8  // 94 x25y91 SB_SML plane 1
82  // 95 x25y91 SB_SML plane 2,1
28  // 96 x25y91 SB_SML plane 2
70  // 97 x25y91 SB_SML plane 3
00  // 98 x25y91 SB_SML plane 4,3
60  // 99 x25y91 SB_SML plane 4
88  // 100 x25y91 SB_SML plane 5
82  // 101 x25y91 SB_SML plane 6,5
2A  // 102 x25y91 SB_SML plane 6
80  // 103 x25y91 SB_SML plane 7
01  // 104 x25y91 SB_SML plane 8,7
00  // 105 x25y91 SB_SML plane 8
00  // 106 x25y91 SB_SML plane 9
00  // 107 x25y91 SB_SML plane 10,9
00  // 108 x25y91 SB_SML plane 10
84  // 109 x25y91 SB_SML plane 11
A7 // -- CRC low byte
39 // -- CRC high byte


// Config Latches on x27y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8082     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2E // y_sel: 91
B2 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 808A
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x27y91 CPE[0]  _a169  C_MX4a////    
00  //  1 x27y91 CPE[1]
00  //  2 x27y91 CPE[2]
00  //  3 x27y91 CPE[3]
00  //  4 x27y91 CPE[4]
00  //  5 x27y91 CPE[5]
00  //  6 x27y91 CPE[6]
00  //  7 x27y91 CPE[7]
00  //  8 x27y91 CPE[8]
00  //  9 x27y91 CPE[9]
00  // 10 x27y92 CPE[0]  _a160  C_MX2b/D///    _a1575  C_////Bridge
00  // 11 x27y92 CPE[1]
00  // 12 x27y92 CPE[2]
00  // 13 x27y92 CPE[3]
00  // 14 x27y92 CPE[4]
00  // 15 x27y92 CPE[5]
00  // 16 x27y92 CPE[6]
00  // 17 x27y92 CPE[7]
00  // 18 x27y92 CPE[8]
00  // 19 x27y92 CPE[9]
00  // 20 x28y91 CPE[0]
00  // 21 x28y91 CPE[1]
00  // 22 x28y91 CPE[2]
00  // 23 x28y91 CPE[3]
00  // 24 x28y91 CPE[4]
00  // 25 x28y91 CPE[5]
00  // 26 x28y91 CPE[6]
00  // 27 x28y91 CPE[7]
00  // 28 x28y91 CPE[8]
00  // 29 x28y91 CPE[9]
00  // 30 x28y92 CPE[0]  _a85  C_MX4b////    
00  // 31 x28y92 CPE[1]
00  // 32 x28y92 CPE[2]
00  // 33 x28y92 CPE[3]
00  // 34 x28y92 CPE[4]
00  // 35 x28y92 CPE[5]
00  // 36 x28y92 CPE[6]
00  // 37 x28y92 CPE[7]
00  // 38 x28y92 CPE[8]
00  // 39 x28y92 CPE[9]
01  // 40 x27y91 INMUX plane 2,1
29  // 41 x27y91 INMUX plane 4,3
13  // 42 x27y91 INMUX plane 6,5
02  // 43 x27y91 INMUX plane 8,7
00  // 44 x27y91 INMUX plane 10,9
00  // 45 x27y91 INMUX plane 12,11
03  // 46 x27y92 INMUX plane 2,1
25  // 47 x27y92 INMUX plane 4,3
20  // 48 x27y92 INMUX plane 6,5
20  // 49 x27y92 INMUX plane 8,7
18  // 50 x27y92 INMUX plane 10,9
02  // 51 x27y92 INMUX plane 12,11
08  // 52 x28y91 INMUX plane 2,1
01  // 53 x28y91 INMUX plane 4,3
24  // 54 x28y91 INMUX plane 6,5
40  // 55 x28y91 INMUX plane 8,7
10  // 56 x28y91 INMUX plane 10,9
88  // 57 x28y91 INMUX plane 12,11
28  // 58 x28y92 INMUX plane 2,1
2D  // 59 x28y92 INMUX plane 4,3
28  // 60 x28y92 INMUX plane 6,5
70  // 61 x28y92 INMUX plane 8,7
12  // 62 x28y92 INMUX plane 10,9
C3  // 63 x28y92 INMUX plane 12,11
48  // 64 x27y91 SB_BIG plane 1
12  // 65 x27y91 SB_BIG plane 1
00  // 66 x27y91 SB_DRIVE plane 2,1
00  // 67 x27y91 SB_BIG plane 2
0E  // 68 x27y91 SB_BIG plane 2
0C  // 69 x27y91 SB_BIG plane 3
30  // 70 x27y91 SB_BIG plane 3
00  // 71 x27y91 SB_DRIVE plane 4,3
48  // 72 x27y91 SB_BIG plane 4
12  // 73 x27y91 SB_BIG plane 4
8B  // 74 x27y91 SB_BIG plane 5
20  // 75 x27y91 SB_BIG plane 5
00  // 76 x27y91 SB_DRIVE plane 6,5
48  // 77 x27y91 SB_BIG plane 6
12  // 78 x27y91 SB_BIG plane 6
C0  // 79 x27y91 SB_BIG plane 7
00  // 80 x27y91 SB_BIG plane 7
01  // 81 x27y91 SB_DRIVE plane 8,7
48  // 82 x27y91 SB_BIG plane 8
12  // 83 x27y91 SB_BIG plane 8
00  // 84 x27y91 SB_BIG plane 9
00  // 85 x27y91 SB_BIG plane 9
00  // 86 x27y91 SB_DRIVE plane 10,9
C1  // 87 x27y91 SB_BIG plane 10
00  // 88 x27y91 SB_BIG plane 10
00  // 89 x27y91 SB_BIG plane 11
00  // 90 x27y91 SB_BIG plane 11
00  // 91 x27y91 SB_DRIVE plane 12,11
C9  // 92 x27y91 SB_BIG plane 12
00  // 93 x27y91 SB_BIG plane 12
A8  // 94 x28y92 SB_SML plane 1
E2  // 95 x28y92 SB_SML plane 2,1
42  // 96 x28y92 SB_SML plane 2
63  // 97 x28y92 SB_SML plane 3
86  // 98 x28y92 SB_SML plane 4,3
2A  // 99 x28y92 SB_SML plane 4
A8  // 100 x28y92 SB_SML plane 5
82  // 101 x28y92 SB_SML plane 6,5
22  // 102 x28y92 SB_SML plane 6
0B  // 103 x28y92 SB_SML plane 7
86  // 104 x28y92 SB_SML plane 8,7
2A  // 105 x28y92 SB_SML plane 8
00  // 106 x28y92 SB_SML plane 9
E0  // 107 x28y92 SB_SML plane 10,9
04  // 108 x28y92 SB_SML plane 10
84  // 109 x28y92 SB_SML plane 11
06  // 110 x28y92 SB_SML plane 12,11
AA // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x29y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 80FF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2E // y_sel: 91
6A // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8107
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y91 CPE[0]  _a1351  C_AND////    
00  //  1 x29y91 CPE[1]
00  //  2 x29y91 CPE[2]
00  //  3 x29y91 CPE[3]
00  //  4 x29y91 CPE[4]
00  //  5 x29y91 CPE[5]
00  //  6 x29y91 CPE[6]
00  //  7 x29y91 CPE[7]
00  //  8 x29y91 CPE[8]
00  //  9 x29y91 CPE[9]
00  // 10 x29y92 CPE[0]  _a88  C_MX4a////    _a1703  C_////Bridge
00  // 11 x29y92 CPE[1]
00  // 12 x29y92 CPE[2]
00  // 13 x29y92 CPE[3]
00  // 14 x29y92 CPE[4]
00  // 15 x29y92 CPE[5]
00  // 16 x29y92 CPE[6]
00  // 17 x29y92 CPE[7]
00  // 18 x29y92 CPE[8]
00  // 19 x29y92 CPE[9]
00  // 20 x30y91 CPE[0]  _a1583  C_////Bridge
00  // 21 x30y91 CPE[1]
00  // 22 x30y91 CPE[2]
00  // 23 x30y91 CPE[3]
00  // 24 x30y91 CPE[4]
00  // 25 x30y91 CPE[5]
00  // 26 x30y91 CPE[6]
00  // 27 x30y91 CPE[7]
00  // 28 x30y91 CPE[8]
00  // 29 x30y91 CPE[9]
00  // 30 x30y92 CPE[0]  _a62  C_MX4b////    
00  // 31 x30y92 CPE[1]
00  // 32 x30y92 CPE[2]
00  // 33 x30y92 CPE[3]
00  // 34 x30y92 CPE[4]
00  // 35 x30y92 CPE[5]
00  // 36 x30y92 CPE[6]
00  // 37 x30y92 CPE[7]
00  // 38 x30y92 CPE[8]
00  // 39 x30y92 CPE[9]
00  // 40 x29y91 INMUX plane 2,1
1C  // 41 x29y91 INMUX plane 4,3
04  // 42 x29y91 INMUX plane 6,5
07  // 43 x29y91 INMUX plane 8,7
08  // 44 x29y91 INMUX plane 10,9
0C  // 45 x29y91 INMUX plane 12,11
31  // 46 x29y92 INMUX plane 2,1
2B  // 47 x29y92 INMUX plane 4,3
24  // 48 x29y92 INMUX plane 6,5
31  // 49 x29y92 INMUX plane 8,7
10  // 50 x29y92 INMUX plane 10,9
08  // 51 x29y92 INMUX plane 12,11
00  // 52 x30y91 INMUX plane 2,1
0A  // 53 x30y91 INMUX plane 4,3
00  // 54 x30y91 INMUX plane 6,5
4A  // 55 x30y91 INMUX plane 8,7
01  // 56 x30y91 INMUX plane 10,9
81  // 57 x30y91 INMUX plane 12,11
05  // 58 x30y92 INMUX plane 2,1
01  // 59 x30y92 INMUX plane 4,3
01  // 60 x30y92 INMUX plane 6,5
87  // 61 x30y92 INMUX plane 8,7
10  // 62 x30y92 INMUX plane 10,9
8C  // 63 x30y92 INMUX plane 12,11
48  // 64 x30y92 SB_BIG plane 1
12  // 65 x30y92 SB_BIG plane 1
00  // 66 x30y92 SB_DRIVE plane 2,1
5E  // 67 x30y92 SB_BIG plane 2
2A  // 68 x30y92 SB_BIG plane 2
59  // 69 x30y92 SB_BIG plane 3
12  // 70 x30y92 SB_BIG plane 3
00  // 71 x30y92 SB_DRIVE plane 4,3
E0  // 72 x30y92 SB_BIG plane 4
14  // 73 x30y92 SB_BIG plane 4
48  // 74 x30y92 SB_BIG plane 5
12  // 75 x30y92 SB_BIG plane 5
00  // 76 x30y92 SB_DRIVE plane 6,5
48  // 77 x30y92 SB_BIG plane 6
12  // 78 x30y92 SB_BIG plane 6
51  // 79 x30y92 SB_BIG plane 7
12  // 80 x30y92 SB_BIG plane 7
00  // 81 x30y92 SB_DRIVE plane 8,7
48  // 82 x30y92 SB_BIG plane 8
12  // 83 x30y92 SB_BIG plane 8
48  // 84 x30y92 SB_BIG plane 9
12  // 85 x30y92 SB_BIG plane 9
00  // 86 x30y92 SB_DRIVE plane 10,9
92  // 87 x30y92 SB_BIG plane 10
12  // 88 x30y92 SB_BIG plane 10
52  // 89 x30y92 SB_BIG plane 11
26  // 90 x30y92 SB_BIG plane 11
00  // 91 x30y92 SB_DRIVE plane 12,11
48  // 92 x30y92 SB_BIG plane 12
32  // 93 x30y92 SB_BIG plane 12
C8  // 94 x29y91 SB_SML plane 1
02  // 95 x29y91 SB_SML plane 2,1
03  // 96 x29y91 SB_SML plane 2
92  // 97 x29y91 SB_SML plane 3
12  // 98 x29y91 SB_SML plane 4,3
4A  // 99 x29y91 SB_SML plane 4
B1  // 100 x29y91 SB_SML plane 5
80  // 101 x29y91 SB_SML plane 6,5
30  // 102 x29y91 SB_SML plane 6
28  // 103 x29y91 SB_SML plane 7
83  // 104 x29y91 SB_SML plane 8,7
2A  // 105 x29y91 SB_SML plane 8
A8  // 106 x29y91 SB_SML plane 9
82  // 107 x29y91 SB_SML plane 10,9
28  // 108 x29y91 SB_SML plane 10
A8  // 109 x29y91 SB_SML plane 11
12  // 110 x29y91 SB_SML plane 12,11
2B  // 111 x29y91 SB_SML plane 12
86 // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x31y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 817D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2E // y_sel: 91
33 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8185
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y91 CPE[0]  _a1255  C_///AND/
00  //  1 x31y91 CPE[1]
00  //  2 x31y91 CPE[2]
00  //  3 x31y91 CPE[3]
00  //  4 x31y91 CPE[4]
00  //  5 x31y91 CPE[5]
00  //  6 x31y91 CPE[6]
00  //  7 x31y91 CPE[7]
00  //  8 x31y91 CPE[8]
00  //  9 x31y91 CPE[9]
00  // 10 x31y92 CPE[0]  _a226  C_MX4a////    
00  // 11 x31y92 CPE[1]
00  // 12 x31y92 CPE[2]
00  // 13 x31y92 CPE[3]
00  // 14 x31y92 CPE[4]
00  // 15 x31y92 CPE[5]
00  // 16 x31y92 CPE[6]
00  // 17 x31y92 CPE[7]
00  // 18 x31y92 CPE[8]
00  // 19 x31y92 CPE[9]
00  // 20 x32y91 CPE[0]  _a1224  C_AND////    _a1534  C_///AND/
00  // 21 x32y91 CPE[1]
00  // 22 x32y91 CPE[2]
00  // 23 x32y91 CPE[3]
00  // 24 x32y91 CPE[4]
00  // 25 x32y91 CPE[5]
00  // 26 x32y91 CPE[6]
00  // 27 x32y91 CPE[7]
00  // 28 x32y91 CPE[8]
00  // 29 x32y91 CPE[9]
00  // 30 x32y92 CPE[0]  _a1266  C_MX4a////    
00  // 31 x32y92 CPE[1]
00  // 32 x32y92 CPE[2]
00  // 33 x32y92 CPE[3]
00  // 34 x32y92 CPE[4]
00  // 35 x32y92 CPE[5]
00  // 36 x32y92 CPE[6]
00  // 37 x32y92 CPE[7]
00  // 38 x32y92 CPE[8]
00  // 39 x32y92 CPE[9]
00  // 40 x31y91 INMUX plane 2,1
38  // 41 x31y91 INMUX plane 4,3
01  // 42 x31y91 INMUX plane 6,5
00  // 43 x31y91 INMUX plane 8,7
00  // 44 x31y91 INMUX plane 10,9
20  // 45 x31y91 INMUX plane 12,11
20  // 46 x31y92 INMUX plane 2,1
20  // 47 x31y92 INMUX plane 4,3
04  // 48 x31y92 INMUX plane 6,5
00  // 49 x31y92 INMUX plane 8,7
04  // 50 x31y92 INMUX plane 10,9
24  // 51 x31y92 INMUX plane 12,11
20  // 52 x32y91 INMUX plane 2,1
20  // 53 x32y91 INMUX plane 4,3
60  // 54 x32y91 INMUX plane 6,5
7E  // 55 x32y91 INMUX plane 8,7
90  // 56 x32y91 INMUX plane 10,9
29  // 57 x32y91 INMUX plane 12,11
20  // 58 x32y92 INMUX plane 2,1
2D  // 59 x32y92 INMUX plane 4,3
70  // 60 x32y92 INMUX plane 6,5
06  // 61 x32y92 INMUX plane 8,7
48  // 62 x32y92 INMUX plane 10,9
00  // 63 x32y92 INMUX plane 12,11
48  // 64 x31y91 SB_BIG plane 1
12  // 65 x31y91 SB_BIG plane 1
40  // 66 x31y91 SB_DRIVE plane 2,1
20  // 67 x31y91 SB_BIG plane 2
2C  // 68 x31y91 SB_BIG plane 2
59  // 69 x31y91 SB_BIG plane 3
12  // 70 x31y91 SB_BIG plane 3
04  // 71 x31y91 SB_DRIVE plane 4,3
51  // 72 x31y91 SB_BIG plane 4
12  // 73 x31y91 SB_BIG plane 4
59  // 74 x31y91 SB_BIG plane 5
12  // 75 x31y91 SB_BIG plane 5
00  // 76 x31y91 SB_DRIVE plane 6,5
D1  // 77 x31y91 SB_BIG plane 6
22  // 78 x31y91 SB_BIG plane 6
8B  // 79 x31y91 SB_BIG plane 7
42  // 80 x31y91 SB_BIG plane 7
01  // 81 x31y91 SB_DRIVE plane 8,7
48  // 82 x31y91 SB_BIG plane 8
12  // 83 x31y91 SB_BIG plane 8
48  // 84 x31y91 SB_BIG plane 9
12  // 85 x31y91 SB_BIG plane 9
00  // 86 x31y91 SB_DRIVE plane 10,9
58  // 87 x31y91 SB_BIG plane 10
06  // 88 x31y91 SB_BIG plane 10
20  // 89 x31y91 SB_BIG plane 11
14  // 90 x31y91 SB_BIG plane 11
00  // 91 x31y91 SB_DRIVE plane 12,11
48  // 92 x31y91 SB_BIG plane 12
12  // 93 x31y91 SB_BIG plane 12
A8  // 94 x32y92 SB_SML plane 1
62  // 95 x32y92 SB_SML plane 2,1
5B  // 96 x32y92 SB_SML plane 2
A8  // 97 x32y92 SB_SML plane 3
82  // 98 x32y92 SB_SML plane 4,3
2A  // 99 x32y92 SB_SML plane 4
A1  // 100 x32y92 SB_SML plane 5
82  // 101 x32y92 SB_SML plane 6,5
2A  // 102 x32y92 SB_SML plane 6
44  // 103 x32y92 SB_SML plane 7
13  // 104 x32y92 SB_SML plane 8,7
2A  // 105 x32y92 SB_SML plane 8
A8  // 106 x32y92 SB_SML plane 9
82  // 107 x32y92 SB_SML plane 10,9
2A  // 108 x32y92 SB_SML plane 10
A8  // 109 x32y92 SB_SML plane 11
82  // 110 x32y92 SB_SML plane 12,11
3D  // 111 x32y92 SB_SML plane 12
84 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x33y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 81FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2E // y_sel: 91
EB // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8203
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y91 CPE[0]
00  //  1 x33y91 CPE[1]
00  //  2 x33y91 CPE[2]
00  //  3 x33y91 CPE[3]
00  //  4 x33y91 CPE[4]
00  //  5 x33y91 CPE[5]
00  //  6 x33y91 CPE[6]
00  //  7 x33y91 CPE[7]
00  //  8 x33y91 CPE[8]
00  //  9 x33y91 CPE[9]
00  // 10 x33y92 CPE[0]  _a1221  C_MX2b////    
00  // 11 x33y92 CPE[1]
00  // 12 x33y92 CPE[2]
00  // 13 x33y92 CPE[3]
00  // 14 x33y92 CPE[4]
00  // 15 x33y92 CPE[5]
00  // 16 x33y92 CPE[6]
00  // 17 x33y92 CPE[7]
00  // 18 x33y92 CPE[8]
00  // 19 x33y92 CPE[9]
00  // 20 x34y91 CPE[0]  _a97  C_AND////    _a98  C_///AND/
00  // 21 x34y91 CPE[1]
00  // 22 x34y91 CPE[2]
00  // 23 x34y91 CPE[3]
00  // 24 x34y91 CPE[4]
00  // 25 x34y91 CPE[5]
00  // 26 x34y91 CPE[6]
00  // 27 x34y91 CPE[7]
00  // 28 x34y91 CPE[8]
00  // 29 x34y91 CPE[9]
00  // 30 x34y92 CPE[0]  _a1241  C_AND////    _a1251  C_///AND/
00  // 31 x34y92 CPE[1]
00  // 32 x34y92 CPE[2]
00  // 33 x34y92 CPE[3]
00  // 34 x34y92 CPE[4]
00  // 35 x34y92 CPE[5]
00  // 36 x34y92 CPE[6]
00  // 37 x34y92 CPE[7]
00  // 38 x34y92 CPE[8]
00  // 39 x34y92 CPE[9]
08  // 40 x33y91 INMUX plane 2,1
00  // 41 x33y91 INMUX plane 4,3
18  // 42 x33y91 INMUX plane 6,5
01  // 43 x33y91 INMUX plane 8,7
08  // 44 x33y91 INMUX plane 10,9
01  // 45 x33y91 INMUX plane 12,11
10  // 46 x33y92 INMUX plane 2,1
00  // 47 x33y92 INMUX plane 4,3
3B  // 48 x33y92 INMUX plane 6,5
09  // 49 x33y92 INMUX plane 8,7
20  // 50 x33y92 INMUX plane 10,9
08  // 51 x33y92 INMUX plane 12,11
26  // 52 x34y91 INMUX plane 2,1
08  // 53 x34y91 INMUX plane 4,3
20  // 54 x34y91 INMUX plane 6,5
23  // 55 x34y91 INMUX plane 8,7
80  // 56 x34y91 INMUX plane 10,9
01  // 57 x34y91 INMUX plane 12,11
20  // 58 x34y92 INMUX plane 2,1
24  // 59 x34y92 INMUX plane 4,3
21  // 60 x34y92 INMUX plane 6,5
36  // 61 x34y92 INMUX plane 8,7
90  // 62 x34y92 INMUX plane 10,9
C8  // 63 x34y92 INMUX plane 12,11
00  // 64 x34y92 SB_BIG plane 1
00  // 65 x34y92 SB_BIG plane 1
00  // 66 x34y92 SB_DRIVE plane 2,1
56  // 67 x34y92 SB_BIG plane 2
26  // 68 x34y92 SB_BIG plane 2
48  // 69 x34y92 SB_BIG plane 3
12  // 70 x34y92 SB_BIG plane 3
40  // 71 x34y92 SB_DRIVE plane 4,3
93  // 72 x34y92 SB_BIG plane 4
22  // 73 x34y92 SB_BIG plane 4
00  // 74 x34y92 SB_BIG plane 5
00  // 75 x34y92 SB_BIG plane 5
00  // 76 x34y92 SB_DRIVE plane 6,5
08  // 77 x34y92 SB_BIG plane 6
12  // 78 x34y92 SB_BIG plane 6
51  // 79 x34y92 SB_BIG plane 7
02  // 80 x34y92 SB_BIG plane 7
00  // 81 x34y92 SB_DRIVE plane 8,7
51  // 82 x34y92 SB_BIG plane 8
12  // 83 x34y92 SB_BIG plane 8
00  // 84 x34y92 SB_BIG plane 9
00  // 85 x34y92 SB_BIG plane 9
00  // 86 x34y92 SB_DRIVE plane 10,9
00  // 87 x34y92 SB_BIG plane 10
00  // 88 x34y92 SB_BIG plane 10
00  // 89 x34y92 SB_BIG plane 11
00  // 90 x34y92 SB_BIG plane 11
00  // 91 x34y92 SB_DRIVE plane 12,11
02  // 92 x34y92 SB_BIG plane 12
00  // 93 x34y92 SB_BIG plane 12
00  // 94 x33y91 SB_SML plane 1
80  // 95 x33y91 SB_SML plane 2,1
5F  // 96 x33y91 SB_SML plane 2
B9  // 97 x33y91 SB_SML plane 3
92  // 98 x33y91 SB_SML plane 4,3
2B  // 99 x33y91 SB_SML plane 4
19  // 100 x33y91 SB_SML plane 5
80  // 101 x33y91 SB_SML plane 6,5
2A  // 102 x33y91 SB_SML plane 6
A8  // 103 x33y91 SB_SML plane 7
12  // 104 x33y91 SB_SML plane 8,7
2A  // 105 x33y91 SB_SML plane 8
00  // 106 x33y91 SB_SML plane 9
30  // 107 x33y91 SB_SML plane 10,9
68  // 108 x33y91 SB_SML plane 10
01  // 109 x33y91 SB_SML plane 11
40  // 110 x33y91 SB_SML plane 12,11
24  // 111 x33y91 SB_SML plane 12
4E // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x35y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8279     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2E // y_sel: 91
83 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8281
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y91 CPE[0]  _a115  C_ORAND////    
00  //  1 x35y91 CPE[1]
00  //  2 x35y91 CPE[2]
00  //  3 x35y91 CPE[3]
00  //  4 x35y91 CPE[4]
00  //  5 x35y91 CPE[5]
00  //  6 x35y91 CPE[6]
00  //  7 x35y91 CPE[7]
00  //  8 x35y91 CPE[8]
00  //  9 x35y91 CPE[9]
00  // 10 x35y92 CPE[0]  _a100  C_ORAND////    
00  // 11 x35y92 CPE[1]
00  // 12 x35y92 CPE[2]
00  // 13 x35y92 CPE[3]
00  // 14 x35y92 CPE[4]
00  // 15 x35y92 CPE[5]
00  // 16 x35y92 CPE[6]
00  // 17 x35y92 CPE[7]
00  // 18 x35y92 CPE[8]
00  // 19 x35y92 CPE[9]
00  // 20 x36y91 CPE[0]  net1 = net2: _a828  C_ADDF2///ADDF2/
00  // 21 x36y91 CPE[1]
00  // 22 x36y91 CPE[2]
00  // 23 x36y91 CPE[3]
00  // 24 x36y91 CPE[4]
00  // 25 x36y91 CPE[5]
00  // 26 x36y91 CPE[6]
00  // 27 x36y91 CPE[7]
00  // 28 x36y91 CPE[8]
00  // 29 x36y91 CPE[9]
00  // 30 x36y92 CPE[0]  net1 = net2: _a803  C_ADDF2///ADDF2/
00  // 31 x36y92 CPE[1]
00  // 32 x36y92 CPE[2]
00  // 33 x36y92 CPE[3]
00  // 34 x36y92 CPE[4]
00  // 35 x36y92 CPE[5]
00  // 36 x36y92 CPE[6]
00  // 37 x36y92 CPE[7]
00  // 38 x36y92 CPE[8]
00  // 39 x36y92 CPE[9]
02  // 40 x35y91 INMUX plane 2,1
09  // 41 x35y91 INMUX plane 4,3
3E  // 42 x35y91 INMUX plane 6,5
3C  // 43 x35y91 INMUX plane 8,7
28  // 44 x35y91 INMUX plane 10,9
29  // 45 x35y91 INMUX plane 12,11
21  // 46 x35y92 INMUX plane 2,1
00  // 47 x35y92 INMUX plane 4,3
36  // 48 x35y92 INMUX plane 6,5
04  // 49 x35y92 INMUX plane 8,7
00  // 50 x35y92 INMUX plane 10,9
00  // 51 x35y92 INMUX plane 12,11
0B  // 52 x36y91 INMUX plane 2,1
38  // 53 x36y91 INMUX plane 4,3
05  // 54 x36y91 INMUX plane 6,5
6B  // 55 x36y91 INMUX plane 8,7
00  // 56 x36y91 INMUX plane 10,9
E0  // 57 x36y91 INMUX plane 12,11
30  // 58 x36y92 INMUX plane 2,1
00  // 59 x36y92 INMUX plane 4,3
2F  // 60 x36y92 INMUX plane 6,5
08  // 61 x36y92 INMUX plane 8,7
2D  // 62 x36y92 INMUX plane 10,9
18  // 63 x36y92 INMUX plane 12,11
88  // 64 x35y91 SB_BIG plane 1
12  // 65 x35y91 SB_BIG plane 1
00  // 66 x35y91 SB_DRIVE plane 2,1
A0  // 67 x35y91 SB_BIG plane 2
34  // 68 x35y91 SB_BIG plane 2
61  // 69 x35y91 SB_BIG plane 3
12  // 70 x35y91 SB_BIG plane 3
00  // 71 x35y91 SB_DRIVE plane 4,3
48  // 72 x35y91 SB_BIG plane 4
12  // 73 x35y91 SB_BIG plane 4
08  // 74 x35y91 SB_BIG plane 5
12  // 75 x35y91 SB_BIG plane 5
00  // 76 x35y91 SB_DRIVE plane 6,5
48  // 77 x35y91 SB_BIG plane 6
12  // 78 x35y91 SB_BIG plane 6
48  // 79 x35y91 SB_BIG plane 7
12  // 80 x35y91 SB_BIG plane 7
00  // 81 x35y91 SB_DRIVE plane 8,7
48  // 82 x35y91 SB_BIG plane 8
12  // 83 x35y91 SB_BIG plane 8
48  // 84 x35y91 SB_BIG plane 9
12  // 85 x35y91 SB_BIG plane 9
00  // 86 x35y91 SB_DRIVE plane 10,9
08  // 87 x35y91 SB_BIG plane 10
12  // 88 x35y91 SB_BIG plane 10
48  // 89 x35y91 SB_BIG plane 11
12  // 90 x35y91 SB_BIG plane 11
00  // 91 x35y91 SB_DRIVE plane 12,11
41  // 92 x35y91 SB_BIG plane 12
12  // 93 x35y91 SB_BIG plane 12
A8  // 94 x36y92 SB_SML plane 1
84  // 95 x36y92 SB_SML plane 2,1
2A  // 96 x36y92 SB_SML plane 2
A1  // 97 x36y92 SB_SML plane 3
84  // 98 x36y92 SB_SML plane 4,3
2A  // 99 x36y92 SB_SML plane 4
B9  // 100 x36y92 SB_SML plane 5
82  // 101 x36y92 SB_SML plane 6,5
2A  // 102 x36y92 SB_SML plane 6
A8  // 103 x36y92 SB_SML plane 7
80  // 104 x36y92 SB_SML plane 8,7
28  // 105 x36y92 SB_SML plane 8
A8  // 106 x36y92 SB_SML plane 9
82  // 107 x36y92 SB_SML plane 10,9
32  // 108 x36y92 SB_SML plane 10
A8  // 109 x36y92 SB_SML plane 11
82  // 110 x36y92 SB_SML plane 12,11
2A  // 111 x36y92 SB_SML plane 12
4C // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x37y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 82F7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2E // y_sel: 91
5B // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 82FF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y91 CPE[0]  _a1267  C_MX2b////    _a1689  C_////Bridge
00  //  1 x37y91 CPE[1]
00  //  2 x37y91 CPE[2]
00  //  3 x37y91 CPE[3]
00  //  4 x37y91 CPE[4]
00  //  5 x37y91 CPE[5]
00  //  6 x37y91 CPE[6]
00  //  7 x37y91 CPE[7]
00  //  8 x37y91 CPE[8]
00  //  9 x37y91 CPE[9]
00  // 10 x37y92 CPE[0]  _a1563  C_////Bridge
00  // 11 x37y92 CPE[1]
00  // 12 x37y92 CPE[2]
00  // 13 x37y92 CPE[3]
00  // 14 x37y92 CPE[4]
00  // 15 x37y92 CPE[5]
00  // 16 x37y92 CPE[6]
00  // 17 x37y92 CPE[7]
00  // 18 x37y92 CPE[8]
00  // 19 x37y92 CPE[9]
00  // 20 x38y91 CPE[0]
00  // 21 x38y91 CPE[1]
00  // 22 x38y91 CPE[2]
00  // 23 x38y91 CPE[3]
00  // 24 x38y91 CPE[4]
00  // 25 x38y91 CPE[5]
00  // 26 x38y91 CPE[6]
00  // 27 x38y91 CPE[7]
00  // 28 x38y91 CPE[8]
00  // 29 x38y91 CPE[9]
00  // 30 x38y92 CPE[0]  _a1535  C_MX2b////    
00  // 31 x38y92 CPE[1]
00  // 32 x38y92 CPE[2]
00  // 33 x38y92 CPE[3]
00  // 34 x38y92 CPE[4]
00  // 35 x38y92 CPE[5]
00  // 36 x38y92 CPE[6]
00  // 37 x38y92 CPE[7]
00  // 38 x38y92 CPE[8]
00  // 39 x38y92 CPE[9]
20  // 40 x37y91 INMUX plane 2,1
29  // 41 x37y91 INMUX plane 4,3
00  // 42 x37y91 INMUX plane 6,5
3F  // 43 x37y91 INMUX plane 8,7
00  // 44 x37y91 INMUX plane 10,9
2C  // 45 x37y91 INMUX plane 12,11
00  // 46 x37y92 INMUX plane 2,1
11  // 47 x37y92 INMUX plane 4,3
00  // 48 x37y92 INMUX plane 6,5
08  // 49 x37y92 INMUX plane 8,7
00  // 50 x37y92 INMUX plane 10,9
00  // 51 x37y92 INMUX plane 12,11
18  // 52 x38y91 INMUX plane 2,1
0D  // 53 x38y91 INMUX plane 4,3
80  // 54 x38y91 INMUX plane 6,5
40  // 55 x38y91 INMUX plane 8,7
80  // 56 x38y91 INMUX plane 10,9
49  // 57 x38y91 INMUX plane 12,11
20  // 58 x38y92 INMUX plane 2,1
2B  // 59 x38y92 INMUX plane 4,3
BD  // 60 x38y92 INMUX plane 6,5
40  // 61 x38y92 INMUX plane 8,7
98  // 62 x38y92 INMUX plane 10,9
58  // 63 x38y92 INMUX plane 12,11
48  // 64 x38y92 SB_BIG plane 1
12  // 65 x38y92 SB_BIG plane 1
00  // 66 x38y92 SB_DRIVE plane 2,1
08  // 67 x38y92 SB_BIG plane 2
00  // 68 x38y92 SB_BIG plane 2
11  // 69 x38y92 SB_BIG plane 3
00  // 70 x38y92 SB_BIG plane 3
00  // 71 x38y92 SB_DRIVE plane 4,3
48  // 72 x38y92 SB_BIG plane 4
14  // 73 x38y92 SB_BIG plane 4
48  // 74 x38y92 SB_BIG plane 5
12  // 75 x38y92 SB_BIG plane 5
00  // 76 x38y92 SB_DRIVE plane 6,5
8B  // 77 x38y92 SB_BIG plane 6
58  // 78 x38y92 SB_BIG plane 6
00  // 79 x38y92 SB_BIG plane 7
00  // 80 x38y92 SB_BIG plane 7
00  // 81 x38y92 SB_DRIVE plane 8,7
08  // 82 x38y92 SB_BIG plane 8
12  // 83 x38y92 SB_BIG plane 8
31  // 84 x38y92 SB_BIG plane 9
00  // 85 x38y92 SB_BIG plane 9
00  // 86 x38y92 SB_DRIVE plane 10,9
02  // 87 x38y92 SB_BIG plane 10
00  // 88 x38y92 SB_BIG plane 10
00  // 89 x38y92 SB_BIG plane 11
00  // 90 x38y92 SB_BIG plane 11
00  // 91 x38y92 SB_DRIVE plane 12,11
00  // 92 x38y92 SB_BIG plane 12
00  // 93 x38y92 SB_BIG plane 12
28  // 94 x37y91 SB_SML plane 1
82  // 95 x37y91 SB_SML plane 2,1
4A  // 96 x37y91 SB_SML plane 2
00  // 97 x37y91 SB_SML plane 3
80  // 98 x37y91 SB_SML plane 4,3
53  // 99 x37y91 SB_SML plane 4
12  // 100 x37y91 SB_SML plane 5
83  // 101 x37y91 SB_SML plane 6,5
2A  // 102 x37y91 SB_SML plane 6
00  // 103 x37y91 SB_SML plane 7
A0  // 104 x37y91 SB_SML plane 8,7
2D  // 105 x37y91 SB_SML plane 8
00  // 106 x37y91 SB_SML plane 9
40  // 107 x37y91 SB_SML plane 10,9
20  // 108 x37y91 SB_SML plane 10
19  // 109 x37y91 SB_SML plane 11
00  // 110 x37y91 SB_SML plane 12,11
03  // 111 x37y91 SB_SML plane 12
E4 // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x39y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8375     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2E // y_sel: 91
53 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 837D
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x39y91 CPE[0]  _a1254  C_MX2b////    
00  //  1 x39y91 CPE[1]
00  //  2 x39y91 CPE[2]
00  //  3 x39y91 CPE[3]
00  //  4 x39y91 CPE[4]
00  //  5 x39y91 CPE[5]
00  //  6 x39y91 CPE[6]
00  //  7 x39y91 CPE[7]
00  //  8 x39y91 CPE[8]
00  //  9 x39y91 CPE[9]
00  // 10 x39y92 CPE[0]  _a95  C_OR/D///    
00  // 11 x39y92 CPE[1]
00  // 12 x39y92 CPE[2]
00  // 13 x39y92 CPE[3]
00  // 14 x39y92 CPE[4]
00  // 15 x39y92 CPE[5]
00  // 16 x39y92 CPE[6]
00  // 17 x39y92 CPE[7]
00  // 18 x39y92 CPE[8]
00  // 19 x39y92 CPE[9]
00  // 20 x40y91 CPE[0]
00  // 21 x40y91 CPE[1]
00  // 22 x40y91 CPE[2]
00  // 23 x40y91 CPE[3]
00  // 24 x40y91 CPE[4]
00  // 25 x40y91 CPE[5]
00  // 26 x40y91 CPE[6]
00  // 27 x40y91 CPE[7]
00  // 28 x40y91 CPE[8]
00  // 29 x40y91 CPE[9]
00  // 30 x40y92 CPE[0]  net1 = net2: _a96  C_ORAND///ORAND/
00  // 31 x40y92 CPE[1]
00  // 32 x40y92 CPE[2]
00  // 33 x40y92 CPE[3]
00  // 34 x40y92 CPE[4]
00  // 35 x40y92 CPE[5]
00  // 36 x40y92 CPE[6]
00  // 37 x40y92 CPE[7]
00  // 38 x40y92 CPE[8]
00  // 39 x40y92 CPE[9]
08  // 40 x39y91 INMUX plane 2,1
38  // 41 x39y91 INMUX plane 4,3
20  // 42 x39y91 INMUX plane 6,5
2B  // 43 x39y91 INMUX plane 8,7
08  // 44 x39y91 INMUX plane 10,9
28  // 45 x39y91 INMUX plane 12,11
20  // 46 x39y92 INMUX plane 2,1
00  // 47 x39y92 INMUX plane 4,3
10  // 48 x39y92 INMUX plane 6,5
03  // 49 x39y92 INMUX plane 8,7
00  // 50 x39y92 INMUX plane 10,9
00  // 51 x39y92 INMUX plane 12,11
00  // 52 x40y91 INMUX plane 2,1
18  // 53 x40y91 INMUX plane 4,3
0C  // 54 x40y91 INMUX plane 6,5
40  // 55 x40y91 INMUX plane 8,7
21  // 56 x40y91 INMUX plane 10,9
D3  // 57 x40y91 INMUX plane 12,11
25  // 58 x40y92 INMUX plane 2,1
1B  // 59 x40y92 INMUX plane 4,3
3F  // 60 x40y92 INMUX plane 6,5
8F  // 61 x40y92 INMUX plane 8,7
2D  // 62 x40y92 INMUX plane 10,9
AC  // 63 x40y92 INMUX plane 12,11
48  // 64 x39y91 SB_BIG plane 1
12  // 65 x39y91 SB_BIG plane 1
00  // 66 x39y91 SB_DRIVE plane 2,1
52  // 67 x39y91 SB_BIG plane 2
26  // 68 x39y91 SB_BIG plane 2
00  // 69 x39y91 SB_BIG plane 3
00  // 70 x39y91 SB_BIG plane 3
00  // 71 x39y91 SB_DRIVE plane 4,3
48  // 72 x39y91 SB_BIG plane 4
12  // 73 x39y91 SB_BIG plane 4
48  // 74 x39y91 SB_BIG plane 5
30  // 75 x39y91 SB_BIG plane 5
00  // 76 x39y91 SB_DRIVE plane 6,5
8B  // 77 x39y91 SB_BIG plane 6
44  // 78 x39y91 SB_BIG plane 6
00  // 79 x39y91 SB_BIG plane 7
40  // 80 x39y91 SB_BIG plane 7
00  // 81 x39y91 SB_DRIVE plane 8,7
48  // 82 x39y91 SB_BIG plane 8
12  // 83 x39y91 SB_BIG plane 8
0B  // 84 x39y91 SB_BIG plane 9
40  // 85 x39y91 SB_BIG plane 9
00  // 86 x39y91 SB_DRIVE plane 10,9
00  // 87 x39y91 SB_BIG plane 10
00  // 88 x39y91 SB_BIG plane 10
0B  // 89 x39y91 SB_BIG plane 11
40  // 90 x39y91 SB_BIG plane 11
00  // 91 x39y91 SB_DRIVE plane 12,11
01  // 92 x39y91 SB_BIG plane 12
00  // 93 x39y91 SB_BIG plane 12
A8  // 94 x40y92 SB_SML plane 1
82  // 95 x40y92 SB_SML plane 2,1
2A  // 96 x40y92 SB_SML plane 2
00  // 97 x40y92 SB_SML plane 3
80  // 98 x40y92 SB_SML plane 4,3
00  // 99 x40y92 SB_SML plane 4
A8  // 100 x40y92 SB_SML plane 5
12  // 101 x40y92 SB_SML plane 6,5
79  // 102 x40y92 SB_SML plane 6
00  // 103 x40y92 SB_SML plane 7
00  // 104 x40y92 SB_SML plane 8,7
56  // 105 x40y92 SB_SML plane 8
00  // 106 x40y92 SB_SML plane 9
00  // 107 x40y92 SB_SML plane 10,9
00  // 108 x40y92 SB_SML plane 10
00  // 109 x40y92 SB_SML plane 11
04  // 110 x40y92 SB_SML plane 12,11
AE // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x41y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 83F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2E // y_sel: 91
8B // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 83FA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y91 CPE[0]  _a1175  C_MX4b////    _a1617  C_////Bridge
00  //  1 x41y91 CPE[1]
00  //  2 x41y91 CPE[2]
00  //  3 x41y91 CPE[3]
00  //  4 x41y91 CPE[4]
00  //  5 x41y91 CPE[5]
00  //  6 x41y91 CPE[6]
00  //  7 x41y91 CPE[7]
00  //  8 x41y91 CPE[8]
00  //  9 x41y91 CPE[9]
00  // 10 x41y92 CPE[0]  _a32  C_AND////    
00  // 11 x41y92 CPE[1]
00  // 12 x41y92 CPE[2]
00  // 13 x41y92 CPE[3]
00  // 14 x41y92 CPE[4]
00  // 15 x41y92 CPE[5]
00  // 16 x41y92 CPE[6]
00  // 17 x41y92 CPE[7]
00  // 18 x41y92 CPE[8]
00  // 19 x41y92 CPE[9]
00  // 20 x42y91 CPE[0]
00  // 21 x42y91 CPE[1]
00  // 22 x42y91 CPE[2]
00  // 23 x42y91 CPE[3]
00  // 24 x42y91 CPE[4]
00  // 25 x42y91 CPE[5]
00  // 26 x42y91 CPE[6]
00  // 27 x42y91 CPE[7]
00  // 28 x42y91 CPE[8]
00  // 29 x42y91 CPE[9]
00  // 30 x42y92 CPE[0]
00  // 31 x42y92 CPE[1]
00  // 32 x42y92 CPE[2]
00  // 33 x42y92 CPE[3]
00  // 34 x42y92 CPE[4]
00  // 35 x42y92 CPE[5]
00  // 36 x42y92 CPE[6]
00  // 37 x42y92 CPE[7]
00  // 38 x42y92 CPE[8]
00  // 39 x42y92 CPE[9]
04  // 40 x41y91 INMUX plane 2,1
2D  // 41 x41y91 INMUX plane 4,3
3D  // 42 x41y91 INMUX plane 6,5
02  // 43 x41y91 INMUX plane 8,7
2D  // 44 x41y91 INMUX plane 10,9
08  // 45 x41y91 INMUX plane 12,11
3D  // 46 x41y92 INMUX plane 2,1
00  // 47 x41y92 INMUX plane 4,3
04  // 48 x41y92 INMUX plane 6,5
08  // 49 x41y92 INMUX plane 8,7
20  // 50 x41y92 INMUX plane 10,9
24  // 51 x41y92 INMUX plane 12,11
18  // 52 x42y91 INMUX plane 2,1
18  // 53 x42y91 INMUX plane 4,3
42  // 54 x42y91 INMUX plane 6,5
5B  // 55 x42y91 INMUX plane 8,7
4A  // 56 x42y91 INMUX plane 10,9
98  // 57 x42y91 INMUX plane 12,11
18  // 58 x42y92 INMUX plane 2,1
1D  // 59 x42y92 INMUX plane 4,3
4A  // 60 x42y92 INMUX plane 6,5
88  // 61 x42y92 INMUX plane 8,7
69  // 62 x42y92 INMUX plane 10,9
84  // 63 x42y92 INMUX plane 12,11
48  // 64 x42y92 SB_BIG plane 1
12  // 65 x42y92 SB_BIG plane 1
00  // 66 x42y92 SB_DRIVE plane 2,1
48  // 67 x42y92 SB_BIG plane 2
42  // 68 x42y92 SB_BIG plane 2
00  // 69 x42y92 SB_BIG plane 3
00  // 70 x42y92 SB_BIG plane 3
20  // 71 x42y92 SB_DRIVE plane 4,3
00  // 72 x42y92 SB_BIG plane 4
30  // 73 x42y92 SB_BIG plane 4
8B  // 74 x42y92 SB_BIG plane 5
46  // 75 x42y92 SB_BIG plane 5
00  // 76 x42y92 SB_DRIVE plane 6,5
00  // 77 x42y92 SB_BIG plane 6
26  // 78 x42y92 SB_BIG plane 6
00  // 79 x42y92 SB_BIG plane 7
50  // 80 x42y92 SB_BIG plane 7
00  // 81 x42y92 SB_DRIVE plane 8,7
00  // 82 x42y92 SB_BIG plane 8
40  // 83 x42y92 SB_BIG plane 8
00  // 84 x42y92 SB_BIG plane 9
70  // 85 x42y92 SB_BIG plane 9
00  // 86 x42y92 SB_DRIVE plane 10,9
00  // 87 x42y92 SB_BIG plane 10
30  // 88 x42y92 SB_BIG plane 10
00  // 89 x42y92 SB_BIG plane 11
20  // 90 x42y92 SB_BIG plane 11
00  // 91 x42y92 SB_DRIVE plane 12,11
00  // 92 x42y92 SB_BIG plane 12
00  // 93 x42y92 SB_BIG plane 12
88  // 94 x41y91 SB_SML plane 1
82  // 95 x41y91 SB_SML plane 2,1
2A  // 96 x41y91 SB_SML plane 2
00  // 97 x41y91 SB_SML plane 3
00  // 98 x41y91 SB_SML plane 4,3
00  // 99 x41y91 SB_SML plane 4
A1  // 100 x41y91 SB_SML plane 5
14  // 101 x41y91 SB_SML plane 6,5
2B  // 102 x41y91 SB_SML plane 6
00  // 103 x41y91 SB_SML plane 7
00  // 104 x41y91 SB_SML plane 8,7
04  // 105 x41y91 SB_SML plane 8
11  // 106 x41y91 SB_SML plane 9
24  // 107 x41y91 SB_SML plane 10,9
00  // 108 x41y91 SB_SML plane 10
00  // 109 x41y91 SB_SML plane 11
00  // 110 x41y91 SB_SML plane 12,11
13  // 111 x41y91 SB_SML plane 12
7E // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x43y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8470     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2E // y_sel: 91
E3 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8478
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y91 CPE[0]  _a1466  C_MX2b////    
00  //  1 x43y91 CPE[1]
00  //  2 x43y91 CPE[2]
00  //  3 x43y91 CPE[3]
00  //  4 x43y91 CPE[4]
00  //  5 x43y91 CPE[5]
00  //  6 x43y91 CPE[6]
00  //  7 x43y91 CPE[7]
00  //  8 x43y91 CPE[8]
00  //  9 x43y91 CPE[9]
00  // 10 x43y92 CPE[0]  _a1460  C_MX2b////    
00  // 11 x43y92 CPE[1]
00  // 12 x43y92 CPE[2]
00  // 13 x43y92 CPE[3]
00  // 14 x43y92 CPE[4]
00  // 15 x43y92 CPE[5]
00  // 16 x43y92 CPE[6]
00  // 17 x43y92 CPE[7]
00  // 18 x43y92 CPE[8]
00  // 19 x43y92 CPE[9]
00  // 20 x44y91 CPE[0]  _a1173  C_MX4b////    
00  // 21 x44y91 CPE[1]
00  // 22 x44y91 CPE[2]
00  // 23 x44y91 CPE[3]
00  // 24 x44y91 CPE[4]
00  // 25 x44y91 CPE[5]
00  // 26 x44y91 CPE[6]
00  // 27 x44y91 CPE[7]
00  // 28 x44y91 CPE[8]
00  // 29 x44y91 CPE[9]
00  // 30 x44y92 CPE[0]  _a1172  C_MX4b////    _a1642  C_////Bridge
00  // 31 x44y92 CPE[1]
00  // 32 x44y92 CPE[2]
00  // 33 x44y92 CPE[3]
00  // 34 x44y92 CPE[4]
00  // 35 x44y92 CPE[5]
00  // 36 x44y92 CPE[6]
00  // 37 x44y92 CPE[7]
00  // 38 x44y92 CPE[8]
00  // 39 x44y92 CPE[9]
20  // 40 x43y91 INMUX plane 2,1
20  // 41 x43y91 INMUX plane 4,3
1D  // 42 x43y91 INMUX plane 6,5
18  // 43 x43y91 INMUX plane 8,7
08  // 44 x43y91 INMUX plane 10,9
08  // 45 x43y91 INMUX plane 12,11
20  // 46 x43y92 INMUX plane 2,1
00  // 47 x43y92 INMUX plane 4,3
25  // 48 x43y92 INMUX plane 6,5
00  // 49 x43y92 INMUX plane 8,7
00  // 50 x43y92 INMUX plane 10,9
00  // 51 x43y92 INMUX plane 12,11
09  // 52 x44y91 INMUX plane 2,1
21  // 53 x44y91 INMUX plane 4,3
05  // 54 x44y91 INMUX plane 6,5
2C  // 55 x44y91 INMUX plane 8,7
88  // 56 x44y91 INMUX plane 10,9
C1  // 57 x44y91 INMUX plane 12,11
21  // 58 x44y92 INMUX plane 2,1
20  // 59 x44y92 INMUX plane 4,3
3D  // 60 x44y92 INMUX plane 6,5
22  // 61 x44y92 INMUX plane 8,7
20  // 62 x44y92 INMUX plane 10,9
00  // 63 x44y92 INMUX plane 12,11
88  // 64 x43y91 SB_BIG plane 1
12  // 65 x43y91 SB_BIG plane 1
00  // 66 x43y91 SB_DRIVE plane 2,1
70  // 67 x43y91 SB_BIG plane 2
20  // 68 x43y91 SB_BIG plane 2
48  // 69 x43y91 SB_BIG plane 3
12  // 70 x43y91 SB_BIG plane 3
00  // 71 x43y91 SB_DRIVE plane 4,3
41  // 72 x43y91 SB_BIG plane 4
12  // 73 x43y91 SB_BIG plane 4
08  // 74 x43y91 SB_BIG plane 5
14  // 75 x43y91 SB_BIG plane 5
00  // 76 x43y91 SB_DRIVE plane 6,5
48  // 77 x43y91 SB_BIG plane 6
12  // 78 x43y91 SB_BIG plane 6
69  // 79 x43y91 SB_BIG plane 7
46  // 80 x43y91 SB_BIG plane 7
00  // 81 x43y91 SB_DRIVE plane 8,7
48  // 82 x43y91 SB_BIG plane 8
12  // 83 x43y91 SB_BIG plane 8
48  // 84 x43y91 SB_BIG plane 9
52  // 85 x43y91 SB_BIG plane 9
00  // 86 x43y91 SB_DRIVE plane 10,9
51  // 87 x43y91 SB_BIG plane 10
12  // 88 x43y91 SB_BIG plane 10
41  // 89 x43y91 SB_BIG plane 11
12  // 90 x43y91 SB_BIG plane 11
00  // 91 x43y91 SB_DRIVE plane 12,11
8E  // 92 x43y91 SB_BIG plane 12
20  // 93 x43y91 SB_BIG plane 12
A8  // 94 x44y92 SB_SML plane 1
82  // 95 x44y92 SB_SML plane 2,1
6A  // 96 x44y92 SB_SML plane 2
E8  // 97 x44y92 SB_SML plane 3
82  // 98 x44y92 SB_SML plane 4,3
28  // 99 x44y92 SB_SML plane 4
DC  // 100 x44y92 SB_SML plane 5
36  // 101 x44y92 SB_SML plane 6,5
6C  // 102 x44y92 SB_SML plane 6
A8  // 103 x44y92 SB_SML plane 7
82  // 104 x44y92 SB_SML plane 8,7
2A  // 105 x44y92 SB_SML plane 8
A8  // 106 x44y92 SB_SML plane 9
82  // 107 x44y92 SB_SML plane 10,9
2A  // 108 x44y92 SB_SML plane 10
A8  // 109 x44y92 SB_SML plane 11
84  // 110 x44y92 SB_SML plane 12,11
2A  // 111 x44y92 SB_SML plane 12
7D // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x45y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 84EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2E // y_sel: 91
3B // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 84F6
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x45y91 CPE[0]  _a449  C_AND////    
00  //  1 x45y91 CPE[1]
00  //  2 x45y91 CPE[2]
00  //  3 x45y91 CPE[3]
00  //  4 x45y91 CPE[4]
00  //  5 x45y91 CPE[5]
00  //  6 x45y91 CPE[6]
00  //  7 x45y91 CPE[7]
00  //  8 x45y91 CPE[8]
00  //  9 x45y91 CPE[9]
00  // 10 x45y92 CPE[0]
00  // 11 x45y92 CPE[1]
00  // 12 x45y92 CPE[2]
00  // 13 x45y92 CPE[3]
00  // 14 x45y92 CPE[4]
00  // 15 x45y92 CPE[5]
00  // 16 x45y92 CPE[6]
00  // 17 x45y92 CPE[7]
00  // 18 x45y92 CPE[8]
00  // 19 x45y92 CPE[9]
00  // 20 x46y91 CPE[0]  _a1164  C_MX4b////    
00  // 21 x46y91 CPE[1]
00  // 22 x46y91 CPE[2]
00  // 23 x46y91 CPE[3]
00  // 24 x46y91 CPE[4]
00  // 25 x46y91 CPE[5]
00  // 26 x46y91 CPE[6]
00  // 27 x46y91 CPE[7]
00  // 28 x46y91 CPE[8]
00  // 29 x46y91 CPE[9]
00  // 30 x46y92 CPE[0]  _a382  C_MX2b////    
00  // 31 x46y92 CPE[1]
00  // 32 x46y92 CPE[2]
00  // 33 x46y92 CPE[3]
00  // 34 x46y92 CPE[4]
00  // 35 x46y92 CPE[5]
00  // 36 x46y92 CPE[6]
00  // 37 x46y92 CPE[7]
00  // 38 x46y92 CPE[8]
00  // 39 x46y92 CPE[9]
08  // 40 x45y91 INMUX plane 2,1
08  // 41 x45y91 INMUX plane 4,3
0C  // 42 x45y91 INMUX plane 6,5
20  // 43 x45y91 INMUX plane 8,7
00  // 44 x45y91 INMUX plane 10,9
09  // 45 x45y91 INMUX plane 12,11
00  // 46 x45y92 INMUX plane 2,1
04  // 47 x45y92 INMUX plane 4,3
0D  // 48 x45y92 INMUX plane 6,5
28  // 49 x45y92 INMUX plane 8,7
00  // 50 x45y92 INMUX plane 10,9
20  // 51 x45y92 INMUX plane 12,11
20  // 52 x46y91 INMUX plane 2,1
08  // 53 x46y91 INMUX plane 4,3
09  // 54 x46y91 INMUX plane 6,5
45  // 55 x46y91 INMUX plane 8,7
20  // 56 x46y91 INMUX plane 10,9
40  // 57 x46y91 INMUX plane 12,11
10  // 58 x46y92 INMUX plane 2,1
00  // 59 x46y92 INMUX plane 4,3
10  // 60 x46y92 INMUX plane 6,5
61  // 61 x46y92 INMUX plane 8,7
00  // 62 x46y92 INMUX plane 10,9
C0  // 63 x46y92 INMUX plane 12,11
48  // 64 x46y92 SB_BIG plane 1
12  // 65 x46y92 SB_BIG plane 1
00  // 66 x46y92 SB_DRIVE plane 2,1
00  // 67 x46y92 SB_BIG plane 2
00  // 68 x46y92 SB_BIG plane 2
48  // 69 x46y92 SB_BIG plane 3
12  // 70 x46y92 SB_BIG plane 3
00  // 71 x46y92 SB_DRIVE plane 4,3
48  // 72 x46y92 SB_BIG plane 4
12  // 73 x46y92 SB_BIG plane 4
59  // 74 x46y92 SB_BIG plane 5
12  // 75 x46y92 SB_BIG plane 5
00  // 76 x46y92 SB_DRIVE plane 6,5
00  // 77 x46y92 SB_BIG plane 6
00  // 78 x46y92 SB_BIG plane 6
D3  // 79 x46y92 SB_BIG plane 7
42  // 80 x46y92 SB_BIG plane 7
00  // 81 x46y92 SB_DRIVE plane 8,7
48  // 82 x46y92 SB_BIG plane 8
12  // 83 x46y92 SB_BIG plane 8
03  // 84 x46y92 SB_BIG plane 9
60  // 85 x46y92 SB_BIG plane 9
00  // 86 x46y92 SB_DRIVE plane 10,9
0B  // 87 x46y92 SB_BIG plane 10
30  // 88 x46y92 SB_BIG plane 10
00  // 89 x46y92 SB_BIG plane 11
00  // 90 x46y92 SB_BIG plane 11
00  // 91 x46y92 SB_DRIVE plane 12,11
00  // 92 x46y92 SB_BIG plane 12
00  // 93 x46y92 SB_BIG plane 12
36  // 94 x45y91 SB_SML plane 1
07  // 95 x45y91 SB_SML plane 2,1
00  // 96 x45y91 SB_SML plane 2
A8  // 97 x45y91 SB_SML plane 3
02  // 98 x45y91 SB_SML plane 4,3
53  // 99 x45y91 SB_SML plane 4
39  // 100 x45y91 SB_SML plane 5
02  // 101 x45y91 SB_SML plane 6,5
40  // 102 x45y91 SB_SML plane 6
A1  // 103 x45y91 SB_SML plane 7
82  // 104 x45y91 SB_SML plane 8,7
2A  // 105 x45y91 SB_SML plane 8
00  // 106 x45y91 SB_SML plane 9
00  // 107 x45y91 SB_SML plane 10,9
00  // 108 x45y91 SB_SML plane 10
22  // 109 x45y91 SB_SML plane 11
01  // 110 x45y91 SB_SML plane 12,11
01 // -- CRC low byte
31 // -- CRC high byte


// Config Latches on x47y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 856B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2E // y_sel: 91
F3 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8573
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y91 CPE[0]  _a486  C_MX2b////    
00  //  1 x47y91 CPE[1]
00  //  2 x47y91 CPE[2]
00  //  3 x47y91 CPE[3]
00  //  4 x47y91 CPE[4]
00  //  5 x47y91 CPE[5]
00  //  6 x47y91 CPE[6]
00  //  7 x47y91 CPE[7]
00  //  8 x47y91 CPE[8]
00  //  9 x47y91 CPE[9]
00  // 10 x47y92 CPE[0]  _a452  C_MX2b////    _a1646  C_////Bridge
00  // 11 x47y92 CPE[1]
00  // 12 x47y92 CPE[2]
00  // 13 x47y92 CPE[3]
00  // 14 x47y92 CPE[4]
00  // 15 x47y92 CPE[5]
00  // 16 x47y92 CPE[6]
00  // 17 x47y92 CPE[7]
00  // 18 x47y92 CPE[8]
00  // 19 x47y92 CPE[9]
00  // 20 x48y91 CPE[0]  _a478  C_MX2b////    
00  // 21 x48y91 CPE[1]
00  // 22 x48y91 CPE[2]
00  // 23 x48y91 CPE[3]
00  // 24 x48y91 CPE[4]
00  // 25 x48y91 CPE[5]
00  // 26 x48y91 CPE[6]
00  // 27 x48y91 CPE[7]
00  // 28 x48y91 CPE[8]
00  // 29 x48y91 CPE[9]
00  // 30 x48y92 CPE[0]  _a1177  C_MX4b////    
00  // 31 x48y92 CPE[1]
00  // 32 x48y92 CPE[2]
00  // 33 x48y92 CPE[3]
00  // 34 x48y92 CPE[4]
00  // 35 x48y92 CPE[5]
00  // 36 x48y92 CPE[6]
00  // 37 x48y92 CPE[7]
00  // 38 x48y92 CPE[8]
00  // 39 x48y92 CPE[9]
2C  // 40 x47y91 INMUX plane 2,1
08  // 41 x47y91 INMUX plane 4,3
38  // 42 x47y91 INMUX plane 6,5
01  // 43 x47y91 INMUX plane 8,7
18  // 44 x47y91 INMUX plane 10,9
28  // 45 x47y91 INMUX plane 12,11
28  // 46 x47y92 INMUX plane 2,1
28  // 47 x47y92 INMUX plane 4,3
3D  // 48 x47y92 INMUX plane 6,5
02  // 49 x47y92 INMUX plane 8,7
20  // 50 x47y92 INMUX plane 10,9
00  // 51 x47y92 INMUX plane 12,11
18  // 52 x48y91 INMUX plane 2,1
00  // 53 x48y91 INMUX plane 4,3
00  // 54 x48y91 INMUX plane 6,5
7F  // 55 x48y91 INMUX plane 8,7
80  // 56 x48y91 INMUX plane 10,9
20  // 57 x48y91 INMUX plane 12,11
1C  // 58 x48y92 INMUX plane 2,1
28  // 59 x48y92 INMUX plane 4,3
38  // 60 x48y92 INMUX plane 6,5
0D  // 61 x48y92 INMUX plane 8,7
00  // 62 x48y92 INMUX plane 10,9
10  // 63 x48y92 INMUX plane 12,11
48  // 64 x47y91 SB_BIG plane 1
12  // 65 x47y91 SB_BIG plane 1
00  // 66 x47y91 SB_DRIVE plane 2,1
48  // 67 x47y91 SB_BIG plane 2
32  // 68 x47y91 SB_BIG plane 2
48  // 69 x47y91 SB_BIG plane 3
32  // 70 x47y91 SB_BIG plane 3
00  // 71 x47y91 SB_DRIVE plane 4,3
48  // 72 x47y91 SB_BIG plane 4
12  // 73 x47y91 SB_BIG plane 4
48  // 74 x47y91 SB_BIG plane 5
12  // 75 x47y91 SB_BIG plane 5
00  // 76 x47y91 SB_DRIVE plane 6,5
48  // 77 x47y91 SB_BIG plane 6
12  // 78 x47y91 SB_BIG plane 6
90  // 79 x47y91 SB_BIG plane 7
24  // 80 x47y91 SB_BIG plane 7
00  // 81 x47y91 SB_DRIVE plane 8,7
48  // 82 x47y91 SB_BIG plane 8
12  // 83 x47y91 SB_BIG plane 8
48  // 84 x47y91 SB_BIG plane 9
62  // 85 x47y91 SB_BIG plane 9
00  // 86 x47y91 SB_DRIVE plane 10,9
08  // 87 x47y91 SB_BIG plane 10
12  // 88 x47y91 SB_BIG plane 10
59  // 89 x47y91 SB_BIG plane 11
10  // 90 x47y91 SB_BIG plane 11
00  // 91 x47y91 SB_DRIVE plane 12,11
48  // 92 x47y91 SB_BIG plane 12
12  // 93 x47y91 SB_BIG plane 12
C2  // 94 x48y92 SB_SML plane 1
82  // 95 x48y92 SB_SML plane 2,1
62  // 96 x48y92 SB_SML plane 2
71  // 97 x48y92 SB_SML plane 3
85  // 98 x48y92 SB_SML plane 4,3
2A  // 99 x48y92 SB_SML plane 4
A8  // 100 x48y92 SB_SML plane 5
B2  // 101 x48y92 SB_SML plane 6,5
74  // 102 x48y92 SB_SML plane 6
A8  // 103 x48y92 SB_SML plane 7
83  // 104 x48y92 SB_SML plane 8,7
48  // 105 x48y92 SB_SML plane 8
A8  // 106 x48y92 SB_SML plane 9
82  // 107 x48y92 SB_SML plane 10,9
2A  // 108 x48y92 SB_SML plane 10
A8  // 109 x48y92 SB_SML plane 11
82  // 110 x48y92 SB_SML plane 12,11
2A  // 111 x48y92 SB_SML plane 12
58 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x49y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 85E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2E // y_sel: 91
2B // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 85F1
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y91 CPE[0]  _a482  C_MX2b////    
00  //  1 x49y91 CPE[1]
00  //  2 x49y91 CPE[2]
00  //  3 x49y91 CPE[3]
00  //  4 x49y91 CPE[4]
00  //  5 x49y91 CPE[5]
00  //  6 x49y91 CPE[6]
00  //  7 x49y91 CPE[7]
00  //  8 x49y91 CPE[8]
00  //  9 x49y91 CPE[9]
00  // 10 x49y92 CPE[0]
00  // 11 x49y92 CPE[1]
00  // 12 x49y92 CPE[2]
00  // 13 x49y92 CPE[3]
00  // 14 x49y92 CPE[4]
00  // 15 x49y92 CPE[5]
00  // 16 x49y92 CPE[6]
00  // 17 x49y92 CPE[7]
00  // 18 x49y92 CPE[8]
00  // 19 x49y92 CPE[9]
00  // 20 x50y91 CPE[0]  _a483  C_AND////    _a379  C_///AND/D
00  // 21 x50y91 CPE[1]
00  // 22 x50y91 CPE[2]
00  // 23 x50y91 CPE[3]
00  // 24 x50y91 CPE[4]
00  // 25 x50y91 CPE[5]
00  // 26 x50y91 CPE[6]
00  // 27 x50y91 CPE[7]
00  // 28 x50y91 CPE[8]
00  // 29 x50y91 CPE[9]
00  // 30 x50y92 CPE[0]  _a380  C_MX2b////    
00  // 31 x50y92 CPE[1]
00  // 32 x50y92 CPE[2]
00  // 33 x50y92 CPE[3]
00  // 34 x50y92 CPE[4]
00  // 35 x50y92 CPE[5]
00  // 36 x50y92 CPE[6]
00  // 37 x50y92 CPE[7]
00  // 38 x50y92 CPE[8]
00  // 39 x50y92 CPE[9]
20  // 40 x49y91 INMUX plane 2,1
1C  // 41 x49y91 INMUX plane 4,3
00  // 42 x49y91 INMUX plane 6,5
26  // 43 x49y91 INMUX plane 8,7
00  // 44 x49y91 INMUX plane 10,9
01  // 45 x49y91 INMUX plane 12,11
01  // 46 x49y92 INMUX plane 2,1
00  // 47 x49y92 INMUX plane 4,3
08  // 48 x49y92 INMUX plane 6,5
00  // 49 x49y92 INMUX plane 8,7
00  // 50 x49y92 INMUX plane 10,9
00  // 51 x49y92 INMUX plane 12,11
28  // 52 x50y91 INMUX plane 2,1
06  // 53 x50y91 INMUX plane 4,3
21  // 54 x50y91 INMUX plane 6,5
4C  // 55 x50y91 INMUX plane 8,7
03  // 56 x50y91 INMUX plane 10,9
40  // 57 x50y91 INMUX plane 12,11
21  // 58 x50y92 INMUX plane 2,1
00  // 59 x50y92 INMUX plane 4,3
05  // 60 x50y92 INMUX plane 6,5
40  // 61 x50y92 INMUX plane 8,7
00  // 62 x50y92 INMUX plane 10,9
40  // 63 x50y92 INMUX plane 12,11
50  // 64 x50y92 SB_BIG plane 1
34  // 65 x50y92 SB_BIG plane 1
00  // 66 x50y92 SB_DRIVE plane 2,1
00  // 67 x50y92 SB_BIG plane 2
00  // 68 x50y92 SB_BIG plane 2
48  // 69 x50y92 SB_BIG plane 3
42  // 70 x50y92 SB_BIG plane 3
00  // 71 x50y92 SB_DRIVE plane 4,3
91  // 72 x50y92 SB_BIG plane 4
24  // 73 x50y92 SB_BIG plane 4
48  // 74 x50y92 SB_BIG plane 5
12  // 75 x50y92 SB_BIG plane 5
00  // 76 x50y92 SB_DRIVE plane 6,5
00  // 77 x50y92 SB_BIG plane 6
00  // 78 x50y92 SB_BIG plane 6
08  // 79 x50y92 SB_BIG plane 7
12  // 80 x50y92 SB_BIG plane 7
00  // 81 x50y92 SB_DRIVE plane 8,7
08  // 82 x50y92 SB_BIG plane 8
12  // 83 x50y92 SB_BIG plane 8
00  // 84 x50y92 SB_BIG plane 9
60  // 85 x50y92 SB_BIG plane 9
20  // 86 x50y92 SB_DRIVE plane 10,9
04  // 87 x50y92 SB_BIG plane 10
10  // 88 x50y92 SB_BIG plane 10
80  // 89 x50y92 SB_BIG plane 11
00  // 90 x50y92 SB_BIG plane 11
00  // 91 x50y92 SB_DRIVE plane 12,11
03  // 92 x50y92 SB_BIG plane 12
32  // 93 x50y92 SB_BIG plane 12
A8  // 94 x49y91 SB_SML plane 1
02  // 95 x49y91 SB_SML plane 2,1
00  // 96 x49y91 SB_SML plane 2
A8  // 97 x49y91 SB_SML plane 3
82  // 98 x49y91 SB_SML plane 4,3
2A  // 99 x49y91 SB_SML plane 4
A8  // 100 x49y91 SB_SML plane 5
02  // 101 x49y91 SB_SML plane 6,5
00  // 102 x49y91 SB_SML plane 6
48  // 103 x49y91 SB_SML plane 7
84  // 104 x49y91 SB_SML plane 8,7
2A  // 105 x49y91 SB_SML plane 8
89 // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x51y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8661     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2E // y_sel: 91
43 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8669
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x51y91 CPE[0]  net1 = net2: _a699  C_ADDF2///ADDF2/
00  //  1 x51y91 CPE[1]
00  //  2 x51y91 CPE[2]
00  //  3 x51y91 CPE[3]
00  //  4 x51y91 CPE[4]
00  //  5 x51y91 CPE[5]
00  //  6 x51y91 CPE[6]
00  //  7 x51y91 CPE[7]
00  //  8 x51y91 CPE[8]
00  //  9 x51y91 CPE[9]
00  // 10 x51y92 CPE[0]  _a701  C_ADDF////    
00  // 11 x51y92 CPE[1]
00  // 12 x51y92 CPE[2]
00  // 13 x51y92 CPE[3]
00  // 14 x51y92 CPE[4]
00  // 15 x51y92 CPE[5]
00  // 16 x51y92 CPE[6]
00  // 17 x51y92 CPE[7]
00  // 18 x51y92 CPE[8]
00  // 19 x51y92 CPE[9]
00  // 20 x52y91 CPE[0]
00  // 21 x52y91 CPE[1]
00  // 22 x52y91 CPE[2]
00  // 23 x52y91 CPE[3]
00  // 24 x52y91 CPE[4]
00  // 25 x52y91 CPE[5]
00  // 26 x52y91 CPE[6]
00  // 27 x52y91 CPE[7]
00  // 28 x52y91 CPE[8]
00  // 29 x52y91 CPE[9]
00  // 30 x52y92 CPE[0]
00  // 31 x52y92 CPE[1]
00  // 32 x52y92 CPE[2]
00  // 33 x52y92 CPE[3]
00  // 34 x52y92 CPE[4]
00  // 35 x52y92 CPE[5]
00  // 36 x52y92 CPE[6]
00  // 37 x52y92 CPE[7]
00  // 38 x52y92 CPE[8]
00  // 39 x52y92 CPE[9]
1D  // 40 x51y91 INMUX plane 2,1
06  // 41 x51y91 INMUX plane 4,3
06  // 42 x51y91 INMUX plane 6,5
05  // 43 x51y91 INMUX plane 8,7
18  // 44 x51y91 INMUX plane 10,9
00  // 45 x51y91 INMUX plane 12,11
19  // 46 x51y92 INMUX plane 2,1
30  // 47 x51y92 INMUX plane 4,3
00  // 48 x51y92 INMUX plane 6,5
21  // 49 x51y92 INMUX plane 8,7
00  // 50 x51y92 INMUX plane 10,9
00  // 51 x51y92 INMUX plane 12,11
28  // 52 x52y91 INMUX plane 2,1
00  // 53 x52y91 INMUX plane 4,3
40  // 54 x52y91 INMUX plane 6,5
80  // 55 x52y91 INMUX plane 8,7
40  // 56 x52y91 INMUX plane 10,9
80  // 57 x52y91 INMUX plane 12,11
01  // 58 x52y92 INMUX plane 2,1
00  // 59 x52y92 INMUX plane 4,3
40  // 60 x52y92 INMUX plane 6,5
83  // 61 x52y92 INMUX plane 8,7
40  // 62 x52y92 INMUX plane 10,9
80  // 63 x52y92 INMUX plane 12,11
48  // 64 x51y91 SB_BIG plane 1
12  // 65 x51y91 SB_BIG plane 1
00  // 66 x51y91 SB_DRIVE plane 2,1
48  // 67 x51y91 SB_BIG plane 2
12  // 68 x51y91 SB_BIG plane 2
00  // 69 x51y91 SB_BIG plane 3
00  // 70 x51y91 SB_BIG plane 3
00  // 71 x51y91 SB_DRIVE plane 4,3
00  // 72 x51y91 SB_BIG plane 4
00  // 73 x51y91 SB_BIG plane 4
08  // 74 x51y91 SB_BIG plane 5
12  // 75 x51y91 SB_BIG plane 5
00  // 76 x51y91 SB_DRIVE plane 6,5
48  // 77 x51y91 SB_BIG plane 6
12  // 78 x51y91 SB_BIG plane 6
C0  // 79 x51y91 SB_BIG plane 7
00  // 80 x51y91 SB_BIG plane 7
00  // 81 x51y91 SB_DRIVE plane 8,7
00  // 82 x51y91 SB_BIG plane 8
00  // 83 x51y91 SB_BIG plane 8
00  // 84 x51y91 SB_BIG plane 9
00  // 85 x51y91 SB_BIG plane 9
00  // 86 x51y91 SB_DRIVE plane 10,9
00  // 87 x51y91 SB_BIG plane 10
00  // 88 x51y91 SB_BIG plane 10
00  // 89 x51y91 SB_BIG plane 11
00  // 90 x51y91 SB_BIG plane 11
00  // 91 x51y91 SB_DRIVE plane 12,11
00  // 92 x51y91 SB_BIG plane 12
00  // 93 x51y91 SB_BIG plane 12
A8  // 94 x52y92 SB_SML plane 1
82  // 95 x52y92 SB_SML plane 2,1
2A  // 96 x52y92 SB_SML plane 2
00  // 97 x52y92 SB_SML plane 3
00  // 98 x52y92 SB_SML plane 4,3
00  // 99 x52y92 SB_SML plane 4
88  // 100 x52y92 SB_SML plane 5
82  // 101 x52y92 SB_SML plane 6,5
0A  // 102 x52y92 SB_SML plane 6
83  // 103 x52y92 SB_SML plane 7
06  // 104 x52y92 SB_SML plane 8,7
00  // 105 x52y92 SB_SML plane 8
00  // 106 x52y92 SB_SML plane 9
00  // 107 x52y92 SB_SML plane 10,9
00  // 108 x52y92 SB_SML plane 10
00  // 109 x52y92 SB_SML plane 11
04  // 110 x52y92 SB_SML plane 12,11
85 // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x53y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 86DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
2E // y_sel: 91
9B // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 86E6
45 // Length: 69
34 // -- CRC low byte
2D // -- CRC high byte
00  //  0 x53y91 CPE[0]
00  //  1 x53y91 CPE[1]
00  //  2 x53y91 CPE[2]
00  //  3 x53y91 CPE[3]
00  //  4 x53y91 CPE[4]
00  //  5 x53y91 CPE[5]
00  //  6 x53y91 CPE[6]
00  //  7 x53y91 CPE[7]
00  //  8 x53y91 CPE[8]
00  //  9 x53y91 CPE[9]
00  // 10 x53y92 CPE[0]
00  // 11 x53y92 CPE[1]
00  // 12 x53y92 CPE[2]
00  // 13 x53y92 CPE[3]
00  // 14 x53y92 CPE[4]
00  // 15 x53y92 CPE[5]
00  // 16 x53y92 CPE[6]
00  // 17 x53y92 CPE[7]
00  // 18 x53y92 CPE[8]
00  // 19 x53y92 CPE[9]
00  // 20 x54y91 CPE[0]
00  // 21 x54y91 CPE[1]
00  // 22 x54y91 CPE[2]
00  // 23 x54y91 CPE[3]
00  // 24 x54y91 CPE[4]
00  // 25 x54y91 CPE[5]
00  // 26 x54y91 CPE[6]
00  // 27 x54y91 CPE[7]
00  // 28 x54y91 CPE[8]
00  // 29 x54y91 CPE[9]
00  // 30 x54y92 CPE[0]
00  // 31 x54y92 CPE[1]
00  // 32 x54y92 CPE[2]
00  // 33 x54y92 CPE[3]
00  // 34 x54y92 CPE[4]
00  // 35 x54y92 CPE[5]
00  // 36 x54y92 CPE[6]
00  // 37 x54y92 CPE[7]
00  // 38 x54y92 CPE[8]
00  // 39 x54y92 CPE[9]
00  // 40 x53y91 INMUX plane 2,1
00  // 41 x53y91 INMUX plane 4,3
00  // 42 x53y91 INMUX plane 6,5
00  // 43 x53y91 INMUX plane 8,7
00  // 44 x53y91 INMUX plane 10,9
00  // 45 x53y91 INMUX plane 12,11
10  // 46 x53y92 INMUX plane 2,1
00  // 47 x53y92 INMUX plane 4,3
00  // 48 x53y92 INMUX plane 6,5
00  // 49 x53y92 INMUX plane 8,7
00  // 50 x53y92 INMUX plane 10,9
00  // 51 x53y92 INMUX plane 12,11
00  // 52 x54y91 INMUX plane 2,1
00  // 53 x54y91 INMUX plane 4,3
00  // 54 x54y91 INMUX plane 6,5
00  // 55 x54y91 INMUX plane 8,7
00  // 56 x54y91 INMUX plane 10,9
00  // 57 x54y91 INMUX plane 12,11
00  // 58 x54y92 INMUX plane 2,1
00  // 59 x54y92 INMUX plane 4,3
00  // 60 x54y92 INMUX plane 6,5
00  // 61 x54y92 INMUX plane 8,7
00  // 62 x54y92 INMUX plane 10,9
00  // 63 x54y92 INMUX plane 12,11
00  // 64 x54y92 SB_BIG plane 1
00  // 65 x54y92 SB_BIG plane 1
20  // 66 x54y92 SB_DRIVE plane 2,1
03  // 67 x54y92 SB_BIG plane 2
32  // 68 x54y92 SB_BIG plane 2
66 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x161y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8731     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2E // y_sel: 91
8D // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8739
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y91
00  // 14 right_edge_EN1 at x163y91
00  // 15 right_edge_EN2 at x163y91
00  // 16 right_edge_EN0 at x163y92
00  // 17 right_edge_EN1 at x163y92
00  // 18 right_edge_EN2 at x163y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y92 SB_BIG plane 1
12  // 65 x162y92 SB_BIG plane 1
00  // 66 x162y92 SB_DRIVE plane 2,1
48  // 67 x162y92 SB_BIG plane 2
12  // 68 x162y92 SB_BIG plane 2
48  // 69 x162y92 SB_BIG plane 3
12  // 70 x162y92 SB_BIG plane 3
00  // 71 x162y92 SB_DRIVE plane 4,3
48  // 72 x162y92 SB_BIG plane 4
12  // 73 x162y92 SB_BIG plane 4
48  // 74 x162y92 SB_BIG plane 5
12  // 75 x162y92 SB_BIG plane 5
00  // 76 x162y92 SB_DRIVE plane 6,5
48  // 77 x162y92 SB_BIG plane 6
12  // 78 x162y92 SB_BIG plane 6
48  // 79 x162y92 SB_BIG plane 7
12  // 80 x162y92 SB_BIG plane 7
00  // 81 x162y92 SB_DRIVE plane 8,7
48  // 82 x162y92 SB_BIG plane 8
12  // 83 x162y92 SB_BIG plane 8
48  // 84 x162y92 SB_BIG plane 9
12  // 85 x162y92 SB_BIG plane 9
00  // 86 x162y92 SB_DRIVE plane 10,9
48  // 87 x162y92 SB_BIG plane 10
12  // 88 x162y92 SB_BIG plane 10
48  // 89 x162y92 SB_BIG plane 11
12  // 90 x162y92 SB_BIG plane 11
00  // 91 x162y92 SB_DRIVE plane 12,11
48  // 92 x162y92 SB_BIG plane 12
12  // 93 x162y92 SB_BIG plane 12
A8  // 94 x161y91 SB_SML plane 1
82  // 95 x161y91 SB_SML plane 2,1
2A  // 96 x161y91 SB_SML plane 2
A8  // 97 x161y91 SB_SML plane 3
82  // 98 x161y91 SB_SML plane 4,3
2A  // 99 x161y91 SB_SML plane 4
A8  // 100 x161y91 SB_SML plane 5
82  // 101 x161y91 SB_SML plane 6,5
2A  // 102 x161y91 SB_SML plane 6
A8  // 103 x161y91 SB_SML plane 7
82  // 104 x161y91 SB_SML plane 8,7
2A  // 105 x161y91 SB_SML plane 8
A8  // 106 x161y91 SB_SML plane 9
82  // 107 x161y91 SB_SML plane 10,9
2A  // 108 x161y91 SB_SML plane 10
A8  // 109 x161y91 SB_SML plane 11
82  // 110 x161y91 SB_SML plane 12,11
2A  // 111 x161y91 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 87AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2F // y_sel: 93
2B // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 87B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y93
00  // 14 left_edge_EN1 at x-2y93
00  // 15 left_edge_EN2 at x-2y93
00  // 16 left_edge_EN0 at x-2y94
00  // 17 left_edge_EN1 at x-2y94
00  // 18 left_edge_EN2 at x-2y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y94 SB_BIG plane 1
12  // 65 x0y94 SB_BIG plane 1
00  // 66 x0y94 SB_DRIVE plane 2,1
48  // 67 x0y94 SB_BIG plane 2
12  // 68 x0y94 SB_BIG plane 2
48  // 69 x0y94 SB_BIG plane 3
12  // 70 x0y94 SB_BIG plane 3
00  // 71 x0y94 SB_DRIVE plane 4,3
48  // 72 x0y94 SB_BIG plane 4
12  // 73 x0y94 SB_BIG plane 4
48  // 74 x0y94 SB_BIG plane 5
12  // 75 x0y94 SB_BIG plane 5
00  // 76 x0y94 SB_DRIVE plane 6,5
48  // 77 x0y94 SB_BIG plane 6
12  // 78 x0y94 SB_BIG plane 6
48  // 79 x0y94 SB_BIG plane 7
12  // 80 x0y94 SB_BIG plane 7
00  // 81 x0y94 SB_DRIVE plane 8,7
48  // 82 x0y94 SB_BIG plane 8
12  // 83 x0y94 SB_BIG plane 8
8F  // 84 x0y94 SB_BIG plane 9
24  // 85 x0y94 SB_BIG plane 9
01  // 86 x0y94 SB_DRIVE plane 10,9
B8  // 87 x0y94 SB_BIG plane 10
24  // 88 x0y94 SB_BIG plane 10
48  // 89 x0y94 SB_BIG plane 11
12  // 90 x0y94 SB_BIG plane 11
00  // 91 x0y94 SB_DRIVE plane 12,11
48  // 92 x0y94 SB_BIG plane 12
12  // 93 x0y94 SB_BIG plane 12
A8  // 94 x-1y93 SB_SML plane 1
82  // 95 x-1y93 SB_SML plane 2,1
2A  // 96 x-1y93 SB_SML plane 2
A8  // 97 x-1y93 SB_SML plane 3
82  // 98 x-1y93 SB_SML plane 4,3
2A  // 99 x-1y93 SB_SML plane 4
A8  // 100 x-1y93 SB_SML plane 5
82  // 101 x-1y93 SB_SML plane 6,5
2A  // 102 x-1y93 SB_SML plane 6
A8  // 103 x-1y93 SB_SML plane 7
82  // 104 x-1y93 SB_SML plane 8,7
2A  // 105 x-1y93 SB_SML plane 8
A8  // 106 x-1y93 SB_SML plane 9
82  // 107 x-1y93 SB_SML plane 10,9
2A  // 108 x-1y93 SB_SML plane 10
A8  // 109 x-1y93 SB_SML plane 11
82  // 110 x-1y93 SB_SML plane 12,11
2A  // 111 x-1y93 SB_SML plane 12
5E // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 882D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
2F // y_sel: 93
F3 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8835
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x1y93 CPE[0]
00  //  1 x1y93 CPE[1]
00  //  2 x1y93 CPE[2]
00  //  3 x1y93 CPE[3]
00  //  4 x1y93 CPE[4]
00  //  5 x1y93 CPE[5]
00  //  6 x1y93 CPE[6]
00  //  7 x1y93 CPE[7]
00  //  8 x1y93 CPE[8]
00  //  9 x1y93 CPE[9]
00  // 10 x1y94 CPE[0]
00  // 11 x1y94 CPE[1]
00  // 12 x1y94 CPE[2]
00  // 13 x1y94 CPE[3]
00  // 14 x1y94 CPE[4]
00  // 15 x1y94 CPE[5]
00  // 16 x1y94 CPE[6]
00  // 17 x1y94 CPE[7]
00  // 18 x1y94 CPE[8]
00  // 19 x1y94 CPE[9]
00  // 20 x2y93 CPE[0]
00  // 21 x2y93 CPE[1]
00  // 22 x2y93 CPE[2]
00  // 23 x2y93 CPE[3]
00  // 24 x2y93 CPE[4]
00  // 25 x2y93 CPE[5]
00  // 26 x2y93 CPE[6]
00  // 27 x2y93 CPE[7]
00  // 28 x2y93 CPE[8]
00  // 29 x2y93 CPE[9]
00  // 30 x2y94 CPE[0]
00  // 31 x2y94 CPE[1]
00  // 32 x2y94 CPE[2]
00  // 33 x2y94 CPE[3]
00  // 34 x2y94 CPE[4]
00  // 35 x2y94 CPE[5]
00  // 36 x2y94 CPE[6]
00  // 37 x2y94 CPE[7]
00  // 38 x2y94 CPE[8]
00  // 39 x2y94 CPE[9]
00  // 40 x1y93 INMUX plane 2,1
00  // 41 x1y93 INMUX plane 4,3
00  // 42 x1y93 INMUX plane 6,5
00  // 43 x1y93 INMUX plane 8,7
00  // 44 x1y93 INMUX plane 10,9
00  // 45 x1y93 INMUX plane 12,11
00  // 46 x1y94 INMUX plane 2,1
00  // 47 x1y94 INMUX plane 4,3
00  // 48 x1y94 INMUX plane 6,5
00  // 49 x1y94 INMUX plane 8,7
09  // 50 x1y94 INMUX plane 10,9
00  // 51 x1y94 INMUX plane 12,11
00  // 52 x2y93 INMUX plane 2,1
00  // 53 x2y93 INMUX plane 4,3
00  // 54 x2y93 INMUX plane 6,5
00  // 55 x2y93 INMUX plane 8,7
09  // 56 x2y93 INMUX plane 10,9
00  // 57 x2y93 INMUX plane 12,11
00  // 58 x2y94 INMUX plane 2,1
00  // 59 x2y94 INMUX plane 4,3
00  // 60 x2y94 INMUX plane 6,5
00  // 61 x2y94 INMUX plane 8,7
09  // 62 x2y94 INMUX plane 10,9
00  // 63 x2y94 INMUX plane 12,11
00  // 64 x1y93 SB_BIG plane 1
00  // 65 x1y93 SB_BIG plane 1
00  // 66 x1y93 SB_DRIVE plane 2,1
00  // 67 x1y93 SB_BIG plane 2
00  // 68 x1y93 SB_BIG plane 2
00  // 69 x1y93 SB_BIG plane 3
00  // 70 x1y93 SB_BIG plane 3
00  // 71 x1y93 SB_DRIVE plane 4,3
00  // 72 x1y93 SB_BIG plane 4
00  // 73 x1y93 SB_BIG plane 4
00  // 74 x1y93 SB_BIG plane 5
00  // 75 x1y93 SB_BIG plane 5
00  // 76 x1y93 SB_DRIVE plane 6,5
00  // 77 x1y93 SB_BIG plane 6
00  // 78 x1y93 SB_BIG plane 6
00  // 79 x1y93 SB_BIG plane 7
00  // 80 x1y93 SB_BIG plane 7
00  // 81 x1y93 SB_DRIVE plane 8,7
00  // 82 x1y93 SB_BIG plane 8
00  // 83 x1y93 SB_BIG plane 8
0F  // 84 x1y93 SB_BIG plane 9
00  // 85 x1y93 SB_BIG plane 9
00  // 86 x1y93 SB_DRIVE plane 10,9
38  // 87 x1y93 SB_BIG plane 10
4F // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x3y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8893     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
2F // y_sel: 93
9B // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 889B
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y93 CPE[0]
00  //  1 x3y93 CPE[1]
00  //  2 x3y93 CPE[2]
00  //  3 x3y93 CPE[3]
00  //  4 x3y93 CPE[4]
00  //  5 x3y93 CPE[5]
00  //  6 x3y93 CPE[6]
00  //  7 x3y93 CPE[7]
00  //  8 x3y93 CPE[8]
00  //  9 x3y93 CPE[9]
00  // 10 x3y94 CPE[0]
00  // 11 x3y94 CPE[1]
00  // 12 x3y94 CPE[2]
00  // 13 x3y94 CPE[3]
00  // 14 x3y94 CPE[4]
00  // 15 x3y94 CPE[5]
00  // 16 x3y94 CPE[6]
00  // 17 x3y94 CPE[7]
00  // 18 x3y94 CPE[8]
00  // 19 x3y94 CPE[9]
00  // 20 x4y93 CPE[0]
00  // 21 x4y93 CPE[1]
00  // 22 x4y93 CPE[2]
00  // 23 x4y93 CPE[3]
00  // 24 x4y93 CPE[4]
00  // 25 x4y93 CPE[5]
00  // 26 x4y93 CPE[6]
00  // 27 x4y93 CPE[7]
00  // 28 x4y93 CPE[8]
00  // 29 x4y93 CPE[9]
00  // 30 x4y94 CPE[0]
00  // 31 x4y94 CPE[1]
00  // 32 x4y94 CPE[2]
00  // 33 x4y94 CPE[3]
00  // 34 x4y94 CPE[4]
00  // 35 x4y94 CPE[5]
00  // 36 x4y94 CPE[6]
00  // 37 x4y94 CPE[7]
00  // 38 x4y94 CPE[8]
00  // 39 x4y94 CPE[9]
00  // 40 x3y93 INMUX plane 2,1
00  // 41 x3y93 INMUX plane 4,3
00  // 42 x3y93 INMUX plane 6,5
00  // 43 x3y93 INMUX plane 8,7
09  // 44 x3y93 INMUX plane 10,9
42 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x5y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 88CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
2F // y_sel: 93
43 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 88D6
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y93 CPE[0]
00  //  1 x5y93 CPE[1]
00  //  2 x5y93 CPE[2]
00  //  3 x5y93 CPE[3]
00  //  4 x5y93 CPE[4]
00  //  5 x5y93 CPE[5]
00  //  6 x5y93 CPE[6]
00  //  7 x5y93 CPE[7]
00  //  8 x5y93 CPE[8]
00  //  9 x5y93 CPE[9]
00  // 10 x5y94 CPE[0]
00  // 11 x5y94 CPE[1]
00  // 12 x5y94 CPE[2]
00  // 13 x5y94 CPE[3]
00  // 14 x5y94 CPE[4]
00  // 15 x5y94 CPE[5]
00  // 16 x5y94 CPE[6]
00  // 17 x5y94 CPE[7]
00  // 18 x5y94 CPE[8]
00  // 19 x5y94 CPE[9]
00  // 20 x6y93 CPE[0]
00  // 21 x6y93 CPE[1]
00  // 22 x6y93 CPE[2]
00  // 23 x6y93 CPE[3]
00  // 24 x6y93 CPE[4]
00  // 25 x6y93 CPE[5]
00  // 26 x6y93 CPE[6]
00  // 27 x6y93 CPE[7]
00  // 28 x6y93 CPE[8]
00  // 29 x6y93 CPE[9]
00  // 30 x6y94 CPE[0]
00  // 31 x6y94 CPE[1]
00  // 32 x6y94 CPE[2]
00  // 33 x6y94 CPE[3]
00  // 34 x6y94 CPE[4]
00  // 35 x6y94 CPE[5]
00  // 36 x6y94 CPE[6]
00  // 37 x6y94 CPE[7]
00  // 38 x6y94 CPE[8]
00  // 39 x6y94 CPE[9]
00  // 40 x5y93 INMUX plane 2,1
00  // 41 x5y93 INMUX plane 4,3
00  // 42 x5y93 INMUX plane 6,5
00  // 43 x5y93 INMUX plane 8,7
00  // 44 x5y93 INMUX plane 10,9
00  // 45 x5y93 INMUX plane 12,11
00  // 46 x5y94 INMUX plane 2,1
00  // 47 x5y94 INMUX plane 4,3
00  // 48 x5y94 INMUX plane 6,5
00  // 49 x5y94 INMUX plane 8,7
00  // 50 x5y94 INMUX plane 10,9
00  // 51 x5y94 INMUX plane 12,11
00  // 52 x6y93 INMUX plane 2,1
00  // 53 x6y93 INMUX plane 4,3
00  // 54 x6y93 INMUX plane 6,5
00  // 55 x6y93 INMUX plane 8,7
00  // 56 x6y93 INMUX plane 10,9
00  // 57 x6y93 INMUX plane 12,11
00  // 58 x6y94 INMUX plane 2,1
00  // 59 x6y94 INMUX plane 4,3
00  // 60 x6y94 INMUX plane 6,5
00  // 61 x6y94 INMUX plane 8,7
00  // 62 x6y94 INMUX plane 10,9
00  // 63 x6y94 INMUX plane 12,11
00  // 64 x5y93 SB_BIG plane 1
00  // 65 x5y93 SB_BIG plane 1
00  // 66 x5y93 SB_DRIVE plane 2,1
00  // 67 x5y93 SB_BIG plane 2
00  // 68 x5y93 SB_BIG plane 2
00  // 69 x5y93 SB_BIG plane 3
00  // 70 x5y93 SB_BIG plane 3
00  // 71 x5y93 SB_DRIVE plane 4,3
00  // 72 x5y93 SB_BIG plane 4
00  // 73 x5y93 SB_BIG plane 4
00  // 74 x5y93 SB_BIG plane 5
00  // 75 x5y93 SB_BIG plane 5
00  // 76 x5y93 SB_DRIVE plane 6,5
00  // 77 x5y93 SB_BIG plane 6
00  // 78 x5y93 SB_BIG plane 6
00  // 79 x5y93 SB_BIG plane 7
00  // 80 x5y93 SB_BIG plane 7
00  // 81 x5y93 SB_DRIVE plane 8,7
00  // 82 x5y93 SB_BIG plane 8
00  // 83 x5y93 SB_BIG plane 8
00  // 84 x5y93 SB_BIG plane 9
00  // 85 x5y93 SB_BIG plane 9
04  // 86 x5y93 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x11y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8933     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
2F // y_sel: 93
FB // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 893B
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x11y93 CPE[0]
00  //  1 x11y93 CPE[1]
00  //  2 x11y93 CPE[2]
00  //  3 x11y93 CPE[3]
00  //  4 x11y93 CPE[4]
00  //  5 x11y93 CPE[5]
00  //  6 x11y93 CPE[6]
00  //  7 x11y93 CPE[7]
00  //  8 x11y93 CPE[8]
00  //  9 x11y93 CPE[9]
00  // 10 x11y94 CPE[0]
00  // 11 x11y94 CPE[1]
00  // 12 x11y94 CPE[2]
00  // 13 x11y94 CPE[3]
00  // 14 x11y94 CPE[4]
00  // 15 x11y94 CPE[5]
00  // 16 x11y94 CPE[6]
00  // 17 x11y94 CPE[7]
00  // 18 x11y94 CPE[8]
00  // 19 x11y94 CPE[9]
00  // 20 x12y93 CPE[0]
00  // 21 x12y93 CPE[1]
00  // 22 x12y93 CPE[2]
00  // 23 x12y93 CPE[3]
00  // 24 x12y93 CPE[4]
00  // 25 x12y93 CPE[5]
00  // 26 x12y93 CPE[6]
00  // 27 x12y93 CPE[7]
00  // 28 x12y93 CPE[8]
00  // 29 x12y93 CPE[9]
00  // 30 x12y94 CPE[0]
00  // 31 x12y94 CPE[1]
00  // 32 x12y94 CPE[2]
00  // 33 x12y94 CPE[3]
00  // 34 x12y94 CPE[4]
00  // 35 x12y94 CPE[5]
00  // 36 x12y94 CPE[6]
00  // 37 x12y94 CPE[7]
00  // 38 x12y94 CPE[8]
00  // 39 x12y94 CPE[9]
00  // 40 x11y93 INMUX plane 2,1
00  // 41 x11y93 INMUX plane 4,3
00  // 42 x11y93 INMUX plane 6,5
00  // 43 x11y93 INMUX plane 8,7
00  // 44 x11y93 INMUX plane 10,9
00  // 45 x11y93 INMUX plane 12,11
00  // 46 x11y94 INMUX plane 2,1
00  // 47 x11y94 INMUX plane 4,3
00  // 48 x11y94 INMUX plane 6,5
00  // 49 x11y94 INMUX plane 8,7
00  // 50 x11y94 INMUX plane 10,9
00  // 51 x11y94 INMUX plane 12,11
00  // 52 x12y93 INMUX plane 2,1
00  // 53 x12y93 INMUX plane 4,3
00  // 54 x12y93 INMUX plane 6,5
00  // 55 x12y93 INMUX plane 8,7
00  // 56 x12y93 INMUX plane 10,9
00  // 57 x12y93 INMUX plane 12,11
00  // 58 x12y94 INMUX plane 2,1
00  // 59 x12y94 INMUX plane 4,3
00  // 60 x12y94 INMUX plane 6,5
00  // 61 x12y94 INMUX plane 8,7
00  // 62 x12y94 INMUX plane 10,9
00  // 63 x12y94 INMUX plane 12,11
00  // 64 x12y94 SB_BIG plane 1
00  // 65 x12y94 SB_BIG plane 1
00  // 66 x12y94 SB_DRIVE plane 2,1
00  // 67 x12y94 SB_BIG plane 2
00  // 68 x12y94 SB_BIG plane 2
00  // 69 x12y94 SB_BIG plane 3
00  // 70 x12y94 SB_BIG plane 3
00  // 71 x12y94 SB_DRIVE plane 4,3
00  // 72 x12y94 SB_BIG plane 4
00  // 73 x12y94 SB_BIG plane 4
00  // 74 x12y94 SB_BIG plane 5
00  // 75 x12y94 SB_BIG plane 5
00  // 76 x12y94 SB_DRIVE plane 6,5
00  // 77 x12y94 SB_BIG plane 6
00  // 78 x12y94 SB_BIG plane 6
00  // 79 x12y94 SB_BIG plane 7
00  // 80 x12y94 SB_BIG plane 7
00  // 81 x12y94 SB_DRIVE plane 8,7
00  // 82 x12y94 SB_BIG plane 8
00  // 83 x12y94 SB_BIG plane 8
29  // 84 x12y94 SB_BIG plane 9
E2 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x13y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8996     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
2F // y_sel: 93
23 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 899E
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x13y93 CPE[0]
00  //  1 x13y93 CPE[1]
00  //  2 x13y93 CPE[2]
00  //  3 x13y93 CPE[3]
00  //  4 x13y93 CPE[4]
00  //  5 x13y93 CPE[5]
00  //  6 x13y93 CPE[6]
00  //  7 x13y93 CPE[7]
00  //  8 x13y93 CPE[8]
00  //  9 x13y93 CPE[9]
00  // 10 x13y94 CPE[0]
00  // 11 x13y94 CPE[1]
00  // 12 x13y94 CPE[2]
00  // 13 x13y94 CPE[3]
00  // 14 x13y94 CPE[4]
00  // 15 x13y94 CPE[5]
00  // 16 x13y94 CPE[6]
00  // 17 x13y94 CPE[7]
00  // 18 x13y94 CPE[8]
00  // 19 x13y94 CPE[9]
00  // 20 x14y93 CPE[0]
00  // 21 x14y93 CPE[1]
00  // 22 x14y93 CPE[2]
00  // 23 x14y93 CPE[3]
00  // 24 x14y93 CPE[4]
00  // 25 x14y93 CPE[5]
00  // 26 x14y93 CPE[6]
00  // 27 x14y93 CPE[7]
00  // 28 x14y93 CPE[8]
00  // 29 x14y93 CPE[9]
00  // 30 x14y94 CPE[0]
00  // 31 x14y94 CPE[1]
00  // 32 x14y94 CPE[2]
00  // 33 x14y94 CPE[3]
00  // 34 x14y94 CPE[4]
00  // 35 x14y94 CPE[5]
00  // 36 x14y94 CPE[6]
00  // 37 x14y94 CPE[7]
00  // 38 x14y94 CPE[8]
00  // 39 x14y94 CPE[9]
00  // 40 x13y93 INMUX plane 2,1
00  // 41 x13y93 INMUX plane 4,3
00  // 42 x13y93 INMUX plane 6,5
00  // 43 x13y93 INMUX plane 8,7
00  // 44 x13y93 INMUX plane 10,9
00  // 45 x13y93 INMUX plane 12,11
00  // 46 x13y94 INMUX plane 2,1
00  // 47 x13y94 INMUX plane 4,3
00  // 48 x13y94 INMUX plane 6,5
00  // 49 x13y94 INMUX plane 8,7
01  // 50 x13y94 INMUX plane 10,9
00  // 51 x13y94 INMUX plane 12,11
00  // 52 x14y93 INMUX plane 2,1
00  // 53 x14y93 INMUX plane 4,3
00  // 54 x14y93 INMUX plane 6,5
00  // 55 x14y93 INMUX plane 8,7
01  // 56 x14y93 INMUX plane 10,9
00  // 57 x14y93 INMUX plane 12,11
00  // 58 x14y94 INMUX plane 2,1
00  // 59 x14y94 INMUX plane 4,3
00  // 60 x14y94 INMUX plane 6,5
00  // 61 x14y94 INMUX plane 8,7
01  // 62 x14y94 INMUX plane 10,9
00  // 63 x14y94 INMUX plane 12,11
00  // 64 x13y93 SB_BIG plane 1
00  // 65 x13y93 SB_BIG plane 1
00  // 66 x13y93 SB_DRIVE plane 2,1
00  // 67 x13y93 SB_BIG plane 2
00  // 68 x13y93 SB_BIG plane 2
00  // 69 x13y93 SB_BIG plane 3
00  // 70 x13y93 SB_BIG plane 3
00  // 71 x13y93 SB_DRIVE plane 4,3
00  // 72 x13y93 SB_BIG plane 4
00  // 73 x13y93 SB_BIG plane 4
00  // 74 x13y93 SB_BIG plane 5
00  // 75 x13y93 SB_BIG plane 5
00  // 76 x13y93 SB_DRIVE plane 6,5
00  // 77 x13y93 SB_BIG plane 6
00  // 78 x13y93 SB_BIG plane 6
00  // 79 x13y93 SB_BIG plane 7
00  // 80 x13y93 SB_BIG plane 7
00  // 81 x13y93 SB_DRIVE plane 8,7
00  // 82 x13y93 SB_BIG plane 8
00  // 83 x13y93 SB_BIG plane 8
29  // 84 x13y93 SB_BIG plane 9
00  // 85 x13y93 SB_BIG plane 9
01  // 86 x13y93 SB_DRIVE plane 10,9
0A // -- CRC low byte
67 // -- CRC high byte


// Config Latches on x15y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 89FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
2F // y_sel: 93
EB // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A03
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y93 CPE[0]
00  //  1 x15y93 CPE[1]
00  //  2 x15y93 CPE[2]
00  //  3 x15y93 CPE[3]
00  //  4 x15y93 CPE[4]
00  //  5 x15y93 CPE[5]
00  //  6 x15y93 CPE[6]
00  //  7 x15y93 CPE[7]
00  //  8 x15y93 CPE[8]
00  //  9 x15y93 CPE[9]
00  // 10 x15y94 CPE[0]
00  // 11 x15y94 CPE[1]
00  // 12 x15y94 CPE[2]
00  // 13 x15y94 CPE[3]
00  // 14 x15y94 CPE[4]
00  // 15 x15y94 CPE[5]
00  // 16 x15y94 CPE[6]
00  // 17 x15y94 CPE[7]
00  // 18 x15y94 CPE[8]
00  // 19 x15y94 CPE[9]
00  // 20 x16y93 CPE[0]
00  // 21 x16y93 CPE[1]
00  // 22 x16y93 CPE[2]
00  // 23 x16y93 CPE[3]
00  // 24 x16y93 CPE[4]
00  // 25 x16y93 CPE[5]
00  // 26 x16y93 CPE[6]
00  // 27 x16y93 CPE[7]
00  // 28 x16y93 CPE[8]
00  // 29 x16y93 CPE[9]
00  // 30 x16y94 CPE[0]
00  // 31 x16y94 CPE[1]
00  // 32 x16y94 CPE[2]
00  // 33 x16y94 CPE[3]
00  // 34 x16y94 CPE[4]
00  // 35 x16y94 CPE[5]
00  // 36 x16y94 CPE[6]
00  // 37 x16y94 CPE[7]
00  // 38 x16y94 CPE[8]
00  // 39 x16y94 CPE[9]
00  // 40 x15y93 INMUX plane 2,1
00  // 41 x15y93 INMUX plane 4,3
00  // 42 x15y93 INMUX plane 6,5
00  // 43 x15y93 INMUX plane 8,7
01  // 44 x15y93 INMUX plane 10,9
00  // 45 x15y93 INMUX plane 12,11
00  // 46 x15y94 INMUX plane 2,1
00  // 47 x15y94 INMUX plane 4,3
00  // 48 x15y94 INMUX plane 6,5
00  // 49 x15y94 INMUX plane 8,7
00  // 50 x15y94 INMUX plane 10,9
00  // 51 x15y94 INMUX plane 12,11
00  // 52 x16y93 INMUX plane 2,1
00  // 53 x16y93 INMUX plane 4,3
00  // 54 x16y93 INMUX plane 6,5
00  // 55 x16y93 INMUX plane 8,7
00  // 56 x16y93 INMUX plane 10,9
00  // 57 x16y93 INMUX plane 12,11
00  // 58 x16y94 INMUX plane 2,1
00  // 59 x16y94 INMUX plane 4,3
00  // 60 x16y94 INMUX plane 6,5
00  // 61 x16y94 INMUX plane 8,7
00  // 62 x16y94 INMUX plane 10,9
00  // 63 x16y94 INMUX plane 12,11
00  // 64 x16y94 SB_BIG plane 1
00  // 65 x16y94 SB_BIG plane 1
00  // 66 x16y94 SB_DRIVE plane 2,1
00  // 67 x16y94 SB_BIG plane 2
00  // 68 x16y94 SB_BIG plane 2
00  // 69 x16y94 SB_BIG plane 3
00  // 70 x16y94 SB_BIG plane 3
00  // 71 x16y94 SB_DRIVE plane 4,3
00  // 72 x16y94 SB_BIG plane 4
00  // 73 x16y94 SB_BIG plane 4
00  // 74 x16y94 SB_BIG plane 5
00  // 75 x16y94 SB_BIG plane 5
00  // 76 x16y94 SB_DRIVE plane 6,5
00  // 77 x16y94 SB_BIG plane 6
00  // 78 x16y94 SB_BIG plane 6
00  // 79 x16y94 SB_BIG plane 7
00  // 80 x16y94 SB_BIG plane 7
00  // 81 x16y94 SB_DRIVE plane 8,7
00  // 82 x16y94 SB_BIG plane 8
00  // 83 x16y94 SB_BIG plane 8
31  // 84 x16y94 SB_BIG plane 9
00  // 85 x16y94 SB_BIG plane 9
05  // 86 x16y94 SB_DRIVE plane 10,9
AD // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x17y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
2F // y_sel: 93
33 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A68
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x17y93 CPE[0]
00  //  1 x17y93 CPE[1]
00  //  2 x17y93 CPE[2]
00  //  3 x17y93 CPE[3]
00  //  4 x17y93 CPE[4]
00  //  5 x17y93 CPE[5]
00  //  6 x17y93 CPE[6]
00  //  7 x17y93 CPE[7]
00  //  8 x17y93 CPE[8]
00  //  9 x17y93 CPE[9]
00  // 10 x17y94 CPE[0]
00  // 11 x17y94 CPE[1]
00  // 12 x17y94 CPE[2]
00  // 13 x17y94 CPE[3]
00  // 14 x17y94 CPE[4]
00  // 15 x17y94 CPE[5]
00  // 16 x17y94 CPE[6]
00  // 17 x17y94 CPE[7]
00  // 18 x17y94 CPE[8]
00  // 19 x17y94 CPE[9]
00  // 20 x18y93 CPE[0]
00  // 21 x18y93 CPE[1]
00  // 22 x18y93 CPE[2]
00  // 23 x18y93 CPE[3]
00  // 24 x18y93 CPE[4]
00  // 25 x18y93 CPE[5]
00  // 26 x18y93 CPE[6]
00  // 27 x18y93 CPE[7]
00  // 28 x18y93 CPE[8]
00  // 29 x18y93 CPE[9]
00  // 30 x18y94 CPE[0]
00  // 31 x18y94 CPE[1]
00  // 32 x18y94 CPE[2]
00  // 33 x18y94 CPE[3]
00  // 34 x18y94 CPE[4]
00  // 35 x18y94 CPE[5]
00  // 36 x18y94 CPE[6]
00  // 37 x18y94 CPE[7]
00  // 38 x18y94 CPE[8]
00  // 39 x18y94 CPE[9]
00  // 40 x17y93 INMUX plane 2,1
00  // 41 x17y93 INMUX plane 4,3
00  // 42 x17y93 INMUX plane 6,5
00  // 43 x17y93 INMUX plane 8,7
00  // 44 x17y93 INMUX plane 10,9
00  // 45 x17y93 INMUX plane 12,11
00  // 46 x17y94 INMUX plane 2,1
00  // 47 x17y94 INMUX plane 4,3
00  // 48 x17y94 INMUX plane 6,5
00  // 49 x17y94 INMUX plane 8,7
01  // 50 x17y94 INMUX plane 10,9
00  // 51 x17y94 INMUX plane 12,11
00  // 52 x18y93 INMUX plane 2,1
00  // 53 x18y93 INMUX plane 4,3
00  // 54 x18y93 INMUX plane 6,5
00  // 55 x18y93 INMUX plane 8,7
00  // 56 x18y93 INMUX plane 10,9
00  // 57 x18y93 INMUX plane 12,11
00  // 58 x18y94 INMUX plane 2,1
00  // 59 x18y94 INMUX plane 4,3
00  // 60 x18y94 INMUX plane 6,5
00  // 61 x18y94 INMUX plane 8,7
01  // 62 x18y94 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x19y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8AAD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2F // y_sel: 93
5B // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8AB5
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x19y93 CPE[0]
00  //  1 x19y93 CPE[1]
00  //  2 x19y93 CPE[2]
00  //  3 x19y93 CPE[3]
00  //  4 x19y93 CPE[4]
00  //  5 x19y93 CPE[5]
00  //  6 x19y93 CPE[6]
00  //  7 x19y93 CPE[7]
00  //  8 x19y93 CPE[8]
00  //  9 x19y93 CPE[9]
00  // 10 x19y94 CPE[0]
00  // 11 x19y94 CPE[1]
00  // 12 x19y94 CPE[2]
00  // 13 x19y94 CPE[3]
00  // 14 x19y94 CPE[4]
00  // 15 x19y94 CPE[5]
00  // 16 x19y94 CPE[6]
00  // 17 x19y94 CPE[7]
00  // 18 x19y94 CPE[8]
00  // 19 x19y94 CPE[9]
00  // 20 x20y93 CPE[0]
00  // 21 x20y93 CPE[1]
00  // 22 x20y93 CPE[2]
00  // 23 x20y93 CPE[3]
00  // 24 x20y93 CPE[4]
00  // 25 x20y93 CPE[5]
00  // 26 x20y93 CPE[6]
00  // 27 x20y93 CPE[7]
00  // 28 x20y93 CPE[8]
00  // 29 x20y93 CPE[9]
00  // 30 x20y94 CPE[0]
00  // 31 x20y94 CPE[1]
00  // 32 x20y94 CPE[2]
00  // 33 x20y94 CPE[3]
00  // 34 x20y94 CPE[4]
00  // 35 x20y94 CPE[5]
00  // 36 x20y94 CPE[6]
00  // 37 x20y94 CPE[7]
00  // 38 x20y94 CPE[8]
00  // 39 x20y94 CPE[9]
00  // 40 x19y93 INMUX plane 2,1
00  // 41 x19y93 INMUX plane 4,3
00  // 42 x19y93 INMUX plane 6,5
00  // 43 x19y93 INMUX plane 8,7
00  // 44 x19y93 INMUX plane 10,9
00  // 45 x19y93 INMUX plane 12,11
00  // 46 x19y94 INMUX plane 2,1
00  // 47 x19y94 INMUX plane 4,3
00  // 48 x19y94 INMUX plane 6,5
00  // 49 x19y94 INMUX plane 8,7
00  // 50 x19y94 INMUX plane 10,9
00  // 51 x19y94 INMUX plane 12,11
00  // 52 x20y93 INMUX plane 2,1
00  // 53 x20y93 INMUX plane 4,3
00  // 54 x20y93 INMUX plane 6,5
00  // 55 x20y93 INMUX plane 8,7
00  // 56 x20y93 INMUX plane 10,9
00  // 57 x20y93 INMUX plane 12,11
00  // 58 x20y94 INMUX plane 2,1
00  // 59 x20y94 INMUX plane 4,3
18  // 60 x20y94 INMUX plane 6,5
FF // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x21y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8AF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2F // y_sel: 93
83 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x21y93 CPE[0]  _a1417  C_MX2b////    
00  //  1 x21y93 CPE[1]
00  //  2 x21y93 CPE[2]
00  //  3 x21y93 CPE[3]
00  //  4 x21y93 CPE[4]
00  //  5 x21y93 CPE[5]
00  //  6 x21y93 CPE[6]
00  //  7 x21y93 CPE[7]
00  //  8 x21y93 CPE[8]
00  //  9 x21y93 CPE[9]
00  // 10 x21y94 CPE[0]  _a1302  C_OR////    
00  // 11 x21y94 CPE[1]
00  // 12 x21y94 CPE[2]
00  // 13 x21y94 CPE[3]
00  // 14 x21y94 CPE[4]
00  // 15 x21y94 CPE[5]
00  // 16 x21y94 CPE[6]
00  // 17 x21y94 CPE[7]
00  // 18 x21y94 CPE[8]
00  // 19 x21y94 CPE[9]
00  // 20 x22y93 CPE[0]  net1 = net2: _a768  C_ADDF2///ADDF2/
00  // 21 x22y93 CPE[1]
00  // 22 x22y93 CPE[2]
00  // 23 x22y93 CPE[3]
00  // 24 x22y93 CPE[4]
00  // 25 x22y93 CPE[5]
00  // 26 x22y93 CPE[6]
00  // 27 x22y93 CPE[7]
00  // 28 x22y93 CPE[8]
00  // 29 x22y93 CPE[9]
00  // 30 x22y94 CPE[0]  net1 = net2: _a770  C_ADDF2///ADDF2/
00  // 31 x22y94 CPE[1]
00  // 32 x22y94 CPE[2]
00  // 33 x22y94 CPE[3]
00  // 34 x22y94 CPE[4]
00  // 35 x22y94 CPE[5]
00  // 36 x22y94 CPE[6]
00  // 37 x22y94 CPE[7]
00  // 38 x22y94 CPE[8]
00  // 39 x22y94 CPE[9]
2A  // 40 x21y93 INMUX plane 2,1
00  // 41 x21y93 INMUX plane 4,3
00  // 42 x21y93 INMUX plane 6,5
3D  // 43 x21y93 INMUX plane 8,7
00  // 44 x21y93 INMUX plane 10,9
28  // 45 x21y93 INMUX plane 12,11
28  // 46 x21y94 INMUX plane 2,1
00  // 47 x21y94 INMUX plane 4,3
30  // 48 x21y94 INMUX plane 6,5
03  // 49 x21y94 INMUX plane 8,7
00  // 50 x21y94 INMUX plane 10,9
00  // 51 x21y94 INMUX plane 12,11
00  // 52 x22y93 INMUX plane 2,1
05  // 53 x22y93 INMUX plane 4,3
04  // 54 x22y93 INMUX plane 6,5
02  // 55 x22y93 INMUX plane 8,7
00  // 56 x22y93 INMUX plane 10,9
00  // 57 x22y93 INMUX plane 12,11
2C  // 58 x22y94 INMUX plane 2,1
07  // 59 x22y94 INMUX plane 4,3
28  // 60 x22y94 INMUX plane 6,5
01  // 61 x22y94 INMUX plane 8,7
00  // 62 x22y94 INMUX plane 10,9
15  // 63 x22y94 INMUX plane 12,11
08  // 64 x21y93 SB_BIG plane 1
13  // 65 x21y93 SB_BIG plane 1
00  // 66 x21y93 SB_DRIVE plane 2,1
11  // 67 x21y93 SB_BIG plane 2
24  // 68 x21y93 SB_BIG plane 2
48  // 69 x21y93 SB_BIG plane 3
12  // 70 x21y93 SB_BIG plane 3
00  // 71 x21y93 SB_DRIVE plane 4,3
48  // 72 x21y93 SB_BIG plane 4
12  // 73 x21y93 SB_BIG plane 4
41  // 74 x21y93 SB_BIG plane 5
12  // 75 x21y93 SB_BIG plane 5
00  // 76 x21y93 SB_DRIVE plane 6,5
48  // 77 x21y93 SB_BIG plane 6
12  // 78 x21y93 SB_BIG plane 6
41  // 79 x21y93 SB_BIG plane 7
12  // 80 x21y93 SB_BIG plane 7
01  // 81 x21y93 SB_DRIVE plane 8,7
48  // 82 x21y93 SB_BIG plane 8
02  // 83 x21y93 SB_BIG plane 8
48  // 84 x21y93 SB_BIG plane 9
12  // 85 x21y93 SB_BIG plane 9
00  // 86 x21y93 SB_DRIVE plane 10,9
48  // 87 x21y93 SB_BIG plane 10
12  // 88 x21y93 SB_BIG plane 10
48  // 89 x21y93 SB_BIG plane 11
12  // 90 x21y93 SB_BIG plane 11
00  // 91 x21y93 SB_DRIVE plane 12,11
48  // 92 x21y93 SB_BIG plane 12
12  // 93 x21y93 SB_BIG plane 12
A8  // 94 x22y94 SB_SML plane 1
E2  // 95 x22y94 SB_SML plane 2,1
54  // 96 x22y94 SB_SML plane 2
A8  // 97 x22y94 SB_SML plane 3
82  // 98 x22y94 SB_SML plane 4,3
2A  // 99 x22y94 SB_SML plane 4
A8  // 100 x22y94 SB_SML plane 5
82  // 101 x22y94 SB_SML plane 6,5
2A  // 102 x22y94 SB_SML plane 6
64  // 103 x22y94 SB_SML plane 7
83  // 104 x22y94 SB_SML plane 8,7
0A  // 105 x22y94 SB_SML plane 8
A8  // 106 x22y94 SB_SML plane 9
82  // 107 x22y94 SB_SML plane 10,9
2A  // 108 x22y94 SB_SML plane 10
A8  // 109 x22y94 SB_SML plane 11
82  // 110 x22y94 SB_SML plane 12,11
2A  // 111 x22y94 SB_SML plane 12
13 // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x23y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2F // y_sel: 93
8B // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B7E
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x23y93 CPE[0]  _a125  C_///AND/
00  //  1 x23y93 CPE[1]
00  //  2 x23y93 CPE[2]
00  //  3 x23y93 CPE[3]
00  //  4 x23y93 CPE[4]
00  //  5 x23y93 CPE[5]
00  //  6 x23y93 CPE[6]
00  //  7 x23y93 CPE[7]
00  //  8 x23y93 CPE[8]
00  //  9 x23y93 CPE[9]
00  // 10 x23y94 CPE[0]
00  // 11 x23y94 CPE[1]
00  // 12 x23y94 CPE[2]
00  // 13 x23y94 CPE[3]
00  // 14 x23y94 CPE[4]
00  // 15 x23y94 CPE[5]
00  // 16 x23y94 CPE[6]
00  // 17 x23y94 CPE[7]
00  // 18 x23y94 CPE[8]
00  // 19 x23y94 CPE[9]
00  // 20 x24y93 CPE[0]
00  // 21 x24y93 CPE[1]
00  // 22 x24y93 CPE[2]
00  // 23 x24y93 CPE[3]
00  // 24 x24y93 CPE[4]
00  // 25 x24y93 CPE[5]
00  // 26 x24y93 CPE[6]
00  // 27 x24y93 CPE[7]
00  // 28 x24y93 CPE[8]
00  // 29 x24y93 CPE[9]
00  // 30 x24y94 CPE[0]  _a259  C_MX2b////    
00  // 31 x24y94 CPE[1]
00  // 32 x24y94 CPE[2]
00  // 33 x24y94 CPE[3]
00  // 34 x24y94 CPE[4]
00  // 35 x24y94 CPE[5]
00  // 36 x24y94 CPE[6]
00  // 37 x24y94 CPE[7]
00  // 38 x24y94 CPE[8]
00  // 39 x24y94 CPE[9]
36  // 40 x23y93 INMUX plane 2,1
15  // 41 x23y93 INMUX plane 4,3
22  // 42 x23y93 INMUX plane 6,5
19  // 43 x23y93 INMUX plane 8,7
00  // 44 x23y93 INMUX plane 10,9
08  // 45 x23y93 INMUX plane 12,11
08  // 46 x23y94 INMUX plane 2,1
05  // 47 x23y94 INMUX plane 4,3
00  // 48 x23y94 INMUX plane 6,5
03  // 49 x23y94 INMUX plane 8,7
00  // 50 x23y94 INMUX plane 10,9
00  // 51 x23y94 INMUX plane 12,11
20  // 52 x24y93 INMUX plane 2,1
01  // 53 x24y93 INMUX plane 4,3
44  // 54 x24y93 INMUX plane 6,5
00  // 55 x24y93 INMUX plane 8,7
40  // 56 x24y93 INMUX plane 10,9
18  // 57 x24y93 INMUX plane 12,11
02  // 58 x24y94 INMUX plane 2,1
3D  // 59 x24y94 INMUX plane 4,3
46  // 60 x24y94 INMUX plane 6,5
07  // 61 x24y94 INMUX plane 8,7
40  // 62 x24y94 INMUX plane 10,9
25  // 63 x24y94 INMUX plane 12,11
48  // 64 x24y94 SB_BIG plane 1
12  // 65 x24y94 SB_BIG plane 1
80  // 66 x24y94 SB_DRIVE plane 2,1
C0  // 67 x24y94 SB_BIG plane 2
00  // 68 x24y94 SB_BIG plane 2
00  // 69 x24y94 SB_BIG plane 3
01  // 70 x24y94 SB_BIG plane 3
00  // 71 x24y94 SB_DRIVE plane 4,3
48  // 72 x24y94 SB_BIG plane 4
12  // 73 x24y94 SB_BIG plane 4
41  // 74 x24y94 SB_BIG plane 5
12  // 75 x24y94 SB_BIG plane 5
00  // 76 x24y94 SB_DRIVE plane 6,5
00  // 77 x24y94 SB_BIG plane 6
00  // 78 x24y94 SB_BIG plane 6
11  // 79 x24y94 SB_BIG plane 7
00  // 80 x24y94 SB_BIG plane 7
00  // 81 x24y94 SB_DRIVE plane 8,7
48  // 82 x24y94 SB_BIG plane 8
12  // 83 x24y94 SB_BIG plane 8
29  // 84 x24y94 SB_BIG plane 9
00  // 85 x24y94 SB_BIG plane 9
00  // 86 x24y94 SB_DRIVE plane 10,9
00  // 87 x24y94 SB_BIG plane 10
00  // 88 x24y94 SB_BIG plane 10
80  // 89 x24y94 SB_BIG plane 11
00  // 90 x24y94 SB_BIG plane 11
00  // 91 x24y94 SB_DRIVE plane 12,11
03  // 92 x24y94 SB_BIG plane 12
22  // 93 x24y94 SB_BIG plane 12
D3  // 94 x23y93 SB_SML plane 1
04  // 95 x23y93 SB_SML plane 2,1
00  // 96 x23y93 SB_SML plane 2
00  // 97 x23y93 SB_SML plane 3
80  // 98 x23y93 SB_SML plane 4,3
28  // 99 x23y93 SB_SML plane 4
30  // 100 x23y93 SB_SML plane 5
04  // 101 x23y93 SB_SML plane 6,5
04  // 102 x23y93 SB_SML plane 6
00  // 103 x23y93 SB_SML plane 7
80  // 104 x23y93 SB_SML plane 8,7
4A  // 105 x23y93 SB_SML plane 8
8A // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x25y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8BEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2F // y_sel: 93
53 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8BF6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y93 CPE[0]  _a56  C_AND////    
00  //  1 x25y93 CPE[1]
00  //  2 x25y93 CPE[2]
00  //  3 x25y93 CPE[3]
00  //  4 x25y93 CPE[4]
00  //  5 x25y93 CPE[5]
00  //  6 x25y93 CPE[6]
00  //  7 x25y93 CPE[7]
00  //  8 x25y93 CPE[8]
00  //  9 x25y93 CPE[9]
00  // 10 x25y94 CPE[0]  _a1126  C_MX4b////    
00  // 11 x25y94 CPE[1]
00  // 12 x25y94 CPE[2]
00  // 13 x25y94 CPE[3]
00  // 14 x25y94 CPE[4]
00  // 15 x25y94 CPE[5]
00  // 16 x25y94 CPE[6]
00  // 17 x25y94 CPE[7]
00  // 18 x25y94 CPE[8]
00  // 19 x25y94 CPE[9]
00  // 20 x26y93 CPE[0]  _a1219  C_AND////    
00  // 21 x26y93 CPE[1]
00  // 22 x26y93 CPE[2]
00  // 23 x26y93 CPE[3]
00  // 24 x26y93 CPE[4]
00  // 25 x26y93 CPE[5]
00  // 26 x26y93 CPE[6]
00  // 27 x26y93 CPE[7]
00  // 28 x26y93 CPE[8]
00  // 29 x26y93 CPE[9]
00  // 30 x26y94 CPE[0]  _a164  C_MX2b/D///    
00  // 31 x26y94 CPE[1]
00  // 32 x26y94 CPE[2]
00  // 33 x26y94 CPE[3]
00  // 34 x26y94 CPE[4]
00  // 35 x26y94 CPE[5]
00  // 36 x26y94 CPE[6]
00  // 37 x26y94 CPE[7]
00  // 38 x26y94 CPE[8]
00  // 39 x26y94 CPE[9]
3D  // 40 x25y93 INMUX plane 2,1
21  // 41 x25y93 INMUX plane 4,3
15  // 42 x25y93 INMUX plane 6,5
1F  // 43 x25y93 INMUX plane 8,7
28  // 44 x25y93 INMUX plane 10,9
05  // 45 x25y93 INMUX plane 12,11
20  // 46 x25y94 INMUX plane 2,1
0C  // 47 x25y94 INMUX plane 4,3
2C  // 48 x25y94 INMUX plane 6,5
39  // 49 x25y94 INMUX plane 8,7
01  // 50 x25y94 INMUX plane 10,9
08  // 51 x25y94 INMUX plane 12,11
03  // 52 x26y93 INMUX plane 2,1
21  // 53 x26y93 INMUX plane 4,3
39  // 54 x26y93 INMUX plane 6,5
3F  // 55 x26y93 INMUX plane 8,7
8D  // 56 x26y93 INMUX plane 10,9
25  // 57 x26y93 INMUX plane 12,11
0B  // 58 x26y94 INMUX plane 2,1
28  // 59 x26y94 INMUX plane 4,3
31  // 60 x26y94 INMUX plane 6,5
29  // 61 x26y94 INMUX plane 8,7
08  // 62 x26y94 INMUX plane 10,9
C1  // 63 x26y94 INMUX plane 12,11
48  // 64 x25y93 SB_BIG plane 1
12  // 65 x25y93 SB_BIG plane 1
00  // 66 x25y93 SB_DRIVE plane 2,1
48  // 67 x25y93 SB_BIG plane 2
12  // 68 x25y93 SB_BIG plane 2
48  // 69 x25y93 SB_BIG plane 3
12  // 70 x25y93 SB_BIG plane 3
20  // 71 x25y93 SB_DRIVE plane 4,3
01  // 72 x25y93 SB_BIG plane 4
20  // 73 x25y93 SB_BIG plane 4
08  // 74 x25y93 SB_BIG plane 5
14  // 75 x25y93 SB_BIG plane 5
02  // 76 x25y93 SB_DRIVE plane 6,5
48  // 77 x25y93 SB_BIG plane 6
12  // 78 x25y93 SB_BIG plane 6
C8  // 79 x25y93 SB_BIG plane 7
12  // 80 x25y93 SB_BIG plane 7
00  // 81 x25y93 SB_DRIVE plane 8,7
48  // 82 x25y93 SB_BIG plane 8
12  // 83 x25y93 SB_BIG plane 8
69  // 84 x25y93 SB_BIG plane 9
12  // 85 x25y93 SB_BIG plane 9
00  // 86 x25y93 SB_DRIVE plane 10,9
48  // 87 x25y93 SB_BIG plane 10
12  // 88 x25y93 SB_BIG plane 10
41  // 89 x25y93 SB_BIG plane 11
12  // 90 x25y93 SB_BIG plane 11
00  // 91 x25y93 SB_DRIVE plane 12,11
C8  // 92 x25y93 SB_BIG plane 12
22  // 93 x25y93 SB_BIG plane 12
D3  // 94 x26y94 SB_SML plane 1
84  // 95 x26y94 SB_SML plane 2,1
2A  // 96 x26y94 SB_SML plane 2
A8  // 97 x26y94 SB_SML plane 3
E0  // 98 x26y94 SB_SML plane 4,3
54  // 99 x26y94 SB_SML plane 4
A8  // 100 x26y94 SB_SML plane 5
22  // 101 x26y94 SB_SML plane 6,5
2E  // 102 x26y94 SB_SML plane 6
A8  // 103 x26y94 SB_SML plane 7
82  // 104 x26y94 SB_SML plane 8,7
2A  // 105 x26y94 SB_SML plane 8
A8  // 106 x26y94 SB_SML plane 9
82  // 107 x26y94 SB_SML plane 10,9
2A  // 108 x26y94 SB_SML plane 10
A8  // 109 x26y94 SB_SML plane 11
22  // 110 x26y94 SB_SML plane 12,11
28  // 111 x26y94 SB_SML plane 12
89 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x27y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2F // y_sel: 93
3B // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C74
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x27y93 CPE[0]  _a166  C_MX2b/D///    
00  //  1 x27y93 CPE[1]
00  //  2 x27y93 CPE[2]
00  //  3 x27y93 CPE[3]
00  //  4 x27y93 CPE[4]
00  //  5 x27y93 CPE[5]
00  //  6 x27y93 CPE[6]
00  //  7 x27y93 CPE[7]
00  //  8 x27y93 CPE[8]
00  //  9 x27y93 CPE[9]
00  // 10 x27y94 CPE[0]  _a1569  C_////Bridge
00  // 11 x27y94 CPE[1]
00  // 12 x27y94 CPE[2]
00  // 13 x27y94 CPE[3]
00  // 14 x27y94 CPE[4]
00  // 15 x27y94 CPE[5]
00  // 16 x27y94 CPE[6]
00  // 17 x27y94 CPE[7]
00  // 18 x27y94 CPE[8]
00  // 19 x27y94 CPE[9]
00  // 20 x28y93 CPE[0]
00  // 21 x28y93 CPE[1]
00  // 22 x28y93 CPE[2]
00  // 23 x28y93 CPE[3]
00  // 24 x28y93 CPE[4]
00  // 25 x28y93 CPE[5]
00  // 26 x28y93 CPE[6]
00  // 27 x28y93 CPE[7]
00  // 28 x28y93 CPE[8]
00  // 29 x28y93 CPE[9]
00  // 30 x28y94 CPE[0]  _a1271  C_AND////    
00  // 31 x28y94 CPE[1]
00  // 32 x28y94 CPE[2]
00  // 33 x28y94 CPE[3]
00  // 34 x28y94 CPE[4]
00  // 35 x28y94 CPE[5]
00  // 36 x28y94 CPE[6]
00  // 37 x28y94 CPE[7]
00  // 38 x28y94 CPE[8]
00  // 39 x28y94 CPE[9]
00  // 40 x27y93 INMUX plane 2,1
20  // 41 x27y93 INMUX plane 4,3
28  // 42 x27y93 INMUX plane 6,5
29  // 43 x27y93 INMUX plane 8,7
00  // 44 x27y93 INMUX plane 10,9
01  // 45 x27y93 INMUX plane 12,11
00  // 46 x27y94 INMUX plane 2,1
22  // 47 x27y94 INMUX plane 4,3
08  // 48 x27y94 INMUX plane 6,5
00  // 49 x27y94 INMUX plane 8,7
02  // 50 x27y94 INMUX plane 10,9
0D  // 51 x27y94 INMUX plane 12,11
08  // 52 x28y93 INMUX plane 2,1
01  // 53 x28y93 INMUX plane 4,3
00  // 54 x28y93 INMUX plane 6,5
40  // 55 x28y93 INMUX plane 8,7
00  // 56 x28y93 INMUX plane 10,9
41  // 57 x28y93 INMUX plane 12,11
08  // 58 x28y94 INMUX plane 2,1
03  // 59 x28y94 INMUX plane 4,3
05  // 60 x28y94 INMUX plane 6,5
57  // 61 x28y94 INMUX plane 8,7
08  // 62 x28y94 INMUX plane 10,9
4B  // 63 x28y94 INMUX plane 12,11
41  // 64 x28y94 SB_BIG plane 1
12  // 65 x28y94 SB_BIG plane 1
00  // 66 x28y94 SB_DRIVE plane 2,1
48  // 67 x28y94 SB_BIG plane 2
12  // 68 x28y94 SB_BIG plane 2
00  // 69 x28y94 SB_BIG plane 3
06  // 70 x28y94 SB_BIG plane 3
00  // 71 x28y94 SB_DRIVE plane 4,3
48  // 72 x28y94 SB_BIG plane 4
12  // 73 x28y94 SB_BIG plane 4
58  // 74 x28y94 SB_BIG plane 5
34  // 75 x28y94 SB_BIG plane 5
08  // 76 x28y94 SB_DRIVE plane 6,5
48  // 77 x28y94 SB_BIG plane 6
12  // 78 x28y94 SB_BIG plane 6
18  // 79 x28y94 SB_BIG plane 7
10  // 80 x28y94 SB_BIG plane 7
00  // 81 x28y94 SB_DRIVE plane 8,7
48  // 82 x28y94 SB_BIG plane 8
02  // 83 x28y94 SB_BIG plane 8
C1  // 84 x28y94 SB_BIG plane 9
02  // 85 x28y94 SB_BIG plane 9
00  // 86 x28y94 SB_DRIVE plane 10,9
00  // 87 x28y94 SB_BIG plane 10
00  // 88 x28y94 SB_BIG plane 10
00  // 89 x28y94 SB_BIG plane 11
20  // 90 x28y94 SB_BIG plane 11
00  // 91 x28y94 SB_DRIVE plane 12,11
00  // 92 x28y94 SB_BIG plane 12
00  // 93 x28y94 SB_BIG plane 12
A8  // 94 x27y93 SB_SML plane 1
86  // 95 x27y93 SB_SML plane 2,1
2A  // 96 x27y93 SB_SML plane 2
00  // 97 x27y93 SB_SML plane 3
10  // 98 x27y93 SB_SML plane 4,3
2B  // 99 x27y93 SB_SML plane 4
00  // 100 x27y93 SB_SML plane 5
80  // 101 x27y93 SB_SML plane 6,5
22  // 102 x27y93 SB_SML plane 6
00  // 103 x27y93 SB_SML plane 7
80  // 104 x27y93 SB_SML plane 8,7
2A  // 105 x27y93 SB_SML plane 8
00  // 106 x27y93 SB_SML plane 9
20  // 107 x27y93 SB_SML plane 10,9
12  // 108 x27y93 SB_SML plane 10
30  // 109 x27y93 SB_SML plane 11
02 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x29y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CE8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2F // y_sel: 93
E3 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CF0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y93 CPE[0]  _a1585  C_////Bridge
00  //  1 x29y93 CPE[1]
00  //  2 x29y93 CPE[2]
00  //  3 x29y93 CPE[3]
00  //  4 x29y93 CPE[4]
00  //  5 x29y93 CPE[5]
00  //  6 x29y93 CPE[6]
00  //  7 x29y93 CPE[7]
00  //  8 x29y93 CPE[8]
00  //  9 x29y93 CPE[9]
00  // 10 x29y94 CPE[0]  _a1285  C_AND////    
00  // 11 x29y94 CPE[1]
00  // 12 x29y94 CPE[2]
00  // 13 x29y94 CPE[3]
00  // 14 x29y94 CPE[4]
00  // 15 x29y94 CPE[5]
00  // 16 x29y94 CPE[6]
00  // 17 x29y94 CPE[7]
00  // 18 x29y94 CPE[8]
00  // 19 x29y94 CPE[9]
00  // 20 x30y93 CPE[0]  _a1252  C_///AND/
00  // 21 x30y93 CPE[1]
00  // 22 x30y93 CPE[2]
00  // 23 x30y93 CPE[3]
00  // 24 x30y93 CPE[4]
00  // 25 x30y93 CPE[5]
00  // 26 x30y93 CPE[6]
00  // 27 x30y93 CPE[7]
00  // 28 x30y93 CPE[8]
00  // 29 x30y93 CPE[9]
00  // 30 x30y94 CPE[0]  _a1290  C_AND////    
00  // 31 x30y94 CPE[1]
00  // 32 x30y94 CPE[2]
00  // 33 x30y94 CPE[3]
00  // 34 x30y94 CPE[4]
00  // 35 x30y94 CPE[5]
00  // 36 x30y94 CPE[6]
00  // 37 x30y94 CPE[7]
00  // 38 x30y94 CPE[8]
00  // 39 x30y94 CPE[9]
08  // 40 x29y93 INMUX plane 2,1
01  // 41 x29y93 INMUX plane 4,3
08  // 42 x29y93 INMUX plane 6,5
07  // 43 x29y93 INMUX plane 8,7
10  // 44 x29y93 INMUX plane 10,9
04  // 45 x29y93 INMUX plane 12,11
21  // 46 x29y94 INMUX plane 2,1
20  // 47 x29y94 INMUX plane 4,3
34  // 48 x29y94 INMUX plane 6,5
31  // 49 x29y94 INMUX plane 8,7
00  // 50 x29y94 INMUX plane 10,9
08  // 51 x29y94 INMUX plane 12,11
08  // 52 x30y93 INMUX plane 2,1
05  // 53 x30y93 INMUX plane 4,3
40  // 54 x30y93 INMUX plane 6,5
40  // 55 x30y93 INMUX plane 8,7
40  // 56 x30y93 INMUX plane 10,9
00  // 57 x30y93 INMUX plane 12,11
21  // 58 x30y94 INMUX plane 2,1
27  // 59 x30y94 INMUX plane 4,3
74  // 60 x30y94 INMUX plane 6,5
05  // 61 x30y94 INMUX plane 8,7
60  // 62 x30y94 INMUX plane 10,9
04  // 63 x30y94 INMUX plane 12,11
48  // 64 x29y93 SB_BIG plane 1
12  // 65 x29y93 SB_BIG plane 1
00  // 66 x29y93 SB_DRIVE plane 2,1
48  // 67 x29y93 SB_BIG plane 2
12  // 68 x29y93 SB_BIG plane 2
CC  // 69 x29y93 SB_BIG plane 3
04  // 70 x29y93 SB_BIG plane 3
01  // 71 x29y93 SB_DRIVE plane 4,3
98  // 72 x29y93 SB_BIG plane 4
14  // 73 x29y93 SB_BIG plane 4
48  // 74 x29y93 SB_BIG plane 5
12  // 75 x29y93 SB_BIG plane 5
00  // 76 x29y93 SB_DRIVE plane 6,5
48  // 77 x29y93 SB_BIG plane 6
12  // 78 x29y93 SB_BIG plane 6
48  // 79 x29y93 SB_BIG plane 7
12  // 80 x29y93 SB_BIG plane 7
00  // 81 x29y93 SB_DRIVE plane 8,7
48  // 82 x29y93 SB_BIG plane 8
12  // 83 x29y93 SB_BIG plane 8
48  // 84 x29y93 SB_BIG plane 9
12  // 85 x29y93 SB_BIG plane 9
00  // 86 x29y93 SB_DRIVE plane 10,9
88  // 87 x29y93 SB_BIG plane 10
10  // 88 x29y93 SB_BIG plane 10
21  // 89 x29y93 SB_BIG plane 11
65  // 90 x29y93 SB_BIG plane 11
00  // 91 x29y93 SB_DRIVE plane 12,11
56  // 92 x29y93 SB_BIG plane 12
24  // 93 x29y93 SB_BIG plane 12
B1  // 94 x30y94 SB_SML plane 1
82  // 95 x30y94 SB_SML plane 2,1
2A  // 96 x30y94 SB_SML plane 2
D3  // 97 x30y94 SB_SML plane 3
67  // 98 x30y94 SB_SML plane 4,3
73  // 99 x30y94 SB_SML plane 4
88  // 100 x30y94 SB_SML plane 5
22  // 101 x30y94 SB_SML plane 6,5
5B  // 102 x30y94 SB_SML plane 6
A8  // 103 x30y94 SB_SML plane 7
12  // 104 x30y94 SB_SML plane 8,7
0E  // 105 x30y94 SB_SML plane 8
A8  // 106 x30y94 SB_SML plane 9
82  // 107 x30y94 SB_SML plane 10,9
2A  // 108 x30y94 SB_SML plane 10
C8  // 109 x30y94 SB_SML plane 11
82  // 110 x30y94 SB_SML plane 12,11
35  // 111 x30y94 SB_SML plane 12
1E // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x31y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D66     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2F // y_sel: 93
BA // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D6E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y93 CPE[0]  _a1690  C_////Bridge
00  //  1 x31y93 CPE[1]
00  //  2 x31y93 CPE[2]
00  //  3 x31y93 CPE[3]
00  //  4 x31y93 CPE[4]
00  //  5 x31y93 CPE[5]
00  //  6 x31y93 CPE[6]
00  //  7 x31y93 CPE[7]
00  //  8 x31y93 CPE[8]
00  //  9 x31y93 CPE[9]
00  // 10 x31y94 CPE[0]
00  // 11 x31y94 CPE[1]
00  // 12 x31y94 CPE[2]
00  // 13 x31y94 CPE[3]
00  // 14 x31y94 CPE[4]
00  // 15 x31y94 CPE[5]
00  // 16 x31y94 CPE[6]
00  // 17 x31y94 CPE[7]
00  // 18 x31y94 CPE[8]
00  // 19 x31y94 CPE[9]
00  // 20 x32y93 CPE[0]  _a1123  C_MX4b////    
00  // 21 x32y93 CPE[1]
00  // 22 x32y93 CPE[2]
00  // 23 x32y93 CPE[3]
00  // 24 x32y93 CPE[4]
00  // 25 x32y93 CPE[5]
00  // 26 x32y93 CPE[6]
00  // 27 x32y93 CPE[7]
00  // 28 x32y93 CPE[8]
00  // 29 x32y93 CPE[9]
00  // 30 x32y94 CPE[0]  _a1280  C_MX4b////    
00  // 31 x32y94 CPE[1]
00  // 32 x32y94 CPE[2]
00  // 33 x32y94 CPE[3]
00  // 34 x32y94 CPE[4]
00  // 35 x32y94 CPE[5]
00  // 36 x32y94 CPE[6]
00  // 37 x32y94 CPE[7]
00  // 38 x32y94 CPE[8]
00  // 39 x32y94 CPE[9]
25  // 40 x31y93 INMUX plane 2,1
29  // 41 x31y93 INMUX plane 4,3
00  // 42 x31y93 INMUX plane 6,5
00  // 43 x31y93 INMUX plane 8,7
00  // 44 x31y93 INMUX plane 10,9
00  // 45 x31y93 INMUX plane 12,11
0A  // 46 x31y94 INMUX plane 2,1
03  // 47 x31y94 INMUX plane 4,3
00  // 48 x31y94 INMUX plane 6,5
08  // 49 x31y94 INMUX plane 8,7
00  // 50 x31y94 INMUX plane 10,9
08  // 51 x31y94 INMUX plane 12,11
08  // 52 x32y93 INMUX plane 2,1
0C  // 53 x32y93 INMUX plane 4,3
3F  // 54 x32y93 INMUX plane 6,5
3F  // 55 x32y93 INMUX plane 8,7
64  // 56 x32y93 INMUX plane 10,9
24  // 57 x32y93 INMUX plane 12,11
20  // 58 x32y94 INMUX plane 2,1
2D  // 59 x32y94 INMUX plane 4,3
40  // 60 x32y94 INMUX plane 6,5
38  // 61 x32y94 INMUX plane 8,7
40  // 62 x32y94 INMUX plane 10,9
C0  // 63 x32y94 INMUX plane 12,11
48  // 64 x32y94 SB_BIG plane 1
16  // 65 x32y94 SB_BIG plane 1
04  // 66 x32y94 SB_DRIVE plane 2,1
00  // 67 x32y94 SB_BIG plane 2
00  // 68 x32y94 SB_BIG plane 2
48  // 69 x32y94 SB_BIG plane 3
10  // 70 x32y94 SB_BIG plane 3
00  // 71 x32y94 SB_DRIVE plane 4,3
48  // 72 x32y94 SB_BIG plane 4
12  // 73 x32y94 SB_BIG plane 4
48  // 74 x32y94 SB_BIG plane 5
12  // 75 x32y94 SB_BIG plane 5
00  // 76 x32y94 SB_DRIVE plane 6,5
00  // 77 x32y94 SB_BIG plane 6
00  // 78 x32y94 SB_BIG plane 6
48  // 79 x32y94 SB_BIG plane 7
12  // 80 x32y94 SB_BIG plane 7
00  // 81 x32y94 SB_DRIVE plane 8,7
51  // 82 x32y94 SB_BIG plane 8
12  // 83 x32y94 SB_BIG plane 8
30  // 84 x32y94 SB_BIG plane 9
00  // 85 x32y94 SB_BIG plane 9
00  // 86 x32y94 SB_DRIVE plane 10,9
00  // 87 x32y94 SB_BIG plane 10
00  // 88 x32y94 SB_BIG plane 10
00  // 89 x32y94 SB_BIG plane 11
00  // 90 x32y94 SB_BIG plane 11
00  // 91 x32y94 SB_DRIVE plane 12,11
01  // 92 x32y94 SB_BIG plane 12
00  // 93 x32y94 SB_BIG plane 12
A8  // 94 x31y93 SB_SML plane 1
02  // 95 x31y93 SB_SML plane 2,1
04  // 96 x31y93 SB_SML plane 2
A8  // 97 x31y93 SB_SML plane 3
92  // 98 x31y93 SB_SML plane 4,3
2B  // 99 x31y93 SB_SML plane 4
A8  // 100 x31y93 SB_SML plane 5
02  // 101 x31y93 SB_SML plane 6,5
00  // 102 x31y93 SB_SML plane 6
A8  // 103 x31y93 SB_SML plane 7
82  // 104 x31y93 SB_SML plane 8,7
2A  // 105 x31y93 SB_SML plane 8
00  // 106 x31y93 SB_SML plane 9
00  // 107 x31y93 SB_SML plane 10,9
10  // 108 x31y93 SB_SML plane 10
49  // 109 x31y93 SB_SML plane 11
38 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x33y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DE2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2F // y_sel: 93
62 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8DEA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y93 CPE[0]  _a58  C_MX2b////    
00  //  1 x33y93 CPE[1]
00  //  2 x33y93 CPE[2]
00  //  3 x33y93 CPE[3]
00  //  4 x33y93 CPE[4]
00  //  5 x33y93 CPE[5]
00  //  6 x33y93 CPE[6]
00  //  7 x33y93 CPE[7]
00  //  8 x33y93 CPE[8]
00  //  9 x33y93 CPE[9]
00  // 10 x33y94 CPE[0]  _a256  C_ORAND/D///    
00  // 11 x33y94 CPE[1]
00  // 12 x33y94 CPE[2]
00  // 13 x33y94 CPE[3]
00  // 14 x33y94 CPE[4]
00  // 15 x33y94 CPE[5]
00  // 16 x33y94 CPE[6]
00  // 17 x33y94 CPE[7]
00  // 18 x33y94 CPE[8]
00  // 19 x33y94 CPE[9]
00  // 20 x34y93 CPE[0]  _a122  C_MX2b////    
00  // 21 x34y93 CPE[1]
00  // 22 x34y93 CPE[2]
00  // 23 x34y93 CPE[3]
00  // 24 x34y93 CPE[4]
00  // 25 x34y93 CPE[5]
00  // 26 x34y93 CPE[6]
00  // 27 x34y93 CPE[7]
00  // 28 x34y93 CPE[8]
00  // 29 x34y93 CPE[9]
00  // 30 x34y94 CPE[0]  _a1615  C_////Bridge
00  // 31 x34y94 CPE[1]
00  // 32 x34y94 CPE[2]
00  // 33 x34y94 CPE[3]
00  // 34 x34y94 CPE[4]
00  // 35 x34y94 CPE[5]
00  // 36 x34y94 CPE[6]
00  // 37 x34y94 CPE[7]
00  // 38 x34y94 CPE[8]
00  // 39 x34y94 CPE[9]
28  // 40 x33y93 INMUX plane 2,1
03  // 41 x33y93 INMUX plane 4,3
00  // 42 x33y93 INMUX plane 6,5
3F  // 43 x33y93 INMUX plane 8,7
00  // 44 x33y93 INMUX plane 10,9
18  // 45 x33y93 INMUX plane 12,11
0D  // 46 x33y94 INMUX plane 2,1
06  // 47 x33y94 INMUX plane 4,3
32  // 48 x33y94 INMUX plane 6,5
0D  // 49 x33y94 INMUX plane 8,7
00  // 50 x33y94 INMUX plane 10,9
10  // 51 x33y94 INMUX plane 12,11
00  // 52 x34y93 INMUX plane 2,1
00  // 53 x34y93 INMUX plane 4,3
00  // 54 x34y93 INMUX plane 6,5
7D  // 55 x34y93 INMUX plane 8,7
08  // 56 x34y93 INMUX plane 10,9
E8  // 57 x34y93 INMUX plane 12,11
28  // 58 x34y94 INMUX plane 2,1
00  // 59 x34y94 INMUX plane 4,3
00  // 60 x34y94 INMUX plane 6,5
C8  // 61 x34y94 INMUX plane 8,7
01  // 62 x34y94 INMUX plane 10,9
C8  // 63 x34y94 INMUX plane 12,11
48  // 64 x33y93 SB_BIG plane 1
12  // 65 x33y93 SB_BIG plane 1
00  // 66 x33y93 SB_DRIVE plane 2,1
02  // 67 x33y93 SB_BIG plane 2
02  // 68 x33y93 SB_BIG plane 2
48  // 69 x33y93 SB_BIG plane 3
12  // 70 x33y93 SB_BIG plane 3
80  // 71 x33y93 SB_DRIVE plane 4,3
48  // 72 x33y93 SB_BIG plane 4
12  // 73 x33y93 SB_BIG plane 4
48  // 74 x33y93 SB_BIG plane 5
02  // 75 x33y93 SB_BIG plane 5
80  // 76 x33y93 SB_DRIVE plane 6,5
48  // 77 x33y93 SB_BIG plane 6
22  // 78 x33y93 SB_BIG plane 6
28  // 79 x33y93 SB_BIG plane 7
24  // 80 x33y93 SB_BIG plane 7
00  // 81 x33y93 SB_DRIVE plane 8,7
48  // 82 x33y93 SB_BIG plane 8
12  // 83 x33y93 SB_BIG plane 8
48  // 84 x33y93 SB_BIG plane 9
12  // 85 x33y93 SB_BIG plane 9
00  // 86 x33y93 SB_DRIVE plane 10,9
41  // 87 x33y93 SB_BIG plane 10
00  // 88 x33y93 SB_BIG plane 10
48  // 89 x33y93 SB_BIG plane 11
12  // 90 x33y93 SB_BIG plane 11
00  // 91 x33y93 SB_DRIVE plane 12,11
08  // 92 x33y93 SB_BIG plane 12
12  // 93 x33y93 SB_BIG plane 12
A8  // 94 x34y94 SB_SML plane 1
82  // 95 x34y94 SB_SML plane 2,1
2A  // 96 x34y94 SB_SML plane 2
A8  // 97 x34y94 SB_SML plane 3
22  // 98 x34y94 SB_SML plane 4,3
08  // 99 x34y94 SB_SML plane 4
28  // 100 x34y94 SB_SML plane 5
83  // 101 x34y94 SB_SML plane 6,5
22  // 102 x34y94 SB_SML plane 6
A8  // 103 x34y94 SB_SML plane 7
82  // 104 x34y94 SB_SML plane 8,7
2A  // 105 x34y94 SB_SML plane 8
A8  // 106 x34y94 SB_SML plane 9
82  // 107 x34y94 SB_SML plane 10,9
2A  // 108 x34y94 SB_SML plane 10
A8  // 109 x34y94 SB_SML plane 11
82  // 110 x34y94 SB_SML plane 12,11
2A  // 111 x34y94 SB_SML plane 12
BB // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x35y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2F // y_sel: 93
0A // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E68
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y93 CPE[0]  _a1286  C_MX2b////    _a1691  C_////Bridge
00  //  1 x35y93 CPE[1]
00  //  2 x35y93 CPE[2]
00  //  3 x35y93 CPE[3]
00  //  4 x35y93 CPE[4]
00  //  5 x35y93 CPE[5]
00  //  6 x35y93 CPE[6]
00  //  7 x35y93 CPE[7]
00  //  8 x35y93 CPE[8]
00  //  9 x35y93 CPE[9]
00  // 10 x35y94 CPE[0]  _a1264  C_MX2b////    
00  // 11 x35y94 CPE[1]
00  // 12 x35y94 CPE[2]
00  // 13 x35y94 CPE[3]
00  // 14 x35y94 CPE[4]
00  // 15 x35y94 CPE[5]
00  // 16 x35y94 CPE[6]
00  // 17 x35y94 CPE[7]
00  // 18 x35y94 CPE[8]
00  // 19 x35y94 CPE[9]
00  // 20 x36y93 CPE[0]  net1 = net2: _a805  C_ADDF2///ADDF2/
00  // 21 x36y93 CPE[1]
00  // 22 x36y93 CPE[2]
00  // 23 x36y93 CPE[3]
00  // 24 x36y93 CPE[4]
00  // 25 x36y93 CPE[5]
00  // 26 x36y93 CPE[6]
00  // 27 x36y93 CPE[7]
00  // 28 x36y93 CPE[8]
00  // 29 x36y93 CPE[9]
00  // 30 x36y94 CPE[0]  net1 = net2: _a807  C_ADDF2///ADDF2/
00  // 31 x36y94 CPE[1]
00  // 32 x36y94 CPE[2]
00  // 33 x36y94 CPE[3]
00  // 34 x36y94 CPE[4]
00  // 35 x36y94 CPE[5]
00  // 36 x36y94 CPE[6]
00  // 37 x36y94 CPE[7]
00  // 38 x36y94 CPE[8]
00  // 39 x36y94 CPE[9]
38  // 40 x35y93 INMUX plane 2,1
00  // 41 x35y93 INMUX plane 4,3
27  // 42 x35y93 INMUX plane 6,5
29  // 43 x35y93 INMUX plane 8,7
25  // 44 x35y93 INMUX plane 10,9
00  // 45 x35y93 INMUX plane 12,11
28  // 46 x35y94 INMUX plane 2,1
08  // 47 x35y94 INMUX plane 4,3
3D  // 48 x35y94 INMUX plane 6,5
05  // 49 x35y94 INMUX plane 8,7
08  // 50 x35y94 INMUX plane 10,9
28  // 51 x35y94 INMUX plane 12,11
08  // 52 x36y93 INMUX plane 2,1
10  // 53 x36y93 INMUX plane 4,3
45  // 54 x36y93 INMUX plane 6,5
08  // 55 x36y93 INMUX plane 8,7
48  // 56 x36y93 INMUX plane 10,9
00  // 57 x36y93 INMUX plane 12,11
38  // 58 x36y94 INMUX plane 2,1
08  // 59 x36y94 INMUX plane 4,3
68  // 60 x36y94 INMUX plane 6,5
18  // 61 x36y94 INMUX plane 8,7
6B  // 62 x36y94 INMUX plane 10,9
00  // 63 x36y94 INMUX plane 12,11
A0  // 64 x36y94 SB_BIG plane 1
10  // 65 x36y94 SB_BIG plane 1
00  // 66 x36y94 SB_DRIVE plane 2,1
56  // 67 x36y94 SB_BIG plane 2
24  // 68 x36y94 SB_BIG plane 2
48  // 69 x36y94 SB_BIG plane 3
02  // 70 x36y94 SB_BIG plane 3
00  // 71 x36y94 SB_DRIVE plane 4,3
51  // 72 x36y94 SB_BIG plane 4
12  // 73 x36y94 SB_BIG plane 4
48  // 74 x36y94 SB_BIG plane 5
10  // 75 x36y94 SB_BIG plane 5
00  // 76 x36y94 SB_DRIVE plane 6,5
48  // 77 x36y94 SB_BIG plane 6
12  // 78 x36y94 SB_BIG plane 6
48  // 79 x36y94 SB_BIG plane 7
02  // 80 x36y94 SB_BIG plane 7
00  // 81 x36y94 SB_DRIVE plane 8,7
D8  // 82 x36y94 SB_BIG plane 8
14  // 83 x36y94 SB_BIG plane 8
8B  // 84 x36y94 SB_BIG plane 9
64  // 85 x36y94 SB_BIG plane 9
00  // 86 x36y94 SB_DRIVE plane 10,9
48  // 87 x36y94 SB_BIG plane 10
12  // 88 x36y94 SB_BIG plane 10
48  // 89 x36y94 SB_BIG plane 11
12  // 90 x36y94 SB_BIG plane 11
00  // 91 x36y94 SB_DRIVE plane 12,11
98  // 92 x36y94 SB_BIG plane 12
14  // 93 x36y94 SB_BIG plane 12
A8  // 94 x35y93 SB_SML plane 1
02  // 95 x35y93 SB_SML plane 2,1
1B  // 96 x35y93 SB_SML plane 2
A8  // 97 x35y93 SB_SML plane 3
12  // 98 x35y93 SB_SML plane 4,3
2A  // 99 x35y93 SB_SML plane 4
C8  // 100 x35y93 SB_SML plane 5
82  // 101 x35y93 SB_SML plane 6,5
2A  // 102 x35y93 SB_SML plane 6
A8  // 103 x35y93 SB_SML plane 7
12  // 104 x35y93 SB_SML plane 8,7
2A  // 105 x35y93 SB_SML plane 8
A8  // 106 x35y93 SB_SML plane 9
22  // 107 x35y93 SB_SML plane 10,9
2D  // 108 x35y93 SB_SML plane 10
A8  // 109 x35y93 SB_SML plane 11
82  // 110 x35y93 SB_SML plane 12,11
2A  // 111 x35y93 SB_SML plane 12
F2 // -- CRC low byte
64 // -- CRC high byte


// Config Latches on x37y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8EDE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2F // y_sel: 93
D2 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8EE6
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x37y93 CPE[0]  _a577  C_MX2b////    _a1686  C_////Bridge
00  //  1 x37y93 CPE[1]
00  //  2 x37y93 CPE[2]
00  //  3 x37y93 CPE[3]
00  //  4 x37y93 CPE[4]
00  //  5 x37y93 CPE[5]
00  //  6 x37y93 CPE[6]
00  //  7 x37y93 CPE[7]
00  //  8 x37y93 CPE[8]
00  //  9 x37y93 CPE[9]
00  // 10 x37y94 CPE[0]  _a93  C_MX2b////    
00  // 11 x37y94 CPE[1]
00  // 12 x37y94 CPE[2]
00  // 13 x37y94 CPE[3]
00  // 14 x37y94 CPE[4]
00  // 15 x37y94 CPE[5]
00  // 16 x37y94 CPE[6]
00  // 17 x37y94 CPE[7]
00  // 18 x37y94 CPE[8]
00  // 19 x37y94 CPE[9]
00  // 20 x38y93 CPE[0]
00  // 21 x38y93 CPE[1]
00  // 22 x38y93 CPE[2]
00  // 23 x38y93 CPE[3]
00  // 24 x38y93 CPE[4]
00  // 25 x38y93 CPE[5]
00  // 26 x38y93 CPE[6]
00  // 27 x38y93 CPE[7]
00  // 28 x38y93 CPE[8]
00  // 29 x38y93 CPE[9]
00  // 30 x38y94 CPE[0]  _a102  C_OR/D///    
00  // 31 x38y94 CPE[1]
00  // 32 x38y94 CPE[2]
00  // 33 x38y94 CPE[3]
00  // 34 x38y94 CPE[4]
00  // 35 x38y94 CPE[5]
00  // 36 x38y94 CPE[6]
00  // 37 x38y94 CPE[7]
00  // 38 x38y94 CPE[8]
00  // 39 x38y94 CPE[9]
00  // 40 x37y93 INMUX plane 2,1
38  // 41 x37y93 INMUX plane 4,3
11  // 42 x37y93 INMUX plane 6,5
04  // 43 x37y93 INMUX plane 8,7
02  // 44 x37y93 INMUX plane 10,9
0A  // 45 x37y93 INMUX plane 12,11
01  // 46 x37y94 INMUX plane 2,1
00  // 47 x37y94 INMUX plane 4,3
2D  // 48 x37y94 INMUX plane 6,5
20  // 49 x37y94 INMUX plane 8,7
01  // 50 x37y94 INMUX plane 10,9
08  // 51 x37y94 INMUX plane 12,11
0B  // 52 x38y93 INMUX plane 2,1
08  // 53 x38y93 INMUX plane 4,3
01  // 54 x38y93 INMUX plane 6,5
88  // 55 x38y93 INMUX plane 8,7
41  // 56 x38y93 INMUX plane 10,9
80  // 57 x38y93 INMUX plane 12,11
02  // 58 x38y94 INMUX plane 2,1
08  // 59 x38y94 INMUX plane 4,3
44  // 60 x38y94 INMUX plane 6,5
95  // 61 x38y94 INMUX plane 8,7
40  // 62 x38y94 INMUX plane 10,9
CC  // 63 x38y94 INMUX plane 12,11
48  // 64 x37y93 SB_BIG plane 1
12  // 65 x37y93 SB_BIG plane 1
00  // 66 x37y93 SB_DRIVE plane 2,1
98  // 67 x37y93 SB_BIG plane 2
14  // 68 x37y93 SB_BIG plane 2
00  // 69 x37y93 SB_BIG plane 3
00  // 70 x37y93 SB_BIG plane 3
00  // 71 x37y93 SB_DRIVE plane 4,3
51  // 72 x37y93 SB_BIG plane 4
10  // 73 x37y93 SB_BIG plane 4
41  // 74 x37y93 SB_BIG plane 5
12  // 75 x37y93 SB_BIG plane 5
00  // 76 x37y93 SB_DRIVE plane 6,5
48  // 77 x37y93 SB_BIG plane 6
12  // 78 x37y93 SB_BIG plane 6
00  // 79 x37y93 SB_BIG plane 7
00  // 80 x37y93 SB_BIG plane 7
00  // 81 x37y93 SB_DRIVE plane 8,7
48  // 82 x37y93 SB_BIG plane 8
12  // 83 x37y93 SB_BIG plane 8
01  // 84 x37y93 SB_BIG plane 9
00  // 85 x37y93 SB_BIG plane 9
00  // 86 x37y93 SB_DRIVE plane 10,9
42  // 87 x37y93 SB_BIG plane 10
04  // 88 x37y93 SB_BIG plane 10
00  // 89 x37y93 SB_BIG plane 11
00  // 90 x37y93 SB_BIG plane 11
00  // 91 x37y93 SB_DRIVE plane 12,11
00  // 92 x37y93 SB_BIG plane 12
00  // 93 x37y93 SB_BIG plane 12
A8  // 94 x38y94 SB_SML plane 1
86  // 95 x38y94 SB_SML plane 2,1
2C  // 96 x38y94 SB_SML plane 2
02  // 97 x38y94 SB_SML plane 3
83  // 98 x38y94 SB_SML plane 4,3
2A  // 99 x38y94 SB_SML plane 4
6C  // 100 x38y94 SB_SML plane 5
17  // 101 x38y94 SB_SML plane 6,5
2A  // 102 x38y94 SB_SML plane 6
00  // 103 x38y94 SB_SML plane 7
80  // 104 x38y94 SB_SML plane 8,7
2A  // 105 x38y94 SB_SML plane 8
00  // 106 x38y94 SB_SML plane 9
60  // 107 x38y94 SB_SML plane 10,9
20  // 108 x38y94 SB_SML plane 10
08 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x39y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F59     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2F // y_sel: 93
DA // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F61
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y93 CPE[0]  _a92  C_///AND/D
00  //  1 x39y93 CPE[1]
00  //  2 x39y93 CPE[2]
00  //  3 x39y93 CPE[3]
00  //  4 x39y93 CPE[4]
00  //  5 x39y93 CPE[5]
00  //  6 x39y93 CPE[6]
00  //  7 x39y93 CPE[7]
00  //  8 x39y93 CPE[8]
00  //  9 x39y93 CPE[9]
00  // 10 x39y94 CPE[0]  net1 = net2: _a578  C_OR/D//OR/D
00  // 11 x39y94 CPE[1]
00  // 12 x39y94 CPE[2]
00  // 13 x39y94 CPE[3]
00  // 14 x39y94 CPE[4]
00  // 15 x39y94 CPE[5]
00  // 16 x39y94 CPE[6]
00  // 17 x39y94 CPE[7]
00  // 18 x39y94 CPE[8]
00  // 19 x39y94 CPE[9]
00  // 20 x40y93 CPE[0]  _a1257  C_MX2b////    
00  // 21 x40y93 CPE[1]
00  // 22 x40y93 CPE[2]
00  // 23 x40y93 CPE[3]
00  // 24 x40y93 CPE[4]
00  // 25 x40y93 CPE[5]
00  // 26 x40y93 CPE[6]
00  // 27 x40y93 CPE[7]
00  // 28 x40y93 CPE[8]
00  // 29 x40y93 CPE[9]
00  // 30 x40y94 CPE[0]  _a61  C_MX2b////    
00  // 31 x40y94 CPE[1]
00  // 32 x40y94 CPE[2]
00  // 33 x40y94 CPE[3]
00  // 34 x40y94 CPE[4]
00  // 35 x40y94 CPE[5]
00  // 36 x40y94 CPE[6]
00  // 37 x40y94 CPE[7]
00  // 38 x40y94 CPE[8]
00  // 39 x40y94 CPE[9]
03  // 40 x39y93 INMUX plane 2,1
04  // 41 x39y93 INMUX plane 4,3
00  // 42 x39y93 INMUX plane 6,5
00  // 43 x39y93 INMUX plane 8,7
06  // 44 x39y93 INMUX plane 10,9
03  // 45 x39y93 INMUX plane 12,11
24  // 46 x39y94 INMUX plane 2,1
06  // 47 x39y94 INMUX plane 4,3
11  // 48 x39y94 INMUX plane 6,5
23  // 49 x39y94 INMUX plane 8,7
06  // 50 x39y94 INMUX plane 10,9
03  // 51 x39y94 INMUX plane 12,11
20  // 52 x40y93 INMUX plane 2,1
00  // 53 x40y93 INMUX plane 4,3
2B  // 54 x40y93 INMUX plane 6,5
40  // 55 x40y93 INMUX plane 8,7
89  // 56 x40y93 INMUX plane 10,9
00  // 57 x40y93 INMUX plane 12,11
20  // 58 x40y94 INMUX plane 2,1
02  // 59 x40y94 INMUX plane 4,3
91  // 60 x40y94 INMUX plane 6,5
3F  // 61 x40y94 INMUX plane 8,7
90  // 62 x40y94 INMUX plane 10,9
2D  // 63 x40y94 INMUX plane 12,11
48  // 64 x40y94 SB_BIG plane 1
16  // 65 x40y94 SB_BIG plane 1
00  // 66 x40y94 SB_DRIVE plane 2,1
48  // 67 x40y94 SB_BIG plane 2
12  // 68 x40y94 SB_BIG plane 2
48  // 69 x40y94 SB_BIG plane 3
30  // 70 x40y94 SB_BIG plane 3
00  // 71 x40y94 SB_DRIVE plane 4,3
89  // 72 x40y94 SB_BIG plane 4
44  // 73 x40y94 SB_BIG plane 4
48  // 74 x40y94 SB_BIG plane 5
02  // 75 x40y94 SB_BIG plane 5
20  // 76 x40y94 SB_DRIVE plane 6,5
56  // 77 x40y94 SB_BIG plane 6
24  // 78 x40y94 SB_BIG plane 6
48  // 79 x40y94 SB_BIG plane 7
12  // 80 x40y94 SB_BIG plane 7
00  // 81 x40y94 SB_DRIVE plane 8,7
08  // 82 x40y94 SB_BIG plane 8
12  // 83 x40y94 SB_BIG plane 8
48  // 84 x40y94 SB_BIG plane 9
12  // 85 x40y94 SB_BIG plane 9
00  // 86 x40y94 SB_DRIVE plane 10,9
8E  // 87 x40y94 SB_BIG plane 10
2A  // 88 x40y94 SB_BIG plane 10
54  // 89 x40y94 SB_BIG plane 11
36  // 90 x40y94 SB_BIG plane 11
02  // 91 x40y94 SB_DRIVE plane 12,11
48  // 92 x40y94 SB_BIG plane 12
12  // 93 x40y94 SB_BIG plane 12
A8  // 94 x39y93 SB_SML plane 1
82  // 95 x39y93 SB_SML plane 2,1
2A  // 96 x39y93 SB_SML plane 2
A8  // 97 x39y93 SB_SML plane 3
82  // 98 x39y93 SB_SML plane 4,3
2A  // 99 x39y93 SB_SML plane 4
CB  // 100 x39y93 SB_SML plane 5
E7  // 101 x39y93 SB_SML plane 6,5
70  // 102 x39y93 SB_SML plane 6
A8  // 103 x39y93 SB_SML plane 7
86  // 104 x39y93 SB_SML plane 8,7
2A  // 105 x39y93 SB_SML plane 8
31  // 106 x39y93 SB_SML plane 9
92  // 107 x39y93 SB_SML plane 10,9
45  // 108 x39y93 SB_SML plane 10
28  // 109 x39y93 SB_SML plane 11
83  // 110 x39y93 SB_SML plane 12,11
2A  // 111 x39y93 SB_SML plane 12
BA // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x41y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8FD7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2F // y_sel: 93
02 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8FDF
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x41y93 CPE[0]  _a1229  C_MX2b////    
00  //  1 x41y93 CPE[1]
00  //  2 x41y93 CPE[2]
00  //  3 x41y93 CPE[3]
00  //  4 x41y93 CPE[4]
00  //  5 x41y93 CPE[5]
00  //  6 x41y93 CPE[6]
00  //  7 x41y93 CPE[7]
00  //  8 x41y93 CPE[8]
00  //  9 x41y93 CPE[9]
00  // 10 x41y94 CPE[0]
00  // 11 x41y94 CPE[1]
00  // 12 x41y94 CPE[2]
00  // 13 x41y94 CPE[3]
00  // 14 x41y94 CPE[4]
00  // 15 x41y94 CPE[5]
00  // 16 x41y94 CPE[6]
00  // 17 x41y94 CPE[7]
00  // 18 x41y94 CPE[8]
00  // 19 x41y94 CPE[9]
00  // 20 x42y93 CPE[0]  _a1469  C_MX2b////    
00  // 21 x42y93 CPE[1]
00  // 22 x42y93 CPE[2]
00  // 23 x42y93 CPE[3]
00  // 24 x42y93 CPE[4]
00  // 25 x42y93 CPE[5]
00  // 26 x42y93 CPE[6]
00  // 27 x42y93 CPE[7]
00  // 28 x42y93 CPE[8]
00  // 29 x42y93 CPE[9]
00  // 30 x42y94 CPE[0]  _a1463  C_MX2b////    
00  // 31 x42y94 CPE[1]
00  // 32 x42y94 CPE[2]
00  // 33 x42y94 CPE[3]
00  // 34 x42y94 CPE[4]
00  // 35 x42y94 CPE[5]
00  // 36 x42y94 CPE[6]
00  // 37 x42y94 CPE[7]
00  // 38 x42y94 CPE[8]
00  // 39 x42y94 CPE[9]
01  // 40 x41y93 INMUX plane 2,1
2C  // 41 x41y93 INMUX plane 4,3
03  // 42 x41y93 INMUX plane 6,5
06  // 43 x41y93 INMUX plane 8,7
00  // 44 x41y93 INMUX plane 10,9
08  // 45 x41y93 INMUX plane 12,11
00  // 46 x41y94 INMUX plane 2,1
00  // 47 x41y94 INMUX plane 4,3
00  // 48 x41y94 INMUX plane 6,5
0B  // 49 x41y94 INMUX plane 8,7
00  // 50 x41y94 INMUX plane 10,9
00  // 51 x41y94 INMUX plane 12,11
05  // 52 x42y93 INMUX plane 2,1
39  // 53 x42y93 INMUX plane 4,3
06  // 54 x42y93 INMUX plane 6,5
47  // 55 x42y93 INMUX plane 8,7
80  // 56 x42y93 INMUX plane 10,9
64  // 57 x42y93 INMUX plane 12,11
18  // 58 x42y94 INMUX plane 2,1
03  // 59 x42y94 INMUX plane 4,3
25  // 60 x42y94 INMUX plane 6,5
40  // 61 x42y94 INMUX plane 8,7
08  // 62 x42y94 INMUX plane 10,9
40  // 63 x42y94 INMUX plane 12,11
54  // 64 x41y93 SB_BIG plane 1
24  // 65 x41y93 SB_BIG plane 1
02  // 66 x41y93 SB_DRIVE plane 2,1
00  // 67 x41y93 SB_BIG plane 2
00  // 68 x41y93 SB_BIG plane 2
69  // 69 x41y93 SB_BIG plane 3
12  // 70 x41y93 SB_BIG plane 3
00  // 71 x41y93 SB_DRIVE plane 4,3
48  // 72 x41y93 SB_BIG plane 4
12  // 73 x41y93 SB_BIG plane 4
22  // 74 x41y93 SB_BIG plane 5
16  // 75 x41y93 SB_BIG plane 5
00  // 76 x41y93 SB_DRIVE plane 6,5
06  // 77 x41y93 SB_BIG plane 6
02  // 78 x41y93 SB_BIG plane 6
48  // 79 x41y93 SB_BIG plane 7
12  // 80 x41y93 SB_BIG plane 7
00  // 81 x41y93 SB_DRIVE plane 8,7
56  // 82 x41y93 SB_BIG plane 8
44  // 83 x41y93 SB_BIG plane 8
00  // 84 x41y93 SB_BIG plane 9
60  // 85 x41y93 SB_BIG plane 9
00  // 86 x41y93 SB_DRIVE plane 10,9
80  // 87 x41y93 SB_BIG plane 10
00  // 88 x41y93 SB_BIG plane 10
00  // 89 x41y93 SB_BIG plane 11
00  // 90 x41y93 SB_BIG plane 11
00  // 91 x41y93 SB_DRIVE plane 12,11
00  // 92 x41y93 SB_BIG plane 12
00  // 93 x41y93 SB_BIG plane 12
D2  // 94 x42y94 SB_SML plane 1
01  // 95 x42y94 SB_SML plane 2,1
40  // 96 x42y94 SB_SML plane 2
D3  // 97 x42y94 SB_SML plane 3
86  // 98 x42y94 SB_SML plane 4,3
4A  // 99 x42y94 SB_SML plane 4
B9  // 100 x42y94 SB_SML plane 5
02  // 101 x42y94 SB_SML plane 6,5
04  // 102 x42y94 SB_SML plane 6
A8  // 103 x42y94 SB_SML plane 7
82  // 104 x42y94 SB_SML plane 8,7
28  // 105 x42y94 SB_SML plane 8
00  // 106 x42y94 SB_SML plane 9
00  // 107 x42y94 SB_SML plane 10,9
10  // 108 x42y94 SB_SML plane 10
82  // 109 x42y94 SB_SML plane 11
03  // 110 x42y94 SB_SML plane 12,11
ED // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x43y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9054     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2F // y_sel: 93
6A // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 905C
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x43y93 CPE[0]  _a1457  C_MX2b////    
00  //  1 x43y93 CPE[1]
00  //  2 x43y93 CPE[2]
00  //  3 x43y93 CPE[3]
00  //  4 x43y93 CPE[4]
00  //  5 x43y93 CPE[5]
00  //  6 x43y93 CPE[6]
00  //  7 x43y93 CPE[7]
00  //  8 x43y93 CPE[8]
00  //  9 x43y93 CPE[9]
00  // 10 x43y94 CPE[0]  _a1645  C_////Bridge
00  // 11 x43y94 CPE[1]
00  // 12 x43y94 CPE[2]
00  // 13 x43y94 CPE[3]
00  // 14 x43y94 CPE[4]
00  // 15 x43y94 CPE[5]
00  // 16 x43y94 CPE[6]
00  // 17 x43y94 CPE[7]
00  // 18 x43y94 CPE[8]
00  // 19 x43y94 CPE[9]
00  // 20 x44y93 CPE[0]
00  // 21 x44y93 CPE[1]
00  // 22 x44y93 CPE[2]
00  // 23 x44y93 CPE[3]
00  // 24 x44y93 CPE[4]
00  // 25 x44y93 CPE[5]
00  // 26 x44y93 CPE[6]
00  // 27 x44y93 CPE[7]
00  // 28 x44y93 CPE[8]
00  // 29 x44y93 CPE[9]
00  // 30 x44y94 CPE[0]  _a1472  C_MX2b////    
00  // 31 x44y94 CPE[1]
00  // 32 x44y94 CPE[2]
00  // 33 x44y94 CPE[3]
00  // 34 x44y94 CPE[4]
00  // 35 x44y94 CPE[5]
00  // 36 x44y94 CPE[6]
00  // 37 x44y94 CPE[7]
00  // 38 x44y94 CPE[8]
00  // 39 x44y94 CPE[9]
21  // 40 x43y93 INMUX plane 2,1
28  // 41 x43y93 INMUX plane 4,3
05  // 42 x43y93 INMUX plane 6,5
07  // 43 x43y93 INMUX plane 8,7
10  // 44 x43y93 INMUX plane 10,9
04  // 45 x43y93 INMUX plane 12,11
05  // 46 x43y94 INMUX plane 2,1
38  // 47 x43y94 INMUX plane 4,3
03  // 48 x43y94 INMUX plane 6,5
00  // 49 x43y94 INMUX plane 8,7
00  // 50 x43y94 INMUX plane 10,9
28  // 51 x43y94 INMUX plane 12,11
00  // 52 x44y93 INMUX plane 2,1
01  // 53 x44y93 INMUX plane 4,3
03  // 54 x44y93 INMUX plane 6,5
40  // 55 x44y93 INMUX plane 8,7
00  // 56 x44y93 INMUX plane 10,9
41  // 57 x44y93 INMUX plane 12,11
24  // 58 x44y94 INMUX plane 2,1
08  // 59 x44y94 INMUX plane 4,3
00  // 60 x44y94 INMUX plane 6,5
7B  // 61 x44y94 INMUX plane 8,7
00  // 62 x44y94 INMUX plane 10,9
68  // 63 x44y94 INMUX plane 12,11
48  // 64 x44y94 SB_BIG plane 1
10  // 65 x44y94 SB_BIG plane 1
00  // 66 x44y94 SB_DRIVE plane 2,1
48  // 67 x44y94 SB_BIG plane 2
12  // 68 x44y94 SB_BIG plane 2
00  // 69 x44y94 SB_BIG plane 3
00  // 70 x44y94 SB_BIG plane 3
00  // 71 x44y94 SB_DRIVE plane 4,3
48  // 72 x44y94 SB_BIG plane 4
12  // 73 x44y94 SB_BIG plane 4
48  // 74 x44y94 SB_BIG plane 5
42  // 75 x44y94 SB_BIG plane 5
00  // 76 x44y94 SB_DRIVE plane 6,5
48  // 77 x44y94 SB_BIG plane 6
12  // 78 x44y94 SB_BIG plane 6
00  // 79 x44y94 SB_BIG plane 7
00  // 80 x44y94 SB_BIG plane 7
00  // 81 x44y94 SB_DRIVE plane 8,7
80  // 82 x44y94 SB_BIG plane 8
44  // 83 x44y94 SB_BIG plane 8
00  // 84 x44y94 SB_BIG plane 9
00  // 85 x44y94 SB_BIG plane 9
00  // 86 x44y94 SB_DRIVE plane 10,9
00  // 87 x44y94 SB_BIG plane 10
00  // 88 x44y94 SB_BIG plane 10
00  // 89 x44y94 SB_BIG plane 11
60  // 90 x44y94 SB_BIG plane 11
00  // 91 x44y94 SB_DRIVE plane 12,11
00  // 92 x44y94 SB_BIG plane 12
00  // 93 x44y94 SB_BIG plane 12
A8  // 94 x43y93 SB_SML plane 1
82  // 95 x43y93 SB_SML plane 2,1
2C  // 96 x43y93 SB_SML plane 2
00  // 97 x43y93 SB_SML plane 3
80  // 98 x43y93 SB_SML plane 4,3
2A  // 99 x43y93 SB_SML plane 4
B9  // 100 x43y93 SB_SML plane 5
E2  // 101 x43y93 SB_SML plane 6,5
72  // 102 x43y93 SB_SML plane 6
00  // 103 x43y93 SB_SML plane 7
80  // 104 x43y93 SB_SML plane 8,7
4A  // 105 x43y93 SB_SML plane 8
00  // 106 x43y93 SB_SML plane 9
00  // 107 x43y93 SB_SML plane 10,9
00  // 108 x43y93 SB_SML plane 10
0B  // 109 x43y93 SB_SML plane 11
06  // 110 x43y93 SB_SML plane 12,11
A2 // -- CRC low byte
D5 // -- CRC high byte


// Config Latches on x45y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 90D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2F // y_sel: 93
B2 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 90D9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y93 CPE[0]  _a383  C_AND////    
00  //  1 x45y93 CPE[1]
00  //  2 x45y93 CPE[2]
00  //  3 x45y93 CPE[3]
00  //  4 x45y93 CPE[4]
00  //  5 x45y93 CPE[5]
00  //  6 x45y93 CPE[6]
00  //  7 x45y93 CPE[7]
00  //  8 x45y93 CPE[8]
00  //  9 x45y93 CPE[9]
00  // 10 x45y94 CPE[0]  _a136  C_///AND/
00  // 11 x45y94 CPE[1]
00  // 12 x45y94 CPE[2]
00  // 13 x45y94 CPE[3]
00  // 14 x45y94 CPE[4]
00  // 15 x45y94 CPE[5]
00  // 16 x45y94 CPE[6]
00  // 17 x45y94 CPE[7]
00  // 18 x45y94 CPE[8]
00  // 19 x45y94 CPE[9]
00  // 20 x46y93 CPE[0]  _a344  C_///AND/
00  // 21 x46y93 CPE[1]
00  // 22 x46y93 CPE[2]
00  // 23 x46y93 CPE[3]
00  // 24 x46y93 CPE[4]
00  // 25 x46y93 CPE[5]
00  // 26 x46y93 CPE[6]
00  // 27 x46y93 CPE[7]
00  // 28 x46y93 CPE[8]
00  // 29 x46y93 CPE[9]
00  // 30 x46y94 CPE[0]  _a1526  C_MX2b////    
00  // 31 x46y94 CPE[1]
00  // 32 x46y94 CPE[2]
00  // 33 x46y94 CPE[3]
00  // 34 x46y94 CPE[4]
00  // 35 x46y94 CPE[5]
00  // 36 x46y94 CPE[6]
00  // 37 x46y94 CPE[7]
00  // 38 x46y94 CPE[8]
00  // 39 x46y94 CPE[9]
01  // 40 x45y93 INMUX plane 2,1
00  // 41 x45y93 INMUX plane 4,3
00  // 42 x45y93 INMUX plane 6,5
38  // 43 x45y93 INMUX plane 8,7
00  // 44 x45y93 INMUX plane 10,9
19  // 45 x45y93 INMUX plane 12,11
06  // 46 x45y94 INMUX plane 2,1
04  // 47 x45y94 INMUX plane 4,3
21  // 48 x45y94 INMUX plane 6,5
08  // 49 x45y94 INMUX plane 8,7
00  // 50 x45y94 INMUX plane 10,9
00  // 51 x45y94 INMUX plane 12,11
00  // 52 x46y93 INMUX plane 2,1
3C  // 53 x46y93 INMUX plane 4,3
03  // 54 x46y93 INMUX plane 6,5
58  // 55 x46y93 INMUX plane 8,7
00  // 56 x46y93 INMUX plane 10,9
61  // 57 x46y93 INMUX plane 12,11
2C  // 58 x46y94 INMUX plane 2,1
00  // 59 x46y94 INMUX plane 4,3
18  // 60 x46y94 INMUX plane 6,5
57  // 61 x46y94 INMUX plane 8,7
80  // 62 x46y94 INMUX plane 10,9
44  // 63 x46y94 INMUX plane 12,11
54  // 64 x45y93 SB_BIG plane 1
26  // 65 x45y93 SB_BIG plane 1
02  // 66 x45y93 SB_DRIVE plane 2,1
48  // 67 x45y93 SB_BIG plane 2
12  // 68 x45y93 SB_BIG plane 2
48  // 69 x45y93 SB_BIG plane 3
12  // 70 x45y93 SB_BIG plane 3
00  // 71 x45y93 SB_DRIVE plane 4,3
48  // 72 x45y93 SB_BIG plane 4
12  // 73 x45y93 SB_BIG plane 4
DB  // 74 x45y93 SB_BIG plane 5
40  // 75 x45y93 SB_BIG plane 5
00  // 76 x45y93 SB_DRIVE plane 6,5
48  // 77 x45y93 SB_BIG plane 6
02  // 78 x45y93 SB_BIG plane 6
48  // 79 x45y93 SB_BIG plane 7
12  // 80 x45y93 SB_BIG plane 7
00  // 81 x45y93 SB_DRIVE plane 8,7
48  // 82 x45y93 SB_BIG plane 8
12  // 83 x45y93 SB_BIG plane 8
48  // 84 x45y93 SB_BIG plane 9
12  // 85 x45y93 SB_BIG plane 9
00  // 86 x45y93 SB_DRIVE plane 10,9
93  // 87 x45y93 SB_BIG plane 10
22  // 88 x45y93 SB_BIG plane 10
51  // 89 x45y93 SB_BIG plane 11
12  // 90 x45y93 SB_BIG plane 11
00  // 91 x45y93 SB_DRIVE plane 12,11
48  // 92 x45y93 SB_BIG plane 12
12  // 93 x45y93 SB_BIG plane 12
02  // 94 x46y94 SB_SML plane 1
84  // 95 x46y94 SB_SML plane 2,1
2A  // 96 x46y94 SB_SML plane 2
A8  // 97 x46y94 SB_SML plane 3
82  // 98 x46y94 SB_SML plane 4,3
2A  // 99 x46y94 SB_SML plane 4
A8  // 100 x46y94 SB_SML plane 5
84  // 101 x46y94 SB_SML plane 6,5
2A  // 102 x46y94 SB_SML plane 6
A8  // 103 x46y94 SB_SML plane 7
12  // 104 x46y94 SB_SML plane 8,7
4A  // 105 x46y94 SB_SML plane 8
4C  // 106 x46y94 SB_SML plane 9
85  // 107 x46y94 SB_SML plane 10,9
2E  // 108 x46y94 SB_SML plane 10
28  // 109 x46y94 SB_SML plane 11
82  // 110 x46y94 SB_SML plane 12,11
2C  // 111 x46y94 SB_SML plane 12
A7 // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x47y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 914F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2F // y_sel: 93
7A // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9157
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x47y93 CPE[0]  _a372  C_AND/D///    
00  //  1 x47y93 CPE[1]
00  //  2 x47y93 CPE[2]
00  //  3 x47y93 CPE[3]
00  //  4 x47y93 CPE[4]
00  //  5 x47y93 CPE[5]
00  //  6 x47y93 CPE[6]
00  //  7 x47y93 CPE[7]
00  //  8 x47y93 CPE[8]
00  //  9 x47y93 CPE[9]
00  // 10 x47y94 CPE[0]  _a490  C_MX2b////    
00  // 11 x47y94 CPE[1]
00  // 12 x47y94 CPE[2]
00  // 13 x47y94 CPE[3]
00  // 14 x47y94 CPE[4]
00  // 15 x47y94 CPE[5]
00  // 16 x47y94 CPE[6]
00  // 17 x47y94 CPE[7]
00  // 18 x47y94 CPE[8]
00  // 19 x47y94 CPE[9]
00  // 20 x48y93 CPE[0]
00  // 21 x48y93 CPE[1]
00  // 22 x48y93 CPE[2]
00  // 23 x48y93 CPE[3]
00  // 24 x48y93 CPE[4]
00  // 25 x48y93 CPE[5]
00  // 26 x48y93 CPE[6]
00  // 27 x48y93 CPE[7]
00  // 28 x48y93 CPE[8]
00  // 29 x48y93 CPE[9]
00  // 30 x48y94 CPE[0]  _a477  C_AND/D///    
00  // 31 x48y94 CPE[1]
00  // 32 x48y94 CPE[2]
00  // 33 x48y94 CPE[3]
00  // 34 x48y94 CPE[4]
00  // 35 x48y94 CPE[5]
00  // 36 x48y94 CPE[6]
00  // 37 x48y94 CPE[7]
00  // 38 x48y94 CPE[8]
00  // 39 x48y94 CPE[9]
18  // 40 x47y93 INMUX plane 2,1
00  // 41 x47y93 INMUX plane 4,3
30  // 42 x47y93 INMUX plane 6,5
07  // 43 x47y93 INMUX plane 8,7
0B  // 44 x47y93 INMUX plane 10,9
00  // 45 x47y93 INMUX plane 12,11
28  // 46 x47y94 INMUX plane 2,1
00  // 47 x47y94 INMUX plane 4,3
3B  // 48 x47y94 INMUX plane 6,5
08  // 49 x47y94 INMUX plane 8,7
11  // 50 x47y94 INMUX plane 10,9
00  // 51 x47y94 INMUX plane 12,11
18  // 52 x48y93 INMUX plane 2,1
28  // 53 x48y93 INMUX plane 4,3
05  // 54 x48y93 INMUX plane 6,5
40  // 55 x48y93 INMUX plane 8,7
01  // 56 x48y93 INMUX plane 10,9
80  // 57 x48y93 INMUX plane 12,11
22  // 58 x48y94 INMUX plane 2,1
00  // 59 x48y94 INMUX plane 4,3
30  // 60 x48y94 INMUX plane 6,5
80  // 61 x48y94 INMUX plane 8,7
20  // 62 x48y94 INMUX plane 10,9
80  // 63 x48y94 INMUX plane 12,11
1A  // 64 x48y94 SB_BIG plane 1
21  // 65 x48y94 SB_BIG plane 1
00  // 66 x48y94 SB_DRIVE plane 2,1
48  // 67 x48y94 SB_BIG plane 2
22  // 68 x48y94 SB_BIG plane 2
00  // 69 x48y94 SB_BIG plane 3
00  // 70 x48y94 SB_BIG plane 3
00  // 71 x48y94 SB_DRIVE plane 4,3
48  // 72 x48y94 SB_BIG plane 4
12  // 73 x48y94 SB_BIG plane 4
48  // 74 x48y94 SB_BIG plane 5
12  // 75 x48y94 SB_BIG plane 5
00  // 76 x48y94 SB_DRIVE plane 6,5
48  // 77 x48y94 SB_BIG plane 6
12  // 78 x48y94 SB_BIG plane 6
00  // 79 x48y94 SB_BIG plane 7
00  // 80 x48y94 SB_BIG plane 7
00  // 81 x48y94 SB_DRIVE plane 8,7
88  // 82 x48y94 SB_BIG plane 8
00  // 83 x48y94 SB_BIG plane 8
11  // 84 x48y94 SB_BIG plane 9
00  // 85 x48y94 SB_BIG plane 9
00  // 86 x48y94 SB_DRIVE plane 10,9
0E  // 87 x48y94 SB_BIG plane 10
04  // 88 x48y94 SB_BIG plane 10
00  // 89 x48y94 SB_BIG plane 11
00  // 90 x48y94 SB_BIG plane 11
00  // 91 x48y94 SB_DRIVE plane 12,11
00  // 92 x48y94 SB_BIG plane 12
00  // 93 x48y94 SB_BIG plane 12
34  // 94 x47y93 SB_SML plane 1
85  // 95 x47y93 SB_SML plane 2,1
2A  // 96 x47y93 SB_SML plane 2
00  // 97 x47y93 SB_SML plane 3
80  // 98 x47y93 SB_SML plane 4,3
2A  // 99 x47y93 SB_SML plane 4
88  // 100 x47y93 SB_SML plane 5
82  // 101 x47y93 SB_SML plane 6,5
2A  // 102 x47y93 SB_SML plane 6
00  // 103 x47y93 SB_SML plane 7
80  // 104 x47y93 SB_SML plane 8,7
2A  // 105 x47y93 SB_SML plane 8
0E  // 106 x47y93 SB_SML plane 9
20  // 107 x47y93 SB_SML plane 10,9
30  // 108 x47y93 SB_SML plane 10
3A // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x49y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 91CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2F // y_sel: 93
A2 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 91D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y93 CPE[0]  _a451  C_AND/D///    _a489  C_///AND/D
00  //  1 x49y93 CPE[1]
00  //  2 x49y93 CPE[2]
00  //  3 x49y93 CPE[3]
00  //  4 x49y93 CPE[4]
00  //  5 x49y93 CPE[5]
00  //  6 x49y93 CPE[6]
00  //  7 x49y93 CPE[7]
00  //  8 x49y93 CPE[8]
00  //  9 x49y93 CPE[9]
00  // 10 x49y94 CPE[0]  _a481  C_AND/D///    _a485  C_///AND/D
00  // 11 x49y94 CPE[1]
00  // 12 x49y94 CPE[2]
00  // 13 x49y94 CPE[3]
00  // 14 x49y94 CPE[4]
00  // 15 x49y94 CPE[5]
00  // 16 x49y94 CPE[6]
00  // 17 x49y94 CPE[7]
00  // 18 x49y94 CPE[8]
00  // 19 x49y94 CPE[9]
00  // 20 x50y93 CPE[0]  _a1440  C_MX2b////    
00  // 21 x50y93 CPE[1]
00  // 22 x50y93 CPE[2]
00  // 23 x50y93 CPE[3]
00  // 24 x50y93 CPE[4]
00  // 25 x50y93 CPE[5]
00  // 26 x50y93 CPE[6]
00  // 27 x50y93 CPE[7]
00  // 28 x50y93 CPE[8]
00  // 29 x50y93 CPE[9]
00  // 30 x50y94 CPE[0]  _a1527  C_MX2b////    
00  // 31 x50y94 CPE[1]
00  // 32 x50y94 CPE[2]
00  // 33 x50y94 CPE[3]
00  // 34 x50y94 CPE[4]
00  // 35 x50y94 CPE[5]
00  // 36 x50y94 CPE[6]
00  // 37 x50y94 CPE[7]
00  // 38 x50y94 CPE[8]
00  // 39 x50y94 CPE[9]
18  // 40 x49y93 INMUX plane 2,1
2D  // 41 x49y93 INMUX plane 4,3
33  // 42 x49y93 INMUX plane 6,5
01  // 43 x49y93 INMUX plane 8,7
08  // 44 x49y93 INMUX plane 10,9
00  // 45 x49y93 INMUX plane 12,11
1D  // 46 x49y94 INMUX plane 2,1
18  // 47 x49y94 INMUX plane 4,3
32  // 48 x49y94 INMUX plane 6,5
10  // 49 x49y94 INMUX plane 8,7
20  // 50 x49y94 INMUX plane 10,9
00  // 51 x49y94 INMUX plane 12,11
18  // 52 x50y93 INMUX plane 2,1
00  // 53 x50y93 INMUX plane 4,3
81  // 54 x50y93 INMUX plane 6,5
49  // 55 x50y93 INMUX plane 8,7
80  // 56 x50y93 INMUX plane 10,9
00  // 57 x50y93 INMUX plane 12,11
29  // 58 x50y94 INMUX plane 2,1
1B  // 59 x50y94 INMUX plane 4,3
BF  // 60 x50y94 INMUX plane 6,5
40  // 61 x50y94 INMUX plane 8,7
81  // 62 x50y94 INMUX plane 10,9
00  // 63 x50y94 INMUX plane 12,11
48  // 64 x49y93 SB_BIG plane 1
12  // 65 x49y93 SB_BIG plane 1
00  // 66 x49y93 SB_DRIVE plane 2,1
48  // 67 x49y93 SB_BIG plane 2
12  // 68 x49y93 SB_BIG plane 2
8E  // 69 x49y93 SB_BIG plane 3
24  // 70 x49y93 SB_BIG plane 3
00  // 71 x49y93 SB_DRIVE plane 4,3
48  // 72 x49y93 SB_BIG plane 4
22  // 73 x49y93 SB_BIG plane 4
02  // 74 x49y93 SB_BIG plane 5
12  // 75 x49y93 SB_BIG plane 5
00  // 76 x49y93 SB_DRIVE plane 6,5
48  // 77 x49y93 SB_BIG plane 6
12  // 78 x49y93 SB_BIG plane 6
48  // 79 x49y93 SB_BIG plane 7
02  // 80 x49y93 SB_BIG plane 7
00  // 81 x49y93 SB_DRIVE plane 8,7
48  // 82 x49y93 SB_BIG plane 8
12  // 83 x49y93 SB_BIG plane 8
48  // 84 x49y93 SB_BIG plane 9
12  // 85 x49y93 SB_BIG plane 9
00  // 86 x49y93 SB_DRIVE plane 10,9
48  // 87 x49y93 SB_BIG plane 10
10  // 88 x49y93 SB_BIG plane 10
48  // 89 x49y93 SB_BIG plane 11
12  // 90 x49y93 SB_BIG plane 11
00  // 91 x49y93 SB_DRIVE plane 12,11
C8  // 92 x49y93 SB_BIG plane 12
12  // 93 x49y93 SB_BIG plane 12
38  // 94 x50y94 SB_SML plane 1
45  // 95 x50y94 SB_SML plane 2,1
33  // 96 x50y94 SB_SML plane 2
A8  // 97 x50y94 SB_SML plane 3
82  // 98 x50y94 SB_SML plane 4,3
2A  // 99 x50y94 SB_SML plane 4
08  // 100 x50y94 SB_SML plane 5
82  // 101 x50y94 SB_SML plane 6,5
2A  // 102 x50y94 SB_SML plane 6
A8  // 103 x50y94 SB_SML plane 7
82  // 104 x50y94 SB_SML plane 8,7
22  // 105 x50y94 SB_SML plane 8
A8  // 106 x50y94 SB_SML plane 9
12  // 107 x50y94 SB_SML plane 10,9
22  // 108 x50y94 SB_SML plane 10
A8  // 109 x50y94 SB_SML plane 11
82  // 110 x50y94 SB_SML plane 12,11
2A  // 111 x50y94 SB_SML plane 12
1A // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x51y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9248     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2F // y_sel: 93
CA // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9250
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x51y93 CPE[0]
00  //  1 x51y93 CPE[1]
00  //  2 x51y93 CPE[2]
00  //  3 x51y93 CPE[3]
00  //  4 x51y93 CPE[4]
00  //  5 x51y93 CPE[5]
00  //  6 x51y93 CPE[6]
00  //  7 x51y93 CPE[7]
00  //  8 x51y93 CPE[8]
00  //  9 x51y93 CPE[9]
00  // 10 x51y94 CPE[0]  _a354  C_AND////    
00  // 11 x51y94 CPE[1]
00  // 12 x51y94 CPE[2]
00  // 13 x51y94 CPE[3]
00  // 14 x51y94 CPE[4]
00  // 15 x51y94 CPE[5]
00  // 16 x51y94 CPE[6]
00  // 17 x51y94 CPE[7]
00  // 18 x51y94 CPE[8]
00  // 19 x51y94 CPE[9]
00  // 20 x52y93 CPE[0]  _a374  C_///AND/
00  // 21 x52y93 CPE[1]
00  // 22 x52y93 CPE[2]
00  // 23 x52y93 CPE[3]
00  // 24 x52y93 CPE[4]
00  // 25 x52y93 CPE[5]
00  // 26 x52y93 CPE[6]
00  // 27 x52y93 CPE[7]
00  // 28 x52y93 CPE[8]
00  // 29 x52y93 CPE[9]
00  // 30 x52y94 CPE[0]
00  // 31 x52y94 CPE[1]
00  // 32 x52y94 CPE[2]
00  // 33 x52y94 CPE[3]
00  // 34 x52y94 CPE[4]
00  // 35 x52y94 CPE[5]
00  // 36 x52y94 CPE[6]
00  // 37 x52y94 CPE[7]
00  // 38 x52y94 CPE[8]
00  // 39 x52y94 CPE[9]
00  // 40 x51y93 INMUX plane 2,1
01  // 41 x51y93 INMUX plane 4,3
00  // 42 x51y93 INMUX plane 6,5
00  // 43 x51y93 INMUX plane 8,7
00  // 44 x51y93 INMUX plane 10,9
00  // 45 x51y93 INMUX plane 12,11
19  // 46 x51y94 INMUX plane 2,1
04  // 47 x51y94 INMUX plane 4,3
01  // 48 x51y94 INMUX plane 6,5
01  // 49 x51y94 INMUX plane 8,7
08  // 50 x51y94 INMUX plane 10,9
00  // 51 x51y94 INMUX plane 12,11
00  // 52 x52y93 INMUX plane 2,1
06  // 53 x52y93 INMUX plane 4,3
00  // 54 x52y93 INMUX plane 6,5
44  // 55 x52y93 INMUX plane 8,7
00  // 56 x52y93 INMUX plane 10,9
00  // 57 x52y93 INMUX plane 12,11
01  // 58 x52y94 INMUX plane 2,1
00  // 59 x52y94 INMUX plane 4,3
00  // 60 x52y94 INMUX plane 6,5
00  // 61 x52y94 INMUX plane 8,7
88  // 62 x52y94 INMUX plane 10,9
00  // 63 x52y94 INMUX plane 12,11
00  // 64 x52y94 SB_BIG plane 1
00  // 65 x52y94 SB_BIG plane 1
00  // 66 x52y94 SB_DRIVE plane 2,1
48  // 67 x52y94 SB_BIG plane 2
12  // 68 x52y94 SB_BIG plane 2
48  // 69 x52y94 SB_BIG plane 3
12  // 70 x52y94 SB_BIG plane 3
00  // 71 x52y94 SB_DRIVE plane 4,3
00  // 72 x52y94 SB_BIG plane 4
00  // 73 x52y94 SB_BIG plane 4
80  // 74 x52y94 SB_BIG plane 5
00  // 75 x52y94 SB_BIG plane 5
00  // 76 x52y94 SB_DRIVE plane 6,5
48  // 77 x52y94 SB_BIG plane 6
12  // 78 x52y94 SB_BIG plane 6
48  // 79 x52y94 SB_BIG plane 7
22  // 80 x52y94 SB_BIG plane 7
00  // 81 x52y94 SB_DRIVE plane 8,7
00  // 82 x52y94 SB_BIG plane 8
00  // 83 x52y94 SB_BIG plane 8
00  // 84 x52y94 SB_BIG plane 9
00  // 85 x52y94 SB_BIG plane 9
00  // 86 x52y94 SB_DRIVE plane 10,9
50  // 87 x52y94 SB_BIG plane 10
00  // 88 x52y94 SB_BIG plane 10
00  // 89 x52y94 SB_BIG plane 11
00  // 90 x52y94 SB_BIG plane 11
00  // 91 x52y94 SB_DRIVE plane 12,11
00  // 92 x52y94 SB_BIG plane 12
00  // 93 x52y94 SB_BIG plane 12
00  // 94 x51y93 SB_SML plane 1
80  // 95 x51y93 SB_SML plane 2,1
6A  // 96 x51y93 SB_SML plane 2
A8  // 97 x51y93 SB_SML plane 3
E2  // 98 x51y93 SB_SML plane 4,3
00  // 99 x51y93 SB_SML plane 4
40  // 100 x51y93 SB_SML plane 5
80  // 101 x51y93 SB_SML plane 6,5
2A  // 102 x51y93 SB_SML plane 6
E8  // 103 x51y93 SB_SML plane 7
02  // 104 x51y93 SB_SML plane 8,7
00  // 105 x51y93 SB_SML plane 8
00  // 106 x51y93 SB_SML plane 9
20  // 107 x51y93 SB_SML plane 10,9
60  // 108 x51y93 SB_SML plane 10
7B // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x53y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 92C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
2F // y_sel: 93
12 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 92CB
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x53y93 CPE[0]
00  //  1 x53y93 CPE[1]
00  //  2 x53y93 CPE[2]
00  //  3 x53y93 CPE[3]
00  //  4 x53y93 CPE[4]
00  //  5 x53y93 CPE[5]
00  //  6 x53y93 CPE[6]
00  //  7 x53y93 CPE[7]
00  //  8 x53y93 CPE[8]
00  //  9 x53y93 CPE[9]
00  // 10 x53y94 CPE[0]
00  // 11 x53y94 CPE[1]
00  // 12 x53y94 CPE[2]
00  // 13 x53y94 CPE[3]
00  // 14 x53y94 CPE[4]
00  // 15 x53y94 CPE[5]
00  // 16 x53y94 CPE[6]
00  // 17 x53y94 CPE[7]
00  // 18 x53y94 CPE[8]
00  // 19 x53y94 CPE[9]
00  // 20 x54y93 CPE[0]
00  // 21 x54y93 CPE[1]
00  // 22 x54y93 CPE[2]
00  // 23 x54y93 CPE[3]
00  // 24 x54y93 CPE[4]
00  // 25 x54y93 CPE[5]
00  // 26 x54y93 CPE[6]
00  // 27 x54y93 CPE[7]
00  // 28 x54y93 CPE[8]
00  // 29 x54y93 CPE[9]
00  // 30 x54y94 CPE[0]
00  // 31 x54y94 CPE[1]
00  // 32 x54y94 CPE[2]
00  // 33 x54y94 CPE[3]
00  // 34 x54y94 CPE[4]
00  // 35 x54y94 CPE[5]
00  // 36 x54y94 CPE[6]
00  // 37 x54y94 CPE[7]
00  // 38 x54y94 CPE[8]
00  // 39 x54y94 CPE[9]
00  // 40 x53y93 INMUX plane 2,1
08  // 41 x53y93 INMUX plane 4,3
00  // 42 x53y93 INMUX plane 6,5
00  // 43 x53y93 INMUX plane 8,7
00  // 44 x53y93 INMUX plane 10,9
00  // 45 x53y93 INMUX plane 12,11
00  // 46 x53y94 INMUX plane 2,1
00  // 47 x53y94 INMUX plane 4,3
00  // 48 x53y94 INMUX plane 6,5
00  // 49 x53y94 INMUX plane 8,7
08  // 50 x53y94 INMUX plane 10,9
00  // 51 x53y94 INMUX plane 12,11
00  // 52 x54y93 INMUX plane 2,1
00  // 53 x54y93 INMUX plane 4,3
00  // 54 x54y93 INMUX plane 6,5
00  // 55 x54y93 INMUX plane 8,7
00  // 56 x54y93 INMUX plane 10,9
00  // 57 x54y93 INMUX plane 12,11
00  // 58 x54y94 INMUX plane 2,1
00  // 59 x54y94 INMUX plane 4,3
00  // 60 x54y94 INMUX plane 6,5
00  // 61 x54y94 INMUX plane 8,7
08  // 62 x54y94 INMUX plane 10,9
EC // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x161y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9310     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2F // y_sel: 93
04 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9318
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y93
00  // 14 right_edge_EN1 at x163y93
00  // 15 right_edge_EN2 at x163y93
00  // 16 right_edge_EN0 at x163y94
00  // 17 right_edge_EN1 at x163y94
00  // 18 right_edge_EN2 at x163y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y93 SB_BIG plane 1
12  // 65 x161y93 SB_BIG plane 1
00  // 66 x161y93 SB_DRIVE plane 2,1
48  // 67 x161y93 SB_BIG plane 2
12  // 68 x161y93 SB_BIG plane 2
48  // 69 x161y93 SB_BIG plane 3
12  // 70 x161y93 SB_BIG plane 3
00  // 71 x161y93 SB_DRIVE plane 4,3
48  // 72 x161y93 SB_BIG plane 4
12  // 73 x161y93 SB_BIG plane 4
48  // 74 x161y93 SB_BIG plane 5
12  // 75 x161y93 SB_BIG plane 5
00  // 76 x161y93 SB_DRIVE plane 6,5
48  // 77 x161y93 SB_BIG plane 6
12  // 78 x161y93 SB_BIG plane 6
48  // 79 x161y93 SB_BIG plane 7
12  // 80 x161y93 SB_BIG plane 7
00  // 81 x161y93 SB_DRIVE plane 8,7
48  // 82 x161y93 SB_BIG plane 8
12  // 83 x161y93 SB_BIG plane 8
48  // 84 x161y93 SB_BIG plane 9
12  // 85 x161y93 SB_BIG plane 9
00  // 86 x161y93 SB_DRIVE plane 10,9
48  // 87 x161y93 SB_BIG plane 10
12  // 88 x161y93 SB_BIG plane 10
48  // 89 x161y93 SB_BIG plane 11
12  // 90 x161y93 SB_BIG plane 11
00  // 91 x161y93 SB_DRIVE plane 12,11
48  // 92 x161y93 SB_BIG plane 12
12  // 93 x161y93 SB_BIG plane 12
A8  // 94 x162y94 SB_SML plane 1
82  // 95 x162y94 SB_SML plane 2,1
2A  // 96 x162y94 SB_SML plane 2
A8  // 97 x162y94 SB_SML plane 3
82  // 98 x162y94 SB_SML plane 4,3
2A  // 99 x162y94 SB_SML plane 4
A8  // 100 x162y94 SB_SML plane 5
82  // 101 x162y94 SB_SML plane 6,5
2A  // 102 x162y94 SB_SML plane 6
A8  // 103 x162y94 SB_SML plane 7
82  // 104 x162y94 SB_SML plane 8,7
2A  // 105 x162y94 SB_SML plane 8
A8  // 106 x162y94 SB_SML plane 9
82  // 107 x162y94 SB_SML plane 10,9
2A  // 108 x162y94 SB_SML plane 10
A8  // 109 x162y94 SB_SML plane 11
82  // 110 x162y94 SB_SML plane 12,11
2A  // 111 x162y94 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 938E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
30 // y_sel: 95
5D // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9396
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W2_B[6]  _a1180  OBF  at x0y95
09  //  1 GPIO_W2_B[6]
01  //  2 GPIO_W2_B[6]
00  //  3 GPIO_W2_B[6]
01  //  4 GPIO_W2_B[6]
00  //  5 GPIO_W2_B[6]
00  //  6 GPIO_W2_B[6]
00  //  7 GPIO_W2_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y95
00  // 10 edge_io_EN1 at x-2y95
00  // 11 edge_io_EN0 at x-2y96
00  // 12 edge_io_EN1 at x-2y96
00  // 13 left_edge_EN0 at x-2y95
00  // 14 left_edge_EN1 at x-2y95
00  // 15 left_edge_EN2 at x-2y95
00  // 16 left_edge_EN0 at x-2y96
00  // 17 left_edge_EN1 at x-2y96
00  // 18 left_edge_EN2 at x-2y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y95 SB_BIG plane 1
12  // 65 x-1y95 SB_BIG plane 1
00  // 66 x-1y95 SB_DRIVE plane 2,1
48  // 67 x-1y95 SB_BIG plane 2
12  // 68 x-1y95 SB_BIG plane 2
48  // 69 x-1y95 SB_BIG plane 3
12  // 70 x-1y95 SB_BIG plane 3
00  // 71 x-1y95 SB_DRIVE plane 4,3
48  // 72 x-1y95 SB_BIG plane 4
12  // 73 x-1y95 SB_BIG plane 4
48  // 74 x-1y95 SB_BIG plane 5
12  // 75 x-1y95 SB_BIG plane 5
00  // 76 x-1y95 SB_DRIVE plane 6,5
48  // 77 x-1y95 SB_BIG plane 6
12  // 78 x-1y95 SB_BIG plane 6
48  // 79 x-1y95 SB_BIG plane 7
12  // 80 x-1y95 SB_BIG plane 7
00  // 81 x-1y95 SB_DRIVE plane 8,7
48  // 82 x-1y95 SB_BIG plane 8
12  // 83 x-1y95 SB_BIG plane 8
8F  // 84 x-1y95 SB_BIG plane 9
24  // 85 x-1y95 SB_BIG plane 9
01  // 86 x-1y95 SB_DRIVE plane 10,9
B8  // 87 x-1y95 SB_BIG plane 10
24  // 88 x-1y95 SB_BIG plane 10
48  // 89 x-1y95 SB_BIG plane 11
12  // 90 x-1y95 SB_BIG plane 11
00  // 91 x-1y95 SB_DRIVE plane 12,11
48  // 92 x-1y95 SB_BIG plane 12
12  // 93 x-1y95 SB_BIG plane 12
A8  // 94 x0y96 SB_SML plane 1
82  // 95 x0y96 SB_SML plane 2,1
2A  // 96 x0y96 SB_SML plane 2
A8  // 97 x0y96 SB_SML plane 3
82  // 98 x0y96 SB_SML plane 4,3
2A  // 99 x0y96 SB_SML plane 4
A8  // 100 x0y96 SB_SML plane 5
82  // 101 x0y96 SB_SML plane 6,5
2A  // 102 x0y96 SB_SML plane 6
A8  // 103 x0y96 SB_SML plane 7
82  // 104 x0y96 SB_SML plane 8,7
2A  // 105 x0y96 SB_SML plane 8
A8  // 106 x0y96 SB_SML plane 9
82  // 107 x0y96 SB_SML plane 10,9
2A  // 108 x0y96 SB_SML plane 10
A8  // 109 x0y96 SB_SML plane 11
82  // 110 x0y96 SB_SML plane 12,11
2A  // 111 x0y96 SB_SML plane 12
21 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 940C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9414
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y95 CPE[0]  _a1539  C_///AND/
00  //  1 x1y95 CPE[1]
00  //  2 x1y95 CPE[2]
00  //  3 x1y95 CPE[3]
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
00  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
00  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
00  // 15 x1y96 CPE[5]
00  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
28  // 40 x1y95 INMUX plane 2,1
00  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
09  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
28  // 58 x2y96 INMUX plane 2,1
00  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
0F  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
38  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
F7 // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x3y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9480     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
30 // y_sel: 95
ED // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9488
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y95 CPE[0]
00  //  1 x3y95 CPE[1]
00  //  2 x3y95 CPE[2]
00  //  3 x3y95 CPE[3]
00  //  4 x3y95 CPE[4]
00  //  5 x3y95 CPE[5]
00  //  6 x3y95 CPE[6]
00  //  7 x3y95 CPE[7]
00  //  8 x3y95 CPE[8]
00  //  9 x3y95 CPE[9]
00  // 10 x3y96 CPE[0]
00  // 11 x3y96 CPE[1]
00  // 12 x3y96 CPE[2]
00  // 13 x3y96 CPE[3]
00  // 14 x3y96 CPE[4]
00  // 15 x3y96 CPE[5]
00  // 16 x3y96 CPE[6]
00  // 17 x3y96 CPE[7]
00  // 18 x3y96 CPE[8]
00  // 19 x3y96 CPE[9]
00  // 20 x4y95 CPE[0]
00  // 21 x4y95 CPE[1]
00  // 22 x4y95 CPE[2]
00  // 23 x4y95 CPE[3]
00  // 24 x4y95 CPE[4]
00  // 25 x4y95 CPE[5]
00  // 26 x4y95 CPE[6]
00  // 27 x4y95 CPE[7]
00  // 28 x4y95 CPE[8]
00  // 29 x4y95 CPE[9]
00  // 30 x4y96 CPE[0]
00  // 31 x4y96 CPE[1]
00  // 32 x4y96 CPE[2]
00  // 33 x4y96 CPE[3]
00  // 34 x4y96 CPE[4]
00  // 35 x4y96 CPE[5]
00  // 36 x4y96 CPE[6]
00  // 37 x4y96 CPE[7]
00  // 38 x4y96 CPE[8]
00  // 39 x4y96 CPE[9]
00  // 40 x3y95 INMUX plane 2,1
00  // 41 x3y95 INMUX plane 4,3
00  // 42 x3y95 INMUX plane 6,5
00  // 43 x3y95 INMUX plane 8,7
00  // 44 x3y95 INMUX plane 10,9
00  // 45 x3y95 INMUX plane 12,11
00  // 46 x3y96 INMUX plane 2,1
00  // 47 x3y96 INMUX plane 4,3
00  // 48 x3y96 INMUX plane 6,5
00  // 49 x3y96 INMUX plane 8,7
09  // 50 x3y96 INMUX plane 10,9
00  // 51 x3y96 INMUX plane 12,11
00  // 52 x4y95 INMUX plane 2,1
00  // 53 x4y95 INMUX plane 4,3
00  // 54 x4y95 INMUX plane 6,5
00  // 55 x4y95 INMUX plane 8,7
00  // 56 x4y95 INMUX plane 10,9
00  // 57 x4y95 INMUX plane 12,11
00  // 58 x4y96 INMUX plane 2,1
00  // 59 x4y96 INMUX plane 4,3
00  // 60 x4y96 INMUX plane 6,5
00  // 61 x4y96 INMUX plane 8,7
09  // 62 x4y96 INMUX plane 10,9
75 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x5y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 94CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
30 // y_sel: 95
35 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 94D5
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y95 CPE[0]
00  //  1 x5y95 CPE[1]
00  //  2 x5y95 CPE[2]
00  //  3 x5y95 CPE[3]
00  //  4 x5y95 CPE[4]
00  //  5 x5y95 CPE[5]
00  //  6 x5y95 CPE[6]
00  //  7 x5y95 CPE[7]
00  //  8 x5y95 CPE[8]
00  //  9 x5y95 CPE[9]
00  // 10 x5y96 CPE[0]
00  // 11 x5y96 CPE[1]
00  // 12 x5y96 CPE[2]
00  // 13 x5y96 CPE[3]
00  // 14 x5y96 CPE[4]
00  // 15 x5y96 CPE[5]
00  // 16 x5y96 CPE[6]
00  // 17 x5y96 CPE[7]
00  // 18 x5y96 CPE[8]
00  // 19 x5y96 CPE[9]
00  // 20 x6y95 CPE[0]
00  // 21 x6y95 CPE[1]
00  // 22 x6y95 CPE[2]
00  // 23 x6y95 CPE[3]
00  // 24 x6y95 CPE[4]
00  // 25 x6y95 CPE[5]
00  // 26 x6y95 CPE[6]
00  // 27 x6y95 CPE[7]
00  // 28 x6y95 CPE[8]
00  // 29 x6y95 CPE[9]
00  // 30 x6y96 CPE[0]
00  // 31 x6y96 CPE[1]
00  // 32 x6y96 CPE[2]
00  // 33 x6y96 CPE[3]
00  // 34 x6y96 CPE[4]
00  // 35 x6y96 CPE[5]
00  // 36 x6y96 CPE[6]
00  // 37 x6y96 CPE[7]
00  // 38 x6y96 CPE[8]
00  // 39 x6y96 CPE[9]
00  // 40 x5y95 INMUX plane 2,1
00  // 41 x5y95 INMUX plane 4,3
00  // 42 x5y95 INMUX plane 6,5
00  // 43 x5y95 INMUX plane 8,7
00  // 44 x5y95 INMUX plane 10,9
00  // 45 x5y95 INMUX plane 12,11
00  // 46 x5y96 INMUX plane 2,1
00  // 47 x5y96 INMUX plane 4,3
00  // 48 x5y96 INMUX plane 6,5
00  // 49 x5y96 INMUX plane 8,7
00  // 50 x5y96 INMUX plane 10,9
00  // 51 x5y96 INMUX plane 12,11
00  // 52 x6y95 INMUX plane 2,1
00  // 53 x6y95 INMUX plane 4,3
00  // 54 x6y95 INMUX plane 6,5
00  // 55 x6y95 INMUX plane 8,7
00  // 56 x6y95 INMUX plane 10,9
00  // 57 x6y95 INMUX plane 12,11
00  // 58 x6y96 INMUX plane 2,1
00  // 59 x6y96 INMUX plane 4,3
00  // 60 x6y96 INMUX plane 6,5
00  // 61 x6y96 INMUX plane 8,7
00  // 62 x6y96 INMUX plane 10,9
00  // 63 x6y96 INMUX plane 12,11
00  // 64 x6y96 SB_BIG plane 1
00  // 65 x6y96 SB_BIG plane 1
00  // 66 x6y96 SB_DRIVE plane 2,1
00  // 67 x6y96 SB_BIG plane 2
00  // 68 x6y96 SB_BIG plane 2
00  // 69 x6y96 SB_BIG plane 3
00  // 70 x6y96 SB_BIG plane 3
00  // 71 x6y96 SB_DRIVE plane 4,3
00  // 72 x6y96 SB_BIG plane 4
00  // 73 x6y96 SB_BIG plane 4
00  // 74 x6y96 SB_BIG plane 5
00  // 75 x6y96 SB_BIG plane 5
00  // 76 x6y96 SB_DRIVE plane 6,5
00  // 77 x6y96 SB_BIG plane 6
00  // 78 x6y96 SB_BIG plane 6
00  // 79 x6y96 SB_BIG plane 7
00  // 80 x6y96 SB_BIG plane 7
00  // 81 x6y96 SB_DRIVE plane 8,7
00  // 82 x6y96 SB_BIG plane 8
00  // 83 x6y96 SB_BIG plane 8
00  // 84 x6y96 SB_BIG plane 9
00  // 85 x6y96 SB_BIG plane 9
04  // 86 x6y96 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x11y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9532     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
30 // y_sel: 95
8D // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 953A
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x11y95 CPE[0]
00  //  1 x11y95 CPE[1]
00  //  2 x11y95 CPE[2]
00  //  3 x11y95 CPE[3]
00  //  4 x11y95 CPE[4]
00  //  5 x11y95 CPE[5]
00  //  6 x11y95 CPE[6]
00  //  7 x11y95 CPE[7]
00  //  8 x11y95 CPE[8]
00  //  9 x11y95 CPE[9]
00  // 10 x11y96 CPE[0]
00  // 11 x11y96 CPE[1]
00  // 12 x11y96 CPE[2]
00  // 13 x11y96 CPE[3]
00  // 14 x11y96 CPE[4]
00  // 15 x11y96 CPE[5]
00  // 16 x11y96 CPE[6]
00  // 17 x11y96 CPE[7]
00  // 18 x11y96 CPE[8]
00  // 19 x11y96 CPE[9]
00  // 20 x12y95 CPE[0]
00  // 21 x12y95 CPE[1]
00  // 22 x12y95 CPE[2]
00  // 23 x12y95 CPE[3]
00  // 24 x12y95 CPE[4]
00  // 25 x12y95 CPE[5]
00  // 26 x12y95 CPE[6]
00  // 27 x12y95 CPE[7]
00  // 28 x12y95 CPE[8]
00  // 29 x12y95 CPE[9]
00  // 30 x12y96 CPE[0]
00  // 31 x12y96 CPE[1]
00  // 32 x12y96 CPE[2]
00  // 33 x12y96 CPE[3]
00  // 34 x12y96 CPE[4]
00  // 35 x12y96 CPE[5]
00  // 36 x12y96 CPE[6]
00  // 37 x12y96 CPE[7]
00  // 38 x12y96 CPE[8]
00  // 39 x12y96 CPE[9]
00  // 40 x11y95 INMUX plane 2,1
00  // 41 x11y95 INMUX plane 4,3
00  // 42 x11y95 INMUX plane 6,5
00  // 43 x11y95 INMUX plane 8,7
00  // 44 x11y95 INMUX plane 10,9
00  // 45 x11y95 INMUX plane 12,11
00  // 46 x11y96 INMUX plane 2,1
00  // 47 x11y96 INMUX plane 4,3
00  // 48 x11y96 INMUX plane 6,5
00  // 49 x11y96 INMUX plane 8,7
00  // 50 x11y96 INMUX plane 10,9
00  // 51 x11y96 INMUX plane 12,11
00  // 52 x12y95 INMUX plane 2,1
00  // 53 x12y95 INMUX plane 4,3
00  // 54 x12y95 INMUX plane 6,5
00  // 55 x12y95 INMUX plane 8,7
01  // 56 x12y95 INMUX plane 10,9
00  // 57 x12y95 INMUX plane 12,11
00  // 58 x12y96 INMUX plane 2,1
00  // 59 x12y96 INMUX plane 4,3
00  // 60 x12y96 INMUX plane 6,5
00  // 61 x12y96 INMUX plane 8,7
00  // 62 x12y96 INMUX plane 10,9
00  // 63 x12y96 INMUX plane 12,11
00  // 64 x11y95 SB_BIG plane 1
00  // 65 x11y95 SB_BIG plane 1
00  // 66 x11y95 SB_DRIVE plane 2,1
00  // 67 x11y95 SB_BIG plane 2
00  // 68 x11y95 SB_BIG plane 2
00  // 69 x11y95 SB_BIG plane 3
00  // 70 x11y95 SB_BIG plane 3
00  // 71 x11y95 SB_DRIVE plane 4,3
00  // 72 x11y95 SB_BIG plane 4
00  // 73 x11y95 SB_BIG plane 4
00  // 74 x11y95 SB_BIG plane 5
00  // 75 x11y95 SB_BIG plane 5
00  // 76 x11y95 SB_DRIVE plane 6,5
00  // 77 x11y95 SB_BIG plane 6
00  // 78 x11y95 SB_BIG plane 6
00  // 79 x11y95 SB_BIG plane 7
00  // 80 x11y95 SB_BIG plane 7
00  // 81 x11y95 SB_DRIVE plane 8,7
00  // 82 x11y95 SB_BIG plane 8
00  // 83 x11y95 SB_BIG plane 8
29  // 84 x11y95 SB_BIG plane 9
D3 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x13y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9595     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
30 // y_sel: 95
55 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 959D
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x13y95 CPE[0]
00  //  1 x13y95 CPE[1]
00  //  2 x13y95 CPE[2]
00  //  3 x13y95 CPE[3]
00  //  4 x13y95 CPE[4]
00  //  5 x13y95 CPE[5]
00  //  6 x13y95 CPE[6]
00  //  7 x13y95 CPE[7]
00  //  8 x13y95 CPE[8]
00  //  9 x13y95 CPE[9]
00  // 10 x13y96 CPE[0]
00  // 11 x13y96 CPE[1]
00  // 12 x13y96 CPE[2]
00  // 13 x13y96 CPE[3]
00  // 14 x13y96 CPE[4]
00  // 15 x13y96 CPE[5]
00  // 16 x13y96 CPE[6]
00  // 17 x13y96 CPE[7]
00  // 18 x13y96 CPE[8]
00  // 19 x13y96 CPE[9]
00  // 20 x14y95 CPE[0]
00  // 21 x14y95 CPE[1]
00  // 22 x14y95 CPE[2]
00  // 23 x14y95 CPE[3]
00  // 24 x14y95 CPE[4]
00  // 25 x14y95 CPE[5]
00  // 26 x14y95 CPE[6]
00  // 27 x14y95 CPE[7]
00  // 28 x14y95 CPE[8]
00  // 29 x14y95 CPE[9]
00  // 30 x14y96 CPE[0]
00  // 31 x14y96 CPE[1]
00  // 32 x14y96 CPE[2]
00  // 33 x14y96 CPE[3]
00  // 34 x14y96 CPE[4]
00  // 35 x14y96 CPE[5]
00  // 36 x14y96 CPE[6]
00  // 37 x14y96 CPE[7]
00  // 38 x14y96 CPE[8]
00  // 39 x14y96 CPE[9]
00  // 40 x13y95 INMUX plane 2,1
00  // 41 x13y95 INMUX plane 4,3
00  // 42 x13y95 INMUX plane 6,5
00  // 43 x13y95 INMUX plane 8,7
01  // 44 x13y95 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x15y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 95D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
30 // y_sel: 95
9D // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 95D8
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y95 CPE[0]
00  //  1 x15y95 CPE[1]
00  //  2 x15y95 CPE[2]
00  //  3 x15y95 CPE[3]
00  //  4 x15y95 CPE[4]
00  //  5 x15y95 CPE[5]
00  //  6 x15y95 CPE[6]
00  //  7 x15y95 CPE[7]
00  //  8 x15y95 CPE[8]
00  //  9 x15y95 CPE[9]
00  // 10 x15y96 CPE[0]
00  // 11 x15y96 CPE[1]
00  // 12 x15y96 CPE[2]
00  // 13 x15y96 CPE[3]
00  // 14 x15y96 CPE[4]
00  // 15 x15y96 CPE[5]
00  // 16 x15y96 CPE[6]
00  // 17 x15y96 CPE[7]
00  // 18 x15y96 CPE[8]
00  // 19 x15y96 CPE[9]
00  // 20 x16y95 CPE[0]
00  // 21 x16y95 CPE[1]
00  // 22 x16y95 CPE[2]
00  // 23 x16y95 CPE[3]
00  // 24 x16y95 CPE[4]
00  // 25 x16y95 CPE[5]
00  // 26 x16y95 CPE[6]
00  // 27 x16y95 CPE[7]
00  // 28 x16y95 CPE[8]
00  // 29 x16y95 CPE[9]
00  // 30 x16y96 CPE[0]
00  // 31 x16y96 CPE[1]
00  // 32 x16y96 CPE[2]
00  // 33 x16y96 CPE[3]
00  // 34 x16y96 CPE[4]
00  // 35 x16y96 CPE[5]
00  // 36 x16y96 CPE[6]
00  // 37 x16y96 CPE[7]
00  // 38 x16y96 CPE[8]
00  // 39 x16y96 CPE[9]
00  // 40 x15y95 INMUX plane 2,1
00  // 41 x15y95 INMUX plane 4,3
00  // 42 x15y95 INMUX plane 6,5
00  // 43 x15y95 INMUX plane 8,7
00  // 44 x15y95 INMUX plane 10,9
00  // 45 x15y95 INMUX plane 12,11
00  // 46 x15y96 INMUX plane 2,1
00  // 47 x15y96 INMUX plane 4,3
00  // 48 x15y96 INMUX plane 6,5
00  // 49 x15y96 INMUX plane 8,7
00  // 50 x15y96 INMUX plane 10,9
00  // 51 x15y96 INMUX plane 12,11
00  // 52 x16y95 INMUX plane 2,1
00  // 53 x16y95 INMUX plane 4,3
00  // 54 x16y95 INMUX plane 6,5
00  // 55 x16y95 INMUX plane 8,7
01  // 56 x16y95 INMUX plane 10,9
00  // 57 x16y95 INMUX plane 12,11
00  // 58 x16y96 INMUX plane 2,1
00  // 59 x16y96 INMUX plane 4,3
00  // 60 x16y96 INMUX plane 6,5
00  // 61 x16y96 INMUX plane 8,7
00  // 62 x16y96 INMUX plane 10,9
00  // 63 x16y96 INMUX plane 12,11
00  // 64 x15y95 SB_BIG plane 1
00  // 65 x15y95 SB_BIG plane 1
00  // 66 x15y95 SB_DRIVE plane 2,1
00  // 67 x15y95 SB_BIG plane 2
00  // 68 x15y95 SB_BIG plane 2
00  // 69 x15y95 SB_BIG plane 3
00  // 70 x15y95 SB_BIG plane 3
00  // 71 x15y95 SB_DRIVE plane 4,3
00  // 72 x15y95 SB_BIG plane 4
00  // 73 x15y95 SB_BIG plane 4
00  // 74 x15y95 SB_BIG plane 5
00  // 75 x15y95 SB_BIG plane 5
00  // 76 x15y95 SB_DRIVE plane 6,5
00  // 77 x15y95 SB_BIG plane 6
00  // 78 x15y95 SB_BIG plane 6
00  // 79 x15y95 SB_BIG plane 7
00  // 80 x15y95 SB_BIG plane 7
00  // 81 x15y95 SB_DRIVE plane 8,7
00  // 82 x15y95 SB_BIG plane 8
00  // 83 x15y95 SB_BIG plane 8
31  // 84 x15y95 SB_BIG plane 9
00  // 85 x15y95 SB_BIG plane 9
05  // 86 x15y95 SB_DRIVE plane 10,9
5D // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x17y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9635     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
30 // y_sel: 95
45 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 963D
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x17y95 CPE[0]
00  //  1 x17y95 CPE[1]
00  //  2 x17y95 CPE[2]
00  //  3 x17y95 CPE[3]
00  //  4 x17y95 CPE[4]
00  //  5 x17y95 CPE[5]
00  //  6 x17y95 CPE[6]
00  //  7 x17y95 CPE[7]
00  //  8 x17y95 CPE[8]
00  //  9 x17y95 CPE[9]
00  // 10 x17y96 CPE[0]
00  // 11 x17y96 CPE[1]
00  // 12 x17y96 CPE[2]
00  // 13 x17y96 CPE[3]
00  // 14 x17y96 CPE[4]
00  // 15 x17y96 CPE[5]
00  // 16 x17y96 CPE[6]
00  // 17 x17y96 CPE[7]
00  // 18 x17y96 CPE[8]
00  // 19 x17y96 CPE[9]
00  // 20 x18y95 CPE[0]
00  // 21 x18y95 CPE[1]
00  // 22 x18y95 CPE[2]
00  // 23 x18y95 CPE[3]
00  // 24 x18y95 CPE[4]
00  // 25 x18y95 CPE[5]
00  // 26 x18y95 CPE[6]
00  // 27 x18y95 CPE[7]
00  // 28 x18y95 CPE[8]
00  // 29 x18y95 CPE[9]
00  // 30 x18y96 CPE[0]
00  // 31 x18y96 CPE[1]
00  // 32 x18y96 CPE[2]
00  // 33 x18y96 CPE[3]
00  // 34 x18y96 CPE[4]
00  // 35 x18y96 CPE[5]
00  // 36 x18y96 CPE[6]
00  // 37 x18y96 CPE[7]
00  // 38 x18y96 CPE[8]
00  // 39 x18y96 CPE[9]
00  // 40 x17y95 INMUX plane 2,1
00  // 41 x17y95 INMUX plane 4,3
00  // 42 x17y95 INMUX plane 6,5
00  // 43 x17y95 INMUX plane 8,7
01  // 44 x17y95 INMUX plane 10,9
00  // 45 x17y95 INMUX plane 12,11
00  // 46 x17y96 INMUX plane 2,1
00  // 47 x17y96 INMUX plane 4,3
00  // 48 x17y96 INMUX plane 6,5
00  // 49 x17y96 INMUX plane 8,7
10  // 50 x17y96 INMUX plane 10,9
00  // 51 x17y96 INMUX plane 12,11
00  // 52 x18y95 INMUX plane 2,1
00  // 53 x18y95 INMUX plane 4,3
00  // 54 x18y95 INMUX plane 6,5
00  // 55 x18y95 INMUX plane 8,7
00  // 56 x18y95 INMUX plane 10,9
00  // 57 x18y95 INMUX plane 12,11
00  // 58 x18y96 INMUX plane 2,1
00  // 59 x18y96 INMUX plane 4,3
00  // 60 x18y96 INMUX plane 6,5
00  // 61 x18y96 INMUX plane 8,7
00  // 62 x18y96 INMUX plane 10,9
00  // 63 x18y96 INMUX plane 12,11
00  // 64 x18y96 SB_BIG plane 1
00  // 65 x18y96 SB_BIG plane 1
00  // 66 x18y96 SB_DRIVE plane 2,1
00  // 67 x18y96 SB_BIG plane 2
00  // 68 x18y96 SB_BIG plane 2
00  // 69 x18y96 SB_BIG plane 3
00  // 70 x18y96 SB_BIG plane 3
00  // 71 x18y96 SB_DRIVE plane 4,3
00  // 72 x18y96 SB_BIG plane 4
00  // 73 x18y96 SB_BIG plane 4
00  // 74 x18y96 SB_BIG plane 5
00  // 75 x18y96 SB_BIG plane 5
00  // 76 x18y96 SB_DRIVE plane 6,5
00  // 77 x18y96 SB_BIG plane 6
00  // 78 x18y96 SB_BIG plane 6
00  // 79 x18y96 SB_BIG plane 7
00  // 80 x18y96 SB_BIG plane 7
00  // 81 x18y96 SB_DRIVE plane 8,7
00  // 82 x18y96 SB_BIG plane 8
00  // 83 x18y96 SB_BIG plane 8
00  // 84 x18y96 SB_BIG plane 9
00  // 85 x18y96 SB_BIG plane 9
00  // 86 x18y96 SB_DRIVE plane 10,9
00  // 87 x18y96 SB_BIG plane 10
08  // 88 x18y96 SB_BIG plane 10
B5 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x19y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 969C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
30 // y_sel: 95
2D // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 96A4
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x19y95 CPE[0]
00  //  1 x19y95 CPE[1]
00  //  2 x19y95 CPE[2]
00  //  3 x19y95 CPE[3]
00  //  4 x19y95 CPE[4]
00  //  5 x19y95 CPE[5]
00  //  6 x19y95 CPE[6]
00  //  7 x19y95 CPE[7]
00  //  8 x19y95 CPE[8]
00  //  9 x19y95 CPE[9]
00  // 10 x19y96 CPE[0]
00  // 11 x19y96 CPE[1]
00  // 12 x19y96 CPE[2]
00  // 13 x19y96 CPE[3]
00  // 14 x19y96 CPE[4]
00  // 15 x19y96 CPE[5]
00  // 16 x19y96 CPE[6]
00  // 17 x19y96 CPE[7]
00  // 18 x19y96 CPE[8]
00  // 19 x19y96 CPE[9]
00  // 20 x20y95 CPE[0]
00  // 21 x20y95 CPE[1]
00  // 22 x20y95 CPE[2]
00  // 23 x20y95 CPE[3]
00  // 24 x20y95 CPE[4]
00  // 25 x20y95 CPE[5]
00  // 26 x20y95 CPE[6]
00  // 27 x20y95 CPE[7]
00  // 28 x20y95 CPE[8]
00  // 29 x20y95 CPE[9]
00  // 30 x20y96 CPE[0]  _a1416  C_MX2b////    
00  // 31 x20y96 CPE[1]
00  // 32 x20y96 CPE[2]
00  // 33 x20y96 CPE[3]
00  // 34 x20y96 CPE[4]
00  // 35 x20y96 CPE[5]
00  // 36 x20y96 CPE[6]
00  // 37 x20y96 CPE[7]
00  // 38 x20y96 CPE[8]
00  // 39 x20y96 CPE[9]
00  // 40 x19y95 INMUX plane 2,1
00  // 41 x19y95 INMUX plane 4,3
00  // 42 x19y95 INMUX plane 6,5
02  // 43 x19y95 INMUX plane 8,7
00  // 44 x19y95 INMUX plane 10,9
00  // 45 x19y95 INMUX plane 12,11
00  // 46 x19y96 INMUX plane 2,1
00  // 47 x19y96 INMUX plane 4,3
00  // 48 x19y96 INMUX plane 6,5
00  // 49 x19y96 INMUX plane 8,7
10  // 50 x19y96 INMUX plane 10,9
00  // 51 x19y96 INMUX plane 12,11
00  // 52 x20y95 INMUX plane 2,1
00  // 53 x20y95 INMUX plane 4,3
00  // 54 x20y95 INMUX plane 6,5
00  // 55 x20y95 INMUX plane 8,7
01  // 56 x20y95 INMUX plane 10,9
00  // 57 x20y95 INMUX plane 12,11
28  // 58 x20y96 INMUX plane 2,1
00  // 59 x20y96 INMUX plane 4,3
00  // 60 x20y96 INMUX plane 6,5
2C  // 61 x20y96 INMUX plane 8,7
00  // 62 x20y96 INMUX plane 10,9
C0  // 63 x20y96 INMUX plane 12,11
00  // 64 x19y95 SB_BIG plane 1
00  // 65 x19y95 SB_BIG plane 1
00  // 66 x19y95 SB_DRIVE plane 2,1
00  // 67 x19y95 SB_BIG plane 2
00  // 68 x19y95 SB_BIG plane 2
00  // 69 x19y95 SB_BIG plane 3
00  // 70 x19y95 SB_BIG plane 3
00  // 71 x19y95 SB_DRIVE plane 4,3
48  // 72 x19y95 SB_BIG plane 4
12  // 73 x19y95 SB_BIG plane 4
00  // 74 x19y95 SB_BIG plane 5
00  // 75 x19y95 SB_BIG plane 5
00  // 76 x19y95 SB_DRIVE plane 6,5
00  // 77 x19y95 SB_BIG plane 6
00  // 78 x19y95 SB_BIG plane 6
00  // 79 x19y95 SB_BIG plane 7
00  // 80 x19y95 SB_BIG plane 7
00  // 81 x19y95 SB_DRIVE plane 8,7
48  // 82 x19y95 SB_BIG plane 8
12  // 83 x19y95 SB_BIG plane 8
39  // 84 x19y95 SB_BIG plane 9
00  // 85 x19y95 SB_BIG plane 9
00  // 86 x19y95 SB_DRIVE plane 10,9
00  // 87 x19y95 SB_BIG plane 10
00  // 88 x19y95 SB_BIG plane 10
00  // 89 x19y95 SB_BIG plane 11
00  // 90 x19y95 SB_BIG plane 11
00  // 91 x19y95 SB_DRIVE plane 12,11
00  // 92 x19y95 SB_BIG plane 12
00  // 93 x19y95 SB_BIG plane 12
00  // 94 x20y96 SB_SML plane 1
00  // 95 x20y96 SB_SML plane 2,1
00  // 96 x20y96 SB_SML plane 2
00  // 97 x20y96 SB_SML plane 3
80  // 98 x20y96 SB_SML plane 4,3
2A  // 99 x20y96 SB_SML plane 4
00  // 100 x20y96 SB_SML plane 5
00  // 101 x20y96 SB_SML plane 6,5
40  // 102 x20y96 SB_SML plane 6
00  // 103 x20y96 SB_SML plane 7
80  // 104 x20y96 SB_SML plane 8,7
2A  // 105 x20y96 SB_SML plane 8
00  // 106 x20y96 SB_SML plane 9
00  // 107 x20y96 SB_SML plane 10,9
18  // 108 x20y96 SB_SML plane 10
00  // 109 x20y96 SB_SML plane 11
10  // 110 x20y96 SB_SML plane 12,11
70 // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x21y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9719     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
30 // y_sel: 95
F5 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9721
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x21y95 CPE[0]  _a1357  C_MX2b////    
00  //  1 x21y95 CPE[1]
00  //  2 x21y95 CPE[2]
00  //  3 x21y95 CPE[3]
00  //  4 x21y95 CPE[4]
00  //  5 x21y95 CPE[5]
00  //  6 x21y95 CPE[6]
00  //  7 x21y95 CPE[7]
00  //  8 x21y95 CPE[8]
00  //  9 x21y95 CPE[9]
00  // 10 x21y96 CPE[0]  _a1428  C_MX2b////    
00  // 11 x21y96 CPE[1]
00  // 12 x21y96 CPE[2]
00  // 13 x21y96 CPE[3]
00  // 14 x21y96 CPE[4]
00  // 15 x21y96 CPE[5]
00  // 16 x21y96 CPE[6]
00  // 17 x21y96 CPE[7]
00  // 18 x21y96 CPE[8]
00  // 19 x21y96 CPE[9]
00  // 20 x22y95 CPE[0]  net1 = net2: _a772  C_ADDF2///ADDF2/
00  // 21 x22y95 CPE[1]
00  // 22 x22y95 CPE[2]
00  // 23 x22y95 CPE[3]
00  // 24 x22y95 CPE[4]
00  // 25 x22y95 CPE[5]
00  // 26 x22y95 CPE[6]
00  // 27 x22y95 CPE[7]
00  // 28 x22y95 CPE[8]
00  // 29 x22y95 CPE[9]
00  // 30 x22y96 CPE[0]  _a1637  C_////Bridge
00  // 31 x22y96 CPE[1]
00  // 32 x22y96 CPE[2]
00  // 33 x22y96 CPE[3]
00  // 34 x22y96 CPE[4]
00  // 35 x22y96 CPE[5]
00  // 36 x22y96 CPE[6]
00  // 37 x22y96 CPE[7]
00  // 38 x22y96 CPE[8]
00  // 39 x22y96 CPE[9]
29  // 40 x21y95 INMUX plane 2,1
00  // 41 x21y95 INMUX plane 4,3
26  // 42 x21y95 INMUX plane 6,5
00  // 43 x21y95 INMUX plane 8,7
01  // 44 x21y95 INMUX plane 10,9
00  // 45 x21y95 INMUX plane 12,11
00  // 46 x21y96 INMUX plane 2,1
10  // 47 x21y96 INMUX plane 4,3
05  // 48 x21y96 INMUX plane 6,5
07  // 49 x21y96 INMUX plane 8,7
00  // 50 x21y96 INMUX plane 10,9
0D  // 51 x21y96 INMUX plane 12,11
2E  // 52 x22y95 INMUX plane 2,1
00  // 53 x22y95 INMUX plane 4,3
02  // 54 x22y95 INMUX plane 6,5
D0  // 55 x22y95 INMUX plane 8,7
01  // 56 x22y95 INMUX plane 10,9
C0  // 57 x22y95 INMUX plane 12,11
18  // 58 x22y96 INMUX plane 2,1
00  // 59 x22y96 INMUX plane 4,3
00  // 60 x22y96 INMUX plane 6,5
C0  // 61 x22y96 INMUX plane 8,7
80  // 62 x22y96 INMUX plane 10,9
C8  // 63 x22y96 INMUX plane 12,11
C9  // 64 x22y96 SB_BIG plane 1
04  // 65 x22y96 SB_BIG plane 1
00  // 66 x22y96 SB_DRIVE plane 2,1
48  // 67 x22y96 SB_BIG plane 2
12  // 68 x22y96 SB_BIG plane 2
08  // 69 x22y96 SB_BIG plane 3
13  // 70 x22y96 SB_BIG plane 3
00  // 71 x22y96 SB_DRIVE plane 4,3
41  // 72 x22y96 SB_BIG plane 4
10  // 73 x22y96 SB_BIG plane 4
48  // 74 x22y96 SB_BIG plane 5
12  // 75 x22y96 SB_BIG plane 5
00  // 76 x22y96 SB_DRIVE plane 6,5
08  // 77 x22y96 SB_BIG plane 6
12  // 78 x22y96 SB_BIG plane 6
48  // 79 x22y96 SB_BIG plane 7
12  // 80 x22y96 SB_BIG plane 7
00  // 81 x22y96 SB_DRIVE plane 8,7
C8  // 82 x22y96 SB_BIG plane 8
12  // 83 x22y96 SB_BIG plane 8
79  // 84 x22y96 SB_BIG plane 9
12  // 85 x22y96 SB_BIG plane 9
00  // 86 x22y96 SB_DRIVE plane 10,9
48  // 87 x22y96 SB_BIG plane 10
12  // 88 x22y96 SB_BIG plane 10
41  // 89 x22y96 SB_BIG plane 11
12  // 90 x22y96 SB_BIG plane 11
00  // 91 x22y96 SB_DRIVE plane 12,11
48  // 92 x22y96 SB_BIG plane 12
12  // 93 x22y96 SB_BIG plane 12
A8  // 94 x21y95 SB_SML plane 1
82  // 95 x21y95 SB_SML plane 2,1
2A  // 96 x21y95 SB_SML plane 2
A8  // 97 x21y95 SB_SML plane 3
82  // 98 x21y95 SB_SML plane 4,3
2A  // 99 x21y95 SB_SML plane 4
A8  // 100 x21y95 SB_SML plane 5
82  // 101 x21y95 SB_SML plane 6,5
2A  // 102 x21y95 SB_SML plane 6
28  // 103 x21y95 SB_SML plane 7
81  // 104 x21y95 SB_SML plane 8,7
2A  // 105 x21y95 SB_SML plane 8
B1  // 106 x21y95 SB_SML plane 9
82  // 107 x21y95 SB_SML plane 10,9
2A  // 108 x21y95 SB_SML plane 10
A8  // 109 x21y95 SB_SML plane 11
82  // 110 x21y95 SB_SML plane 12,11
2A  // 111 x21y95 SB_SML plane 12
96 // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x23y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9797     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
30 // y_sel: 95
FD // -- CRC low byte
64 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 979F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y95 CPE[0]  _a328  C_///ICOMP/D
00  //  1 x23y95 CPE[1]
00  //  2 x23y95 CPE[2]
00  //  3 x23y95 CPE[3]
00  //  4 x23y95 CPE[4]
00  //  5 x23y95 CPE[5]
00  //  6 x23y95 CPE[6]
00  //  7 x23y95 CPE[7]
00  //  8 x23y95 CPE[8]
00  //  9 x23y95 CPE[9]
00  // 10 x23y96 CPE[0]
00  // 11 x23y96 CPE[1]
00  // 12 x23y96 CPE[2]
00  // 13 x23y96 CPE[3]
00  // 14 x23y96 CPE[4]
00  // 15 x23y96 CPE[5]
00  // 16 x23y96 CPE[6]
00  // 17 x23y96 CPE[7]
00  // 18 x23y96 CPE[8]
00  // 19 x23y96 CPE[9]
00  // 20 x24y95 CPE[0]  _a322  C_AND/D///    
00  // 21 x24y95 CPE[1]
00  // 22 x24y95 CPE[2]
00  // 23 x24y95 CPE[3]
00  // 24 x24y95 CPE[4]
00  // 25 x24y95 CPE[5]
00  // 26 x24y95 CPE[6]
00  // 27 x24y95 CPE[7]
00  // 28 x24y95 CPE[8]
00  // 29 x24y95 CPE[9]
00  // 30 x24y96 CPE[0]  net1 = net2: _a323  C_AND/D//AND/D
00  // 31 x24y96 CPE[1]
00  // 32 x24y96 CPE[2]
00  // 33 x24y96 CPE[3]
00  // 34 x24y96 CPE[4]
00  // 35 x24y96 CPE[5]
00  // 36 x24y96 CPE[6]
00  // 37 x24y96 CPE[7]
00  // 38 x24y96 CPE[8]
00  // 39 x24y96 CPE[9]
2C  // 40 x23y95 INMUX plane 2,1
06  // 41 x23y95 INMUX plane 4,3
09  // 42 x23y95 INMUX plane 6,5
03  // 43 x23y95 INMUX plane 8,7
00  // 44 x23y95 INMUX plane 10,9
05  // 45 x23y95 INMUX plane 12,11
19  // 46 x23y96 INMUX plane 2,1
10  // 47 x23y96 INMUX plane 4,3
00  // 48 x23y96 INMUX plane 6,5
09  // 49 x23y96 INMUX plane 8,7
01  // 50 x23y96 INMUX plane 10,9
01  // 51 x23y96 INMUX plane 12,11
00  // 52 x24y95 INMUX plane 2,1
09  // 53 x24y95 INMUX plane 4,3
40  // 54 x24y95 INMUX plane 6,5
3C  // 55 x24y95 INMUX plane 8,7
40  // 56 x24y95 INMUX plane 10,9
28  // 57 x24y95 INMUX plane 12,11
08  // 58 x24y96 INMUX plane 2,1
06  // 59 x24y96 INMUX plane 4,3
44  // 60 x24y96 INMUX plane 6,5
04  // 61 x24y96 INMUX plane 8,7
40  // 62 x24y96 INMUX plane 10,9
C1  // 63 x24y96 INMUX plane 12,11
08  // 64 x23y95 SB_BIG plane 1
02  // 65 x23y95 SB_BIG plane 1
00  // 66 x23y95 SB_DRIVE plane 2,1
00  // 67 x23y95 SB_BIG plane 2
00  // 68 x23y95 SB_BIG plane 2
48  // 69 x23y95 SB_BIG plane 3
12  // 70 x23y95 SB_BIG plane 3
00  // 71 x23y95 SB_DRIVE plane 4,3
89  // 72 x23y95 SB_BIG plane 4
24  // 73 x23y95 SB_BIG plane 4
48  // 74 x23y95 SB_BIG plane 5
14  // 75 x23y95 SB_BIG plane 5
00  // 76 x23y95 SB_DRIVE plane 6,5
00  // 77 x23y95 SB_BIG plane 6
00  // 78 x23y95 SB_BIG plane 6
12  // 79 x23y95 SB_BIG plane 7
30  // 80 x23y95 SB_BIG plane 7
00  // 81 x23y95 SB_DRIVE plane 8,7
08  // 82 x23y95 SB_BIG plane 8
04  // 83 x23y95 SB_BIG plane 8
29  // 84 x23y95 SB_BIG plane 9
00  // 85 x23y95 SB_BIG plane 9
00  // 86 x23y95 SB_DRIVE plane 10,9
00  // 87 x23y95 SB_BIG plane 10
00  // 88 x23y95 SB_BIG plane 10
00  // 89 x23y95 SB_BIG plane 11
00  // 90 x23y95 SB_BIG plane 11
00  // 91 x23y95 SB_DRIVE plane 12,11
00  // 92 x23y95 SB_BIG plane 12
00  // 93 x23y95 SB_BIG plane 12
A8  // 94 x24y96 SB_SML plane 1
02  // 95 x24y96 SB_SML plane 2,1
00  // 96 x24y96 SB_SML plane 2
A8  // 97 x24y96 SB_SML plane 3
82  // 98 x24y96 SB_SML plane 4,3
2A  // 99 x24y96 SB_SML plane 4
A8  // 100 x24y96 SB_SML plane 5
02  // 101 x24y96 SB_SML plane 6,5
00  // 102 x24y96 SB_SML plane 6
A8  // 103 x24y96 SB_SML plane 7
12  // 104 x24y96 SB_SML plane 8,7
2A  // 105 x24y96 SB_SML plane 8
11  // 106 x24y96 SB_SML plane 9
00  // 107 x24y96 SB_SML plane 10,9
10  // 108 x24y96 SB_SML plane 10
11  // 109 x24y96 SB_SML plane 11
90  // 110 x24y96 SB_SML plane 12,11
01  // 111 x24y96 SB_SML plane 12
D2 // -- CRC low byte
7F // -- CRC high byte


// Config Latches on x25y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9815     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
30 // y_sel: 95
25 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 981D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x25y95 CPE[0]  _a258  C_AND/D///    
00  //  1 x25y95 CPE[1]
00  //  2 x25y95 CPE[2]
00  //  3 x25y95 CPE[3]
00  //  4 x25y95 CPE[4]
00  //  5 x25y95 CPE[5]
00  //  6 x25y95 CPE[6]
00  //  7 x25y95 CPE[7]
00  //  8 x25y95 CPE[8]
00  //  9 x25y95 CPE[9]
00  // 10 x25y96 CPE[0]  _a260  C_AND/D///    _a1631  C_////Bridge
00  // 11 x25y96 CPE[1]
00  // 12 x25y96 CPE[2]
00  // 13 x25y96 CPE[3]
00  // 14 x25y96 CPE[4]
00  // 15 x25y96 CPE[5]
00  // 16 x25y96 CPE[6]
00  // 17 x25y96 CPE[7]
00  // 18 x25y96 CPE[8]
00  // 19 x25y96 CPE[9]
00  // 20 x26y95 CPE[0]
00  // 21 x26y95 CPE[1]
00  // 22 x26y95 CPE[2]
00  // 23 x26y95 CPE[3]
00  // 24 x26y95 CPE[4]
00  // 25 x26y95 CPE[5]
00  // 26 x26y95 CPE[6]
00  // 27 x26y95 CPE[7]
00  // 28 x26y95 CPE[8]
00  // 29 x26y95 CPE[9]
00  // 30 x26y96 CPE[0]  net1 = net2: _a155  C_ORAND////D
00  // 31 x26y96 CPE[1]
00  // 32 x26y96 CPE[2]
00  // 33 x26y96 CPE[3]
00  // 34 x26y96 CPE[4]
00  // 35 x26y96 CPE[5]
00  // 36 x26y96 CPE[6]
00  // 37 x26y96 CPE[7]
00  // 38 x26y96 CPE[8]
00  // 39 x26y96 CPE[9]
20  // 40 x25y95 INMUX plane 2,1
02  // 41 x25y95 INMUX plane 4,3
00  // 42 x25y95 INMUX plane 6,5
35  // 43 x25y95 INMUX plane 8,7
00  // 44 x25y95 INMUX plane 10,9
05  // 45 x25y95 INMUX plane 12,11
0A  // 46 x25y96 INMUX plane 2,1
08  // 47 x25y96 INMUX plane 4,3
06  // 48 x25y96 INMUX plane 6,5
04  // 49 x25y96 INMUX plane 8,7
00  // 50 x25y96 INMUX plane 10,9
01  // 51 x25y96 INMUX plane 12,11
00  // 52 x26y95 INMUX plane 2,1
20  // 53 x26y95 INMUX plane 4,3
08  // 54 x26y95 INMUX plane 6,5
80  // 55 x26y95 INMUX plane 8,7
00  // 56 x26y95 INMUX plane 10,9
C0  // 57 x26y95 INMUX plane 12,11
26  // 58 x26y96 INMUX plane 2,1
06  // 59 x26y96 INMUX plane 4,3
03  // 60 x26y96 INMUX plane 6,5
4D  // 61 x26y96 INMUX plane 8,7
00  // 62 x26y96 INMUX plane 10,9
D0  // 63 x26y96 INMUX plane 12,11
48  // 64 x26y96 SB_BIG plane 1
04  // 65 x26y96 SB_BIG plane 1
00  // 66 x26y96 SB_DRIVE plane 2,1
48  // 67 x26y96 SB_BIG plane 2
12  // 68 x26y96 SB_BIG plane 2
00  // 69 x26y96 SB_BIG plane 3
00  // 70 x26y96 SB_BIG plane 3
00  // 71 x26y96 SB_DRIVE plane 4,3
41  // 72 x26y96 SB_BIG plane 4
12  // 73 x26y96 SB_BIG plane 4
48  // 74 x26y96 SB_BIG plane 5
12  // 75 x26y96 SB_BIG plane 5
00  // 76 x26y96 SB_DRIVE plane 6,5
D3  // 77 x26y96 SB_BIG plane 6
04  // 78 x26y96 SB_BIG plane 6
00  // 79 x26y96 SB_BIG plane 7
00  // 80 x26y96 SB_BIG plane 7
00  // 81 x26y96 SB_DRIVE plane 8,7
48  // 82 x26y96 SB_BIG plane 8
12  // 83 x26y96 SB_BIG plane 8
00  // 84 x26y96 SB_BIG plane 9
00  // 85 x26y96 SB_BIG plane 9
40  // 86 x26y96 SB_DRIVE plane 10,9
03  // 87 x26y96 SB_BIG plane 10
22  // 88 x26y96 SB_BIG plane 10
00  // 89 x26y96 SB_BIG plane 11
00  // 90 x26y96 SB_BIG plane 11
00  // 91 x26y96 SB_DRIVE plane 12,11
01  // 92 x26y96 SB_BIG plane 12
00  // 93 x26y96 SB_BIG plane 12
A8  // 94 x25y95 SB_SML plane 1
82  // 95 x25y95 SB_SML plane 2,1
2E  // 96 x25y95 SB_SML plane 2
00  // 97 x25y95 SB_SML plane 3
20  // 98 x25y95 SB_SML plane 4,3
08  // 99 x25y95 SB_SML plane 4
68  // 100 x25y95 SB_SML plane 5
C2  // 101 x25y95 SB_SML plane 6,5
54  // 102 x25y95 SB_SML plane 6
00  // 103 x25y95 SB_SML plane 7
80  // 104 x25y95 SB_SML plane 8,7
02  // 105 x25y95 SB_SML plane 8
6E // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x27y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 988D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
30 // y_sel: 95
4D // -- CRC low byte
57 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9895
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y95 CPE[0]  _a1364  C_MX2b////    
00  //  1 x27y95 CPE[1]
00  //  2 x27y95 CPE[2]
00  //  3 x27y95 CPE[3]
00  //  4 x27y95 CPE[4]
00  //  5 x27y95 CPE[5]
00  //  6 x27y95 CPE[6]
00  //  7 x27y95 CPE[7]
00  //  8 x27y95 CPE[8]
00  //  9 x27y95 CPE[9]
00  // 10 x27y96 CPE[0]  _a94  C_MX4b////    _a1578  C_////Bridge
00  // 11 x27y96 CPE[1]
00  // 12 x27y96 CPE[2]
00  // 13 x27y96 CPE[3]
00  // 14 x27y96 CPE[4]
00  // 15 x27y96 CPE[5]
00  // 16 x27y96 CPE[6]
00  // 17 x27y96 CPE[7]
00  // 18 x27y96 CPE[8]
00  // 19 x27y96 CPE[9]
00  // 20 x28y95 CPE[0]  net1 = net2: _a167  C_AND/D//AND/D
00  // 21 x28y95 CPE[1]
00  // 22 x28y95 CPE[2]
00  // 23 x28y95 CPE[3]
00  // 24 x28y95 CPE[4]
00  // 25 x28y95 CPE[5]
00  // 26 x28y95 CPE[6]
00  // 27 x28y95 CPE[7]
00  // 28 x28y95 CPE[8]
00  // 29 x28y95 CPE[9]
00  // 30 x28y96 CPE[0]  _a123  C_MX2b////    
00  // 31 x28y96 CPE[1]
00  // 32 x28y96 CPE[2]
00  // 33 x28y96 CPE[3]
00  // 34 x28y96 CPE[4]
00  // 35 x28y96 CPE[5]
00  // 36 x28y96 CPE[6]
00  // 37 x28y96 CPE[7]
00  // 38 x28y96 CPE[8]
00  // 39 x28y96 CPE[9]
05  // 40 x27y95 INMUX plane 2,1
00  // 41 x27y95 INMUX plane 4,3
07  // 42 x27y95 INMUX plane 6,5
28  // 43 x27y95 INMUX plane 8,7
0D  // 44 x27y95 INMUX plane 10,9
01  // 45 x27y95 INMUX plane 12,11
06  // 46 x27y96 INMUX plane 2,1
21  // 47 x27y96 INMUX plane 4,3
39  // 48 x27y96 INMUX plane 6,5
3A  // 49 x27y96 INMUX plane 8,7
28  // 50 x27y96 INMUX plane 10,9
00  // 51 x27y96 INMUX plane 12,11
08  // 52 x28y95 INMUX plane 2,1
04  // 53 x28y95 INMUX plane 4,3
38  // 54 x28y95 INMUX plane 6,5
71  // 55 x28y95 INMUX plane 8,7
28  // 56 x28y95 INMUX plane 10,9
0A  // 57 x28y95 INMUX plane 12,11
15  // 58 x28y96 INMUX plane 2,1
08  // 59 x28y96 INMUX plane 4,3
39  // 60 x28y96 INMUX plane 6,5
50  // 61 x28y96 INMUX plane 8,7
A5  // 62 x28y96 INMUX plane 10,9
CC  // 63 x28y96 INMUX plane 12,11
48  // 64 x27y95 SB_BIG plane 1
12  // 65 x27y95 SB_BIG plane 1
80  // 66 x27y95 SB_DRIVE plane 2,1
41  // 67 x27y95 SB_BIG plane 2
12  // 68 x27y95 SB_BIG plane 2
00  // 69 x27y95 SB_BIG plane 3
00  // 70 x27y95 SB_BIG plane 3
02  // 71 x27y95 SB_DRIVE plane 4,3
54  // 72 x27y95 SB_BIG plane 4
26  // 73 x27y95 SB_BIG plane 4
91  // 74 x27y95 SB_BIG plane 5
24  // 75 x27y95 SB_BIG plane 5
02  // 76 x27y95 SB_DRIVE plane 6,5
08  // 77 x27y95 SB_BIG plane 6
13  // 78 x27y95 SB_BIG plane 6
41  // 79 x27y95 SB_BIG plane 7
12  // 80 x27y95 SB_BIG plane 7
00  // 81 x27y95 SB_DRIVE plane 8,7
48  // 82 x27y95 SB_BIG plane 8
12  // 83 x27y95 SB_BIG plane 8
69  // 84 x27y95 SB_BIG plane 9
12  // 85 x27y95 SB_BIG plane 9
00  // 86 x27y95 SB_DRIVE plane 10,9
44  // 87 x27y95 SB_BIG plane 10
26  // 88 x27y95 SB_BIG plane 10
48  // 89 x27y95 SB_BIG plane 11
12  // 90 x27y95 SB_BIG plane 11
00  // 91 x27y95 SB_DRIVE plane 12,11
8C  // 92 x27y95 SB_BIG plane 12
24  // 93 x27y95 SB_BIG plane 12
28  // 94 x28y96 SB_SML plane 1
82  // 95 x28y96 SB_SML plane 2,1
2E  // 96 x28y96 SB_SML plane 2
82  // 97 x28y96 SB_SML plane 3
00  // 98 x28y96 SB_SML plane 4,3
5D  // 99 x28y96 SB_SML plane 4
6E  // 100 x28y96 SB_SML plane 5
85  // 101 x28y96 SB_SML plane 6,5
2A  // 102 x28y96 SB_SML plane 6
08  // 103 x28y96 SB_SML plane 7
81  // 104 x28y96 SB_SML plane 8,7
2A  // 105 x28y96 SB_SML plane 8
A8  // 106 x28y96 SB_SML plane 9
22  // 107 x28y96 SB_SML plane 10,9
47  // 108 x28y96 SB_SML plane 10
C0  // 109 x28y96 SB_SML plane 11
31  // 110 x28y96 SB_SML plane 12,11
14  // 111 x28y96 SB_SML plane 12
34 // -- CRC low byte
10 // -- CRC high byte


// Config Latches on x29y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 990B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
30 // y_sel: 95
95 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9913
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y95 CPE[0]  _a128  C_AND////    
00  //  1 x29y95 CPE[1]
00  //  2 x29y95 CPE[2]
00  //  3 x29y95 CPE[3]
00  //  4 x29y95 CPE[4]
00  //  5 x29y95 CPE[5]
00  //  6 x29y95 CPE[6]
00  //  7 x29y95 CPE[7]
00  //  8 x29y95 CPE[8]
00  //  9 x29y95 CPE[9]
00  // 10 x29y96 CPE[0]  _a1584  C_////Bridge
00  // 11 x29y96 CPE[1]
00  // 12 x29y96 CPE[2]
00  // 13 x29y96 CPE[3]
00  // 14 x29y96 CPE[4]
00  // 15 x29y96 CPE[5]
00  // 16 x29y96 CPE[6]
00  // 17 x29y96 CPE[7]
00  // 18 x29y96 CPE[8]
00  // 19 x29y96 CPE[9]
00  // 20 x30y95 CPE[0]  _a130  C_AND////    _a1260  C_///AND/
00  // 21 x30y95 CPE[1]
00  // 22 x30y95 CPE[2]
00  // 23 x30y95 CPE[3]
00  // 24 x30y95 CPE[4]
00  // 25 x30y95 CPE[5]
00  // 26 x30y95 CPE[6]
00  // 27 x30y95 CPE[7]
00  // 28 x30y95 CPE[8]
00  // 29 x30y95 CPE[9]
00  // 30 x30y96 CPE[0]  _a1256  C_MX4a////    
00  // 31 x30y96 CPE[1]
00  // 32 x30y96 CPE[2]
00  // 33 x30y96 CPE[3]
00  // 34 x30y96 CPE[4]
00  // 35 x30y96 CPE[5]
00  // 36 x30y96 CPE[6]
00  // 37 x30y96 CPE[7]
00  // 38 x30y96 CPE[8]
00  // 39 x30y96 CPE[9]
38  // 40 x29y95 INMUX plane 2,1
24  // 41 x29y95 INMUX plane 4,3
2D  // 42 x29y95 INMUX plane 6,5
01  // 43 x29y95 INMUX plane 8,7
21  // 44 x29y95 INMUX plane 10,9
10  // 45 x29y95 INMUX plane 12,11
00  // 46 x29y96 INMUX plane 2,1
08  // 47 x29y96 INMUX plane 4,3
01  // 48 x29y96 INMUX plane 6,5
06  // 49 x29y96 INMUX plane 8,7
28  // 50 x29y96 INMUX plane 10,9
09  // 51 x29y96 INMUX plane 12,11
20  // 52 x30y95 INMUX plane 2,1
20  // 53 x30y95 INMUX plane 4,3
31  // 54 x30y95 INMUX plane 6,5
77  // 55 x30y95 INMUX plane 8,7
88  // 56 x30y95 INMUX plane 10,9
61  // 57 x30y95 INMUX plane 12,11
00  // 58 x30y96 INMUX plane 2,1
27  // 59 x30y96 INMUX plane 4,3
08  // 60 x30y96 INMUX plane 6,5
70  // 61 x30y96 INMUX plane 8,7
00  // 62 x30y96 INMUX plane 10,9
C8  // 63 x30y96 INMUX plane 12,11
41  // 64 x30y96 SB_BIG plane 1
12  // 65 x30y96 SB_BIG plane 1
00  // 66 x30y96 SB_DRIVE plane 2,1
48  // 67 x30y96 SB_BIG plane 2
10  // 68 x30y96 SB_BIG plane 2
51  // 69 x30y96 SB_BIG plane 3
12  // 70 x30y96 SB_BIG plane 3
00  // 71 x30y96 SB_DRIVE plane 4,3
6E  // 72 x30y96 SB_BIG plane 4
24  // 73 x30y96 SB_BIG plane 4
48  // 74 x30y96 SB_BIG plane 5
12  // 75 x30y96 SB_BIG plane 5
00  // 76 x30y96 SB_DRIVE plane 6,5
48  // 77 x30y96 SB_BIG plane 6
12  // 78 x30y96 SB_BIG plane 6
48  // 79 x30y96 SB_BIG plane 7
10  // 80 x30y96 SB_BIG plane 7
00  // 81 x30y96 SB_DRIVE plane 8,7
11  // 82 x30y96 SB_BIG plane 8
33  // 83 x30y96 SB_BIG plane 8
48  // 84 x30y96 SB_BIG plane 9
12  // 85 x30y96 SB_BIG plane 9
00  // 86 x30y96 SB_DRIVE plane 10,9
C8  // 87 x30y96 SB_BIG plane 10
12  // 88 x30y96 SB_BIG plane 10
19  // 89 x30y96 SB_BIG plane 11
25  // 90 x30y96 SB_BIG plane 11
00  // 91 x30y96 SB_DRIVE plane 12,11
48  // 92 x30y96 SB_BIG plane 12
02  // 93 x30y96 SB_BIG plane 12
A8  // 94 x29y95 SB_SML plane 1
12  // 95 x29y95 SB_SML plane 2,1
2B  // 96 x29y95 SB_SML plane 2
B1  // 97 x29y95 SB_SML plane 3
02  // 98 x29y95 SB_SML plane 4,3
54  // 99 x29y95 SB_SML plane 4
A8  // 100 x29y95 SB_SML plane 5
82  // 101 x29y95 SB_SML plane 6,5
2A  // 102 x29y95 SB_SML plane 6
30  // 103 x29y95 SB_SML plane 7
81  // 104 x29y95 SB_SML plane 8,7
2A  // 105 x29y95 SB_SML plane 8
A8  // 106 x29y95 SB_SML plane 9
02  // 107 x29y95 SB_SML plane 10,9
73  // 108 x29y95 SB_SML plane 10
E4  // 109 x29y95 SB_SML plane 11
86  // 110 x29y95 SB_SML plane 12,11
2A  // 111 x29y95 SB_SML plane 12
B6 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x31y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9989     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
30 // y_sel: 95
CC // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9991
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y95 CPE[0]  _a127  C_ORAND////    
00  //  1 x31y95 CPE[1]
00  //  2 x31y95 CPE[2]
00  //  3 x31y95 CPE[3]
00  //  4 x31y95 CPE[4]
00  //  5 x31y95 CPE[5]
00  //  6 x31y95 CPE[6]
00  //  7 x31y95 CPE[7]
00  //  8 x31y95 CPE[8]
00  //  9 x31y95 CPE[9]
00  // 10 x31y96 CPE[0]  _a1367  C_AND////    
00  // 11 x31y96 CPE[1]
00  // 12 x31y96 CPE[2]
00  // 13 x31y96 CPE[3]
00  // 14 x31y96 CPE[4]
00  // 15 x31y96 CPE[5]
00  // 16 x31y96 CPE[6]
00  // 17 x31y96 CPE[7]
00  // 18 x31y96 CPE[8]
00  // 19 x31y96 CPE[9]
00  // 20 x32y95 CPE[0]  _a1379  C_AND////    
00  // 21 x32y95 CPE[1]
00  // 22 x32y95 CPE[2]
00  // 23 x32y95 CPE[3]
00  // 24 x32y95 CPE[4]
00  // 25 x32y95 CPE[5]
00  // 26 x32y95 CPE[6]
00  // 27 x32y95 CPE[7]
00  // 28 x32y95 CPE[8]
00  // 29 x32y95 CPE[9]
00  // 30 x32y96 CPE[0]  _a119  C_MX2b////    _a1607  C_////Bridge
00  // 31 x32y96 CPE[1]
00  // 32 x32y96 CPE[2]
00  // 33 x32y96 CPE[3]
00  // 34 x32y96 CPE[4]
00  // 35 x32y96 CPE[5]
00  // 36 x32y96 CPE[6]
00  // 37 x32y96 CPE[7]
00  // 38 x32y96 CPE[8]
00  // 39 x32y96 CPE[9]
15  // 40 x31y95 INMUX plane 2,1
0F  // 41 x31y95 INMUX plane 4,3
3F  // 42 x31y95 INMUX plane 6,5
00  // 43 x31y95 INMUX plane 8,7
21  // 44 x31y95 INMUX plane 10,9
00  // 45 x31y95 INMUX plane 12,11
11  // 46 x31y96 INMUX plane 2,1
00  // 47 x31y96 INMUX plane 4,3
03  // 48 x31y96 INMUX plane 6,5
3E  // 49 x31y96 INMUX plane 8,7
00  // 50 x31y96 INMUX plane 10,9
20  // 51 x31y96 INMUX plane 12,11
24  // 52 x32y95 INMUX plane 2,1
03  // 53 x32y95 INMUX plane 4,3
30  // 54 x32y95 INMUX plane 6,5
06  // 55 x32y95 INMUX plane 8,7
80  // 56 x32y95 INMUX plane 10,9
01  // 57 x32y95 INMUX plane 12,11
18  // 58 x32y96 INMUX plane 2,1
00  // 59 x32y96 INMUX plane 4,3
05  // 60 x32y96 INMUX plane 6,5
05  // 61 x32y96 INMUX plane 8,7
00  // 62 x32y96 INMUX plane 10,9
00  // 63 x32y96 INMUX plane 12,11
48  // 64 x31y95 SB_BIG plane 1
12  // 65 x31y95 SB_BIG plane 1
00  // 66 x31y95 SB_DRIVE plane 2,1
48  // 67 x31y95 SB_BIG plane 2
12  // 68 x31y95 SB_BIG plane 2
98  // 69 x31y95 SB_BIG plane 3
14  // 70 x31y95 SB_BIG plane 3
00  // 71 x31y95 SB_DRIVE plane 4,3
48  // 72 x31y95 SB_BIG plane 4
12  // 73 x31y95 SB_BIG plane 4
48  // 74 x31y95 SB_BIG plane 5
12  // 75 x31y95 SB_BIG plane 5
00  // 76 x31y95 SB_DRIVE plane 6,5
48  // 77 x31y95 SB_BIG plane 6
12  // 78 x31y95 SB_BIG plane 6
48  // 79 x31y95 SB_BIG plane 7
12  // 80 x31y95 SB_BIG plane 7
00  // 81 x31y95 SB_DRIVE plane 8,7
48  // 82 x31y95 SB_BIG plane 8
12  // 83 x31y95 SB_BIG plane 8
48  // 84 x31y95 SB_BIG plane 9
12  // 85 x31y95 SB_BIG plane 9
80  // 86 x31y95 SB_DRIVE plane 10,9
48  // 87 x31y95 SB_BIG plane 10
12  // 88 x31y95 SB_BIG plane 10
41  // 89 x31y95 SB_BIG plane 11
12  // 90 x31y95 SB_BIG plane 11
40  // 91 x31y95 SB_DRIVE plane 12,11
48  // 92 x31y95 SB_BIG plane 12
12  // 93 x31y95 SB_BIG plane 12
A8  // 94 x32y96 SB_SML plane 1
42  // 95 x32y96 SB_SML plane 2,1
7B  // 96 x32y96 SB_SML plane 2
38  // 97 x32y96 SB_SML plane 3
83  // 98 x32y96 SB_SML plane 4,3
28  // 99 x32y96 SB_SML plane 4
A8  // 100 x32y96 SB_SML plane 5
82  // 101 x32y96 SB_SML plane 6,5
28  // 102 x32y96 SB_SML plane 6
A8  // 103 x32y96 SB_SML plane 7
12  // 104 x32y96 SB_SML plane 8,7
2A  // 105 x32y96 SB_SML plane 8
A1  // 106 x32y96 SB_SML plane 9
82  // 107 x32y96 SB_SML plane 10,9
2A  // 108 x32y96 SB_SML plane 10
A8  // 109 x32y96 SB_SML plane 11
82  // 110 x32y96 SB_SML plane 12,11
2A  // 111 x32y96 SB_SML plane 12
81 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x33y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A07     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
30 // y_sel: 95
14 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A0F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y95 CPE[0]  _a118  C_MX2b////    
00  //  1 x33y95 CPE[1]
00  //  2 x33y95 CPE[2]
00  //  3 x33y95 CPE[3]
00  //  4 x33y95 CPE[4]
00  //  5 x33y95 CPE[5]
00  //  6 x33y95 CPE[6]
00  //  7 x33y95 CPE[7]
00  //  8 x33y95 CPE[8]
00  //  9 x33y95 CPE[9]
00  // 10 x33y96 CPE[0]  net1 = net2: _a51  C_AND/D//AND/D
00  // 11 x33y96 CPE[1]
00  // 12 x33y96 CPE[2]
00  // 13 x33y96 CPE[3]
00  // 14 x33y96 CPE[4]
00  // 15 x33y96 CPE[5]
00  // 16 x33y96 CPE[6]
00  // 17 x33y96 CPE[7]
00  // 18 x33y96 CPE[8]
00  // 19 x33y96 CPE[9]
00  // 20 x34y95 CPE[0]
00  // 21 x34y95 CPE[1]
00  // 22 x34y95 CPE[2]
00  // 23 x34y95 CPE[3]
00  // 24 x34y95 CPE[4]
00  // 25 x34y95 CPE[5]
00  // 26 x34y95 CPE[6]
00  // 27 x34y95 CPE[7]
00  // 28 x34y95 CPE[8]
00  // 29 x34y95 CPE[9]
00  // 30 x34y96 CPE[0]  _a1281  C_MX2b////    
00  // 31 x34y96 CPE[1]
00  // 32 x34y96 CPE[2]
00  // 33 x34y96 CPE[3]
00  // 34 x34y96 CPE[4]
00  // 35 x34y96 CPE[5]
00  // 36 x34y96 CPE[6]
00  // 37 x34y96 CPE[7]
00  // 38 x34y96 CPE[8]
00  // 39 x34y96 CPE[9]
08  // 40 x33y95 INMUX plane 2,1
10  // 41 x33y95 INMUX plane 4,3
00  // 42 x33y95 INMUX plane 6,5
2A  // 43 x33y95 INMUX plane 8,7
00  // 44 x33y95 INMUX plane 10,9
00  // 45 x33y95 INMUX plane 12,11
04  // 46 x33y96 INMUX plane 2,1
06  // 47 x33y96 INMUX plane 4,3
28  // 48 x33y96 INMUX plane 6,5
0D  // 49 x33y96 INMUX plane 8,7
01  // 50 x33y96 INMUX plane 10,9
00  // 51 x33y96 INMUX plane 12,11
03  // 52 x34y95 INMUX plane 2,1
01  // 53 x34y95 INMUX plane 4,3
08  // 54 x34y95 INMUX plane 6,5
43  // 55 x34y95 INMUX plane 8,7
08  // 56 x34y95 INMUX plane 10,9
80  // 57 x34y95 INMUX plane 12,11
15  // 58 x34y96 INMUX plane 2,1
01  // 59 x34y96 INMUX plane 4,3
16  // 60 x34y96 INMUX plane 6,5
80  // 61 x34y96 INMUX plane 8,7
01  // 62 x34y96 INMUX plane 10,9
9C  // 63 x34y96 INMUX plane 12,11
41  // 64 x34y96 SB_BIG plane 1
42  // 65 x34y96 SB_BIG plane 1
80  // 66 x34y96 SB_DRIVE plane 2,1
48  // 67 x34y96 SB_BIG plane 2
12  // 68 x34y96 SB_BIG plane 2
58  // 69 x34y96 SB_BIG plane 3
00  // 70 x34y96 SB_BIG plane 3
00  // 71 x34y96 SB_DRIVE plane 4,3
48  // 72 x34y96 SB_BIG plane 4
12  // 73 x34y96 SB_BIG plane 4
48  // 74 x34y96 SB_BIG plane 5
12  // 75 x34y96 SB_BIG plane 5
00  // 76 x34y96 SB_DRIVE plane 6,5
C8  // 77 x34y96 SB_BIG plane 6
12  // 78 x34y96 SB_BIG plane 6
0E  // 79 x34y96 SB_BIG plane 7
20  // 80 x34y96 SB_BIG plane 7
00  // 81 x34y96 SB_DRIVE plane 8,7
41  // 82 x34y96 SB_BIG plane 8
12  // 83 x34y96 SB_BIG plane 8
00  // 84 x34y96 SB_BIG plane 9
00  // 85 x34y96 SB_BIG plane 9
00  // 86 x34y96 SB_DRIVE plane 10,9
00  // 87 x34y96 SB_BIG plane 10
00  // 88 x34y96 SB_BIG plane 10
00  // 89 x34y96 SB_BIG plane 11
00  // 90 x34y96 SB_BIG plane 11
00  // 91 x34y96 SB_DRIVE plane 12,11
00  // 92 x34y96 SB_BIG plane 12
00  // 93 x34y96 SB_BIG plane 12
A8  // 94 x33y95 SB_SML plane 1
92  // 95 x33y95 SB_SML plane 2,1
2B  // 96 x33y95 SB_SML plane 2
18  // 97 x33y95 SB_SML plane 3
82  // 98 x33y95 SB_SML plane 4,3
2A  // 99 x33y95 SB_SML plane 4
A8  // 100 x33y95 SB_SML plane 5
12  // 101 x33y95 SB_SML plane 6,5
0A  // 102 x33y95 SB_SML plane 6
41  // 103 x33y95 SB_SML plane 7
80  // 104 x33y95 SB_SML plane 8,7
2A  // 105 x33y95 SB_SML plane 8
26  // 106 x33y95 SB_SML plane 9
10  // 107 x33y95 SB_SML plane 10,9
00  // 108 x33y95 SB_SML plane 10
00  // 109 x33y95 SB_SML plane 11
20  // 110 x33y95 SB_SML plane 12,11
34  // 111 x33y95 SB_SML plane 12
F9 // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x35y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
30 // y_sel: 95
7C // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A8D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y95 CPE[0]  _a64  C_MX2b////    
00  //  1 x35y95 CPE[1]
00  //  2 x35y95 CPE[2]
00  //  3 x35y95 CPE[3]
00  //  4 x35y95 CPE[4]
00  //  5 x35y95 CPE[5]
00  //  6 x35y95 CPE[6]
00  //  7 x35y95 CPE[7]
00  //  8 x35y95 CPE[8]
00  //  9 x35y95 CPE[9]
00  // 10 x35y96 CPE[0]  _a117  C_OR/D///    _a1258  C_///AND/
00  // 11 x35y96 CPE[1]
00  // 12 x35y96 CPE[2]
00  // 13 x35y96 CPE[3]
00  // 14 x35y96 CPE[4]
00  // 15 x35y96 CPE[5]
00  // 16 x35y96 CPE[6]
00  // 17 x35y96 CPE[7]
00  // 18 x35y96 CPE[8]
00  // 19 x35y96 CPE[9]
00  // 20 x36y95 CPE[0]  net1 = net2: _a809  C_ADDF2///ADDF2/
00  // 21 x36y95 CPE[1]
00  // 22 x36y95 CPE[2]
00  // 23 x36y95 CPE[3]
00  // 24 x36y95 CPE[4]
00  // 25 x36y95 CPE[5]
00  // 26 x36y95 CPE[6]
00  // 27 x36y95 CPE[7]
00  // 28 x36y95 CPE[8]
00  // 29 x36y95 CPE[9]
00  // 30 x36y96 CPE[0]  net1 = net2: _a811  C_ADDF2///ADDF2/
00  // 31 x36y96 CPE[1]
00  // 32 x36y96 CPE[2]
00  // 33 x36y96 CPE[3]
00  // 34 x36y96 CPE[4]
00  // 35 x36y96 CPE[5]
00  // 36 x36y96 CPE[6]
00  // 37 x36y96 CPE[7]
00  // 38 x36y96 CPE[8]
00  // 39 x36y96 CPE[9]
08  // 40 x35y95 INMUX plane 2,1
01  // 41 x35y95 INMUX plane 4,3
01  // 42 x35y95 INMUX plane 6,5
2D  // 43 x35y95 INMUX plane 8,7
00  // 44 x35y95 INMUX plane 10,9
00  // 45 x35y95 INMUX plane 12,11
21  // 46 x35y96 INMUX plane 2,1
00  // 47 x35y96 INMUX plane 4,3
00  // 48 x35y96 INMUX plane 6,5
04  // 49 x35y96 INMUX plane 8,7
03  // 50 x35y96 INMUX plane 10,9
00  // 51 x35y96 INMUX plane 12,11
28  // 52 x36y95 INMUX plane 2,1
30  // 53 x36y95 INMUX plane 4,3
1D  // 54 x36y95 INMUX plane 6,5
2B  // 55 x36y95 INMUX plane 8,7
00  // 56 x36y95 INMUX plane 10,9
C0  // 57 x36y95 INMUX plane 12,11
39  // 58 x36y96 INMUX plane 2,1
00  // 59 x36y96 INMUX plane 4,3
24  // 60 x36y96 INMUX plane 6,5
2B  // 61 x36y96 INMUX plane 8,7
20  // 62 x36y96 INMUX plane 10,9
00  // 63 x36y96 INMUX plane 12,11
48  // 64 x35y95 SB_BIG plane 1
12  // 65 x35y95 SB_BIG plane 1
00  // 66 x35y95 SB_DRIVE plane 2,1
48  // 67 x35y95 SB_BIG plane 2
12  // 68 x35y95 SB_BIG plane 2
48  // 69 x35y95 SB_BIG plane 3
12  // 70 x35y95 SB_BIG plane 3
00  // 71 x35y95 SB_DRIVE plane 4,3
48  // 72 x35y95 SB_BIG plane 4
10  // 73 x35y95 SB_BIG plane 4
41  // 74 x35y95 SB_BIG plane 5
12  // 75 x35y95 SB_BIG plane 5
00  // 76 x35y95 SB_DRIVE plane 6,5
41  // 77 x35y95 SB_BIG plane 6
12  // 78 x35y95 SB_BIG plane 6
48  // 79 x35y95 SB_BIG plane 7
10  // 80 x35y95 SB_BIG plane 7
00  // 81 x35y95 SB_DRIVE plane 8,7
48  // 82 x35y95 SB_BIG plane 8
12  // 83 x35y95 SB_BIG plane 8
52  // 84 x35y95 SB_BIG plane 9
06  // 85 x35y95 SB_BIG plane 9
00  // 86 x35y95 SB_DRIVE plane 10,9
48  // 87 x35y95 SB_BIG plane 10
12  // 88 x35y95 SB_BIG plane 10
48  // 89 x35y95 SB_BIG plane 11
12  // 90 x35y95 SB_BIG plane 11
00  // 91 x35y95 SB_DRIVE plane 12,11
61  // 92 x35y95 SB_BIG plane 12
10  // 93 x35y95 SB_BIG plane 12
B0  // 94 x36y96 SB_SML plane 1
85  // 95 x36y96 SB_SML plane 2,1
32  // 96 x36y96 SB_SML plane 2
A8  // 97 x36y96 SB_SML plane 3
82  // 98 x36y96 SB_SML plane 4,3
2A  // 99 x36y96 SB_SML plane 4
A8  // 100 x36y96 SB_SML plane 5
82  // 101 x36y96 SB_SML plane 6,5
02  // 102 x36y96 SB_SML plane 6
B1  // 103 x36y96 SB_SML plane 7
80  // 104 x36y96 SB_SML plane 8,7
6A  // 105 x36y96 SB_SML plane 8
58  // 106 x36y96 SB_SML plane 9
83  // 107 x36y96 SB_SML plane 10,9
2A  // 108 x36y96 SB_SML plane 10
A8  // 109 x36y96 SB_SML plane 11
82  // 110 x36y96 SB_SML plane 12,11
2A  // 111 x36y96 SB_SML plane 12
69 // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x37y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B03     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
30 // y_sel: 95
A4 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B0B
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x37y95 CPE[0]  _a1169  C_MX4b////    
00  //  1 x37y95 CPE[1]
00  //  2 x37y95 CPE[2]
00  //  3 x37y95 CPE[3]
00  //  4 x37y95 CPE[4]
00  //  5 x37y95 CPE[5]
00  //  6 x37y95 CPE[6]
00  //  7 x37y95 CPE[7]
00  //  8 x37y95 CPE[8]
00  //  9 x37y95 CPE[9]
00  // 10 x37y96 CPE[0]
00  // 11 x37y96 CPE[1]
00  // 12 x37y96 CPE[2]
00  // 13 x37y96 CPE[3]
00  // 14 x37y96 CPE[4]
00  // 15 x37y96 CPE[5]
00  // 16 x37y96 CPE[6]
00  // 17 x37y96 CPE[7]
00  // 18 x37y96 CPE[8]
00  // 19 x37y96 CPE[9]
00  // 20 x38y95 CPE[0]
00  // 21 x38y95 CPE[1]
00  // 22 x38y95 CPE[2]
00  // 23 x38y95 CPE[3]
00  // 24 x38y95 CPE[4]
00  // 25 x38y95 CPE[5]
00  // 26 x38y95 CPE[6]
00  // 27 x38y95 CPE[7]
00  // 28 x38y95 CPE[8]
00  // 29 x38y95 CPE[9]
00  // 30 x38y96 CPE[0]  _a1284  C_MX2b////    
00  // 31 x38y96 CPE[1]
00  // 32 x38y96 CPE[2]
00  // 33 x38y96 CPE[3]
00  // 34 x38y96 CPE[4]
00  // 35 x38y96 CPE[5]
00  // 36 x38y96 CPE[6]
00  // 37 x38y96 CPE[7]
00  // 38 x38y96 CPE[8]
00  // 39 x38y96 CPE[9]
1B  // 40 x37y95 INMUX plane 2,1
05  // 41 x37y95 INMUX plane 4,3
13  // 42 x37y95 INMUX plane 6,5
07  // 43 x37y95 INMUX plane 8,7
08  // 44 x37y95 INMUX plane 10,9
1A  // 45 x37y95 INMUX plane 12,11
11  // 46 x37y96 INMUX plane 2,1
00  // 47 x37y96 INMUX plane 4,3
12  // 48 x37y96 INMUX plane 6,5
29  // 49 x37y96 INMUX plane 8,7
01  // 50 x37y96 INMUX plane 10,9
00  // 51 x37y96 INMUX plane 12,11
09  // 52 x38y95 INMUX plane 2,1
10  // 53 x38y95 INMUX plane 4,3
01  // 54 x38y95 INMUX plane 6,5
40  // 55 x38y95 INMUX plane 8,7
01  // 56 x38y95 INMUX plane 10,9
40  // 57 x38y95 INMUX plane 12,11
0C  // 58 x38y96 INMUX plane 2,1
05  // 59 x38y96 INMUX plane 4,3
00  // 60 x38y96 INMUX plane 6,5
78  // 61 x38y96 INMUX plane 8,7
01  // 62 x38y96 INMUX plane 10,9
E2  // 63 x38y96 INMUX plane 12,11
8B  // 64 x38y96 SB_BIG plane 1
34  // 65 x38y96 SB_BIG plane 1
00  // 66 x38y96 SB_DRIVE plane 2,1
C1  // 67 x38y96 SB_BIG plane 2
02  // 68 x38y96 SB_BIG plane 2
00  // 69 x38y96 SB_BIG plane 3
00  // 70 x38y96 SB_BIG plane 3
00  // 71 x38y96 SB_DRIVE plane 4,3
48  // 72 x38y96 SB_BIG plane 4
12  // 73 x38y96 SB_BIG plane 4
91  // 74 x38y96 SB_BIG plane 5
22  // 75 x38y96 SB_BIG plane 5
00  // 76 x38y96 SB_DRIVE plane 6,5
00  // 77 x38y96 SB_BIG plane 6
04  // 78 x38y96 SB_BIG plane 6
00  // 79 x38y96 SB_BIG plane 7
00  // 80 x38y96 SB_BIG plane 7
00  // 81 x38y96 SB_DRIVE plane 8,7
48  // 82 x38y96 SB_BIG plane 8
12  // 83 x38y96 SB_BIG plane 8
03  // 84 x38y96 SB_BIG plane 9
60  // 85 x38y96 SB_BIG plane 9
00  // 86 x38y96 SB_DRIVE plane 10,9
02  // 87 x38y96 SB_BIG plane 10
08  // 88 x38y96 SB_BIG plane 10
00  // 89 x38y96 SB_BIG plane 11
00  // 90 x38y96 SB_BIG plane 11
00  // 91 x38y96 SB_DRIVE plane 12,11
01  // 92 x38y96 SB_BIG plane 12
00  // 93 x38y96 SB_BIG plane 12
4B  // 94 x37y95 SB_SML plane 1
07  // 95 x37y95 SB_SML plane 2,1
00  // 96 x37y95 SB_SML plane 2
00  // 97 x37y95 SB_SML plane 3
80  // 98 x37y95 SB_SML plane 4,3
2E  // 99 x37y95 SB_SML plane 4
A1  // 100 x37y95 SB_SML plane 5
12  // 101 x37y95 SB_SML plane 6,5
01  // 102 x37y95 SB_SML plane 6
00  // 103 x37y95 SB_SML plane 7
80  // 104 x37y95 SB_SML plane 8,7
2A  // 105 x37y95 SB_SML plane 8
0C  // 106 x37y95 SB_SML plane 9
97 // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x39y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B7C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
30 // y_sel: 95
AC // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B84
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y95 CPE[0]  net1 = net2: _a402  C_AND/D//AND/D
00  //  1 x39y95 CPE[1]
00  //  2 x39y95 CPE[2]
00  //  3 x39y95 CPE[3]
00  //  4 x39y95 CPE[4]
00  //  5 x39y95 CPE[5]
00  //  6 x39y95 CPE[6]
00  //  7 x39y95 CPE[7]
00  //  8 x39y95 CPE[8]
00  //  9 x39y95 CPE[9]
00  // 10 x39y96 CPE[0]  _a1366  C_MX2b////    _a1638  C_////Bridge
00  // 11 x39y96 CPE[1]
00  // 12 x39y96 CPE[2]
00  // 13 x39y96 CPE[3]
00  // 14 x39y96 CPE[4]
00  // 15 x39y96 CPE[5]
00  // 16 x39y96 CPE[6]
00  // 17 x39y96 CPE[7]
00  // 18 x39y96 CPE[8]
00  // 19 x39y96 CPE[9]
00  // 20 x40y95 CPE[0]  _a1226  C_MX2b////    _a1659  C_////Bridge
00  // 21 x40y95 CPE[1]
00  // 22 x40y95 CPE[2]
00  // 23 x40y95 CPE[3]
00  // 24 x40y95 CPE[4]
00  // 25 x40y95 CPE[5]
00  // 26 x40y95 CPE[6]
00  // 27 x40y95 CPE[7]
00  // 28 x40y95 CPE[8]
00  // 29 x40y95 CPE[9]
00  // 30 x40y96 CPE[0]  _a1378  C_MX2b////    
00  // 31 x40y96 CPE[1]
00  // 32 x40y96 CPE[2]
00  // 33 x40y96 CPE[3]
00  // 34 x40y96 CPE[4]
00  // 35 x40y96 CPE[5]
00  // 36 x40y96 CPE[6]
00  // 37 x40y96 CPE[7]
00  // 38 x40y96 CPE[8]
00  // 39 x40y96 CPE[9]
2C  // 40 x39y95 INMUX plane 2,1
07  // 41 x39y95 INMUX plane 4,3
36  // 42 x39y95 INMUX plane 6,5
03  // 43 x39y95 INMUX plane 8,7
00  // 44 x39y95 INMUX plane 10,9
04  // 45 x39y95 INMUX plane 12,11
22  // 46 x39y96 INMUX plane 2,1
20  // 47 x39y96 INMUX plane 4,3
00  // 48 x39y96 INMUX plane 6,5
3F  // 49 x39y96 INMUX plane 8,7
00  // 50 x39y96 INMUX plane 10,9
2D  // 51 x39y96 INMUX plane 12,11
25  // 52 x40y95 INMUX plane 2,1
10  // 53 x40y95 INMUX plane 4,3
00  // 54 x40y95 INMUX plane 6,5
0B  // 55 x40y95 INMUX plane 8,7
C0  // 56 x40y95 INMUX plane 10,9
00  // 57 x40y95 INMUX plane 12,11
1A  // 58 x40y96 INMUX plane 2,1
0D  // 59 x40y96 INMUX plane 4,3
C7  // 60 x40y96 INMUX plane 6,5
46  // 61 x40y96 INMUX plane 8,7
95  // 62 x40y96 INMUX plane 10,9
08  // 63 x40y96 INMUX plane 12,11
02  // 64 x39y95 SB_BIG plane 1
22  // 65 x39y95 SB_BIG plane 1
82  // 66 x39y95 SB_DRIVE plane 2,1
48  // 67 x39y95 SB_BIG plane 2
12  // 68 x39y95 SB_BIG plane 2
48  // 69 x39y95 SB_BIG plane 3
12  // 70 x39y95 SB_BIG plane 3
00  // 71 x39y95 SB_DRIVE plane 4,3
0A  // 72 x39y95 SB_BIG plane 4
26  // 73 x39y95 SB_BIG plane 4
13  // 74 x39y95 SB_BIG plane 5
0A  // 75 x39y95 SB_BIG plane 5
06  // 76 x39y95 SB_DRIVE plane 6,5
A1  // 77 x39y95 SB_BIG plane 6
22  // 78 x39y95 SB_BIG plane 6
48  // 79 x39y95 SB_BIG plane 7
32  // 80 x39y95 SB_BIG plane 7
00  // 81 x39y95 SB_DRIVE plane 8,7
48  // 82 x39y95 SB_BIG plane 8
12  // 83 x39y95 SB_BIG plane 8
48  // 84 x39y95 SB_BIG plane 9
10  // 85 x39y95 SB_BIG plane 9
00  // 86 x39y95 SB_DRIVE plane 10,9
48  // 87 x39y95 SB_BIG plane 10
12  // 88 x39y95 SB_BIG plane 10
94  // 89 x39y95 SB_BIG plane 11
62  // 90 x39y95 SB_BIG plane 11
00  // 91 x39y95 SB_DRIVE plane 12,11
48  // 92 x39y95 SB_BIG plane 12
12  // 93 x39y95 SB_BIG plane 12
B1  // 94 x40y96 SB_SML plane 1
82  // 95 x40y96 SB_SML plane 2,1
2A  // 96 x40y96 SB_SML plane 2
88  // 97 x40y96 SB_SML plane 3
82  // 98 x40y96 SB_SML plane 4,3
2A  // 99 x40y96 SB_SML plane 4
A8  // 100 x40y96 SB_SML plane 5
82  // 101 x40y96 SB_SML plane 6,5
22  // 102 x40y96 SB_SML plane 6
A8  // 103 x40y96 SB_SML plane 7
84  // 104 x40y96 SB_SML plane 8,7
2A  // 105 x40y96 SB_SML plane 8
A8  // 106 x40y96 SB_SML plane 9
12  // 107 x40y96 SB_SML plane 10,9
2A  // 108 x40y96 SB_SML plane 10
73  // 109 x40y96 SB_SML plane 11
01  // 110 x40y96 SB_SML plane 12,11
53  // 111 x40y96 SB_SML plane 12
D5 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x41y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
30 // y_sel: 95
74 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C02
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y95 CPE[0]  _a1170  C_MX4b////    
00  //  1 x41y95 CPE[1]
00  //  2 x41y95 CPE[2]
00  //  3 x41y95 CPE[3]
00  //  4 x41y95 CPE[4]
00  //  5 x41y95 CPE[5]
00  //  6 x41y95 CPE[6]
00  //  7 x41y95 CPE[7]
00  //  8 x41y95 CPE[8]
00  //  9 x41y95 CPE[9]
00  // 10 x41y96 CPE[0]  _a1550  C_////Bridge
00  // 11 x41y96 CPE[1]
00  // 12 x41y96 CPE[2]
00  // 13 x41y96 CPE[3]
00  // 14 x41y96 CPE[4]
00  // 15 x41y96 CPE[5]
00  // 16 x41y96 CPE[6]
00  // 17 x41y96 CPE[7]
00  // 18 x41y96 CPE[8]
00  // 19 x41y96 CPE[9]
00  // 20 x42y95 CPE[0]  _a404  C_AND////    _a1661  C_////Bridge
00  // 21 x42y95 CPE[1]
00  // 22 x42y95 CPE[2]
00  // 23 x42y95 CPE[3]
00  // 24 x42y95 CPE[4]
00  // 25 x42y95 CPE[5]
00  // 26 x42y95 CPE[6]
00  // 27 x42y95 CPE[7]
00  // 28 x42y95 CPE[8]
00  // 29 x42y95 CPE[9]
00  // 30 x42y96 CPE[0]  _a420  C_///ORAND/D
00  // 31 x42y96 CPE[1]
00  // 32 x42y96 CPE[2]
00  // 33 x42y96 CPE[3]
00  // 34 x42y96 CPE[4]
00  // 35 x42y96 CPE[5]
00  // 36 x42y96 CPE[6]
00  // 37 x42y96 CPE[7]
00  // 38 x42y96 CPE[8]
00  // 39 x42y96 CPE[9]
1A  // 40 x41y95 INMUX plane 2,1
0C  // 41 x41y95 INMUX plane 4,3
3B  // 42 x41y95 INMUX plane 6,5
18  // 43 x41y95 INMUX plane 8,7
20  // 44 x41y95 INMUX plane 10,9
1B  // 45 x41y95 INMUX plane 12,11
00  // 46 x41y96 INMUX plane 2,1
2B  // 47 x41y96 INMUX plane 4,3
04  // 48 x41y96 INMUX plane 6,5
00  // 49 x41y96 INMUX plane 8,7
08  // 50 x41y96 INMUX plane 10,9
08  // 51 x41y96 INMUX plane 12,11
00  // 52 x42y95 INMUX plane 2,1
20  // 53 x42y95 INMUX plane 4,3
0A  // 54 x42y95 INMUX plane 6,5
64  // 55 x42y95 INMUX plane 8,7
A0  // 56 x42y95 INMUX plane 10,9
41  // 57 x42y95 INMUX plane 12,11
11  // 58 x42y96 INMUX plane 2,1
35  // 59 x42y96 INMUX plane 4,3
00  // 60 x42y96 INMUX plane 6,5
68  // 61 x42y96 INMUX plane 8,7
8B  // 62 x42y96 INMUX plane 10,9
48  // 63 x42y96 INMUX plane 12,11
83  // 64 x42y96 SB_BIG plane 1
22  // 65 x42y96 SB_BIG plane 1
00  // 66 x42y96 SB_DRIVE plane 2,1
02  // 67 x42y96 SB_BIG plane 2
36  // 68 x42y96 SB_BIG plane 2
48  // 69 x42y96 SB_BIG plane 3
22  // 70 x42y96 SB_BIG plane 3
20  // 71 x42y96 SB_DRIVE plane 4,3
01  // 72 x42y96 SB_BIG plane 4
04  // 73 x42y96 SB_BIG plane 4
53  // 74 x42y96 SB_BIG plane 5
24  // 75 x42y96 SB_BIG plane 5
80  // 76 x42y96 SB_DRIVE plane 6,5
C8  // 77 x42y96 SB_BIG plane 6
12  // 78 x42y96 SB_BIG plane 6
48  // 79 x42y96 SB_BIG plane 7
12  // 80 x42y96 SB_BIG plane 7
20  // 81 x42y96 SB_DRIVE plane 8,7
8B  // 82 x42y96 SB_BIG plane 8
26  // 83 x42y96 SB_BIG plane 8
8B  // 84 x42y96 SB_BIG plane 9
66  // 85 x42y96 SB_BIG plane 9
10  // 86 x42y96 SB_DRIVE plane 10,9
50  // 87 x42y96 SB_BIG plane 10
26  // 88 x42y96 SB_BIG plane 10
56  // 89 x42y96 SB_BIG plane 11
20  // 90 x42y96 SB_BIG plane 11
00  // 91 x42y96 SB_DRIVE plane 12,11
48  // 92 x42y96 SB_BIG plane 12
12  // 93 x42y96 SB_BIG plane 12
B9  // 94 x41y95 SB_SML plane 1
42  // 95 x41y95 SB_SML plane 2,1
73  // 96 x41y95 SB_SML plane 2
A8  // 97 x41y95 SB_SML plane 3
12  // 98 x41y95 SB_SML plane 4,3
2B  // 99 x41y95 SB_SML plane 4
E2  // 100 x41y95 SB_SML plane 5
83  // 101 x41y95 SB_SML plane 6,5
2A  // 102 x41y95 SB_SML plane 6
A8  // 103 x41y95 SB_SML plane 7
B4  // 104 x41y95 SB_SML plane 8,7
50  // 105 x41y95 SB_SML plane 8
A8  // 106 x41y95 SB_SML plane 9
82  // 107 x41y95 SB_SML plane 10,9
2A  // 108 x41y95 SB_SML plane 10
00  // 109 x41y95 SB_SML plane 11
87  // 110 x41y95 SB_SML plane 12,11
2A  // 111 x41y95 SB_SML plane 12
2F // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x43y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C78     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
30 // y_sel: 95
1C // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C80
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y95 CPE[0]  _a1448  C_MX2b////    
00  //  1 x43y95 CPE[1]
00  //  2 x43y95 CPE[2]
00  //  3 x43y95 CPE[3]
00  //  4 x43y95 CPE[4]
00  //  5 x43y95 CPE[5]
00  //  6 x43y95 CPE[6]
00  //  7 x43y95 CPE[7]
00  //  8 x43y95 CPE[8]
00  //  9 x43y95 CPE[9]
00  // 10 x43y96 CPE[0]  _a1261  C_MX2b////    
00  // 11 x43y96 CPE[1]
00  // 12 x43y96 CPE[2]
00  // 13 x43y96 CPE[3]
00  // 14 x43y96 CPE[4]
00  // 15 x43y96 CPE[5]
00  // 16 x43y96 CPE[6]
00  // 17 x43y96 CPE[7]
00  // 18 x43y96 CPE[8]
00  // 19 x43y96 CPE[9]
00  // 20 x44y95 CPE[0]  _a1525  C_///AND/
00  // 21 x44y95 CPE[1]
00  // 22 x44y95 CPE[2]
00  // 23 x44y95 CPE[3]
00  // 24 x44y95 CPE[4]
00  // 25 x44y95 CPE[5]
00  // 26 x44y95 CPE[6]
00  // 27 x44y95 CPE[7]
00  // 28 x44y95 CPE[8]
00  // 29 x44y95 CPE[9]
00  // 30 x44y96 CPE[0]  net1 = net2: _a367  C_AND/D//AND/D
00  // 31 x44y96 CPE[1]
00  // 32 x44y96 CPE[2]
00  // 33 x44y96 CPE[3]
00  // 34 x44y96 CPE[4]
00  // 35 x44y96 CPE[5]
00  // 36 x44y96 CPE[6]
00  // 37 x44y96 CPE[7]
00  // 38 x44y96 CPE[8]
00  // 39 x44y96 CPE[9]
31  // 40 x43y95 INMUX plane 2,1
0C  // 41 x43y95 INMUX plane 4,3
0D  // 42 x43y95 INMUX plane 6,5
3E  // 43 x43y95 INMUX plane 8,7
00  // 44 x43y95 INMUX plane 10,9
29  // 45 x43y95 INMUX plane 12,11
01  // 46 x43y96 INMUX plane 2,1
20  // 47 x43y96 INMUX plane 4,3
3C  // 48 x43y96 INMUX plane 6,5
20  // 49 x43y96 INMUX plane 8,7
21  // 50 x43y96 INMUX plane 10,9
00  // 51 x43y96 INMUX plane 12,11
28  // 52 x44y95 INMUX plane 2,1
29  // 53 x44y95 INMUX plane 4,3
04  // 54 x44y95 INMUX plane 6,5
80  // 55 x44y95 INMUX plane 8,7
08  // 56 x44y95 INMUX plane 10,9
A8  // 57 x44y95 INMUX plane 12,11
1B  // 58 x44y96 INMUX plane 2,1
08  // 59 x44y96 INMUX plane 4,3
33  // 60 x44y96 INMUX plane 6,5
80  // 61 x44y96 INMUX plane 8,7
08  // 62 x44y96 INMUX plane 10,9
D8  // 63 x44y96 INMUX plane 12,11
59  // 64 x43y95 SB_BIG plane 1
12  // 65 x43y95 SB_BIG plane 1
00  // 66 x43y95 SB_DRIVE plane 2,1
48  // 67 x43y95 SB_BIG plane 2
12  // 68 x43y95 SB_BIG plane 2
8E  // 69 x43y95 SB_BIG plane 3
24  // 70 x43y95 SB_BIG plane 3
00  // 71 x43y95 SB_DRIVE plane 4,3
8B  // 72 x43y95 SB_BIG plane 4
40  // 73 x43y95 SB_BIG plane 4
20  // 74 x43y95 SB_BIG plane 5
56  // 75 x43y95 SB_BIG plane 5
28  // 76 x43y95 SB_DRIVE plane 6,5
52  // 77 x43y95 SB_BIG plane 6
36  // 78 x43y95 SB_BIG plane 6
48  // 79 x43y95 SB_BIG plane 7
12  // 80 x43y95 SB_BIG plane 7
00  // 81 x43y95 SB_DRIVE plane 8,7
41  // 82 x43y95 SB_BIG plane 8
52  // 83 x43y95 SB_BIG plane 8
48  // 84 x43y95 SB_BIG plane 9
12  // 85 x43y95 SB_BIG plane 9
00  // 86 x43y95 SB_DRIVE plane 10,9
8B  // 87 x43y95 SB_BIG plane 10
44  // 88 x43y95 SB_BIG plane 10
48  // 89 x43y95 SB_BIG plane 11
12  // 90 x43y95 SB_BIG plane 11
00  // 91 x43y95 SB_DRIVE plane 12,11
48  // 92 x43y95 SB_BIG plane 12
12  // 93 x43y95 SB_BIG plane 12
30  // 94 x44y96 SB_SML plane 1
B7  // 95 x44y96 SB_SML plane 2,1
4D  // 96 x44y96 SB_SML plane 2
A8  // 97 x44y96 SB_SML plane 3
82  // 98 x44y96 SB_SML plane 4,3
2E  // 99 x44y96 SB_SML plane 4
A8  // 100 x44y96 SB_SML plane 5
62  // 101 x44y96 SB_SML plane 6,5
13  // 102 x44y96 SB_SML plane 6
A1  // 103 x44y96 SB_SML plane 7
B6  // 104 x44y96 SB_SML plane 8,7
54  // 105 x44y96 SB_SML plane 8
4B  // 106 x44y96 SB_SML plane 9
87  // 107 x44y96 SB_SML plane 10,9
2A  // 108 x44y96 SB_SML plane 10
A8  // 109 x44y96 SB_SML plane 11
82  // 110 x44y96 SB_SML plane 12,11
28  // 111 x44y96 SB_SML plane 12
52 // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x45y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CF6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
30 // y_sel: 95
C4 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CFE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y95 CPE[0]  _a475  C_///AND/
00  //  1 x45y95 CPE[1]
00  //  2 x45y95 CPE[2]
00  //  3 x45y95 CPE[3]
00  //  4 x45y95 CPE[4]
00  //  5 x45y95 CPE[5]
00  //  6 x45y95 CPE[6]
00  //  7 x45y95 CPE[7]
00  //  8 x45y95 CPE[8]
00  //  9 x45y95 CPE[9]
00  // 10 x45y96 CPE[0]  _a550  C_AND////    _a1639  C_////Bridge
00  // 11 x45y96 CPE[1]
00  // 12 x45y96 CPE[2]
00  // 13 x45y96 CPE[3]
00  // 14 x45y96 CPE[4]
00  // 15 x45y96 CPE[5]
00  // 16 x45y96 CPE[6]
00  // 17 x45y96 CPE[7]
00  // 18 x45y96 CPE[8]
00  // 19 x45y96 CPE[9]
00  // 20 x46y95 CPE[0]  _a1456  C_MX2b////    
00  // 21 x46y95 CPE[1]
00  // 22 x46y95 CPE[2]
00  // 23 x46y95 CPE[3]
00  // 24 x46y95 CPE[4]
00  // 25 x46y95 CPE[5]
00  // 26 x46y95 CPE[6]
00  // 27 x46y95 CPE[7]
00  // 28 x46y95 CPE[8]
00  // 29 x46y95 CPE[9]
00  // 30 x46y96 CPE[0]  _a548  C_AND////    
00  // 31 x46y96 CPE[1]
00  // 32 x46y96 CPE[2]
00  // 33 x46y96 CPE[3]
00  // 34 x46y96 CPE[4]
00  // 35 x46y96 CPE[5]
00  // 36 x46y96 CPE[6]
00  // 37 x46y96 CPE[7]
00  // 38 x46y96 CPE[8]
00  // 39 x46y96 CPE[9]
3C  // 40 x45y95 INMUX plane 2,1
09  // 41 x45y95 INMUX plane 4,3
03  // 42 x45y95 INMUX plane 6,5
08  // 43 x45y95 INMUX plane 8,7
28  // 44 x45y95 INMUX plane 10,9
18  // 45 x45y95 INMUX plane 12,11
11  // 46 x45y96 INMUX plane 2,1
08  // 47 x45y96 INMUX plane 4,3
04  // 48 x45y96 INMUX plane 6,5
22  // 49 x45y96 INMUX plane 8,7
01  // 50 x45y96 INMUX plane 10,9
18  // 51 x45y96 INMUX plane 12,11
30  // 52 x46y95 INMUX plane 2,1
00  // 53 x46y95 INMUX plane 4,3
A1  // 54 x46y95 INMUX plane 6,5
46  // 55 x46y95 INMUX plane 8,7
80  // 56 x46y95 INMUX plane 10,9
08  // 57 x46y95 INMUX plane 12,11
01  // 58 x46y96 INMUX plane 2,1
00  // 59 x46y96 INMUX plane 4,3
86  // 60 x46y96 INMUX plane 6,5
41  // 61 x46y96 INMUX plane 8,7
89  // 62 x46y96 INMUX plane 10,9
00  // 63 x46y96 INMUX plane 12,11
88  // 64 x46y96 SB_BIG plane 1
12  // 65 x46y96 SB_BIG plane 1
00  // 66 x46y96 SB_DRIVE plane 2,1
41  // 67 x46y96 SB_BIG plane 2
14  // 68 x46y96 SB_BIG plane 2
08  // 69 x46y96 SB_BIG plane 3
12  // 70 x46y96 SB_BIG plane 3
40  // 71 x46y96 SB_DRIVE plane 4,3
59  // 72 x46y96 SB_BIG plane 4
12  // 73 x46y96 SB_BIG plane 4
48  // 74 x46y96 SB_BIG plane 5
02  // 75 x46y96 SB_BIG plane 5
00  // 76 x46y96 SB_DRIVE plane 6,5
48  // 77 x46y96 SB_BIG plane 6
22  // 78 x46y96 SB_BIG plane 6
48  // 79 x46y96 SB_BIG plane 7
14  // 80 x46y96 SB_BIG plane 7
00  // 81 x46y96 SB_DRIVE plane 8,7
48  // 82 x46y96 SB_BIG plane 8
02  // 83 x46y96 SB_BIG plane 8
51  // 84 x46y96 SB_BIG plane 9
12  // 85 x46y96 SB_BIG plane 9
00  // 86 x46y96 SB_DRIVE plane 10,9
48  // 87 x46y96 SB_BIG plane 10
20  // 88 x46y96 SB_BIG plane 10
48  // 89 x46y96 SB_BIG plane 11
12  // 90 x46y96 SB_BIG plane 11
00  // 91 x46y96 SB_DRIVE plane 12,11
48  // 92 x46y96 SB_BIG plane 12
12  // 93 x46y96 SB_BIG plane 12
A8  // 94 x45y95 SB_SML plane 1
82  // 95 x45y95 SB_SML plane 2,1
2A  // 96 x45y95 SB_SML plane 2
B1  // 97 x45y95 SB_SML plane 3
A2  // 98 x45y95 SB_SML plane 4,3
2F  // 99 x45y95 SB_SML plane 4
F0  // 100 x45y95 SB_SML plane 5
84  // 101 x45y95 SB_SML plane 6,5
2A  // 102 x45y95 SB_SML plane 6
A8  // 103 x45y95 SB_SML plane 7
E2  // 104 x45y95 SB_SML plane 8,7
13  // 105 x45y95 SB_SML plane 8
A8  // 106 x45y95 SB_SML plane 9
12  // 107 x45y95 SB_SML plane 10,9
0B  // 108 x45y95 SB_SML plane 10
A8  // 109 x45y95 SB_SML plane 11
82  // 110 x45y95 SB_SML plane 12,11
4A  // 111 x45y95 SB_SML plane 12
9C // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x47y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
30 // y_sel: 95
0C // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D7C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y95 CPE[0]  _a1176  C_MX4b////    
00  //  1 x47y95 CPE[1]
00  //  2 x47y95 CPE[2]
00  //  3 x47y95 CPE[3]
00  //  4 x47y95 CPE[4]
00  //  5 x47y95 CPE[5]
00  //  6 x47y95 CPE[6]
00  //  7 x47y95 CPE[7]
00  //  8 x47y95 CPE[8]
00  //  9 x47y95 CPE[9]
00  // 10 x47y96 CPE[0]  net1 = net2: _a1441  C_AND///AND/
00  // 11 x47y96 CPE[1]
00  // 12 x47y96 CPE[2]
00  // 13 x47y96 CPE[3]
00  // 14 x47y96 CPE[4]
00  // 15 x47y96 CPE[5]
00  // 16 x47y96 CPE[6]
00  // 17 x47y96 CPE[7]
00  // 18 x47y96 CPE[8]
00  // 19 x47y96 CPE[9]
00  // 20 x48y95 CPE[0]  _a495  C_MX2b////    _a1641  C_////Bridge
00  // 21 x48y95 CPE[1]
00  // 22 x48y95 CPE[2]
00  // 23 x48y95 CPE[3]
00  // 24 x48y95 CPE[4]
00  // 25 x48y95 CPE[5]
00  // 26 x48y95 CPE[6]
00  // 27 x48y95 CPE[7]
00  // 28 x48y95 CPE[8]
00  // 29 x48y95 CPE[9]
00  // 30 x48y96 CPE[0]
00  // 31 x48y96 CPE[1]
00  // 32 x48y96 CPE[2]
00  // 33 x48y96 CPE[3]
00  // 34 x48y96 CPE[4]
00  // 35 x48y96 CPE[5]
00  // 36 x48y96 CPE[6]
00  // 37 x48y96 CPE[7]
00  // 38 x48y96 CPE[8]
00  // 39 x48y96 CPE[9]
14  // 40 x47y95 INMUX plane 2,1
29  // 41 x47y95 INMUX plane 4,3
23  // 42 x47y95 INMUX plane 6,5
0F  // 43 x47y95 INMUX plane 8,7
18  // 44 x47y95 INMUX plane 10,9
05  // 45 x47y95 INMUX plane 12,11
01  // 46 x47y96 INMUX plane 2,1
26  // 47 x47y96 INMUX plane 4,3
07  // 48 x47y96 INMUX plane 6,5
3B  // 49 x47y96 INMUX plane 8,7
20  // 50 x47y96 INMUX plane 10,9
20  // 51 x47y96 INMUX plane 12,11
1C  // 52 x48y95 INMUX plane 2,1
00  // 53 x48y95 INMUX plane 4,3
06  // 54 x48y95 INMUX plane 6,5
CD  // 55 x48y95 INMUX plane 8,7
83  // 56 x48y95 INMUX plane 10,9
C0  // 57 x48y95 INMUX plane 12,11
08  // 58 x48y96 INMUX plane 2,1
00  // 59 x48y96 INMUX plane 4,3
00  // 60 x48y96 INMUX plane 6,5
40  // 61 x48y96 INMUX plane 8,7
21  // 62 x48y96 INMUX plane 10,9
C2  // 63 x48y96 INMUX plane 12,11
88  // 64 x47y95 SB_BIG plane 1
12  // 65 x47y95 SB_BIG plane 1
00  // 66 x47y95 SB_DRIVE plane 2,1
48  // 67 x47y95 SB_BIG plane 2
22  // 68 x47y95 SB_BIG plane 2
48  // 69 x47y95 SB_BIG plane 3
22  // 70 x47y95 SB_BIG plane 3
00  // 71 x47y95 SB_DRIVE plane 4,3
18  // 72 x47y95 SB_BIG plane 4
00  // 73 x47y95 SB_BIG plane 4
B1  // 74 x47y95 SB_BIG plane 5
02  // 75 x47y95 SB_BIG plane 5
02  // 76 x47y95 SB_DRIVE plane 6,5
48  // 77 x47y95 SB_BIG plane 6
10  // 78 x47y95 SB_BIG plane 6
48  // 79 x47y95 SB_BIG plane 7
12  // 80 x47y95 SB_BIG plane 7
00  // 81 x47y95 SB_DRIVE plane 8,7
00  // 82 x47y95 SB_BIG plane 8
00  // 83 x47y95 SB_BIG plane 8
03  // 84 x47y95 SB_BIG plane 9
50  // 85 x47y95 SB_BIG plane 9
00  // 86 x47y95 SB_DRIVE plane 10,9
00  // 87 x47y95 SB_BIG plane 10
00  // 88 x47y95 SB_BIG plane 10
00  // 89 x47y95 SB_BIG plane 11
00  // 90 x47y95 SB_BIG plane 11
00  // 91 x47y95 SB_DRIVE plane 12,11
00  // 92 x47y95 SB_BIG plane 12
00  // 93 x47y95 SB_BIG plane 12
E8  // 94 x48y96 SB_SML plane 1
82  // 95 x48y96 SB_SML plane 2,1
02  // 96 x48y96 SB_SML plane 2
A8  // 97 x48y96 SB_SML plane 3
62  // 98 x48y96 SB_SML plane 4,3
02  // 99 x48y96 SB_SML plane 4
A8  // 100 x48y96 SB_SML plane 5
82  // 101 x48y96 SB_SML plane 6,5
0A  // 102 x48y96 SB_SML plane 6
39  // 103 x48y96 SB_SML plane 7
02  // 104 x48y96 SB_SML plane 8,7
00  // 105 x48y96 SB_SML plane 8
26  // 106 x48y96 SB_SML plane 9
16  // 107 x48y96 SB_SML plane 10,9
00  // 108 x48y96 SB_SML plane 10
00  // 109 x48y96 SB_SML plane 11
20  // 110 x48y96 SB_SML plane 12,11
18  // 111 x48y96 SB_SML plane 12
D3 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x49y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
30 // y_sel: 95
D4 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9DFA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y95 CPE[0]  _a1507  C_MX2b////    
00  //  1 x49y95 CPE[1]
00  //  2 x49y95 CPE[2]
00  //  3 x49y95 CPE[3]
00  //  4 x49y95 CPE[4]
00  //  5 x49y95 CPE[5]
00  //  6 x49y95 CPE[6]
00  //  7 x49y95 CPE[7]
00  //  8 x49y95 CPE[8]
00  //  9 x49y95 CPE[9]
00  // 10 x49y96 CPE[0]  _a384  C_ORAND////    
00  // 11 x49y96 CPE[1]
00  // 12 x49y96 CPE[2]
00  // 13 x49y96 CPE[3]
00  // 14 x49y96 CPE[4]
00  // 15 x49y96 CPE[5]
00  // 16 x49y96 CPE[6]
00  // 17 x49y96 CPE[7]
00  // 18 x49y96 CPE[8]
00  // 19 x49y96 CPE[9]
00  // 20 x50y95 CPE[0]  _a1529  C_MX2b////    
00  // 21 x50y95 CPE[1]
00  // 22 x50y95 CPE[2]
00  // 23 x50y95 CPE[3]
00  // 24 x50y95 CPE[4]
00  // 25 x50y95 CPE[5]
00  // 26 x50y95 CPE[6]
00  // 27 x50y95 CPE[7]
00  // 28 x50y95 CPE[8]
00  // 29 x50y95 CPE[9]
00  // 30 x50y96 CPE[0]  _a474  C_MX2b////    
00  // 31 x50y96 CPE[1]
00  // 32 x50y96 CPE[2]
00  // 33 x50y96 CPE[3]
00  // 34 x50y96 CPE[4]
00  // 35 x50y96 CPE[5]
00  // 36 x50y96 CPE[6]
00  // 37 x50y96 CPE[7]
00  // 38 x50y96 CPE[8]
00  // 39 x50y96 CPE[9]
28  // 40 x49y95 INMUX plane 2,1
08  // 41 x49y95 INMUX plane 4,3
39  // 42 x49y95 INMUX plane 6,5
00  // 43 x49y95 INMUX plane 8,7
20  // 44 x49y95 INMUX plane 10,9
0B  // 45 x49y95 INMUX plane 12,11
10  // 46 x49y96 INMUX plane 2,1
20  // 47 x49y96 INMUX plane 4,3
3F  // 48 x49y96 INMUX plane 6,5
05  // 49 x49y96 INMUX plane 8,7
04  // 50 x49y96 INMUX plane 10,9
00  // 51 x49y96 INMUX plane 12,11
05  // 52 x50y95 INMUX plane 2,1
08  // 53 x50y95 INMUX plane 4,3
39  // 54 x50y95 INMUX plane 6,5
00  // 55 x50y95 INMUX plane 8,7
20  // 56 x50y95 INMUX plane 10,9
00  // 57 x50y95 INMUX plane 12,11
08  // 58 x50y96 INMUX plane 2,1
00  // 59 x50y96 INMUX plane 4,3
00  // 60 x50y96 INMUX plane 6,5
38  // 61 x50y96 INMUX plane 8,7
08  // 62 x50y96 INMUX plane 10,9
E4  // 63 x50y96 INMUX plane 12,11
48  // 64 x50y96 SB_BIG plane 1
12  // 65 x50y96 SB_BIG plane 1
00  // 66 x50y96 SB_DRIVE plane 2,1
48  // 67 x50y96 SB_BIG plane 2
14  // 68 x50y96 SB_BIG plane 2
09  // 69 x50y96 SB_BIG plane 3
05  // 70 x50y96 SB_BIG plane 3
00  // 71 x50y96 SB_DRIVE plane 4,3
A0  // 72 x50y96 SB_BIG plane 4
14  // 73 x50y96 SB_BIG plane 4
48  // 74 x50y96 SB_BIG plane 5
12  // 75 x50y96 SB_BIG plane 5
00  // 76 x50y96 SB_DRIVE plane 6,5
80  // 77 x50y96 SB_BIG plane 6
24  // 78 x50y96 SB_BIG plane 6
C8  // 79 x50y96 SB_BIG plane 7
12  // 80 x50y96 SB_BIG plane 7
00  // 81 x50y96 SB_DRIVE plane 8,7
48  // 82 x50y96 SB_BIG plane 8
12  // 83 x50y96 SB_BIG plane 8
48  // 84 x50y96 SB_BIG plane 9
12  // 85 x50y96 SB_BIG plane 9
00  // 86 x50y96 SB_DRIVE plane 10,9
9A  // 87 x50y96 SB_BIG plane 10
16  // 88 x50y96 SB_BIG plane 10
D1  // 89 x50y96 SB_BIG plane 11
22  // 90 x50y96 SB_BIG plane 11
00  // 91 x50y96 SB_DRIVE plane 12,11
48  // 92 x50y96 SB_BIG plane 12
02  // 93 x50y96 SB_BIG plane 12
A8  // 94 x49y95 SB_SML plane 1
12  // 95 x49y95 SB_SML plane 2,1
62  // 96 x49y95 SB_SML plane 2
A8  // 97 x49y95 SB_SML plane 3
42  // 98 x49y95 SB_SML plane 4,3
34  // 99 x49y95 SB_SML plane 4
A8  // 100 x49y95 SB_SML plane 5
80  // 101 x49y95 SB_SML plane 6,5
2A  // 102 x49y95 SB_SML plane 6
A8  // 103 x49y95 SB_SML plane 7
82  // 104 x49y95 SB_SML plane 8,7
2A  // 105 x49y95 SB_SML plane 8
A8  // 106 x49y95 SB_SML plane 9
82  // 107 x49y95 SB_SML plane 10,9
2A  // 108 x49y95 SB_SML plane 10
A8  // 109 x49y95 SB_SML plane 11
82  // 110 x49y95 SB_SML plane 12,11
2A  // 111 x49y95 SB_SML plane 12
C5 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x51y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E70     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
30 // y_sel: 95
BC // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E78
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y95 CPE[0]  _a1528  C_MX2b////    
00  //  1 x51y95 CPE[1]
00  //  2 x51y95 CPE[2]
00  //  3 x51y95 CPE[3]
00  //  4 x51y95 CPE[4]
00  //  5 x51y95 CPE[5]
00  //  6 x51y95 CPE[6]
00  //  7 x51y95 CPE[7]
00  //  8 x51y95 CPE[8]
00  //  9 x51y95 CPE[9]
00  // 10 x51y96 CPE[0]  _a1632  C_////Bridge
00  // 11 x51y96 CPE[1]
00  // 12 x51y96 CPE[2]
00  // 13 x51y96 CPE[3]
00  // 14 x51y96 CPE[4]
00  // 15 x51y96 CPE[5]
00  // 16 x51y96 CPE[6]
00  // 17 x51y96 CPE[7]
00  // 18 x51y96 CPE[8]
00  // 19 x51y96 CPE[9]
00  // 20 x52y95 CPE[0]  _a324  C_///AND/D
00  // 21 x52y95 CPE[1]
00  // 22 x52y95 CPE[2]
00  // 23 x52y95 CPE[3]
00  // 24 x52y95 CPE[4]
00  // 25 x52y95 CPE[5]
00  // 26 x52y95 CPE[6]
00  // 27 x52y95 CPE[7]
00  // 28 x52y95 CPE[8]
00  // 29 x52y95 CPE[9]
00  // 30 x52y96 CPE[0]  _a325  C_AND////    
00  // 31 x52y96 CPE[1]
00  // 32 x52y96 CPE[2]
00  // 33 x52y96 CPE[3]
00  // 34 x52y96 CPE[4]
00  // 35 x52y96 CPE[5]
00  // 36 x52y96 CPE[6]
00  // 37 x52y96 CPE[7]
00  // 38 x52y96 CPE[8]
00  // 39 x52y96 CPE[9]
04  // 40 x51y95 INMUX plane 2,1
08  // 41 x51y95 INMUX plane 4,3
3E  // 42 x51y95 INMUX plane 6,5
01  // 43 x51y95 INMUX plane 8,7
28  // 44 x51y95 INMUX plane 10,9
00  // 45 x51y95 INMUX plane 12,11
02  // 46 x51y96 INMUX plane 2,1
09  // 47 x51y96 INMUX plane 4,3
08  // 48 x51y96 INMUX plane 6,5
05  // 49 x51y96 INMUX plane 8,7
00  // 50 x51y96 INMUX plane 10,9
00  // 51 x51y96 INMUX plane 12,11
20  // 52 x52y95 INMUX plane 2,1
04  // 53 x52y95 INMUX plane 4,3
00  // 54 x52y95 INMUX plane 6,5
40  // 55 x52y95 INMUX plane 8,7
00  // 56 x52y95 INMUX plane 10,9
40  // 57 x52y95 INMUX plane 12,11
00  // 58 x52y96 INMUX plane 2,1
09  // 59 x52y96 INMUX plane 4,3
09  // 60 x52y96 INMUX plane 6,5
44  // 61 x52y96 INMUX plane 8,7
08  // 62 x52y96 INMUX plane 10,9
C0  // 63 x52y96 INMUX plane 12,11
48  // 64 x51y95 SB_BIG plane 1
12  // 65 x51y95 SB_BIG plane 1
00  // 66 x51y95 SB_DRIVE plane 2,1
90  // 67 x51y95 SB_BIG plane 2
24  // 68 x51y95 SB_BIG plane 2
48  // 69 x51y95 SB_BIG plane 3
12  // 70 x51y95 SB_BIG plane 3
00  // 71 x51y95 SB_DRIVE plane 4,3
48  // 72 x51y95 SB_BIG plane 4
12  // 73 x51y95 SB_BIG plane 4
48  // 74 x51y95 SB_BIG plane 5
12  // 75 x51y95 SB_BIG plane 5
00  // 76 x51y95 SB_DRIVE plane 6,5
48  // 77 x51y95 SB_BIG plane 6
12  // 78 x51y95 SB_BIG plane 6
48  // 79 x51y95 SB_BIG plane 7
12  // 80 x51y95 SB_BIG plane 7
00  // 81 x51y95 SB_DRIVE plane 8,7
48  // 82 x51y95 SB_BIG plane 8
12  // 83 x51y95 SB_BIG plane 8
8B  // 84 x51y95 SB_BIG plane 9
64  // 85 x51y95 SB_BIG plane 9
00  // 86 x51y95 SB_DRIVE plane 10,9
48  // 87 x51y95 SB_BIG plane 10
12  // 88 x51y95 SB_BIG plane 10
48  // 89 x51y95 SB_BIG plane 11
12  // 90 x51y95 SB_BIG plane 11
00  // 91 x51y95 SB_DRIVE plane 12,11
48  // 92 x51y95 SB_BIG plane 12
12  // 93 x51y95 SB_BIG plane 12
28  // 94 x52y96 SB_SML plane 1
82  // 95 x52y96 SB_SML plane 2,1
22  // 96 x52y96 SB_SML plane 2
B1  // 97 x52y96 SB_SML plane 3
82  // 98 x52y96 SB_SML plane 4,3
2A  // 99 x52y96 SB_SML plane 4
A8  // 100 x52y96 SB_SML plane 5
82  // 101 x52y96 SB_SML plane 6,5
2A  // 102 x52y96 SB_SML plane 6
A8  // 103 x52y96 SB_SML plane 7
80  // 104 x52y96 SB_SML plane 8,7
2A  // 105 x52y96 SB_SML plane 8
4E  // 106 x52y96 SB_SML plane 9
85  // 107 x52y96 SB_SML plane 10,9
2A  // 108 x52y96 SB_SML plane 10
A8  // 109 x52y96 SB_SML plane 11
82  // 110 x52y96 SB_SML plane 12,11
22  // 111 x52y96 SB_SML plane 12
74 // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x53y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9EEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
30 // y_sel: 95
64 // -- CRC low byte
BC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9EF6
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x53y95 CPE[0]
00  //  1 x53y95 CPE[1]
00  //  2 x53y95 CPE[2]
00  //  3 x53y95 CPE[3]
00  //  4 x53y95 CPE[4]
00  //  5 x53y95 CPE[5]
00  //  6 x53y95 CPE[6]
00  //  7 x53y95 CPE[7]
00  //  8 x53y95 CPE[8]
00  //  9 x53y95 CPE[9]
00  // 10 x53y96 CPE[0]  _a355  C_///AND/D
00  // 11 x53y96 CPE[1]
00  // 12 x53y96 CPE[2]
00  // 13 x53y96 CPE[3]
00  // 14 x53y96 CPE[4]
00  // 15 x53y96 CPE[5]
00  // 16 x53y96 CPE[6]
00  // 17 x53y96 CPE[7]
00  // 18 x53y96 CPE[8]
00  // 19 x53y96 CPE[9]
00  // 20 x54y95 CPE[0]
00  // 21 x54y95 CPE[1]
00  // 22 x54y95 CPE[2]
00  // 23 x54y95 CPE[3]
00  // 24 x54y95 CPE[4]
00  // 25 x54y95 CPE[5]
00  // 26 x54y95 CPE[6]
00  // 27 x54y95 CPE[7]
00  // 28 x54y95 CPE[8]
00  // 29 x54y95 CPE[9]
00  // 30 x54y96 CPE[0]
00  // 31 x54y96 CPE[1]
00  // 32 x54y96 CPE[2]
00  // 33 x54y96 CPE[3]
00  // 34 x54y96 CPE[4]
00  // 35 x54y96 CPE[5]
00  // 36 x54y96 CPE[6]
00  // 37 x54y96 CPE[7]
00  // 38 x54y96 CPE[8]
00  // 39 x54y96 CPE[9]
08  // 40 x53y95 INMUX plane 2,1
00  // 41 x53y95 INMUX plane 4,3
00  // 42 x53y95 INMUX plane 6,5
00  // 43 x53y95 INMUX plane 8,7
01  // 44 x53y95 INMUX plane 10,9
00  // 45 x53y95 INMUX plane 12,11
20  // 46 x53y96 INMUX plane 2,1
00  // 47 x53y96 INMUX plane 4,3
00  // 48 x53y96 INMUX plane 6,5
00  // 49 x53y96 INMUX plane 8,7
00  // 50 x53y96 INMUX plane 10,9
00  // 51 x53y96 INMUX plane 12,11
00  // 52 x54y95 INMUX plane 2,1
00  // 53 x54y95 INMUX plane 4,3
00  // 54 x54y95 INMUX plane 6,5
00  // 55 x54y95 INMUX plane 8,7
00  // 56 x54y95 INMUX plane 10,9
00  // 57 x54y95 INMUX plane 12,11
00  // 58 x54y96 INMUX plane 2,1
01  // 59 x54y96 INMUX plane 4,3
00  // 60 x54y96 INMUX plane 6,5
40  // 61 x54y96 INMUX plane 8,7
01  // 62 x54y96 INMUX plane 10,9
00  // 63 x54y96 INMUX plane 12,11
00  // 64 x54y96 SB_BIG plane 1
00  // 65 x54y96 SB_BIG plane 1
00  // 66 x54y96 SB_DRIVE plane 2,1
48  // 67 x54y96 SB_BIG plane 2
02  // 68 x54y96 SB_BIG plane 2
00  // 69 x54y96 SB_BIG plane 3
00  // 70 x54y96 SB_BIG plane 3
00  // 71 x54y96 SB_DRIVE plane 4,3
00  // 72 x54y96 SB_BIG plane 4
00  // 73 x54y96 SB_BIG plane 4
00  // 74 x54y96 SB_BIG plane 5
00  // 75 x54y96 SB_BIG plane 5
00  // 76 x54y96 SB_DRIVE plane 6,5
48  // 77 x54y96 SB_BIG plane 6
12  // 78 x54y96 SB_BIG plane 6
00  // 79 x54y96 SB_BIG plane 7
00  // 80 x54y96 SB_BIG plane 7
00  // 81 x54y96 SB_DRIVE plane 8,7
00  // 82 x54y96 SB_BIG plane 8
00  // 83 x54y96 SB_BIG plane 8
00  // 84 x54y96 SB_BIG plane 9
00  // 85 x54y96 SB_BIG plane 9
00  // 86 x54y96 SB_DRIVE plane 10,9
00  // 87 x54y96 SB_BIG plane 10
00  // 88 x54y96 SB_BIG plane 10
00  // 89 x54y96 SB_BIG plane 11
00  // 90 x54y96 SB_BIG plane 11
00  // 91 x54y96 SB_DRIVE plane 12,11
00  // 92 x54y96 SB_BIG plane 12
00  // 93 x54y96 SB_BIG plane 12
00  // 94 x53y95 SB_SML plane 1
80  // 95 x53y95 SB_SML plane 2,1
2A  // 96 x53y95 SB_SML plane 2
00  // 97 x53y95 SB_SML plane 3
00  // 98 x53y95 SB_SML plane 4,3
00  // 99 x53y95 SB_SML plane 4
00  // 100 x53y95 SB_SML plane 5
80  // 101 x53y95 SB_SML plane 6,5
2A  // 102 x53y95 SB_SML plane 6
2A // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x161y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F63     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
30 // y_sel: 95
72 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9F6B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y95
00  // 14 right_edge_EN1 at x163y95
00  // 15 right_edge_EN2 at x163y95
00  // 16 right_edge_EN0 at x163y96
00  // 17 right_edge_EN1 at x163y96
00  // 18 right_edge_EN2 at x163y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y96 SB_BIG plane 1
12  // 65 x162y96 SB_BIG plane 1
00  // 66 x162y96 SB_DRIVE plane 2,1
48  // 67 x162y96 SB_BIG plane 2
12  // 68 x162y96 SB_BIG plane 2
48  // 69 x162y96 SB_BIG plane 3
12  // 70 x162y96 SB_BIG plane 3
00  // 71 x162y96 SB_DRIVE plane 4,3
48  // 72 x162y96 SB_BIG plane 4
12  // 73 x162y96 SB_BIG plane 4
48  // 74 x162y96 SB_BIG plane 5
12  // 75 x162y96 SB_BIG plane 5
00  // 76 x162y96 SB_DRIVE plane 6,5
48  // 77 x162y96 SB_BIG plane 6
12  // 78 x162y96 SB_BIG plane 6
48  // 79 x162y96 SB_BIG plane 7
12  // 80 x162y96 SB_BIG plane 7
00  // 81 x162y96 SB_DRIVE plane 8,7
48  // 82 x162y96 SB_BIG plane 8
12  // 83 x162y96 SB_BIG plane 8
48  // 84 x162y96 SB_BIG plane 9
12  // 85 x162y96 SB_BIG plane 9
00  // 86 x162y96 SB_DRIVE plane 10,9
48  // 87 x162y96 SB_BIG plane 10
12  // 88 x162y96 SB_BIG plane 10
48  // 89 x162y96 SB_BIG plane 11
12  // 90 x162y96 SB_BIG plane 11
00  // 91 x162y96 SB_DRIVE plane 12,11
48  // 92 x162y96 SB_BIG plane 12
12  // 93 x162y96 SB_BIG plane 12
A8  // 94 x161y95 SB_SML plane 1
82  // 95 x161y95 SB_SML plane 2,1
2A  // 96 x161y95 SB_SML plane 2
A8  // 97 x161y95 SB_SML plane 3
82  // 98 x161y95 SB_SML plane 4,3
2A  // 99 x161y95 SB_SML plane 4
A8  // 100 x161y95 SB_SML plane 5
82  // 101 x161y95 SB_SML plane 6,5
2A  // 102 x161y95 SB_SML plane 6
A8  // 103 x161y95 SB_SML plane 7
82  // 104 x161y95 SB_SML plane 8,7
2A  // 105 x161y95 SB_SML plane 8
A8  // 106 x161y95 SB_SML plane 9
82  // 107 x161y95 SB_SML plane 10,9
2A  // 108 x161y95 SB_SML plane 10
A8  // 109 x161y95 SB_SML plane 11
82  // 110 x161y95 SB_SML plane 12,11
2A  // 111 x161y95 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9FE1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
31 // y_sel: 97
D4 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FE9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y97
00  // 14 left_edge_EN1 at x-2y97
00  // 15 left_edge_EN2 at x-2y97
00  // 16 left_edge_EN0 at x-2y98
00  // 17 left_edge_EN1 at x-2y98
00  // 18 left_edge_EN2 at x-2y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y98 SB_BIG plane 1
12  // 65 x0y98 SB_BIG plane 1
00  // 66 x0y98 SB_DRIVE plane 2,1
48  // 67 x0y98 SB_BIG plane 2
12  // 68 x0y98 SB_BIG plane 2
48  // 69 x0y98 SB_BIG plane 3
12  // 70 x0y98 SB_BIG plane 3
00  // 71 x0y98 SB_DRIVE plane 4,3
48  // 72 x0y98 SB_BIG plane 4
12  // 73 x0y98 SB_BIG plane 4
48  // 74 x0y98 SB_BIG plane 5
12  // 75 x0y98 SB_BIG plane 5
00  // 76 x0y98 SB_DRIVE plane 6,5
48  // 77 x0y98 SB_BIG plane 6
12  // 78 x0y98 SB_BIG plane 6
48  // 79 x0y98 SB_BIG plane 7
12  // 80 x0y98 SB_BIG plane 7
00  // 81 x0y98 SB_DRIVE plane 8,7
48  // 82 x0y98 SB_BIG plane 8
12  // 83 x0y98 SB_BIG plane 8
8F  // 84 x0y98 SB_BIG plane 9
24  // 85 x0y98 SB_BIG plane 9
01  // 86 x0y98 SB_DRIVE plane 10,9
B8  // 87 x0y98 SB_BIG plane 10
24  // 88 x0y98 SB_BIG plane 10
48  // 89 x0y98 SB_BIG plane 11
12  // 90 x0y98 SB_BIG plane 11
00  // 91 x0y98 SB_DRIVE plane 12,11
48  // 92 x0y98 SB_BIG plane 12
12  // 93 x0y98 SB_BIG plane 12
A8  // 94 x-1y97 SB_SML plane 1
82  // 95 x-1y97 SB_SML plane 2,1
2A  // 96 x-1y97 SB_SML plane 2
A8  // 97 x-1y97 SB_SML plane 3
82  // 98 x-1y97 SB_SML plane 4,3
2A  // 99 x-1y97 SB_SML plane 4
A8  // 100 x-1y97 SB_SML plane 5
82  // 101 x-1y97 SB_SML plane 6,5
2A  // 102 x-1y97 SB_SML plane 6
A8  // 103 x-1y97 SB_SML plane 7
82  // 104 x-1y97 SB_SML plane 8,7
2A  // 105 x-1y97 SB_SML plane 8
A8  // 106 x-1y97 SB_SML plane 9
82  // 107 x-1y97 SB_SML plane 10,9
2A  // 108 x-1y97 SB_SML plane 10
A8  // 109 x-1y97 SB_SML plane 11
82  // 110 x-1y97 SB_SML plane 12,11
2A  // 111 x-1y97 SB_SML plane 12
5E // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A05F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
31 // y_sel: 97
0C // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A067
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x1y97 CPE[0]
00  //  1 x1y97 CPE[1]
00  //  2 x1y97 CPE[2]
00  //  3 x1y97 CPE[3]
00  //  4 x1y97 CPE[4]
00  //  5 x1y97 CPE[5]
00  //  6 x1y97 CPE[6]
00  //  7 x1y97 CPE[7]
00  //  8 x1y97 CPE[8]
00  //  9 x1y97 CPE[9]
00  // 10 x1y98 CPE[0]
00  // 11 x1y98 CPE[1]
00  // 12 x1y98 CPE[2]
00  // 13 x1y98 CPE[3]
00  // 14 x1y98 CPE[4]
00  // 15 x1y98 CPE[5]
00  // 16 x1y98 CPE[6]
00  // 17 x1y98 CPE[7]
00  // 18 x1y98 CPE[8]
00  // 19 x1y98 CPE[9]
00  // 20 x2y97 CPE[0]
00  // 21 x2y97 CPE[1]
00  // 22 x2y97 CPE[2]
00  // 23 x2y97 CPE[3]
00  // 24 x2y97 CPE[4]
00  // 25 x2y97 CPE[5]
00  // 26 x2y97 CPE[6]
00  // 27 x2y97 CPE[7]
00  // 28 x2y97 CPE[8]
00  // 29 x2y97 CPE[9]
00  // 30 x2y98 CPE[0]
00  // 31 x2y98 CPE[1]
00  // 32 x2y98 CPE[2]
00  // 33 x2y98 CPE[3]
00  // 34 x2y98 CPE[4]
00  // 35 x2y98 CPE[5]
00  // 36 x2y98 CPE[6]
00  // 37 x2y98 CPE[7]
00  // 38 x2y98 CPE[8]
00  // 39 x2y98 CPE[9]
00  // 40 x1y97 INMUX plane 2,1
00  // 41 x1y97 INMUX plane 4,3
00  // 42 x1y97 INMUX plane 6,5
00  // 43 x1y97 INMUX plane 8,7
00  // 44 x1y97 INMUX plane 10,9
00  // 45 x1y97 INMUX plane 12,11
00  // 46 x1y98 INMUX plane 2,1
00  // 47 x1y98 INMUX plane 4,3
00  // 48 x1y98 INMUX plane 6,5
00  // 49 x1y98 INMUX plane 8,7
09  // 50 x1y98 INMUX plane 10,9
00  // 51 x1y98 INMUX plane 12,11
00  // 52 x2y97 INMUX plane 2,1
00  // 53 x2y97 INMUX plane 4,3
00  // 54 x2y97 INMUX plane 6,5
00  // 55 x2y97 INMUX plane 8,7
09  // 56 x2y97 INMUX plane 10,9
00  // 57 x2y97 INMUX plane 12,11
00  // 58 x2y98 INMUX plane 2,1
00  // 59 x2y98 INMUX plane 4,3
00  // 60 x2y98 INMUX plane 6,5
00  // 61 x2y98 INMUX plane 8,7
09  // 62 x2y98 INMUX plane 10,9
00  // 63 x2y98 INMUX plane 12,11
00  // 64 x1y97 SB_BIG plane 1
00  // 65 x1y97 SB_BIG plane 1
00  // 66 x1y97 SB_DRIVE plane 2,1
00  // 67 x1y97 SB_BIG plane 2
00  // 68 x1y97 SB_BIG plane 2
00  // 69 x1y97 SB_BIG plane 3
00  // 70 x1y97 SB_BIG plane 3
00  // 71 x1y97 SB_DRIVE plane 4,3
00  // 72 x1y97 SB_BIG plane 4
00  // 73 x1y97 SB_BIG plane 4
00  // 74 x1y97 SB_BIG plane 5
00  // 75 x1y97 SB_BIG plane 5
00  // 76 x1y97 SB_DRIVE plane 6,5
00  // 77 x1y97 SB_BIG plane 6
00  // 78 x1y97 SB_BIG plane 6
00  // 79 x1y97 SB_BIG plane 7
00  // 80 x1y97 SB_BIG plane 7
00  // 81 x1y97 SB_DRIVE plane 8,7
00  // 82 x1y97 SB_BIG plane 8
00  // 83 x1y97 SB_BIG plane 8
0F  // 84 x1y97 SB_BIG plane 9
00  // 85 x1y97 SB_BIG plane 9
00  // 86 x1y97 SB_DRIVE plane 10,9
38  // 87 x1y97 SB_BIG plane 10
4F // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x3y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A0C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
31 // y_sel: 97
64 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A0CD
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y97 CPE[0]
00  //  1 x3y97 CPE[1]
00  //  2 x3y97 CPE[2]
00  //  3 x3y97 CPE[3]
00  //  4 x3y97 CPE[4]
00  //  5 x3y97 CPE[5]
00  //  6 x3y97 CPE[6]
00  //  7 x3y97 CPE[7]
00  //  8 x3y97 CPE[8]
00  //  9 x3y97 CPE[9]
00  // 10 x3y98 CPE[0]
00  // 11 x3y98 CPE[1]
00  // 12 x3y98 CPE[2]
00  // 13 x3y98 CPE[3]
00  // 14 x3y98 CPE[4]
00  // 15 x3y98 CPE[5]
00  // 16 x3y98 CPE[6]
00  // 17 x3y98 CPE[7]
00  // 18 x3y98 CPE[8]
00  // 19 x3y98 CPE[9]
00  // 20 x4y97 CPE[0]
00  // 21 x4y97 CPE[1]
00  // 22 x4y97 CPE[2]
00  // 23 x4y97 CPE[3]
00  // 24 x4y97 CPE[4]
00  // 25 x4y97 CPE[5]
00  // 26 x4y97 CPE[6]
00  // 27 x4y97 CPE[7]
00  // 28 x4y97 CPE[8]
00  // 29 x4y97 CPE[9]
00  // 30 x4y98 CPE[0]
00  // 31 x4y98 CPE[1]
00  // 32 x4y98 CPE[2]
00  // 33 x4y98 CPE[3]
00  // 34 x4y98 CPE[4]
00  // 35 x4y98 CPE[5]
00  // 36 x4y98 CPE[6]
00  // 37 x4y98 CPE[7]
00  // 38 x4y98 CPE[8]
00  // 39 x4y98 CPE[9]
10  // 40 x3y97 INMUX plane 2,1
00  // 41 x3y97 INMUX plane 4,3
00  // 42 x3y97 INMUX plane 6,5
00  // 43 x3y97 INMUX plane 8,7
09  // 44 x3y97 INMUX plane 10,9
02 // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x5y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A100     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
31 // y_sel: 97
BC // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A108
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y97 CPE[0]
00  //  1 x5y97 CPE[1]
00  //  2 x5y97 CPE[2]
00  //  3 x5y97 CPE[3]
00  //  4 x5y97 CPE[4]
00  //  5 x5y97 CPE[5]
00  //  6 x5y97 CPE[6]
00  //  7 x5y97 CPE[7]
00  //  8 x5y97 CPE[8]
00  //  9 x5y97 CPE[9]
00  // 10 x5y98 CPE[0]
00  // 11 x5y98 CPE[1]
00  // 12 x5y98 CPE[2]
00  // 13 x5y98 CPE[3]
00  // 14 x5y98 CPE[4]
00  // 15 x5y98 CPE[5]
00  // 16 x5y98 CPE[6]
00  // 17 x5y98 CPE[7]
00  // 18 x5y98 CPE[8]
00  // 19 x5y98 CPE[9]
00  // 20 x6y97 CPE[0]
00  // 21 x6y97 CPE[1]
00  // 22 x6y97 CPE[2]
00  // 23 x6y97 CPE[3]
00  // 24 x6y97 CPE[4]
00  // 25 x6y97 CPE[5]
00  // 26 x6y97 CPE[6]
00  // 27 x6y97 CPE[7]
00  // 28 x6y97 CPE[8]
00  // 29 x6y97 CPE[9]
00  // 30 x6y98 CPE[0]
00  // 31 x6y98 CPE[1]
00  // 32 x6y98 CPE[2]
00  // 33 x6y98 CPE[3]
00  // 34 x6y98 CPE[4]
00  // 35 x6y98 CPE[5]
00  // 36 x6y98 CPE[6]
00  // 37 x6y98 CPE[7]
00  // 38 x6y98 CPE[8]
00  // 39 x6y98 CPE[9]
00  // 40 x5y97 INMUX plane 2,1
00  // 41 x5y97 INMUX plane 4,3
00  // 42 x5y97 INMUX plane 6,5
00  // 43 x5y97 INMUX plane 8,7
00  // 44 x5y97 INMUX plane 10,9
00  // 45 x5y97 INMUX plane 12,11
00  // 46 x5y98 INMUX plane 2,1
00  // 47 x5y98 INMUX plane 4,3
00  // 48 x5y98 INMUX plane 6,5
00  // 49 x5y98 INMUX plane 8,7
00  // 50 x5y98 INMUX plane 10,9
00  // 51 x5y98 INMUX plane 12,11
00  // 52 x6y97 INMUX plane 2,1
00  // 53 x6y97 INMUX plane 4,3
00  // 54 x6y97 INMUX plane 6,5
00  // 55 x6y97 INMUX plane 8,7
00  // 56 x6y97 INMUX plane 10,9
00  // 57 x6y97 INMUX plane 12,11
00  // 58 x6y98 INMUX plane 2,1
00  // 59 x6y98 INMUX plane 4,3
00  // 60 x6y98 INMUX plane 6,5
00  // 61 x6y98 INMUX plane 8,7
00  // 62 x6y98 INMUX plane 10,9
00  // 63 x6y98 INMUX plane 12,11
00  // 64 x5y97 SB_BIG plane 1
00  // 65 x5y97 SB_BIG plane 1
00  // 66 x5y97 SB_DRIVE plane 2,1
00  // 67 x5y97 SB_BIG plane 2
0C  // 68 x5y97 SB_BIG plane 2
00  // 69 x5y97 SB_BIG plane 3
00  // 70 x5y97 SB_BIG plane 3
00  // 71 x5y97 SB_DRIVE plane 4,3
00  // 72 x5y97 SB_BIG plane 4
00  // 73 x5y97 SB_BIG plane 4
00  // 74 x5y97 SB_BIG plane 5
00  // 75 x5y97 SB_BIG plane 5
00  // 76 x5y97 SB_DRIVE plane 6,5
00  // 77 x5y97 SB_BIG plane 6
00  // 78 x5y97 SB_BIG plane 6
00  // 79 x5y97 SB_BIG plane 7
00  // 80 x5y97 SB_BIG plane 7
00  // 81 x5y97 SB_DRIVE plane 8,7
00  // 82 x5y97 SB_BIG plane 8
00  // 83 x5y97 SB_BIG plane 8
00  // 84 x5y97 SB_BIG plane 9
00  // 85 x5y97 SB_BIG plane 9
04  // 86 x5y97 SB_DRIVE plane 10,9
98 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x11y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A165     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
31 // y_sel: 97
04 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A16D
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x11y97 CPE[0]
00  //  1 x11y97 CPE[1]
00  //  2 x11y97 CPE[2]
00  //  3 x11y97 CPE[3]
00  //  4 x11y97 CPE[4]
00  //  5 x11y97 CPE[5]
00  //  6 x11y97 CPE[6]
00  //  7 x11y97 CPE[7]
00  //  8 x11y97 CPE[8]
00  //  9 x11y97 CPE[9]
00  // 10 x11y98 CPE[0]
00  // 11 x11y98 CPE[1]
00  // 12 x11y98 CPE[2]
00  // 13 x11y98 CPE[3]
00  // 14 x11y98 CPE[4]
00  // 15 x11y98 CPE[5]
00  // 16 x11y98 CPE[6]
00  // 17 x11y98 CPE[7]
00  // 18 x11y98 CPE[8]
00  // 19 x11y98 CPE[9]
00  // 20 x12y97 CPE[0]
00  // 21 x12y97 CPE[1]
00  // 22 x12y97 CPE[2]
00  // 23 x12y97 CPE[3]
00  // 24 x12y97 CPE[4]
00  // 25 x12y97 CPE[5]
00  // 26 x12y97 CPE[6]
00  // 27 x12y97 CPE[7]
00  // 28 x12y97 CPE[8]
00  // 29 x12y97 CPE[9]
00  // 30 x12y98 CPE[0]
00  // 31 x12y98 CPE[1]
00  // 32 x12y98 CPE[2]
00  // 33 x12y98 CPE[3]
00  // 34 x12y98 CPE[4]
00  // 35 x12y98 CPE[5]
00  // 36 x12y98 CPE[6]
00  // 37 x12y98 CPE[7]
00  // 38 x12y98 CPE[8]
00  // 39 x12y98 CPE[9]
00  // 40 x11y97 INMUX plane 2,1
00  // 41 x11y97 INMUX plane 4,3
00  // 42 x11y97 INMUX plane 6,5
00  // 43 x11y97 INMUX plane 8,7
00  // 44 x11y97 INMUX plane 10,9
00  // 45 x11y97 INMUX plane 12,11
00  // 46 x11y98 INMUX plane 2,1
00  // 47 x11y98 INMUX plane 4,3
00  // 48 x11y98 INMUX plane 6,5
00  // 49 x11y98 INMUX plane 8,7
00  // 50 x11y98 INMUX plane 10,9
00  // 51 x11y98 INMUX plane 12,11
00  // 52 x12y97 INMUX plane 2,1
00  // 53 x12y97 INMUX plane 4,3
00  // 54 x12y97 INMUX plane 6,5
00  // 55 x12y97 INMUX plane 8,7
00  // 56 x12y97 INMUX plane 10,9
00  // 57 x12y97 INMUX plane 12,11
00  // 58 x12y98 INMUX plane 2,1
00  // 59 x12y98 INMUX plane 4,3
00  // 60 x12y98 INMUX plane 6,5
00  // 61 x12y98 INMUX plane 8,7
00  // 62 x12y98 INMUX plane 10,9
00  // 63 x12y98 INMUX plane 12,11
00  // 64 x12y98 SB_BIG plane 1
00  // 65 x12y98 SB_BIG plane 1
00  // 66 x12y98 SB_DRIVE plane 2,1
00  // 67 x12y98 SB_BIG plane 2
00  // 68 x12y98 SB_BIG plane 2
00  // 69 x12y98 SB_BIG plane 3
00  // 70 x12y98 SB_BIG plane 3
00  // 71 x12y98 SB_DRIVE plane 4,3
00  // 72 x12y98 SB_BIG plane 4
00  // 73 x12y98 SB_BIG plane 4
00  // 74 x12y98 SB_BIG plane 5
00  // 75 x12y98 SB_BIG plane 5
00  // 76 x12y98 SB_DRIVE plane 6,5
00  // 77 x12y98 SB_BIG plane 6
00  // 78 x12y98 SB_BIG plane 6
00  // 79 x12y98 SB_BIG plane 7
00  // 80 x12y98 SB_BIG plane 7
00  // 81 x12y98 SB_DRIVE plane 8,7
00  // 82 x12y98 SB_BIG plane 8
00  // 83 x12y98 SB_BIG plane 8
29  // 84 x12y98 SB_BIG plane 9
E2 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x13y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A1C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
31 // y_sel: 97
DC // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A1D0
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x13y97 CPE[0]
00  //  1 x13y97 CPE[1]
00  //  2 x13y97 CPE[2]
00  //  3 x13y97 CPE[3]
00  //  4 x13y97 CPE[4]
00  //  5 x13y97 CPE[5]
00  //  6 x13y97 CPE[6]
00  //  7 x13y97 CPE[7]
00  //  8 x13y97 CPE[8]
00  //  9 x13y97 CPE[9]
00  // 10 x13y98 CPE[0]
00  // 11 x13y98 CPE[1]
00  // 12 x13y98 CPE[2]
00  // 13 x13y98 CPE[3]
00  // 14 x13y98 CPE[4]
00  // 15 x13y98 CPE[5]
00  // 16 x13y98 CPE[6]
00  // 17 x13y98 CPE[7]
00  // 18 x13y98 CPE[8]
00  // 19 x13y98 CPE[9]
00  // 20 x14y97 CPE[0]
00  // 21 x14y97 CPE[1]
00  // 22 x14y97 CPE[2]
00  // 23 x14y97 CPE[3]
00  // 24 x14y97 CPE[4]
00  // 25 x14y97 CPE[5]
00  // 26 x14y97 CPE[6]
00  // 27 x14y97 CPE[7]
00  // 28 x14y97 CPE[8]
00  // 29 x14y97 CPE[9]
00  // 30 x14y98 CPE[0]
00  // 31 x14y98 CPE[1]
00  // 32 x14y98 CPE[2]
00  // 33 x14y98 CPE[3]
00  // 34 x14y98 CPE[4]
00  // 35 x14y98 CPE[5]
00  // 36 x14y98 CPE[6]
00  // 37 x14y98 CPE[7]
00  // 38 x14y98 CPE[8]
00  // 39 x14y98 CPE[9]
00  // 40 x13y97 INMUX plane 2,1
00  // 41 x13y97 INMUX plane 4,3
00  // 42 x13y97 INMUX plane 6,5
00  // 43 x13y97 INMUX plane 8,7
00  // 44 x13y97 INMUX plane 10,9
00  // 45 x13y97 INMUX plane 12,11
00  // 46 x13y98 INMUX plane 2,1
00  // 47 x13y98 INMUX plane 4,3
00  // 48 x13y98 INMUX plane 6,5
00  // 49 x13y98 INMUX plane 8,7
01  // 50 x13y98 INMUX plane 10,9
00  // 51 x13y98 INMUX plane 12,11
00  // 52 x14y97 INMUX plane 2,1
00  // 53 x14y97 INMUX plane 4,3
00  // 54 x14y97 INMUX plane 6,5
00  // 55 x14y97 INMUX plane 8,7
00  // 56 x14y97 INMUX plane 10,9
00  // 57 x14y97 INMUX plane 12,11
00  // 58 x14y98 INMUX plane 2,1
00  // 59 x14y98 INMUX plane 4,3
00  // 60 x14y98 INMUX plane 6,5
00  // 61 x14y98 INMUX plane 8,7
01  // 62 x14y98 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x15y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A215     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
31 // y_sel: 97
14 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A21D
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y97 CPE[0]
00  //  1 x15y97 CPE[1]
00  //  2 x15y97 CPE[2]
00  //  3 x15y97 CPE[3]
00  //  4 x15y97 CPE[4]
00  //  5 x15y97 CPE[5]
00  //  6 x15y97 CPE[6]
00  //  7 x15y97 CPE[7]
00  //  8 x15y97 CPE[8]
00  //  9 x15y97 CPE[9]
00  // 10 x15y98 CPE[0]
00  // 11 x15y98 CPE[1]
00  // 12 x15y98 CPE[2]
00  // 13 x15y98 CPE[3]
00  // 14 x15y98 CPE[4]
00  // 15 x15y98 CPE[5]
00  // 16 x15y98 CPE[6]
00  // 17 x15y98 CPE[7]
00  // 18 x15y98 CPE[8]
00  // 19 x15y98 CPE[9]
00  // 20 x16y97 CPE[0]
00  // 21 x16y97 CPE[1]
00  // 22 x16y97 CPE[2]
00  // 23 x16y97 CPE[3]
00  // 24 x16y97 CPE[4]
00  // 25 x16y97 CPE[5]
00  // 26 x16y97 CPE[6]
00  // 27 x16y97 CPE[7]
00  // 28 x16y97 CPE[8]
00  // 29 x16y97 CPE[9]
00  // 30 x16y98 CPE[0]
00  // 31 x16y98 CPE[1]
00  // 32 x16y98 CPE[2]
00  // 33 x16y98 CPE[3]
00  // 34 x16y98 CPE[4]
00  // 35 x16y98 CPE[5]
00  // 36 x16y98 CPE[6]
00  // 37 x16y98 CPE[7]
00  // 38 x16y98 CPE[8]
00  // 39 x16y98 CPE[9]
00  // 40 x15y97 INMUX plane 2,1
00  // 41 x15y97 INMUX plane 4,3
00  // 42 x15y97 INMUX plane 6,5
00  // 43 x15y97 INMUX plane 8,7
00  // 44 x15y97 INMUX plane 10,9
00  // 45 x15y97 INMUX plane 12,11
00  // 46 x15y98 INMUX plane 2,1
00  // 47 x15y98 INMUX plane 4,3
00  // 48 x15y98 INMUX plane 6,5
00  // 49 x15y98 INMUX plane 8,7
00  // 50 x15y98 INMUX plane 10,9
00  // 51 x15y98 INMUX plane 12,11
00  // 52 x16y97 INMUX plane 2,1
00  // 53 x16y97 INMUX plane 4,3
00  // 54 x16y97 INMUX plane 6,5
00  // 55 x16y97 INMUX plane 8,7
00  // 56 x16y97 INMUX plane 10,9
00  // 57 x16y97 INMUX plane 12,11
00  // 58 x16y98 INMUX plane 2,1
00  // 59 x16y98 INMUX plane 4,3
00  // 60 x16y98 INMUX plane 6,5
00  // 61 x16y98 INMUX plane 8,7
00  // 62 x16y98 INMUX plane 10,9
00  // 63 x16y98 INMUX plane 12,11
00  // 64 x16y98 SB_BIG plane 1
00  // 65 x16y98 SB_BIG plane 1
00  // 66 x16y98 SB_DRIVE plane 2,1
00  // 67 x16y98 SB_BIG plane 2
00  // 68 x16y98 SB_BIG plane 2
00  // 69 x16y98 SB_BIG plane 3
00  // 70 x16y98 SB_BIG plane 3
00  // 71 x16y98 SB_DRIVE plane 4,3
00  // 72 x16y98 SB_BIG plane 4
00  // 73 x16y98 SB_BIG plane 4
00  // 74 x16y98 SB_BIG plane 5
00  // 75 x16y98 SB_BIG plane 5
00  // 76 x16y98 SB_DRIVE plane 6,5
00  // 77 x16y98 SB_BIG plane 6
00  // 78 x16y98 SB_BIG plane 6
00  // 79 x16y98 SB_BIG plane 7
00  // 80 x16y98 SB_BIG plane 7
00  // 81 x16y98 SB_DRIVE plane 8,7
00  // 82 x16y98 SB_BIG plane 8
00  // 83 x16y98 SB_BIG plane 8
31  // 84 x16y98 SB_BIG plane 9
00  // 85 x16y98 SB_BIG plane 9
05  // 86 x16y98 SB_DRIVE plane 10,9
69 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x17y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A27A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
31 // y_sel: 97
CC // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A282
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x17y97 CPE[0]
00  //  1 x17y97 CPE[1]
00  //  2 x17y97 CPE[2]
00  //  3 x17y97 CPE[3]
00  //  4 x17y97 CPE[4]
00  //  5 x17y97 CPE[5]
00  //  6 x17y97 CPE[6]
00  //  7 x17y97 CPE[7]
00  //  8 x17y97 CPE[8]
00  //  9 x17y97 CPE[9]
00  // 10 x17y98 CPE[0]
00  // 11 x17y98 CPE[1]
00  // 12 x17y98 CPE[2]
00  // 13 x17y98 CPE[3]
00  // 14 x17y98 CPE[4]
00  // 15 x17y98 CPE[5]
00  // 16 x17y98 CPE[6]
00  // 17 x17y98 CPE[7]
00  // 18 x17y98 CPE[8]
00  // 19 x17y98 CPE[9]
00  // 20 x18y97 CPE[0]
00  // 21 x18y97 CPE[1]
00  // 22 x18y97 CPE[2]
00  // 23 x18y97 CPE[3]
00  // 24 x18y97 CPE[4]
00  // 25 x18y97 CPE[5]
00  // 26 x18y97 CPE[6]
00  // 27 x18y97 CPE[7]
00  // 28 x18y97 CPE[8]
00  // 29 x18y97 CPE[9]
00  // 30 x18y98 CPE[0]
00  // 31 x18y98 CPE[1]
00  // 32 x18y98 CPE[2]
00  // 33 x18y98 CPE[3]
00  // 34 x18y98 CPE[4]
00  // 35 x18y98 CPE[5]
00  // 36 x18y98 CPE[6]
00  // 37 x18y98 CPE[7]
00  // 38 x18y98 CPE[8]
00  // 39 x18y98 CPE[9]
00  // 40 x17y97 INMUX plane 2,1
00  // 41 x17y97 INMUX plane 4,3
00  // 42 x17y97 INMUX plane 6,5
00  // 43 x17y97 INMUX plane 8,7
00  // 44 x17y97 INMUX plane 10,9
00  // 45 x17y97 INMUX plane 12,11
00  // 46 x17y98 INMUX plane 2,1
00  // 47 x17y98 INMUX plane 4,3
00  // 48 x17y98 INMUX plane 6,5
00  // 49 x17y98 INMUX plane 8,7
01  // 50 x17y98 INMUX plane 10,9
00  // 51 x17y98 INMUX plane 12,11
00  // 52 x18y97 INMUX plane 2,1
00  // 53 x18y97 INMUX plane 4,3
00  // 54 x18y97 INMUX plane 6,5
00  // 55 x18y97 INMUX plane 8,7
20  // 56 x18y97 INMUX plane 10,9
00  // 57 x18y97 INMUX plane 12,11
00  // 58 x18y98 INMUX plane 2,1
00  // 59 x18y98 INMUX plane 4,3
00  // 60 x18y98 INMUX plane 6,5
00  // 61 x18y98 INMUX plane 8,7
01  // 62 x18y98 INMUX plane 10,9
00  // 63 x18y98 INMUX plane 12,11
00  // 64 x17y97 SB_BIG plane 1
00  // 65 x17y97 SB_BIG plane 1
10  // 66 x17y97 SB_DRIVE plane 2,1
E3 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x19y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A2CB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
31 // y_sel: 97
A4 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A2D3
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x19y97 CPE[0]
00  //  1 x19y97 CPE[1]
00  //  2 x19y97 CPE[2]
00  //  3 x19y97 CPE[3]
00  //  4 x19y97 CPE[4]
00  //  5 x19y97 CPE[5]
00  //  6 x19y97 CPE[6]
00  //  7 x19y97 CPE[7]
00  //  8 x19y97 CPE[8]
00  //  9 x19y97 CPE[9]
00  // 10 x19y98 CPE[0]  _a247  C_MX2b////    
00  // 11 x19y98 CPE[1]
00  // 12 x19y98 CPE[2]
00  // 13 x19y98 CPE[3]
00  // 14 x19y98 CPE[4]
00  // 15 x19y98 CPE[5]
00  // 16 x19y98 CPE[6]
00  // 17 x19y98 CPE[7]
00  // 18 x19y98 CPE[8]
00  // 19 x19y98 CPE[9]
00  // 20 x20y97 CPE[0]
00  // 21 x20y97 CPE[1]
00  // 22 x20y97 CPE[2]
00  // 23 x20y97 CPE[3]
00  // 24 x20y97 CPE[4]
00  // 25 x20y97 CPE[5]
00  // 26 x20y97 CPE[6]
00  // 27 x20y97 CPE[7]
00  // 28 x20y97 CPE[8]
00  // 29 x20y97 CPE[9]
00  // 30 x20y98 CPE[0]
00  // 31 x20y98 CPE[1]
00  // 32 x20y98 CPE[2]
00  // 33 x20y98 CPE[3]
00  // 34 x20y98 CPE[4]
00  // 35 x20y98 CPE[5]
00  // 36 x20y98 CPE[6]
00  // 37 x20y98 CPE[7]
00  // 38 x20y98 CPE[8]
00  // 39 x20y98 CPE[9]
00  // 40 x19y97 INMUX plane 2,1
00  // 41 x19y97 INMUX plane 4,3
00  // 42 x19y97 INMUX plane 6,5
00  // 43 x19y97 INMUX plane 8,7
00  // 44 x19y97 INMUX plane 10,9
00  // 45 x19y97 INMUX plane 12,11
38  // 46 x19y98 INMUX plane 2,1
00  // 47 x19y98 INMUX plane 4,3
00  // 48 x19y98 INMUX plane 6,5
12  // 49 x19y98 INMUX plane 8,7
20  // 50 x19y98 INMUX plane 10,9
00  // 51 x19y98 INMUX plane 12,11
00  // 52 x20y97 INMUX plane 2,1
00  // 53 x20y97 INMUX plane 4,3
00  // 54 x20y97 INMUX plane 6,5
00  // 55 x20y97 INMUX plane 8,7
20  // 56 x20y97 INMUX plane 10,9
00  // 57 x20y97 INMUX plane 12,11
00  // 58 x20y98 INMUX plane 2,1
00  // 59 x20y98 INMUX plane 4,3
00  // 60 x20y98 INMUX plane 6,5
10  // 61 x20y98 INMUX plane 8,7
00  // 62 x20y98 INMUX plane 10,9
00  // 63 x20y98 INMUX plane 12,11
00  // 64 x20y98 SB_BIG plane 1
00  // 65 x20y98 SB_BIG plane 1
00  // 66 x20y98 SB_DRIVE plane 2,1
52  // 67 x20y98 SB_BIG plane 2
28  // 68 x20y98 SB_BIG plane 2
00  // 69 x20y98 SB_BIG plane 3
00  // 70 x20y98 SB_BIG plane 3
00  // 71 x20y98 SB_DRIVE plane 4,3
00  // 72 x20y98 SB_BIG plane 4
00  // 73 x20y98 SB_BIG plane 4
00  // 74 x20y98 SB_BIG plane 5
00  // 75 x20y98 SB_BIG plane 5
00  // 76 x20y98 SB_DRIVE plane 6,5
48  // 77 x20y98 SB_BIG plane 6
02  // 78 x20y98 SB_BIG plane 6
00  // 79 x20y98 SB_BIG plane 7
04  // 80 x20y98 SB_BIG plane 7
00  // 81 x20y98 SB_DRIVE plane 8,7
00  // 82 x20y98 SB_BIG plane 8
04  // 83 x20y98 SB_BIG plane 8
39  // 84 x20y98 SB_BIG plane 9
00  // 85 x20y98 SB_BIG plane 9
00  // 86 x20y98 SB_DRIVE plane 10,9
42  // 87 x20y98 SB_BIG plane 10
08  // 88 x20y98 SB_BIG plane 10
00  // 89 x20y98 SB_BIG plane 11
00  // 90 x20y98 SB_BIG plane 11
00  // 91 x20y98 SB_DRIVE plane 12,11
00  // 92 x20y98 SB_BIG plane 12
00  // 93 x20y98 SB_BIG plane 12
00  // 94 x19y97 SB_SML plane 1
80  // 95 x19y97 SB_SML plane 2,1
2A  // 96 x19y97 SB_SML plane 2
00  // 97 x19y97 SB_SML plane 3
00  // 98 x19y97 SB_SML plane 4,3
00  // 99 x19y97 SB_SML plane 4
00  // 100 x19y97 SB_SML plane 5
80  // 101 x19y97 SB_SML plane 6,5
2A  // 102 x19y97 SB_SML plane 6
E3 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x21y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A340     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
31 // y_sel: 97
7C // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A348
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x21y97 CPE[0]
00  //  1 x21y97 CPE[1]
00  //  2 x21y97 CPE[2]
00  //  3 x21y97 CPE[3]
00  //  4 x21y97 CPE[4]
00  //  5 x21y97 CPE[5]
00  //  6 x21y97 CPE[6]
00  //  7 x21y97 CPE[7]
00  //  8 x21y97 CPE[8]
00  //  9 x21y97 CPE[9]
00  // 10 x21y98 CPE[0]  net1 = net2: _a366  C_AND///AND/
00  // 11 x21y98 CPE[1]
00  // 12 x21y98 CPE[2]
00  // 13 x21y98 CPE[3]
00  // 14 x21y98 CPE[4]
00  // 15 x21y98 CPE[5]
00  // 16 x21y98 CPE[6]
00  // 17 x21y98 CPE[7]
00  // 18 x21y98 CPE[8]
00  // 19 x21y98 CPE[9]
00  // 20 x22y97 CPE[0]  _a1706  C_////Bridge
00  // 21 x22y97 CPE[1]
00  // 22 x22y97 CPE[2]
00  // 23 x22y97 CPE[3]
00  // 24 x22y97 CPE[4]
00  // 25 x22y97 CPE[5]
00  // 26 x22y97 CPE[6]
00  // 27 x22y97 CPE[7]
00  // 28 x22y97 CPE[8]
00  // 29 x22y97 CPE[9]
00  // 30 x22y98 CPE[0]  _a335  C_AND/D///    _a365  C_///AND/D
00  // 31 x22y98 CPE[1]
00  // 32 x22y98 CPE[2]
00  // 33 x22y98 CPE[3]
00  // 34 x22y98 CPE[4]
00  // 35 x22y98 CPE[5]
00  // 36 x22y98 CPE[6]
00  // 37 x22y98 CPE[7]
00  // 38 x22y98 CPE[8]
00  // 39 x22y98 CPE[9]
2A  // 40 x21y97 INMUX plane 2,1
00  // 41 x21y97 INMUX plane 4,3
00  // 42 x21y97 INMUX plane 6,5
28  // 43 x21y97 INMUX plane 8,7
00  // 44 x21y97 INMUX plane 10,9
03  // 45 x21y97 INMUX plane 12,11
15  // 46 x21y98 INMUX plane 2,1
02  // 47 x21y98 INMUX plane 4,3
38  // 48 x21y98 INMUX plane 6,5
28  // 49 x21y98 INMUX plane 8,7
21  // 50 x21y98 INMUX plane 10,9
00  // 51 x21y98 INMUX plane 12,11
00  // 52 x22y97 INMUX plane 2,1
01  // 53 x22y97 INMUX plane 4,3
2D  // 54 x22y97 INMUX plane 6,5
10  // 55 x22y97 INMUX plane 8,7
01  // 56 x22y97 INMUX plane 10,9
05  // 57 x22y97 INMUX plane 12,11
14  // 58 x22y98 INMUX plane 2,1
07  // 59 x22y98 INMUX plane 4,3
0D  // 60 x22y98 INMUX plane 6,5
0D  // 61 x22y98 INMUX plane 8,7
00  // 62 x22y98 INMUX plane 10,9
04  // 63 x22y98 INMUX plane 12,11
00  // 64 x21y97 SB_BIG plane 1
00  // 65 x21y97 SB_BIG plane 1
00  // 66 x21y97 SB_DRIVE plane 2,1
13  // 67 x21y97 SB_BIG plane 2
62  // 68 x21y97 SB_BIG plane 2
48  // 69 x21y97 SB_BIG plane 3
12  // 70 x21y97 SB_BIG plane 3
00  // 71 x21y97 SB_DRIVE plane 4,3
48  // 72 x21y97 SB_BIG plane 4
12  // 73 x21y97 SB_BIG plane 4
00  // 74 x21y97 SB_BIG plane 5
00  // 75 x21y97 SB_BIG plane 5
00  // 76 x21y97 SB_DRIVE plane 6,5
48  // 77 x21y97 SB_BIG plane 6
12  // 78 x21y97 SB_BIG plane 6
48  // 79 x21y97 SB_BIG plane 7
12  // 80 x21y97 SB_BIG plane 7
10  // 81 x21y97 SB_DRIVE plane 8,7
41  // 82 x21y97 SB_BIG plane 8
12  // 83 x21y97 SB_BIG plane 8
39  // 84 x21y97 SB_BIG plane 9
00  // 85 x21y97 SB_BIG plane 9
00  // 86 x21y97 SB_DRIVE plane 10,9
00  // 87 x21y97 SB_BIG plane 10
00  // 88 x21y97 SB_BIG plane 10
00  // 89 x21y97 SB_BIG plane 11
00  // 90 x21y97 SB_BIG plane 11
00  // 91 x21y97 SB_DRIVE plane 12,11
00  // 92 x21y97 SB_BIG plane 12
00  // 93 x21y97 SB_BIG plane 12
00  // 94 x22y98 SB_SML plane 1
10  // 95 x22y98 SB_SML plane 2,1
11  // 96 x22y98 SB_SML plane 2
A8  // 97 x22y98 SB_SML plane 3
13  // 98 x22y98 SB_SML plane 4,3
2A  // 99 x22y98 SB_SML plane 4
00  // 100 x22y98 SB_SML plane 5
80  // 101 x22y98 SB_SML plane 6,5
2A  // 102 x22y98 SB_SML plane 6
28  // 103 x22y98 SB_SML plane 7
82  // 104 x22y98 SB_SML plane 8,7
22  // 105 x22y98 SB_SML plane 8
11  // 106 x22y98 SB_SML plane 9
D1 // -- CRC low byte
77 // -- CRC high byte


// Config Latches on x23y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A3B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
31 // y_sel: 97
74 // -- CRC low byte
75 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A3C1
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x23y97 CPE[0]  _a341  C_AND/D///    
00  //  1 x23y97 CPE[1]
00  //  2 x23y97 CPE[2]
00  //  3 x23y97 CPE[3]
00  //  4 x23y97 CPE[4]
00  //  5 x23y97 CPE[5]
00  //  6 x23y97 CPE[6]
00  //  7 x23y97 CPE[7]
00  //  8 x23y97 CPE[8]
00  //  9 x23y97 CPE[9]
00  // 10 x23y98 CPE[0]  _a1436  C_MX2b////    
00  // 11 x23y98 CPE[1]
00  // 12 x23y98 CPE[2]
00  // 13 x23y98 CPE[3]
00  // 14 x23y98 CPE[4]
00  // 15 x23y98 CPE[5]
00  // 16 x23y98 CPE[6]
00  // 17 x23y98 CPE[7]
00  // 18 x23y98 CPE[8]
00  // 19 x23y98 CPE[9]
00  // 20 x24y97 CPE[0]
00  // 21 x24y97 CPE[1]
00  // 22 x24y97 CPE[2]
00  // 23 x24y97 CPE[3]
00  // 24 x24y97 CPE[4]
00  // 25 x24y97 CPE[5]
00  // 26 x24y97 CPE[6]
00  // 27 x24y97 CPE[7]
00  // 28 x24y97 CPE[8]
00  // 29 x24y97 CPE[9]
00  // 30 x24y98 CPE[0]  _a927  C_///AND/D
00  // 31 x24y98 CPE[1]
00  // 32 x24y98 CPE[2]
00  // 33 x24y98 CPE[3]
00  // 34 x24y98 CPE[4]
00  // 35 x24y98 CPE[5]
00  // 36 x24y98 CPE[6]
00  // 37 x24y98 CPE[7]
00  // 38 x24y98 CPE[8]
00  // 39 x24y98 CPE[9]
00  // 40 x23y97 INMUX plane 2,1
00  // 41 x23y97 INMUX plane 4,3
00  // 42 x23y97 INMUX plane 6,5
2B  // 43 x23y97 INMUX plane 8,7
00  // 44 x23y97 INMUX plane 10,9
00  // 45 x23y97 INMUX plane 12,11
38  // 46 x23y98 INMUX plane 2,1
04  // 47 x23y98 INMUX plane 4,3
13  // 48 x23y98 INMUX plane 6,5
3E  // 49 x23y98 INMUX plane 8,7
29  // 50 x23y98 INMUX plane 10,9
2A  // 51 x23y98 INMUX plane 12,11
04  // 52 x24y97 INMUX plane 2,1
00  // 53 x24y97 INMUX plane 4,3
00  // 54 x24y97 INMUX plane 6,5
A4  // 55 x24y97 INMUX plane 8,7
01  // 56 x24y97 INMUX plane 10,9
C0  // 57 x24y97 INMUX plane 12,11
02  // 58 x24y98 INMUX plane 2,1
08  // 59 x24y98 INMUX plane 4,3
00  // 60 x24y98 INMUX plane 6,5
98  // 61 x24y98 INMUX plane 8,7
10  // 62 x24y98 INMUX plane 10,9
80  // 63 x24y98 INMUX plane 12,11
08  // 64 x24y98 SB_BIG plane 1
12  // 65 x24y98 SB_BIG plane 1
00  // 66 x24y98 SB_DRIVE plane 2,1
11  // 67 x24y98 SB_BIG plane 2
23  // 68 x24y98 SB_BIG plane 2
00  // 69 x24y98 SB_BIG plane 3
00  // 70 x24y98 SB_BIG plane 3
00  // 71 x24y98 SB_DRIVE plane 4,3
48  // 72 x24y98 SB_BIG plane 4
12  // 73 x24y98 SB_BIG plane 4
48  // 74 x24y98 SB_BIG plane 5
12  // 75 x24y98 SB_BIG plane 5
80  // 76 x24y98 SB_DRIVE plane 6,5
48  // 77 x24y98 SB_BIG plane 6
04  // 78 x24y98 SB_BIG plane 6
00  // 79 x24y98 SB_BIG plane 7
00  // 80 x24y98 SB_BIG plane 7
00  // 81 x24y98 SB_DRIVE plane 8,7
48  // 82 x24y98 SB_BIG plane 8
12  // 83 x24y98 SB_BIG plane 8
2A  // 84 x24y98 SB_BIG plane 9
00  // 85 x24y98 SB_BIG plane 9
00  // 86 x24y98 SB_DRIVE plane 10,9
00  // 87 x24y98 SB_BIG plane 10
00  // 88 x24y98 SB_BIG plane 10
04  // 89 x24y98 SB_BIG plane 11
02  // 90 x24y98 SB_BIG plane 11
00  // 91 x24y98 SB_DRIVE plane 12,11
00  // 92 x24y98 SB_BIG plane 12
00  // 93 x24y98 SB_BIG plane 12
A8  // 94 x23y97 SB_SML plane 1
43  // 95 x23y97 SB_SML plane 2,1
35  // 96 x23y97 SB_SML plane 2
00  // 97 x23y97 SB_SML plane 3
80  // 98 x23y97 SB_SML plane 4,3
2A  // 99 x23y97 SB_SML plane 4
A8  // 100 x23y97 SB_SML plane 5
82  // 101 x23y97 SB_SML plane 6,5
2A  // 102 x23y97 SB_SML plane 6
00  // 103 x23y97 SB_SML plane 7
84  // 104 x23y97 SB_SML plane 8,7
2A  // 105 x23y97 SB_SML plane 8
11  // 106 x23y97 SB_SML plane 9
00  // 107 x23y97 SB_SML plane 10,9
00  // 108 x23y97 SB_SML plane 10
00  // 109 x23y97 SB_SML plane 11
10  // 110 x23y97 SB_SML plane 12,11
62 // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x25y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A436     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
31 // y_sel: 97
AC // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A43E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y97 CPE[0]  _a170  C_MX2b/D///    
00  //  1 x25y97 CPE[1]
00  //  2 x25y97 CPE[2]
00  //  3 x25y97 CPE[3]
00  //  4 x25y97 CPE[4]
00  //  5 x25y97 CPE[5]
00  //  6 x25y97 CPE[6]
00  //  7 x25y97 CPE[7]
00  //  8 x25y97 CPE[8]
00  //  9 x25y97 CPE[9]
00  // 10 x25y98 CPE[0]  net1 = net2: _a1359  C_AND///AND/
00  // 11 x25y98 CPE[1]
00  // 12 x25y98 CPE[2]
00  // 13 x25y98 CPE[3]
00  // 14 x25y98 CPE[4]
00  // 15 x25y98 CPE[5]
00  // 16 x25y98 CPE[6]
00  // 17 x25y98 CPE[7]
00  // 18 x25y98 CPE[8]
00  // 19 x25y98 CPE[9]
00  // 20 x26y97 CPE[0]
00  // 21 x26y97 CPE[1]
00  // 22 x26y97 CPE[2]
00  // 23 x26y97 CPE[3]
00  // 24 x26y97 CPE[4]
00  // 25 x26y97 CPE[5]
00  // 26 x26y97 CPE[6]
00  // 27 x26y97 CPE[7]
00  // 28 x26y97 CPE[8]
00  // 29 x26y97 CPE[9]
00  // 30 x26y98 CPE[0]  _a1432  C_MX2b////    
00  // 31 x26y98 CPE[1]
00  // 32 x26y98 CPE[2]
00  // 33 x26y98 CPE[3]
00  // 34 x26y98 CPE[4]
00  // 35 x26y98 CPE[5]
00  // 36 x26y98 CPE[6]
00  // 37 x26y98 CPE[7]
00  // 38 x26y98 CPE[8]
00  // 39 x26y98 CPE[9]
38  // 40 x25y97 INMUX plane 2,1
20  // 41 x25y97 INMUX plane 4,3
11  // 42 x25y97 INMUX plane 6,5
00  // 43 x25y97 INMUX plane 8,7
28  // 44 x25y97 INMUX plane 10,9
08  // 45 x25y97 INMUX plane 12,11
3C  // 46 x25y98 INMUX plane 2,1
36  // 47 x25y98 INMUX plane 4,3
2D  // 48 x25y98 INMUX plane 6,5
24  // 49 x25y98 INMUX plane 8,7
29  // 50 x25y98 INMUX plane 10,9
20  // 51 x25y98 INMUX plane 12,11
20  // 52 x26y97 INMUX plane 2,1
20  // 53 x26y97 INMUX plane 4,3
00  // 54 x26y97 INMUX plane 6,5
81  // 55 x26y97 INMUX plane 8,7
00  // 56 x26y97 INMUX plane 10,9
80  // 57 x26y97 INMUX plane 12,11
00  // 58 x26y98 INMUX plane 2,1
20  // 59 x26y98 INMUX plane 4,3
13  // 60 x26y98 INMUX plane 6,5
47  // 61 x26y98 INMUX plane 8,7
29  // 62 x26y98 INMUX plane 10,9
85  // 63 x26y98 INMUX plane 12,11
48  // 64 x25y97 SB_BIG plane 1
12  // 65 x25y97 SB_BIG plane 1
00  // 66 x25y97 SB_DRIVE plane 2,1
48  // 67 x25y97 SB_BIG plane 2
12  // 68 x25y97 SB_BIG plane 2
00  // 69 x25y97 SB_BIG plane 3
00  // 70 x25y97 SB_BIG plane 3
00  // 71 x25y97 SB_DRIVE plane 4,3
08  // 72 x25y97 SB_BIG plane 4
12  // 73 x25y97 SB_BIG plane 4
48  // 74 x25y97 SB_BIG plane 5
12  // 75 x25y97 SB_BIG plane 5
00  // 76 x25y97 SB_DRIVE plane 6,5
48  // 77 x25y97 SB_BIG plane 6
12  // 78 x25y97 SB_BIG plane 6
49  // 79 x25y97 SB_BIG plane 7
01  // 80 x25y97 SB_BIG plane 7
00  // 81 x25y97 SB_DRIVE plane 8,7
48  // 82 x25y97 SB_BIG plane 8
12  // 83 x25y97 SB_BIG plane 8
00  // 84 x25y97 SB_BIG plane 9
00  // 85 x25y97 SB_BIG plane 9
00  // 86 x25y97 SB_DRIVE plane 10,9
00  // 87 x25y97 SB_BIG plane 10
00  // 88 x25y97 SB_BIG plane 10
00  // 89 x25y97 SB_BIG plane 11
00  // 90 x25y97 SB_BIG plane 11
00  // 91 x25y97 SB_DRIVE plane 12,11
00  // 92 x25y97 SB_BIG plane 12
00  // 93 x25y97 SB_BIG plane 12
08  // 94 x26y98 SB_SML plane 1
22  // 95 x26y98 SB_SML plane 2,1
28  // 96 x26y98 SB_SML plane 2
80  // 97 x26y98 SB_SML plane 3
81  // 98 x26y98 SB_SML plane 4,3
2A  // 99 x26y98 SB_SML plane 4
52  // 100 x26y98 SB_SML plane 5
83  // 101 x26y98 SB_SML plane 6,5
22  // 102 x26y98 SB_SML plane 6
00  // 103 x26y98 SB_SML plane 7
80  // 104 x26y98 SB_SML plane 8,7
2A  // 105 x26y98 SB_SML plane 8
B2  // 106 x26y98 SB_SML plane 9
21  // 107 x26y98 SB_SML plane 10,9
12  // 108 x26y98 SB_SML plane 10
00  // 109 x26y98 SB_SML plane 11
10  // 110 x26y98 SB_SML plane 12,11
06  // 111 x26y98 SB_SML plane 12
3F // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x27y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A4B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
31 // y_sel: 97
C4 // -- CRC low byte
46 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A4BC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y97 CPE[0]  _a1282  C_AND////    _a1303  C_///AND/
00  //  1 x27y97 CPE[1]
00  //  2 x27y97 CPE[2]
00  //  3 x27y97 CPE[3]
00  //  4 x27y97 CPE[4]
00  //  5 x27y97 CPE[5]
00  //  6 x27y97 CPE[6]
00  //  7 x27y97 CPE[7]
00  //  8 x27y97 CPE[8]
00  //  9 x27y97 CPE[9]
00  // 10 x27y98 CPE[0]  _a171  C_AND/D///    _a173  C_///AND/D
00  // 11 x27y98 CPE[1]
00  // 12 x27y98 CPE[2]
00  // 13 x27y98 CPE[3]
00  // 14 x27y98 CPE[4]
00  // 15 x27y98 CPE[5]
00  // 16 x27y98 CPE[6]
00  // 17 x27y98 CPE[7]
00  // 18 x27y98 CPE[8]
00  // 19 x27y98 CPE[9]
00  // 20 x28y97 CPE[0]  _a107  C_///AND/
00  // 21 x28y97 CPE[1]
00  // 22 x28y97 CPE[2]
00  // 23 x28y97 CPE[3]
00  // 24 x28y97 CPE[4]
00  // 25 x28y97 CPE[5]
00  // 26 x28y97 CPE[6]
00  // 27 x28y97 CPE[7]
00  // 28 x28y97 CPE[8]
00  // 29 x28y97 CPE[9]
00  // 30 x28y98 CPE[0]  _a528  C_AND////    
00  // 31 x28y98 CPE[1]
00  // 32 x28y98 CPE[2]
00  // 33 x28y98 CPE[3]
00  // 34 x28y98 CPE[4]
00  // 35 x28y98 CPE[5]
00  // 36 x28y98 CPE[6]
00  // 37 x28y98 CPE[7]
00  // 38 x28y98 CPE[8]
00  // 39 x28y98 CPE[9]
10  // 40 x27y97 INMUX plane 2,1
08  // 41 x27y97 INMUX plane 4,3
39  // 42 x27y97 INMUX plane 6,5
3B  // 43 x27y97 INMUX plane 8,7
28  // 44 x27y97 INMUX plane 10,9
28  // 45 x27y97 INMUX plane 12,11
20  // 46 x27y98 INMUX plane 2,1
20  // 47 x27y98 INMUX plane 4,3
05  // 48 x27y98 INMUX plane 6,5
30  // 49 x27y98 INMUX plane 8,7
00  // 50 x27y98 INMUX plane 10,9
00  // 51 x27y98 INMUX plane 12,11
0E  // 52 x28y97 INMUX plane 2,1
24  // 53 x28y97 INMUX plane 4,3
C4  // 54 x28y97 INMUX plane 6,5
80  // 55 x28y97 INMUX plane 8,7
C8  // 56 x28y97 INMUX plane 10,9
80  // 57 x28y97 INMUX plane 12,11
12  // 58 x28y98 INMUX plane 2,1
2F  // 59 x28y98 INMUX plane 4,3
C2  // 60 x28y98 INMUX plane 6,5
DD  // 61 x28y98 INMUX plane 8,7
C9  // 62 x28y98 INMUX plane 10,9
AD  // 63 x28y98 INMUX plane 12,11
48  // 64 x28y98 SB_BIG plane 1
12  // 65 x28y98 SB_BIG plane 1
40  // 66 x28y98 SB_DRIVE plane 2,1
13  // 67 x28y98 SB_BIG plane 2
10  // 68 x28y98 SB_BIG plane 2
48  // 69 x28y98 SB_BIG plane 3
12  // 70 x28y98 SB_BIG plane 3
00  // 71 x28y98 SB_DRIVE plane 4,3
48  // 72 x28y98 SB_BIG plane 4
12  // 73 x28y98 SB_BIG plane 4
08  // 74 x28y98 SB_BIG plane 5
11  // 75 x28y98 SB_BIG plane 5
00  // 76 x28y98 SB_DRIVE plane 6,5
03  // 77 x28y98 SB_BIG plane 6
14  // 78 x28y98 SB_BIG plane 6
82  // 79 x28y98 SB_BIG plane 7
12  // 80 x28y98 SB_BIG plane 7
00  // 81 x28y98 SB_DRIVE plane 8,7
48  // 82 x28y98 SB_BIG plane 8
12  // 83 x28y98 SB_BIG plane 8
69  // 84 x28y98 SB_BIG plane 9
12  // 85 x28y98 SB_BIG plane 9
40  // 86 x28y98 SB_DRIVE plane 10,9
41  // 87 x28y98 SB_BIG plane 10
10  // 88 x28y98 SB_BIG plane 10
48  // 89 x28y98 SB_BIG plane 11
12  // 90 x28y98 SB_BIG plane 11
00  // 91 x28y98 SB_DRIVE plane 12,11
48  // 92 x28y98 SB_BIG plane 12
12  // 93 x28y98 SB_BIG plane 12
D2  // 94 x27y97 SB_SML plane 1
13  // 95 x27y97 SB_SML plane 2,1
2A  // 96 x27y97 SB_SML plane 2
A8  // 97 x27y97 SB_SML plane 3
82  // 98 x27y97 SB_SML plane 4,3
2A  // 99 x27y97 SB_SML plane 4
A1  // 100 x27y97 SB_SML plane 5
12  // 101 x27y97 SB_SML plane 6,5
4D  // 102 x27y97 SB_SML plane 6
A8  // 103 x27y97 SB_SML plane 7
82  // 104 x27y97 SB_SML plane 8,7
2A  // 105 x27y97 SB_SML plane 8
A8  // 106 x27y97 SB_SML plane 9
82  // 107 x27y97 SB_SML plane 10,9
2C  // 108 x27y97 SB_SML plane 10
A8  // 109 x27y97 SB_SML plane 11
82  // 110 x27y97 SB_SML plane 12,11
2A  // 111 x27y97 SB_SML plane 12
18 // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x29y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A532     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
31 // y_sel: 97
1C // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A53A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y97 CPE[0]  net1 = net2: _a1363  C_AND///AND/
00  //  1 x29y97 CPE[1]
00  //  2 x29y97 CPE[2]
00  //  3 x29y97 CPE[3]
00  //  4 x29y97 CPE[4]
00  //  5 x29y97 CPE[5]
00  //  6 x29y97 CPE[6]
00  //  7 x29y97 CPE[7]
00  //  8 x29y97 CPE[8]
00  //  9 x29y97 CPE[9]
00  // 10 x29y98 CPE[0]  _a926  C_AND/D///    _a925  C_///AND/D
00  // 11 x29y98 CPE[1]
00  // 12 x29y98 CPE[2]
00  // 13 x29y98 CPE[3]
00  // 14 x29y98 CPE[4]
00  // 15 x29y98 CPE[5]
00  // 16 x29y98 CPE[6]
00  // 17 x29y98 CPE[7]
00  // 18 x29y98 CPE[8]
00  // 19 x29y98 CPE[9]
00  // 20 x30y97 CPE[0]  _a1358  C_AND////    
00  // 21 x30y97 CPE[1]
00  // 22 x30y97 CPE[2]
00  // 23 x30y97 CPE[3]
00  // 24 x30y97 CPE[4]
00  // 25 x30y97 CPE[5]
00  // 26 x30y97 CPE[6]
00  // 27 x30y97 CPE[7]
00  // 28 x30y97 CPE[8]
00  // 29 x30y97 CPE[9]
00  // 30 x30y98 CPE[0]  _a1708  C_////Bridge
00  // 31 x30y98 CPE[1]
00  // 32 x30y98 CPE[2]
00  // 33 x30y98 CPE[3]
00  // 34 x30y98 CPE[4]
00  // 35 x30y98 CPE[5]
00  // 36 x30y98 CPE[6]
00  // 37 x30y98 CPE[7]
00  // 38 x30y98 CPE[8]
00  // 39 x30y98 CPE[9]
2B  // 40 x29y97 INMUX plane 2,1
3F  // 41 x29y97 INMUX plane 4,3
39  // 42 x29y97 INMUX plane 6,5
01  // 43 x29y97 INMUX plane 8,7
0B  // 44 x29y97 INMUX plane 10,9
2C  // 45 x29y97 INMUX plane 12,11
26  // 46 x29y98 INMUX plane 2,1
05  // 47 x29y98 INMUX plane 4,3
04  // 48 x29y98 INMUX plane 6,5
06  // 49 x29y98 INMUX plane 8,7
00  // 50 x29y98 INMUX plane 10,9
01  // 51 x29y98 INMUX plane 12,11
1B  // 52 x30y97 INMUX plane 2,1
13  // 53 x30y97 INMUX plane 4,3
80  // 54 x30y97 INMUX plane 6,5
DE  // 55 x30y97 INMUX plane 8,7
88  // 56 x30y97 INMUX plane 10,9
C0  // 57 x30y97 INMUX plane 12,11
03  // 58 x30y98 INMUX plane 2,1
08  // 59 x30y98 INMUX plane 4,3
08  // 60 x30y98 INMUX plane 6,5
C1  // 61 x30y98 INMUX plane 8,7
99  // 62 x30y98 INMUX plane 10,9
E8  // 63 x30y98 INMUX plane 12,11
02  // 64 x29y97 SB_BIG plane 1
12  // 65 x29y97 SB_BIG plane 1
01  // 66 x29y97 SB_DRIVE plane 2,1
08  // 67 x29y97 SB_BIG plane 2
16  // 68 x29y97 SB_BIG plane 2
48  // 69 x29y97 SB_BIG plane 3
12  // 70 x29y97 SB_BIG plane 3
00  // 71 x29y97 SB_DRIVE plane 4,3
48  // 72 x29y97 SB_BIG plane 4
12  // 73 x29y97 SB_BIG plane 4
48  // 74 x29y97 SB_BIG plane 5
12  // 75 x29y97 SB_BIG plane 5
00  // 76 x29y97 SB_DRIVE plane 6,5
11  // 77 x29y97 SB_BIG plane 6
44  // 78 x29y97 SB_BIG plane 6
D8  // 79 x29y97 SB_BIG plane 7
14  // 80 x29y97 SB_BIG plane 7
08  // 81 x29y97 SB_DRIVE plane 8,7
60  // 82 x29y97 SB_BIG plane 8
24  // 83 x29y97 SB_BIG plane 8
48  // 84 x29y97 SB_BIG plane 9
12  // 85 x29y97 SB_BIG plane 9
00  // 86 x29y97 SB_DRIVE plane 10,9
C9  // 87 x29y97 SB_BIG plane 10
24  // 88 x29y97 SB_BIG plane 10
56  // 89 x29y97 SB_BIG plane 11
24  // 90 x29y97 SB_BIG plane 11
00  // 91 x29y97 SB_DRIVE plane 12,11
08  // 92 x29y97 SB_BIG plane 12
12  // 93 x29y97 SB_BIG plane 12
D3  // 94 x30y98 SB_SML plane 1
86  // 95 x30y98 SB_SML plane 2,1
3D  // 96 x30y98 SB_SML plane 2
28  // 97 x30y98 SB_SML plane 3
86  // 98 x30y98 SB_SML plane 4,3
2E  // 99 x30y98 SB_SML plane 4
28  // 100 x30y98 SB_SML plane 5
E2  // 101 x30y98 SB_SML plane 6,5
0D  // 102 x30y98 SB_SML plane 6
A8  // 103 x30y98 SB_SML plane 7
82  // 104 x30y98 SB_SML plane 8,7
6A  // 105 x30y98 SB_SML plane 8
30  // 106 x30y98 SB_SML plane 9
86  // 107 x30y98 SB_SML plane 10,9
2A  // 108 x30y98 SB_SML plane 10
A8  // 109 x30y98 SB_SML plane 11
82  // 110 x30y98 SB_SML plane 12,11
2A  // 111 x30y98 SB_SML plane 12
B0 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x31y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A5B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
31 // y_sel: 97
45 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A5B8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y97 CPE[0]  _a175  C_MX2b////    _a1558  C_////Bridge
00  //  1 x31y97 CPE[1]
00  //  2 x31y97 CPE[2]
00  //  3 x31y97 CPE[3]
00  //  4 x31y97 CPE[4]
00  //  5 x31y97 CPE[5]
00  //  6 x31y97 CPE[6]
00  //  7 x31y97 CPE[7]
00  //  8 x31y97 CPE[8]
00  //  9 x31y97 CPE[9]
00  // 10 x31y98 CPE[0]  _a1348  C_MX2b////    
00  // 11 x31y98 CPE[1]
00  // 12 x31y98 CPE[2]
00  // 13 x31y98 CPE[3]
00  // 14 x31y98 CPE[4]
00  // 15 x31y98 CPE[5]
00  // 16 x31y98 CPE[6]
00  // 17 x31y98 CPE[7]
00  // 18 x31y98 CPE[8]
00  // 19 x31y98 CPE[9]
00  // 20 x32y97 CPE[0]  _a1313  C_MX2b////    
00  // 21 x32y97 CPE[1]
00  // 22 x32y97 CPE[2]
00  // 23 x32y97 CPE[3]
00  // 24 x32y97 CPE[4]
00  // 25 x32y97 CPE[5]
00  // 26 x32y97 CPE[6]
00  // 27 x32y97 CPE[7]
00  // 28 x32y97 CPE[8]
00  // 29 x32y97 CPE[9]
00  // 30 x32y98 CPE[0]  _a1230  C_///AND/
00  // 31 x32y98 CPE[1]
00  // 32 x32y98 CPE[2]
00  // 33 x32y98 CPE[3]
00  // 34 x32y98 CPE[4]
00  // 35 x32y98 CPE[5]
00  // 36 x32y98 CPE[6]
00  // 37 x32y98 CPE[7]
00  // 38 x32y98 CPE[8]
00  // 39 x32y98 CPE[9]
11  // 40 x31y97 INMUX plane 2,1
07  // 41 x31y97 INMUX plane 4,3
04  // 42 x31y97 INMUX plane 6,5
15  // 43 x31y97 INMUX plane 8,7
08  // 44 x31y97 INMUX plane 10,9
03  // 45 x31y97 INMUX plane 12,11
28  // 46 x31y98 INMUX plane 2,1
10  // 47 x31y98 INMUX plane 4,3
30  // 48 x31y98 INMUX plane 6,5
38  // 49 x31y98 INMUX plane 8,7
01  // 50 x31y98 INMUX plane 10,9
28  // 51 x31y98 INMUX plane 12,11
21  // 52 x32y97 INMUX plane 2,1
0B  // 53 x32y97 INMUX plane 4,3
7C  // 54 x32y97 INMUX plane 6,5
C8  // 55 x32y97 INMUX plane 8,7
68  // 56 x32y97 INMUX plane 10,9
C0  // 57 x32y97 INMUX plane 12,11
36  // 58 x32y98 INMUX plane 2,1
29  // 59 x32y98 INMUX plane 4,3
6C  // 60 x32y98 INMUX plane 6,5
C5  // 61 x32y98 INMUX plane 8,7
41  // 62 x32y98 INMUX plane 10,9
C0  // 63 x32y98 INMUX plane 12,11
48  // 64 x32y98 SB_BIG plane 1
12  // 65 x32y98 SB_BIG plane 1
00  // 66 x32y98 SB_DRIVE plane 2,1
62  // 67 x32y98 SB_BIG plane 2
4A  // 68 x32y98 SB_BIG plane 2
C0  // 69 x32y98 SB_BIG plane 3
44  // 70 x32y98 SB_BIG plane 3
00  // 71 x32y98 SB_DRIVE plane 4,3
D3  // 72 x32y98 SB_BIG plane 4
48  // 73 x32y98 SB_BIG plane 4
02  // 74 x32y98 SB_BIG plane 5
12  // 75 x32y98 SB_BIG plane 5
01  // 76 x32y98 SB_DRIVE plane 6,5
08  // 77 x32y98 SB_BIG plane 6
12  // 78 x32y98 SB_BIG plane 6
59  // 79 x32y98 SB_BIG plane 7
12  // 80 x32y98 SB_BIG plane 7
00  // 81 x32y98 SB_DRIVE plane 8,7
48  // 82 x32y98 SB_BIG plane 8
12  // 83 x32y98 SB_BIG plane 8
48  // 84 x32y98 SB_BIG plane 9
12  // 85 x32y98 SB_BIG plane 9
00  // 86 x32y98 SB_DRIVE plane 10,9
52  // 87 x32y98 SB_BIG plane 10
3A  // 88 x32y98 SB_BIG plane 10
48  // 89 x32y98 SB_BIG plane 11
12  // 90 x32y98 SB_BIG plane 11
00  // 91 x32y98 SB_DRIVE plane 12,11
48  // 92 x32y98 SB_BIG plane 12
12  // 93 x32y98 SB_BIG plane 12
21  // 94 x31y97 SB_SML plane 1
82  // 95 x31y97 SB_SML plane 2,1
5B  // 96 x31y97 SB_SML plane 2
A8  // 97 x31y97 SB_SML plane 3
42  // 98 x31y97 SB_SML plane 4,3
4D  // 99 x31y97 SB_SML plane 4
B9  // 100 x31y97 SB_SML plane 5
80  // 101 x31y97 SB_SML plane 6,5
2A  // 102 x31y97 SB_SML plane 6
A8  // 103 x31y97 SB_SML plane 7
12  // 104 x31y97 SB_SML plane 8,7
2A  // 105 x31y97 SB_SML plane 8
A8  // 106 x31y97 SB_SML plane 9
12  // 107 x31y97 SB_SML plane 10,9
2B  // 108 x31y97 SB_SML plane 10
A8  // 109 x31y97 SB_SML plane 11
82  // 110 x31y97 SB_SML plane 12,11
2A  // 111 x31y97 SB_SML plane 12
77 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x33y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A62E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
31 // y_sel: 97
9D // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A636
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y97 CPE[0]  _a583  C_/C_0_1///    
00  //  1 x33y97 CPE[1]
00  //  2 x33y97 CPE[2]
00  //  3 x33y97 CPE[3]
00  //  4 x33y97 CPE[4]
00  //  5 x33y97 CPE[5]
00  //  6 x33y97 CPE[6]
00  //  7 x33y97 CPE[7]
00  //  8 x33y97 CPE[8]
00  //  9 x33y97 CPE[9]
00  // 10 x33y98 CPE[0]  net1 = net2: _a582  C_ADDF2///ADDF2/
00  // 11 x33y98 CPE[1]
00  // 12 x33y98 CPE[2]
00  // 13 x33y98 CPE[3]
00  // 14 x33y98 CPE[4]
00  // 15 x33y98 CPE[5]
00  // 16 x33y98 CPE[6]
00  // 17 x33y98 CPE[7]
00  // 18 x33y98 CPE[8]
00  // 19 x33y98 CPE[9]
00  // 20 x34y97 CPE[0]
00  // 21 x34y97 CPE[1]
00  // 22 x34y97 CPE[2]
00  // 23 x34y97 CPE[3]
00  // 24 x34y97 CPE[4]
00  // 25 x34y97 CPE[5]
00  // 26 x34y97 CPE[6]
00  // 27 x34y97 CPE[7]
00  // 28 x34y97 CPE[8]
00  // 29 x34y97 CPE[9]
00  // 30 x34y98 CPE[0]  _a1314  C_///AND/
00  // 31 x34y98 CPE[1]
00  // 32 x34y98 CPE[2]
00  // 33 x34y98 CPE[3]
00  // 34 x34y98 CPE[4]
00  // 35 x34y98 CPE[5]
00  // 36 x34y98 CPE[6]
00  // 37 x34y98 CPE[7]
00  // 38 x34y98 CPE[8]
00  // 39 x34y98 CPE[9]
09  // 40 x33y97 INMUX plane 2,1
04  // 41 x33y97 INMUX plane 4,3
18  // 42 x33y97 INMUX plane 6,5
0D  // 43 x33y97 INMUX plane 8,7
00  // 44 x33y97 INMUX plane 10,9
00  // 45 x33y97 INMUX plane 12,11
05  // 46 x33y98 INMUX plane 2,1
24  // 47 x33y98 INMUX plane 4,3
19  // 48 x33y98 INMUX plane 6,5
06  // 49 x33y98 INMUX plane 8,7
28  // 50 x33y98 INMUX plane 10,9
00  // 51 x33y98 INMUX plane 12,11
08  // 52 x34y97 INMUX plane 2,1
00  // 53 x34y97 INMUX plane 4,3
08  // 54 x34y97 INMUX plane 6,5
83  // 55 x34y97 INMUX plane 8,7
00  // 56 x34y97 INMUX plane 10,9
80  // 57 x34y97 INMUX plane 12,11
38  // 58 x34y98 INMUX plane 2,1
04  // 59 x34y98 INMUX plane 4,3
21  // 60 x34y98 INMUX plane 6,5
80  // 61 x34y98 INMUX plane 8,7
20  // 62 x34y98 INMUX plane 10,9
82  // 63 x34y98 INMUX plane 12,11
48  // 64 x33y97 SB_BIG plane 1
12  // 65 x33y97 SB_BIG plane 1
00  // 66 x33y97 SB_DRIVE plane 2,1
C9  // 67 x33y97 SB_BIG plane 2
42  // 68 x33y97 SB_BIG plane 2
00  // 69 x33y97 SB_BIG plane 3
00  // 70 x33y97 SB_BIG plane 3
00  // 71 x33y97 SB_DRIVE plane 4,3
08  // 72 x33y97 SB_BIG plane 4
13  // 73 x33y97 SB_BIG plane 4
48  // 74 x33y97 SB_BIG plane 5
12  // 75 x33y97 SB_BIG plane 5
00  // 76 x33y97 SB_DRIVE plane 6,5
08  // 77 x33y97 SB_BIG plane 6
13  // 78 x33y97 SB_BIG plane 6
00  // 79 x33y97 SB_BIG plane 7
00  // 80 x33y97 SB_BIG plane 7
00  // 81 x33y97 SB_DRIVE plane 8,7
48  // 82 x33y97 SB_BIG plane 8
10  // 83 x33y97 SB_BIG plane 8
00  // 84 x33y97 SB_BIG plane 9
00  // 85 x33y97 SB_BIG plane 9
00  // 86 x33y97 SB_DRIVE plane 10,9
00  // 87 x33y97 SB_BIG plane 10
00  // 88 x33y97 SB_BIG plane 10
00  // 89 x33y97 SB_BIG plane 11
00  // 90 x33y97 SB_BIG plane 11
00  // 91 x33y97 SB_DRIVE plane 12,11
00  // 92 x33y97 SB_BIG plane 12
00  // 93 x33y97 SB_BIG plane 12
A8  // 94 x34y98 SB_SML plane 1
82  // 95 x34y98 SB_SML plane 2,1
2A  // 96 x34y98 SB_SML plane 2
40  // 97 x34y98 SB_SML plane 3
80  // 98 x34y98 SB_SML plane 4,3
2E  // 99 x34y98 SB_SML plane 4
A8  // 100 x34y98 SB_SML plane 5
82  // 101 x34y98 SB_SML plane 6,5
2A  // 102 x34y98 SB_SML plane 6
04  // 103 x34y98 SB_SML plane 7
82  // 104 x34y98 SB_SML plane 8,7
2A  // 105 x34y98 SB_SML plane 8
00  // 106 x34y98 SB_SML plane 9
00  // 107 x34y98 SB_SML plane 10,9
00  // 108 x34y98 SB_SML plane 10
00  // 109 x34y98 SB_SML plane 11
20  // 110 x34y98 SB_SML plane 12,11
30  // 111 x34y98 SB_SML plane 12
BD // -- CRC low byte
34 // -- CRC high byte


// Config Latches on x35y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A6AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
31 // y_sel: 97
F5 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A6B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y97 CPE[0]  _a275  C_MX2b////    
00  //  1 x35y97 CPE[1]
00  //  2 x35y97 CPE[2]
00  //  3 x35y97 CPE[3]
00  //  4 x35y97 CPE[4]
00  //  5 x35y97 CPE[5]
00  //  6 x35y97 CPE[6]
00  //  7 x35y97 CPE[7]
00  //  8 x35y97 CPE[8]
00  //  9 x35y97 CPE[9]
00  // 10 x35y98 CPE[0]  _a784  C_/C_0_1///    
00  // 11 x35y98 CPE[1]
00  // 12 x35y98 CPE[2]
00  // 13 x35y98 CPE[3]
00  // 14 x35y98 CPE[4]
00  // 15 x35y98 CPE[5]
00  // 16 x35y98 CPE[6]
00  // 17 x35y98 CPE[7]
00  // 18 x35y98 CPE[8]
00  // 19 x35y98 CPE[9]
00  // 20 x36y97 CPE[0]  net1 = net2: _a814  C_ADDF2///ADDF2/
00  // 21 x36y97 CPE[1]
00  // 22 x36y97 CPE[2]
00  // 23 x36y97 CPE[3]
00  // 24 x36y97 CPE[4]
00  // 25 x36y97 CPE[5]
00  // 26 x36y97 CPE[6]
00  // 27 x36y97 CPE[7]
00  // 28 x36y97 CPE[8]
00  // 29 x36y97 CPE[9]
00  // 30 x36y98 CPE[0]  net1 = net2: _a816  C_ADDF2///ADDF2/
00  // 31 x36y98 CPE[1]
00  // 32 x36y98 CPE[2]
00  // 33 x36y98 CPE[3]
00  // 34 x36y98 CPE[4]
00  // 35 x36y98 CPE[5]
00  // 36 x36y98 CPE[6]
00  // 37 x36y98 CPE[7]
00  // 38 x36y98 CPE[8]
00  // 39 x36y98 CPE[9]
05  // 40 x35y97 INMUX plane 2,1
00  // 41 x35y97 INMUX plane 4,3
00  // 42 x35y97 INMUX plane 6,5
3F  // 43 x35y97 INMUX plane 8,7
01  // 44 x35y97 INMUX plane 10,9
24  // 45 x35y97 INMUX plane 12,11
18  // 46 x35y98 INMUX plane 2,1
00  // 47 x35y98 INMUX plane 4,3
18  // 48 x35y98 INMUX plane 6,5
00  // 49 x35y98 INMUX plane 8,7
00  // 50 x35y98 INMUX plane 10,9
00  // 51 x35y98 INMUX plane 12,11
02  // 52 x36y97 INMUX plane 2,1
05  // 53 x36y97 INMUX plane 4,3
00  // 54 x36y97 INMUX plane 6,5
0D  // 55 x36y97 INMUX plane 8,7
80  // 56 x36y97 INMUX plane 10,9
01  // 57 x36y97 INMUX plane 12,11
01  // 58 x36y98 INMUX plane 2,1
05  // 59 x36y98 INMUX plane 4,3
00  // 60 x36y98 INMUX plane 6,5
15  // 61 x36y98 INMUX plane 8,7
04  // 62 x36y98 INMUX plane 10,9
C0  // 63 x36y98 INMUX plane 12,11
48  // 64 x36y98 SB_BIG plane 1
12  // 65 x36y98 SB_BIG plane 1
00  // 66 x36y98 SB_DRIVE plane 2,1
C8  // 67 x36y98 SB_BIG plane 2
12  // 68 x36y98 SB_BIG plane 2
54  // 69 x36y98 SB_BIG plane 3
28  // 70 x36y98 SB_BIG plane 3
10  // 71 x36y98 SB_DRIVE plane 4,3
48  // 72 x36y98 SB_BIG plane 4
12  // 73 x36y98 SB_BIG plane 4
48  // 74 x36y98 SB_BIG plane 5
12  // 75 x36y98 SB_BIG plane 5
00  // 76 x36y98 SB_DRIVE plane 6,5
48  // 77 x36y98 SB_BIG plane 6
12  // 78 x36y98 SB_BIG plane 6
48  // 79 x36y98 SB_BIG plane 7
02  // 80 x36y98 SB_BIG plane 7
00  // 81 x36y98 SB_DRIVE plane 8,7
48  // 82 x36y98 SB_BIG plane 8
12  // 83 x36y98 SB_BIG plane 8
41  // 84 x36y98 SB_BIG plane 9
12  // 85 x36y98 SB_BIG plane 9
00  // 86 x36y98 SB_DRIVE plane 10,9
48  // 87 x36y98 SB_BIG plane 10
12  // 88 x36y98 SB_BIG plane 10
8C  // 89 x36y98 SB_BIG plane 11
26  // 90 x36y98 SB_BIG plane 11
00  // 91 x36y98 SB_DRIVE plane 12,11
48  // 92 x36y98 SB_BIG plane 12
10  // 93 x36y98 SB_BIG plane 12
38  // 94 x35y97 SB_SML plane 1
84  // 95 x35y97 SB_SML plane 2,1
2A  // 96 x35y97 SB_SML plane 2
A8  // 97 x35y97 SB_SML plane 3
82  // 98 x35y97 SB_SML plane 4,3
2A  // 99 x35y97 SB_SML plane 4
A8  // 100 x35y97 SB_SML plane 5
82  // 101 x35y97 SB_SML plane 6,5
2A  // 102 x35y97 SB_SML plane 6
A8  // 103 x35y97 SB_SML plane 7
A2  // 104 x35y97 SB_SML plane 8,7
29  // 105 x35y97 SB_SML plane 8
A8  // 106 x35y97 SB_SML plane 9
84  // 107 x35y97 SB_SML plane 10,9
2A  // 108 x35y97 SB_SML plane 10
A1  // 109 x35y97 SB_SML plane 11
82  // 110 x35y97 SB_SML plane 12,11
2A  // 111 x35y97 SB_SML plane 12
4B // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x37y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A72A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
31 // y_sel: 97
2D // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A732
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y97 CPE[0]  _a1278  C_MX2b////    
00  //  1 x37y97 CPE[1]
00  //  2 x37y97 CPE[2]
00  //  3 x37y97 CPE[3]
00  //  4 x37y97 CPE[4]
00  //  5 x37y97 CPE[5]
00  //  6 x37y97 CPE[6]
00  //  7 x37y97 CPE[7]
00  //  8 x37y97 CPE[8]
00  //  9 x37y97 CPE[9]
00  // 10 x37y98 CPE[0]  _a690  C_/C_0_1///    
00  // 11 x37y98 CPE[1]
00  // 12 x37y98 CPE[2]
00  // 13 x37y98 CPE[3]
00  // 14 x37y98 CPE[4]
00  // 15 x37y98 CPE[5]
00  // 16 x37y98 CPE[6]
00  // 17 x37y98 CPE[7]
00  // 18 x37y98 CPE[8]
00  // 19 x37y98 CPE[9]
00  // 20 x38y97 CPE[0]  net1 = net2: _a263  C_AND/D//AND/D
00  // 21 x38y97 CPE[1]
00  // 22 x38y97 CPE[2]
00  // 23 x38y97 CPE[3]
00  // 24 x38y97 CPE[4]
00  // 25 x38y97 CPE[5]
00  // 26 x38y97 CPE[6]
00  // 27 x38y97 CPE[7]
00  // 28 x38y97 CPE[8]
00  // 29 x38y97 CPE[9]
00  // 30 x38y98 CPE[0]  _a1227  C_///AND/
00  // 31 x38y98 CPE[1]
00  // 32 x38y98 CPE[2]
00  // 33 x38y98 CPE[3]
00  // 34 x38y98 CPE[4]
00  // 35 x38y98 CPE[5]
00  // 36 x38y98 CPE[6]
00  // 37 x38y98 CPE[7]
00  // 38 x38y98 CPE[8]
00  // 39 x38y98 CPE[9]
29  // 40 x37y97 INMUX plane 2,1
0C  // 41 x37y97 INMUX plane 4,3
2C  // 42 x37y97 INMUX plane 6,5
00  // 43 x37y97 INMUX plane 8,7
00  // 44 x37y97 INMUX plane 10,9
01  // 45 x37y97 INMUX plane 12,11
00  // 46 x37y98 INMUX plane 2,1
02  // 47 x37y98 INMUX plane 4,3
00  // 48 x37y98 INMUX plane 6,5
02  // 49 x37y98 INMUX plane 8,7
01  // 50 x37y98 INMUX plane 10,9
02  // 51 x37y98 INMUX plane 12,11
01  // 52 x38y97 INMUX plane 2,1
2E  // 53 x38y97 INMUX plane 4,3
20  // 54 x38y97 INMUX plane 6,5
D5  // 55 x38y97 INMUX plane 8,7
86  // 56 x38y97 INMUX plane 10,9
C8  // 57 x38y97 INMUX plane 12,11
08  // 58 x38y98 INMUX plane 2,1
24  // 59 x38y98 INMUX plane 4,3
28  // 60 x38y98 INMUX plane 6,5
D0  // 61 x38y98 INMUX plane 8,7
01  // 62 x38y98 INMUX plane 10,9
C1  // 63 x38y98 INMUX plane 12,11
60  // 64 x37y97 SB_BIG plane 1
26  // 65 x37y97 SB_BIG plane 1
00  // 66 x37y97 SB_DRIVE plane 2,1
48  // 67 x37y97 SB_BIG plane 2
42  // 68 x37y97 SB_BIG plane 2
41  // 69 x37y97 SB_BIG plane 3
12  // 70 x37y97 SB_BIG plane 3
00  // 71 x37y97 SB_DRIVE plane 4,3
48  // 72 x37y97 SB_BIG plane 4
12  // 73 x37y97 SB_BIG plane 4
48  // 74 x37y97 SB_BIG plane 5
22  // 75 x37y97 SB_BIG plane 5
00  // 76 x37y97 SB_DRIVE plane 6,5
48  // 77 x37y97 SB_BIG plane 6
12  // 78 x37y97 SB_BIG plane 6
48  // 79 x37y97 SB_BIG plane 7
12  // 80 x37y97 SB_BIG plane 7
00  // 81 x37y97 SB_DRIVE plane 8,7
8A  // 82 x37y97 SB_BIG plane 8
36  // 83 x37y97 SB_BIG plane 8
48  // 84 x37y97 SB_BIG plane 9
12  // 85 x37y97 SB_BIG plane 9
00  // 86 x37y97 SB_DRIVE plane 10,9
48  // 87 x37y97 SB_BIG plane 10
12  // 88 x37y97 SB_BIG plane 10
0B  // 89 x37y97 SB_BIG plane 11
68  // 90 x37y97 SB_BIG plane 11
00  // 91 x37y97 SB_DRIVE plane 12,11
82  // 92 x37y97 SB_BIG plane 12
14  // 93 x37y97 SB_BIG plane 12
A8  // 94 x38y98 SB_SML plane 1
80  // 95 x38y98 SB_SML plane 2,1
2A  // 96 x38y98 SB_SML plane 2
08  // 97 x38y98 SB_SML plane 3
83  // 98 x38y98 SB_SML plane 4,3
2A  // 99 x38y98 SB_SML plane 4
A8  // 100 x38y98 SB_SML plane 5
82  // 101 x38y98 SB_SML plane 6,5
2A  // 102 x38y98 SB_SML plane 6
08  // 103 x38y98 SB_SML plane 7
23  // 104 x38y98 SB_SML plane 8,7
7B  // 105 x38y98 SB_SML plane 8
A8  // 106 x38y98 SB_SML plane 9
22  // 107 x38y98 SB_SML plane 10,9
5B  // 108 x38y98 SB_SML plane 10
A8  // 109 x38y98 SB_SML plane 11
82  // 110 x38y98 SB_SML plane 12,11
2A  // 111 x38y98 SB_SML plane 12
10 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x39y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A7A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
31 // y_sel: 97
25 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A7B0
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x39y97 CPE[0]  _a1166  C_MX4b////    
00  //  1 x39y97 CPE[1]
00  //  2 x39y97 CPE[2]
00  //  3 x39y97 CPE[3]
00  //  4 x39y97 CPE[4]
00  //  5 x39y97 CPE[5]
00  //  6 x39y97 CPE[6]
00  //  7 x39y97 CPE[7]
00  //  8 x39y97 CPE[8]
00  //  9 x39y97 CPE[9]
00  // 10 x39y98 CPE[0]
00  // 11 x39y98 CPE[1]
00  // 12 x39y98 CPE[2]
00  // 13 x39y98 CPE[3]
00  // 14 x39y98 CPE[4]
00  // 15 x39y98 CPE[5]
00  // 16 x39y98 CPE[6]
00  // 17 x39y98 CPE[7]
00  // 18 x39y98 CPE[8]
00  // 19 x39y98 CPE[9]
00  // 20 x40y97 CPE[0]  net1 = net2: _a63  C_AND/D//AND/D
00  // 21 x40y97 CPE[1]
00  // 22 x40y97 CPE[2]
00  // 23 x40y97 CPE[3]
00  // 24 x40y97 CPE[4]
00  // 25 x40y97 CPE[5]
00  // 26 x40y97 CPE[6]
00  // 27 x40y97 CPE[7]
00  // 28 x40y97 CPE[8]
00  // 29 x40y97 CPE[9]
00  // 30 x40y98 CPE[0]  _a121  C_///AND/D
00  // 31 x40y98 CPE[1]
00  // 32 x40y98 CPE[2]
00  // 33 x40y98 CPE[3]
00  // 34 x40y98 CPE[4]
00  // 35 x40y98 CPE[5]
00  // 36 x40y98 CPE[6]
00  // 37 x40y98 CPE[7]
00  // 38 x40y98 CPE[8]
00  // 39 x40y98 CPE[9]
2C  // 40 x39y97 INMUX plane 2,1
02  // 41 x39y97 INMUX plane 4,3
06  // 42 x39y97 INMUX plane 6,5
0F  // 43 x39y97 INMUX plane 8,7
00  // 44 x39y97 INMUX plane 10,9
0C  // 45 x39y97 INMUX plane 12,11
00  // 46 x39y98 INMUX plane 2,1
08  // 47 x39y98 INMUX plane 4,3
00  // 48 x39y98 INMUX plane 6,5
0B  // 49 x39y98 INMUX plane 8,7
00  // 50 x39y98 INMUX plane 10,9
00  // 51 x39y98 INMUX plane 12,11
00  // 52 x40y97 INMUX plane 2,1
01  // 53 x40y97 INMUX plane 4,3
05  // 54 x40y97 INMUX plane 6,5
4D  // 55 x40y97 INMUX plane 8,7
03  // 56 x40y97 INMUX plane 10,9
ED  // 57 x40y97 INMUX plane 12,11
2B  // 58 x40y98 INMUX plane 2,1
3E  // 59 x40y98 INMUX plane 4,3
00  // 60 x40y98 INMUX plane 6,5
43  // 61 x40y98 INMUX plane 8,7
03  // 62 x40y98 INMUX plane 10,9
48  // 63 x40y98 INMUX plane 12,11
08  // 64 x40y98 SB_BIG plane 1
12  // 65 x40y98 SB_BIG plane 1
00  // 66 x40y98 SB_DRIVE plane 2,1
02  // 67 x40y98 SB_BIG plane 2
16  // 68 x40y98 SB_BIG plane 2
48  // 69 x40y98 SB_BIG plane 3
00  // 70 x40y98 SB_BIG plane 3
20  // 71 x40y98 SB_DRIVE plane 4,3
D1  // 72 x40y98 SB_BIG plane 4
22  // 73 x40y98 SB_BIG plane 4
A0  // 74 x40y98 SB_BIG plane 5
14  // 75 x40y98 SB_BIG plane 5
08  // 76 x40y98 SB_DRIVE plane 6,5
0B  // 77 x40y98 SB_BIG plane 6
20  // 78 x40y98 SB_BIG plane 6
48  // 79 x40y98 SB_BIG plane 7
00  // 80 x40y98 SB_BIG plane 7
00  // 81 x40y98 SB_DRIVE plane 8,7
8C  // 82 x40y98 SB_BIG plane 8
24  // 83 x40y98 SB_BIG plane 8
19  // 84 x40y98 SB_BIG plane 9
60  // 85 x40y98 SB_BIG plane 9
00  // 86 x40y98 SB_DRIVE plane 10,9
03  // 87 x40y98 SB_BIG plane 10
40  // 88 x40y98 SB_BIG plane 10
1E  // 89 x40y98 SB_BIG plane 11
14  // 90 x40y98 SB_BIG plane 11
00  // 91 x40y98 SB_DRIVE plane 12,11
00  // 92 x40y98 SB_BIG plane 12
00  // 93 x40y98 SB_BIG plane 12
58  // 94 x39y97 SB_SML plane 1
03  // 95 x39y97 SB_SML plane 2,1
00  // 96 x39y97 SB_SML plane 2
B1  // 97 x39y97 SB_SML plane 3
82  // 98 x39y97 SB_SML plane 4,3
2C  // 99 x39y97 SB_SML plane 4
C8  // 100 x39y97 SB_SML plane 5
06  // 101 x39y97 SB_SML plane 6,5
06  // 102 x39y97 SB_SML plane 6
A8  // 103 x39y97 SB_SML plane 7
04  // 104 x39y97 SB_SML plane 8,7
43  // 105 x39y97 SB_SML plane 8
00  // 106 x39y97 SB_SML plane 9
60  // 107 x39y97 SB_SML plane 10,9
02  // 108 x39y97 SB_SML plane 10
1A  // 109 x39y97 SB_SML plane 11
01  // 110 x39y97 SB_SML plane 12,11
39 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x41y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A825     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
31 // y_sel: 97
FD // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A82D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y97 CPE[0]  _a1531  C_MX2b////    
00  //  1 x41y97 CPE[1]
00  //  2 x41y97 CPE[2]
00  //  3 x41y97 CPE[3]
00  //  4 x41y97 CPE[4]
00  //  5 x41y97 CPE[5]
00  //  6 x41y97 CPE[6]
00  //  7 x41y97 CPE[7]
00  //  8 x41y97 CPE[8]
00  //  9 x41y97 CPE[9]
00  // 10 x41y98 CPE[0]  _a1038  C_///AND/D
00  // 11 x41y98 CPE[1]
00  // 12 x41y98 CPE[2]
00  // 13 x41y98 CPE[3]
00  // 14 x41y98 CPE[4]
00  // 15 x41y98 CPE[5]
00  // 16 x41y98 CPE[6]
00  // 17 x41y98 CPE[7]
00  // 18 x41y98 CPE[8]
00  // 19 x41y98 CPE[9]
00  // 20 x42y97 CPE[0]  _a415  C_ORAND////    _a1115  C_///AND/D
00  // 21 x42y97 CPE[1]
00  // 22 x42y97 CPE[2]
00  // 23 x42y97 CPE[3]
00  // 24 x42y97 CPE[4]
00  // 25 x42y97 CPE[5]
00  // 26 x42y97 CPE[6]
00  // 27 x42y97 CPE[7]
00  // 28 x42y97 CPE[8]
00  // 29 x42y97 CPE[9]
00  // 30 x42y98 CPE[0]  _a1435  C_MX2b////    _a1666  C_////Bridge
00  // 31 x42y98 CPE[1]
00  // 32 x42y98 CPE[2]
00  // 33 x42y98 CPE[3]
00  // 34 x42y98 CPE[4]
00  // 35 x42y98 CPE[5]
00  // 36 x42y98 CPE[6]
00  // 37 x42y98 CPE[7]
00  // 38 x42y98 CPE[8]
00  // 39 x42y98 CPE[9]
2C  // 40 x41y97 INMUX plane 2,1
00  // 41 x41y97 INMUX plane 4,3
3B  // 42 x41y97 INMUX plane 6,5
18  // 43 x41y97 INMUX plane 8,7
25  // 44 x41y97 INMUX plane 10,9
02  // 45 x41y97 INMUX plane 12,11
05  // 46 x41y98 INMUX plane 2,1
00  // 47 x41y98 INMUX plane 4,3
09  // 48 x41y98 INMUX plane 6,5
1D  // 49 x41y98 INMUX plane 8,7
2B  // 50 x41y98 INMUX plane 10,9
18  // 51 x41y98 INMUX plane 12,11
28  // 52 x42y97 INMUX plane 2,1
2C  // 53 x42y97 INMUX plane 4,3
0C  // 54 x42y97 INMUX plane 6,5
57  // 55 x42y97 INMUX plane 8,7
B5  // 56 x42y97 INMUX plane 10,9
69  // 57 x42y97 INMUX plane 12,11
0C  // 58 x42y98 INMUX plane 2,1
0B  // 59 x42y98 INMUX plane 4,3
39  // 60 x42y98 INMUX plane 6,5
50  // 61 x42y98 INMUX plane 8,7
88  // 62 x42y98 INMUX plane 10,9
42  // 63 x42y98 INMUX plane 12,11
48  // 64 x41y97 SB_BIG plane 1
12  // 65 x41y97 SB_BIG plane 1
00  // 66 x41y97 SB_DRIVE plane 2,1
48  // 67 x41y97 SB_BIG plane 2
42  // 68 x41y97 SB_BIG plane 2
A4  // 69 x41y97 SB_BIG plane 3
62  // 70 x41y97 SB_BIG plane 3
00  // 71 x41y97 SB_DRIVE plane 4,3
48  // 72 x41y97 SB_BIG plane 4
12  // 73 x41y97 SB_BIG plane 4
C8  // 74 x41y97 SB_BIG plane 5
12  // 75 x41y97 SB_BIG plane 5
00  // 76 x41y97 SB_DRIVE plane 6,5
48  // 77 x41y97 SB_BIG plane 6
12  // 78 x41y97 SB_BIG plane 6
48  // 79 x41y97 SB_BIG plane 7
62  // 80 x41y97 SB_BIG plane 7
00  // 81 x41y97 SB_DRIVE plane 8,7
64  // 82 x41y97 SB_BIG plane 8
10  // 83 x41y97 SB_BIG plane 8
48  // 84 x41y97 SB_BIG plane 9
12  // 85 x41y97 SB_BIG plane 9
00  // 86 x41y97 SB_DRIVE plane 10,9
D1  // 87 x41y97 SB_BIG plane 10
24  // 88 x41y97 SB_BIG plane 10
90  // 89 x41y97 SB_BIG plane 11
10  // 90 x41y97 SB_BIG plane 11
00  // 91 x41y97 SB_DRIVE plane 12,11
98  // 92 x41y97 SB_BIG plane 12
14  // 93 x41y97 SB_BIG plane 12
A1  // 94 x42y98 SB_SML plane 1
86  // 95 x42y98 SB_SML plane 2,1
2A  // 96 x42y98 SB_SML plane 2
53  // 97 x42y98 SB_SML plane 3
87  // 98 x42y98 SB_SML plane 4,3
2C  // 99 x42y98 SB_SML plane 4
A8  // 100 x42y98 SB_SML plane 5
86  // 101 x42y98 SB_SML plane 6,5
2C  // 102 x42y98 SB_SML plane 6
A8  // 103 x42y98 SB_SML plane 7
22  // 104 x42y98 SB_SML plane 8,7
19  // 105 x42y98 SB_SML plane 8
A8  // 106 x42y98 SB_SML plane 9
E4  // 107 x42y98 SB_SML plane 10,9
16  // 108 x42y98 SB_SML plane 10
28  // 109 x42y98 SB_SML plane 11
82  // 110 x42y98 SB_SML plane 12,11
2A  // 111 x42y98 SB_SML plane 12
10 // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x43y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A8A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
31 // y_sel: 97
95 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A8AB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y97 CPE[0]  _a390  C_OR////    
00  //  1 x43y97 CPE[1]
00  //  2 x43y97 CPE[2]
00  //  3 x43y97 CPE[3]
00  //  4 x43y97 CPE[4]
00  //  5 x43y97 CPE[5]
00  //  6 x43y97 CPE[6]
00  //  7 x43y97 CPE[7]
00  //  8 x43y97 CPE[8]
00  //  9 x43y97 CPE[9]
00  // 10 x43y98 CPE[0]  net1 = net2: _a470  C_AND///AND/
00  // 11 x43y98 CPE[1]
00  // 12 x43y98 CPE[2]
00  // 13 x43y98 CPE[3]
00  // 14 x43y98 CPE[4]
00  // 15 x43y98 CPE[5]
00  // 16 x43y98 CPE[6]
00  // 17 x43y98 CPE[7]
00  // 18 x43y98 CPE[8]
00  // 19 x43y98 CPE[9]
00  // 20 x44y97 CPE[0]  _a1438  C_MX2b////    _a1647  C_////Bridge
00  // 21 x44y97 CPE[1]
00  // 22 x44y97 CPE[2]
00  // 23 x44y97 CPE[3]
00  // 24 x44y97 CPE[4]
00  // 25 x44y97 CPE[5]
00  // 26 x44y97 CPE[6]
00  // 27 x44y97 CPE[7]
00  // 28 x44y97 CPE[8]
00  // 29 x44y97 CPE[9]
00  // 30 x44y98 CPE[0]  _a1455  C_ORAND////    _a1660  C_////Bridge
00  // 31 x44y98 CPE[1]
00  // 32 x44y98 CPE[2]
00  // 33 x44y98 CPE[3]
00  // 34 x44y98 CPE[4]
00  // 35 x44y98 CPE[5]
00  // 36 x44y98 CPE[6]
00  // 37 x44y98 CPE[7]
00  // 38 x44y98 CPE[8]
00  // 39 x44y98 CPE[9]
20  // 40 x43y97 INMUX plane 2,1
02  // 41 x43y97 INMUX plane 4,3
01  // 42 x43y97 INMUX plane 6,5
28  // 43 x43y97 INMUX plane 8,7
00  // 44 x43y97 INMUX plane 10,9
09  // 45 x43y97 INMUX plane 12,11
0E  // 46 x43y98 INMUX plane 2,1
1C  // 47 x43y98 INMUX plane 4,3
25  // 48 x43y98 INMUX plane 6,5
00  // 49 x43y98 INMUX plane 8,7
03  // 50 x43y98 INMUX plane 10,9
2C  // 51 x43y98 INMUX plane 12,11
20  // 52 x44y97 INMUX plane 2,1
00  // 53 x44y97 INMUX plane 4,3
3C  // 54 x44y97 INMUX plane 6,5
00  // 55 x44y97 INMUX plane 8,7
A8  // 56 x44y97 INMUX plane 10,9
00  // 57 x44y97 INMUX plane 12,11
25  // 58 x44y98 INMUX plane 2,1
0D  // 59 x44y98 INMUX plane 4,3
07  // 60 x44y98 INMUX plane 6,5
40  // 61 x44y98 INMUX plane 8,7
0D  // 62 x44y98 INMUX plane 10,9
00  // 63 x44y98 INMUX plane 12,11
90  // 64 x44y98 SB_BIG plane 1
14  // 65 x44y98 SB_BIG plane 1
C0  // 66 x44y98 SB_DRIVE plane 2,1
01  // 67 x44y98 SB_BIG plane 2
00  // 68 x44y98 SB_BIG plane 2
48  // 69 x44y98 SB_BIG plane 3
12  // 70 x44y98 SB_BIG plane 3
00  // 71 x44y98 SB_DRIVE plane 4,3
48  // 72 x44y98 SB_BIG plane 4
12  // 73 x44y98 SB_BIG plane 4
94  // 74 x44y98 SB_BIG plane 5
14  // 75 x44y98 SB_BIG plane 5
02  // 76 x44y98 SB_DRIVE plane 6,5
9A  // 77 x44y98 SB_BIG plane 6
12  // 78 x44y98 SB_BIG plane 6
48  // 79 x44y98 SB_BIG plane 7
12  // 80 x44y98 SB_BIG plane 7
00  // 81 x44y98 SB_DRIVE plane 8,7
48  // 82 x44y98 SB_BIG plane 8
42  // 83 x44y98 SB_BIG plane 8
48  // 84 x44y98 SB_BIG plane 9
12  // 85 x44y98 SB_BIG plane 9
40  // 86 x44y98 SB_DRIVE plane 10,9
03  // 87 x44y98 SB_BIG plane 10
10  // 88 x44y98 SB_BIG plane 10
48  // 89 x44y98 SB_BIG plane 11
12  // 90 x44y98 SB_BIG plane 11
00  // 91 x44y98 SB_DRIVE plane 12,11
92  // 92 x44y98 SB_BIG plane 12
14  // 93 x44y98 SB_BIG plane 12
A8  // 94 x43y97 SB_SML plane 1
22  // 95 x43y97 SB_SML plane 2,1
2E  // 96 x43y97 SB_SML plane 2
88  // 97 x43y97 SB_SML plane 3
E2  // 98 x43y97 SB_SML plane 4,3
10  // 99 x43y97 SB_SML plane 4
A1  // 100 x43y97 SB_SML plane 5
82  // 101 x43y97 SB_SML plane 6,5
6E  // 102 x43y97 SB_SML plane 6
A8  // 103 x43y97 SB_SML plane 7
82  // 104 x43y97 SB_SML plane 8,7
22  // 105 x43y97 SB_SML plane 8
A8  // 106 x43y97 SB_SML plane 9
82  // 107 x43y97 SB_SML plane 10,9
2A  // 108 x43y97 SB_SML plane 10
A8  // 109 x43y97 SB_SML plane 11
80  // 110 x43y97 SB_SML plane 12,11
2A  // 111 x43y97 SB_SML plane 12
48 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x45y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A921     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
31 // y_sel: 97
4D // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A929
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x45y97 CPE[0]
00  //  1 x45y97 CPE[1]
00  //  2 x45y97 CPE[2]
00  //  3 x45y97 CPE[3]
00  //  4 x45y97 CPE[4]
00  //  5 x45y97 CPE[5]
00  //  6 x45y97 CPE[6]
00  //  7 x45y97 CPE[7]
00  //  8 x45y97 CPE[8]
00  //  9 x45y97 CPE[9]
00  // 10 x45y98 CPE[0]  _a551  C_AND////    _a553  C_///AND/
00  // 11 x45y98 CPE[1]
00  // 12 x45y98 CPE[2]
00  // 13 x45y98 CPE[3]
00  // 14 x45y98 CPE[4]
00  // 15 x45y98 CPE[5]
00  // 16 x45y98 CPE[6]
00  // 17 x45y98 CPE[7]
00  // 18 x45y98 CPE[8]
00  // 19 x45y98 CPE[9]
00  // 20 x46y97 CPE[0]  _a1449  C_MX2b////    
00  // 21 x46y97 CPE[1]
00  // 22 x46y97 CPE[2]
00  // 23 x46y97 CPE[3]
00  // 24 x46y97 CPE[4]
00  // 25 x46y97 CPE[5]
00  // 26 x46y97 CPE[6]
00  // 27 x46y97 CPE[7]
00  // 28 x46y97 CPE[8]
00  // 29 x46y97 CPE[9]
00  // 30 x46y98 CPE[0]  _a416  C_OR/D///    _a418  C_///AND/D
00  // 31 x46y98 CPE[1]
00  // 32 x46y98 CPE[2]
00  // 33 x46y98 CPE[3]
00  // 34 x46y98 CPE[4]
00  // 35 x46y98 CPE[5]
00  // 36 x46y98 CPE[6]
00  // 37 x46y98 CPE[7]
00  // 38 x46y98 CPE[8]
00  // 39 x46y98 CPE[9]
08  // 40 x45y97 INMUX plane 2,1
10  // 41 x45y97 INMUX plane 4,3
01  // 42 x45y97 INMUX plane 6,5
08  // 43 x45y97 INMUX plane 8,7
00  // 44 x45y97 INMUX plane 10,9
00  // 45 x45y97 INMUX plane 12,11
35  // 46 x45y98 INMUX plane 2,1
10  // 47 x45y98 INMUX plane 4,3
06  // 48 x45y98 INMUX plane 6,5
2B  // 49 x45y98 INMUX plane 8,7
18  // 50 x45y98 INMUX plane 10,9
00  // 51 x45y98 INMUX plane 12,11
1D  // 52 x46y97 INMUX plane 2,1
00  // 53 x46y97 INMUX plane 4,3
2E  // 54 x46y97 INMUX plane 6,5
01  // 55 x46y97 INMUX plane 8,7
00  // 56 x46y97 INMUX plane 10,9
00  // 57 x46y97 INMUX plane 12,11
03  // 58 x46y98 INMUX plane 2,1
10  // 59 x46y98 INMUX plane 4,3
32  // 60 x46y98 INMUX plane 6,5
60  // 61 x46y98 INMUX plane 8,7
0B  // 62 x46y98 INMUX plane 10,9
C0  // 63 x46y98 INMUX plane 12,11
00  // 64 x45y97 SB_BIG plane 1
00  // 65 x45y97 SB_BIG plane 1
10  // 66 x45y97 SB_DRIVE plane 2,1
51  // 67 x45y97 SB_BIG plane 2
12  // 68 x45y97 SB_BIG plane 2
93  // 69 x45y97 SB_BIG plane 3
52  // 70 x45y97 SB_BIG plane 3
00  // 71 x45y97 SB_DRIVE plane 4,3
48  // 72 x45y97 SB_BIG plane 4
12  // 73 x45y97 SB_BIG plane 4
11  // 74 x45y97 SB_BIG plane 5
00  // 75 x45y97 SB_BIG plane 5
03  // 76 x45y97 SB_DRIVE plane 6,5
48  // 77 x45y97 SB_BIG plane 6
12  // 78 x45y97 SB_BIG plane 6
41  // 79 x45y97 SB_BIG plane 7
12  // 80 x45y97 SB_BIG plane 7
82  // 81 x45y97 SB_DRIVE plane 8,7
02  // 82 x45y97 SB_BIG plane 8
22  // 83 x45y97 SB_BIG plane 8
00  // 84 x45y97 SB_BIG plane 9
00  // 85 x45y97 SB_BIG plane 9
00  // 86 x45y97 SB_DRIVE plane 10,9
00  // 87 x45y97 SB_BIG plane 10
00  // 88 x45y97 SB_BIG plane 10
00  // 89 x45y97 SB_BIG plane 11
00  // 90 x45y97 SB_BIG plane 11
00  // 91 x45y97 SB_DRIVE plane 12,11
04  // 92 x45y97 SB_BIG plane 12
10  // 93 x45y97 SB_BIG plane 12
60  // 94 x46y98 SB_SML plane 1
10  // 95 x46y98 SB_SML plane 2,1
6B  // 96 x46y98 SB_SML plane 2
C8  // 97 x46y98 SB_SML plane 3
82  // 98 x46y98 SB_SML plane 4,3
3A  // 99 x46y98 SB_SML plane 4
00  // 100 x46y98 SB_SML plane 5
80  // 101 x46y98 SB_SML plane 6,5
0A  // 102 x46y98 SB_SML plane 6
A8  // 103 x46y98 SB_SML plane 7
82  // 104 x46y98 SB_SML plane 8,7
20  // 105 x46y98 SB_SML plane 8
00  // 106 x46y98 SB_SML plane 9
00  // 107 x46y98 SB_SML plane 10,9
00  // 108 x46y98 SB_SML plane 10
00  // 109 x46y98 SB_SML plane 11
20  // 110 x46y98 SB_SML plane 12,11
39 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x47y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A99E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
31 // y_sel: 97
85 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A9A6
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x47y97 CPE[0]  net1 = net2: _a391  C_AND/D//AND/D
00  //  1 x47y97 CPE[1]
00  //  2 x47y97 CPE[2]
00  //  3 x47y97 CPE[3]
00  //  4 x47y97 CPE[4]
00  //  5 x47y97 CPE[5]
00  //  6 x47y97 CPE[6]
00  //  7 x47y97 CPE[7]
00  //  8 x47y97 CPE[8]
00  //  9 x47y97 CPE[9]
00  // 10 x47y98 CPE[0]
00  // 11 x47y98 CPE[1]
00  // 12 x47y98 CPE[2]
00  // 13 x47y98 CPE[3]
00  // 14 x47y98 CPE[4]
00  // 15 x47y98 CPE[5]
00  // 16 x47y98 CPE[6]
00  // 17 x47y98 CPE[7]
00  // 18 x47y98 CPE[8]
00  // 19 x47y98 CPE[9]
00  // 20 x48y97 CPE[0]  _a331  C_ICOMP/D///    _a1522  C_///XOR/
00  // 21 x48y97 CPE[1]
00  // 22 x48y97 CPE[2]
00  // 23 x48y97 CPE[3]
00  // 24 x48y97 CPE[4]
00  // 25 x48y97 CPE[5]
00  // 26 x48y97 CPE[6]
00  // 27 x48y97 CPE[7]
00  // 28 x48y97 CPE[8]
00  // 29 x48y97 CPE[9]
00  // 30 x48y98 CPE[0]  _a737  C_/C_0_1///    
00  // 31 x48y98 CPE[1]
00  // 32 x48y98 CPE[2]
00  // 33 x48y98 CPE[3]
00  // 34 x48y98 CPE[4]
00  // 35 x48y98 CPE[5]
00  // 36 x48y98 CPE[6]
00  // 37 x48y98 CPE[7]
00  // 38 x48y98 CPE[8]
00  // 39 x48y98 CPE[9]
2D  // 40 x47y97 INMUX plane 2,1
00  // 41 x47y97 INMUX plane 4,3
32  // 42 x47y97 INMUX plane 6,5
08  // 43 x47y97 INMUX plane 8,7
03  // 44 x47y97 INMUX plane 10,9
00  // 45 x47y97 INMUX plane 12,11
0D  // 46 x47y98 INMUX plane 2,1
00  // 47 x47y98 INMUX plane 4,3
28  // 48 x47y98 INMUX plane 6,5
20  // 49 x47y98 INMUX plane 8,7
00  // 50 x47y98 INMUX plane 10,9
00  // 51 x47y98 INMUX plane 12,11
39  // 52 x48y97 INMUX plane 2,1
08  // 53 x48y97 INMUX plane 4,3
68  // 54 x48y97 INMUX plane 6,5
70  // 55 x48y97 INMUX plane 8,7
61  // 56 x48y97 INMUX plane 10,9
40  // 57 x48y97 INMUX plane 12,11
03  // 58 x48y98 INMUX plane 2,1
00  // 59 x48y98 INMUX plane 4,3
40  // 60 x48y98 INMUX plane 6,5
40  // 61 x48y98 INMUX plane 8,7
40  // 62 x48y98 INMUX plane 10,9
40  // 63 x48y98 INMUX plane 12,11
0B  // 64 x48y98 SB_BIG plane 1
34  // 65 x48y98 SB_BIG plane 1
C0  // 66 x48y98 SB_DRIVE plane 2,1
18  // 67 x48y98 SB_BIG plane 2
10  // 68 x48y98 SB_BIG plane 2
48  // 69 x48y98 SB_BIG plane 3
12  // 70 x48y98 SB_BIG plane 3
00  // 71 x48y98 SB_DRIVE plane 4,3
48  // 72 x48y98 SB_BIG plane 4
14  // 73 x48y98 SB_BIG plane 4
08  // 74 x48y98 SB_BIG plane 5
10  // 75 x48y98 SB_BIG plane 5
00  // 76 x48y98 SB_DRIVE plane 6,5
00  // 77 x48y98 SB_BIG plane 6
00  // 78 x48y98 SB_BIG plane 6
48  // 79 x48y98 SB_BIG plane 7
12  // 80 x48y98 SB_BIG plane 7
00  // 81 x48y98 SB_DRIVE plane 8,7
48  // 82 x48y98 SB_BIG plane 8
12  // 83 x48y98 SB_BIG plane 8
00  // 84 x48y98 SB_BIG plane 9
00  // 85 x48y98 SB_BIG plane 9
40  // 86 x48y98 SB_DRIVE plane 10,9
19  // 87 x48y98 SB_BIG plane 10
00  // 88 x48y98 SB_BIG plane 10
0E  // 89 x48y98 SB_BIG plane 11
00  // 90 x48y98 SB_BIG plane 11
00  // 91 x48y98 SB_DRIVE plane 12,11
00  // 92 x48y98 SB_BIG plane 12
00  // 93 x48y98 SB_BIG plane 12
A8  // 94 x47y97 SB_SML plane 1
42  // 95 x47y97 SB_SML plane 2,1
20  // 96 x47y97 SB_SML plane 2
A8  // 97 x47y97 SB_SML plane 3
80  // 98 x47y97 SB_SML plane 4,3
2A  // 99 x47y97 SB_SML plane 4
A8  // 100 x47y97 SB_SML plane 5
06  // 101 x47y97 SB_SML plane 6,5
00  // 102 x47y97 SB_SML plane 6
82  // 103 x47y97 SB_SML plane 7
80  // 104 x47y97 SB_SML plane 8,7
2A  // 105 x47y97 SB_SML plane 8
0B  // 106 x47y97 SB_SML plane 9
04  // 107 x47y97 SB_SML plane 10,9
60  // 108 x47y97 SB_SML plane 10
41  // 109 x47y97 SB_SML plane 11
72 // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x49y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA1A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
31 // y_sel: 97
5D // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA22
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y97 CPE[0]  _a459  C_///AND/D
00  //  1 x49y97 CPE[1]
00  //  2 x49y97 CPE[2]
00  //  3 x49y97 CPE[3]
00  //  4 x49y97 CPE[4]
00  //  5 x49y97 CPE[5]
00  //  6 x49y97 CPE[6]
00  //  7 x49y97 CPE[7]
00  //  8 x49y97 CPE[8]
00  //  9 x49y97 CPE[9]
00  // 10 x49y98 CPE[0]  _a287  C_OR/D///    
00  // 11 x49y98 CPE[1]
00  // 12 x49y98 CPE[2]
00  // 13 x49y98 CPE[3]
00  // 14 x49y98 CPE[4]
00  // 15 x49y98 CPE[5]
00  // 16 x49y98 CPE[6]
00  // 17 x49y98 CPE[7]
00  // 18 x49y98 CPE[8]
00  // 19 x49y98 CPE[9]
00  // 20 x50y97 CPE[0]  net1 = net2: _a80  C_AND/D//AND/D
00  // 21 x50y97 CPE[1]
00  // 22 x50y97 CPE[2]
00  // 23 x50y97 CPE[3]
00  // 24 x50y97 CPE[4]
00  // 25 x50y97 CPE[5]
00  // 26 x50y97 CPE[6]
00  // 27 x50y97 CPE[7]
00  // 28 x50y97 CPE[8]
00  // 29 x50y97 CPE[9]
00  // 30 x50y98 CPE[0]  _a66  C_OR/D///    _a111  C_///OR/D
00  // 31 x50y98 CPE[1]
00  // 32 x50y98 CPE[2]
00  // 33 x50y98 CPE[3]
00  // 34 x50y98 CPE[4]
00  // 35 x50y98 CPE[5]
00  // 36 x50y98 CPE[6]
00  // 37 x50y98 CPE[7]
00  // 38 x50y98 CPE[8]
00  // 39 x50y98 CPE[9]
38  // 40 x49y97 INMUX plane 2,1
05  // 41 x49y97 INMUX plane 4,3
00  // 42 x49y97 INMUX plane 6,5
01  // 43 x49y97 INMUX plane 8,7
20  // 44 x49y97 INMUX plane 10,9
00  // 45 x49y97 INMUX plane 12,11
00  // 46 x49y98 INMUX plane 2,1
00  // 47 x49y98 INMUX plane 4,3
36  // 48 x49y98 INMUX plane 6,5
00  // 49 x49y98 INMUX plane 8,7
11  // 50 x49y98 INMUX plane 10,9
01  // 51 x49y98 INMUX plane 12,11
28  // 52 x50y97 INMUX plane 2,1
38  // 53 x50y97 INMUX plane 4,3
75  // 54 x50y97 INMUX plane 6,5
41  // 55 x50y97 INMUX plane 8,7
43  // 56 x50y97 INMUX plane 10,9
18  // 57 x50y97 INMUX plane 12,11
29  // 58 x50y98 INMUX plane 2,1
05  // 59 x50y98 INMUX plane 4,3
78  // 60 x50y98 INMUX plane 6,5
38  // 61 x50y98 INMUX plane 8,7
43  // 62 x50y98 INMUX plane 10,9
28  // 63 x50y98 INMUX plane 12,11
48  // 64 x49y97 SB_BIG plane 1
12  // 65 x49y97 SB_BIG plane 1
00  // 66 x49y97 SB_DRIVE plane 2,1
08  // 67 x49y97 SB_BIG plane 2
12  // 68 x49y97 SB_BIG plane 2
48  // 69 x49y97 SB_BIG plane 3
12  // 70 x49y97 SB_BIG plane 3
00  // 71 x49y97 SB_DRIVE plane 4,3
48  // 72 x49y97 SB_BIG plane 4
12  // 73 x49y97 SB_BIG plane 4
54  // 74 x49y97 SB_BIG plane 5
24  // 75 x49y97 SB_BIG plane 5
00  // 76 x49y97 SB_DRIVE plane 6,5
48  // 77 x49y97 SB_BIG plane 6
12  // 78 x49y97 SB_BIG plane 6
48  // 79 x49y97 SB_BIG plane 7
12  // 80 x49y97 SB_BIG plane 7
00  // 81 x49y97 SB_DRIVE plane 8,7
48  // 82 x49y97 SB_BIG plane 8
12  // 83 x49y97 SB_BIG plane 8
5E  // 84 x49y97 SB_BIG plane 9
24  // 85 x49y97 SB_BIG plane 9
00  // 86 x49y97 SB_DRIVE plane 10,9
08  // 87 x49y97 SB_BIG plane 10
12  // 88 x49y97 SB_BIG plane 10
48  // 89 x49y97 SB_BIG plane 11
32  // 90 x49y97 SB_BIG plane 11
80  // 91 x49y97 SB_DRIVE plane 12,11
96  // 92 x49y97 SB_BIG plane 12
14  // 93 x49y97 SB_BIG plane 12
E8  // 94 x50y98 SB_SML plane 1
12  // 95 x50y98 SB_SML plane 2,1
2B  // 96 x50y98 SB_SML plane 2
88  // 97 x50y98 SB_SML plane 3
82  // 98 x50y98 SB_SML plane 4,3
22  // 99 x50y98 SB_SML plane 4
12  // 100 x50y98 SB_SML plane 5
87  // 101 x50y98 SB_SML plane 6,5
2A  // 102 x50y98 SB_SML plane 6
88  // 103 x50y98 SB_SML plane 7
82  // 104 x50y98 SB_SML plane 8,7
28  // 105 x50y98 SB_SML plane 8
A8  // 106 x50y98 SB_SML plane 9
84  // 107 x50y98 SB_SML plane 10,9
2A  // 108 x50y98 SB_SML plane 10
A8  // 109 x50y98 SB_SML plane 11
82  // 110 x50y98 SB_SML plane 12,11
4A  // 111 x50y98 SB_SML plane 12
C4 // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x51y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA98     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
31 // y_sel: 97
35 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AAA0
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x51y97 CPE[0]  _a465  C_AND/D///    _a385  C_///AND/D
00  //  1 x51y97 CPE[1]
00  //  2 x51y97 CPE[2]
00  //  3 x51y97 CPE[3]
00  //  4 x51y97 CPE[4]
00  //  5 x51y97 CPE[5]
00  //  6 x51y97 CPE[6]
00  //  7 x51y97 CPE[7]
00  //  8 x51y97 CPE[8]
00  //  9 x51y97 CPE[9]
00  // 10 x51y98 CPE[0]
00  // 11 x51y98 CPE[1]
00  // 12 x51y98 CPE[2]
00  // 13 x51y98 CPE[3]
00  // 14 x51y98 CPE[4]
00  // 15 x51y98 CPE[5]
00  // 16 x51y98 CPE[6]
00  // 17 x51y98 CPE[7]
00  // 18 x51y98 CPE[8]
00  // 19 x51y98 CPE[9]
00  // 20 x52y97 CPE[0]
00  // 21 x52y97 CPE[1]
00  // 22 x52y97 CPE[2]
00  // 23 x52y97 CPE[3]
00  // 24 x52y97 CPE[4]
00  // 25 x52y97 CPE[5]
00  // 26 x52y97 CPE[6]
00  // 27 x52y97 CPE[7]
00  // 28 x52y97 CPE[8]
00  // 29 x52y97 CPE[9]
00  // 30 x52y98 CPE[0]
00  // 31 x52y98 CPE[1]
00  // 32 x52y98 CPE[2]
00  // 33 x52y98 CPE[3]
00  // 34 x52y98 CPE[4]
00  // 35 x52y98 CPE[5]
00  // 36 x52y98 CPE[6]
00  // 37 x52y98 CPE[7]
00  // 38 x52y98 CPE[8]
00  // 39 x52y98 CPE[9]
28  // 40 x51y97 INMUX plane 2,1
05  // 41 x51y97 INMUX plane 4,3
30  // 42 x51y97 INMUX plane 6,5
07  // 43 x51y97 INMUX plane 8,7
03  // 44 x51y97 INMUX plane 10,9
04  // 45 x51y97 INMUX plane 12,11
28  // 46 x51y98 INMUX plane 2,1
00  // 47 x51y98 INMUX plane 4,3
05  // 48 x51y98 INMUX plane 6,5
00  // 49 x51y98 INMUX plane 8,7
00  // 50 x51y98 INMUX plane 10,9
00  // 51 x51y98 INMUX plane 12,11
00  // 52 x52y97 INMUX plane 2,1
00  // 53 x52y97 INMUX plane 4,3
40  // 54 x52y97 INMUX plane 6,5
40  // 55 x52y97 INMUX plane 8,7
40  // 56 x52y97 INMUX plane 10,9
40  // 57 x52y97 INMUX plane 12,11
00  // 58 x52y98 INMUX plane 2,1
03  // 59 x52y98 INMUX plane 4,3
40  // 60 x52y98 INMUX plane 6,5
40  // 61 x52y98 INMUX plane 8,7
40  // 62 x52y98 INMUX plane 10,9
40  // 63 x52y98 INMUX plane 12,11
08  // 64 x52y98 SB_BIG plane 1
12  // 65 x52y98 SB_BIG plane 1
00  // 66 x52y98 SB_DRIVE plane 2,1
60  // 67 x52y98 SB_BIG plane 2
00  // 68 x52y98 SB_BIG plane 2
00  // 69 x52y98 SB_BIG plane 3
00  // 70 x52y98 SB_BIG plane 3
00  // 71 x52y98 SB_DRIVE plane 4,3
00  // 72 x52y98 SB_BIG plane 4
00  // 73 x52y98 SB_BIG plane 4
48  // 74 x52y98 SB_BIG plane 5
10  // 75 x52y98 SB_BIG plane 5
00  // 76 x52y98 SB_DRIVE plane 6,5
00  // 77 x52y98 SB_BIG plane 6
00  // 78 x52y98 SB_BIG plane 6
46  // 79 x52y98 SB_BIG plane 7
00  // 80 x52y98 SB_BIG plane 7
00  // 81 x52y98 SB_DRIVE plane 8,7
00  // 82 x52y98 SB_BIG plane 8
00  // 83 x52y98 SB_BIG plane 8
00  // 84 x52y98 SB_BIG plane 9
00  // 85 x52y98 SB_BIG plane 9
00  // 86 x52y98 SB_DRIVE plane 10,9
60  // 87 x52y98 SB_BIG plane 10
00  // 88 x52y98 SB_BIG plane 10
00  // 89 x52y98 SB_BIG plane 11
00  // 90 x52y98 SB_BIG plane 11
00  // 91 x52y98 SB_DRIVE plane 12,11
00  // 92 x52y98 SB_BIG plane 12
00  // 93 x52y98 SB_BIG plane 12
A8  // 94 x51y97 SB_SML plane 1
42  // 95 x51y97 SB_SML plane 2,1
22  // 96 x51y97 SB_SML plane 2
00  // 97 x51y97 SB_SML plane 3
00  // 98 x51y97 SB_SML plane 4,3
00  // 99 x51y97 SB_SML plane 4
A8  // 100 x51y97 SB_SML plane 5
62  // 101 x51y97 SB_SML plane 6,5
02  // 102 x51y97 SB_SML plane 6
18  // 103 x51y97 SB_SML plane 7
00  // 104 x51y97 SB_SML plane 8,7
00  // 105 x51y97 SB_SML plane 8
00  // 106 x51y97 SB_SML plane 9
40  // 107 x51y97 SB_SML plane 10,9
20  // 108 x51y97 SB_SML plane 10
C2 // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x53y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB13     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
31 // y_sel: 97
ED // -- CRC low byte
AD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB1B
4B // Length: 75
4A // -- CRC low byte
C4 // -- CRC high byte
00  //  0 x53y97 CPE[0]
00  //  1 x53y97 CPE[1]
00  //  2 x53y97 CPE[2]
00  //  3 x53y97 CPE[3]
00  //  4 x53y97 CPE[4]
00  //  5 x53y97 CPE[5]
00  //  6 x53y97 CPE[6]
00  //  7 x53y97 CPE[7]
00  //  8 x53y97 CPE[8]
00  //  9 x53y97 CPE[9]
00  // 10 x53y98 CPE[0]
00  // 11 x53y98 CPE[1]
00  // 12 x53y98 CPE[2]
00  // 13 x53y98 CPE[3]
00  // 14 x53y98 CPE[4]
00  // 15 x53y98 CPE[5]
00  // 16 x53y98 CPE[6]
00  // 17 x53y98 CPE[7]
00  // 18 x53y98 CPE[8]
00  // 19 x53y98 CPE[9]
00  // 20 x54y97 CPE[0]
00  // 21 x54y97 CPE[1]
00  // 22 x54y97 CPE[2]
00  // 23 x54y97 CPE[3]
00  // 24 x54y97 CPE[4]
00  // 25 x54y97 CPE[5]
00  // 26 x54y97 CPE[6]
00  // 27 x54y97 CPE[7]
00  // 28 x54y97 CPE[8]
00  // 29 x54y97 CPE[9]
00  // 30 x54y98 CPE[0]
00  // 31 x54y98 CPE[1]
00  // 32 x54y98 CPE[2]
00  // 33 x54y98 CPE[3]
00  // 34 x54y98 CPE[4]
00  // 35 x54y98 CPE[5]
00  // 36 x54y98 CPE[6]
00  // 37 x54y98 CPE[7]
00  // 38 x54y98 CPE[8]
00  // 39 x54y98 CPE[9]
00  // 40 x53y97 INMUX plane 2,1
00  // 41 x53y97 INMUX plane 4,3
00  // 42 x53y97 INMUX plane 6,5
01  // 43 x53y97 INMUX plane 8,7
00  // 44 x53y97 INMUX plane 10,9
00  // 45 x53y97 INMUX plane 12,11
10  // 46 x53y98 INMUX plane 2,1
00  // 47 x53y98 INMUX plane 4,3
00  // 48 x53y98 INMUX plane 6,5
00  // 49 x53y98 INMUX plane 8,7
08  // 50 x53y98 INMUX plane 10,9
00  // 51 x53y98 INMUX plane 12,11
08  // 52 x54y97 INMUX plane 2,1
00  // 53 x54y97 INMUX plane 4,3
01  // 54 x54y97 INMUX plane 6,5
00  // 55 x54y97 INMUX plane 8,7
00  // 56 x54y97 INMUX plane 10,9
00  // 57 x54y97 INMUX plane 12,11
08  // 58 x54y98 INMUX plane 2,1
00  // 59 x54y98 INMUX plane 4,3
00  // 60 x54y98 INMUX plane 6,5
00  // 61 x54y98 INMUX plane 8,7
08  // 62 x54y98 INMUX plane 10,9
00  // 63 x54y98 INMUX plane 12,11
00  // 64 x53y97 SB_BIG plane 1
00  // 65 x53y97 SB_BIG plane 1
00  // 66 x53y97 SB_DRIVE plane 2,1
60  // 67 x53y97 SB_BIG plane 2
00  // 68 x53y97 SB_BIG plane 2
00  // 69 x53y97 SB_BIG plane 3
00  // 70 x53y97 SB_BIG plane 3
00  // 71 x53y97 SB_DRIVE plane 4,3
00  // 72 x53y97 SB_BIG plane 4
00  // 73 x53y97 SB_BIG plane 4
60  // 74 x53y97 SB_BIG plane 5
09 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x55y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
31 // y_sel: 97
E5 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB74
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x55y97 CPE[0]
00  //  1 x55y97 CPE[1]
00  //  2 x55y97 CPE[2]
00  //  3 x55y97 CPE[3]
00  //  4 x55y97 CPE[4]
00  //  5 x55y97 CPE[5]
00  //  6 x55y97 CPE[6]
00  //  7 x55y97 CPE[7]
00  //  8 x55y97 CPE[8]
00  //  9 x55y97 CPE[9]
00  // 10 x55y98 CPE[0]
00  // 11 x55y98 CPE[1]
00  // 12 x55y98 CPE[2]
00  // 13 x55y98 CPE[3]
00  // 14 x55y98 CPE[4]
00  // 15 x55y98 CPE[5]
00  // 16 x55y98 CPE[6]
00  // 17 x55y98 CPE[7]
00  // 18 x55y98 CPE[8]
00  // 19 x55y98 CPE[9]
00  // 20 x56y97 CPE[0]
00  // 21 x56y97 CPE[1]
00  // 22 x56y97 CPE[2]
00  // 23 x56y97 CPE[3]
00  // 24 x56y97 CPE[4]
00  // 25 x56y97 CPE[5]
00  // 26 x56y97 CPE[6]
00  // 27 x56y97 CPE[7]
00  // 28 x56y97 CPE[8]
00  // 29 x56y97 CPE[9]
00  // 30 x56y98 CPE[0]
00  // 31 x56y98 CPE[1]
00  // 32 x56y98 CPE[2]
00  // 33 x56y98 CPE[3]
00  // 34 x56y98 CPE[4]
00  // 35 x56y98 CPE[5]
00  // 36 x56y98 CPE[6]
00  // 37 x56y98 CPE[7]
00  // 38 x56y98 CPE[8]
00  // 39 x56y98 CPE[9]
08  // 40 x55y97 INMUX plane 2,1
00  // 41 x55y97 INMUX plane 4,3
01  // 42 x55y97 INMUX plane 6,5
EE // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x161y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ABA5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
31 // y_sel: 97
FB // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ABAD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y97
00  // 14 right_edge_EN1 at x163y97
00  // 15 right_edge_EN2 at x163y97
00  // 16 right_edge_EN0 at x163y98
00  // 17 right_edge_EN1 at x163y98
00  // 18 right_edge_EN2 at x163y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y97 SB_BIG plane 1
12  // 65 x161y97 SB_BIG plane 1
00  // 66 x161y97 SB_DRIVE plane 2,1
48  // 67 x161y97 SB_BIG plane 2
12  // 68 x161y97 SB_BIG plane 2
48  // 69 x161y97 SB_BIG plane 3
12  // 70 x161y97 SB_BIG plane 3
00  // 71 x161y97 SB_DRIVE plane 4,3
48  // 72 x161y97 SB_BIG plane 4
12  // 73 x161y97 SB_BIG plane 4
48  // 74 x161y97 SB_BIG plane 5
12  // 75 x161y97 SB_BIG plane 5
00  // 76 x161y97 SB_DRIVE plane 6,5
48  // 77 x161y97 SB_BIG plane 6
12  // 78 x161y97 SB_BIG plane 6
48  // 79 x161y97 SB_BIG plane 7
12  // 80 x161y97 SB_BIG plane 7
00  // 81 x161y97 SB_DRIVE plane 8,7
48  // 82 x161y97 SB_BIG plane 8
12  // 83 x161y97 SB_BIG plane 8
48  // 84 x161y97 SB_BIG plane 9
12  // 85 x161y97 SB_BIG plane 9
00  // 86 x161y97 SB_DRIVE plane 10,9
48  // 87 x161y97 SB_BIG plane 10
12  // 88 x161y97 SB_BIG plane 10
48  // 89 x161y97 SB_BIG plane 11
12  // 90 x161y97 SB_BIG plane 11
00  // 91 x161y97 SB_DRIVE plane 12,11
48  // 92 x161y97 SB_BIG plane 12
12  // 93 x161y97 SB_BIG plane 12
A8  // 94 x162y98 SB_SML plane 1
82  // 95 x162y98 SB_SML plane 2,1
2A  // 96 x162y98 SB_SML plane 2
A8  // 97 x162y98 SB_SML plane 3
82  // 98 x162y98 SB_SML plane 4,3
2A  // 99 x162y98 SB_SML plane 4
A8  // 100 x162y98 SB_SML plane 5
82  // 101 x162y98 SB_SML plane 6,5
2A  // 102 x162y98 SB_SML plane 6
A8  // 103 x162y98 SB_SML plane 7
82  // 104 x162y98 SB_SML plane 8,7
2A  // 105 x162y98 SB_SML plane 8
A8  // 106 x162y98 SB_SML plane 9
82  // 107 x162y98 SB_SML plane 10,9
2A  // 108 x162y98 SB_SML plane 10
A8  // 109 x162y98 SB_SML plane 11
82  // 110 x162y98 SB_SML plane 12,11
2A  // 111 x162y98 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC23     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
32 // y_sel: 99
4F // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC2B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 GPIO_W2_B[7]  _a1178  IBF  at x0y99
00  //  1 GPIO_W2_B[7]
00  //  2 GPIO_W2_B[7]
00  //  3 GPIO_W2_B[7]
00  //  4 GPIO_W2_B[7]
00  //  5 GPIO_W2_B[7]
01  //  6 GPIO_W2_B[7]
00  //  7 GPIO_W2_B[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y99
00  // 10 edge_io_EN1 at x-2y99
00  // 11 edge_io_EN0 at x-2y100
00  // 12 edge_io_EN1 at x-2y100
00  // 13 left_edge_EN0 at x-2y99
00  // 14 left_edge_EN1 at x-2y99
00  // 15 left_edge_EN2 at x-2y99
00  // 16 left_edge_EN0 at x-2y100
00  // 17 left_edge_EN1 at x-2y100
00  // 18 left_edge_EN2 at x-2y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y99 SB_BIG plane 1
12  // 65 x-1y99 SB_BIG plane 1
20  // 66 x-1y99 SB_DRIVE plane 2,1
08  // 67 x-1y99 SB_BIG plane 2
12  // 68 x-1y99 SB_BIG plane 2
48  // 69 x-1y99 SB_BIG plane 3
12  // 70 x-1y99 SB_BIG plane 3
00  // 71 x-1y99 SB_DRIVE plane 4,3
48  // 72 x-1y99 SB_BIG plane 4
12  // 73 x-1y99 SB_BIG plane 4
02  // 74 x-1y99 SB_BIG plane 5
12  // 75 x-1y99 SB_BIG plane 5
03  // 76 x-1y99 SB_DRIVE plane 6,5
48  // 77 x-1y99 SB_BIG plane 6
12  // 78 x-1y99 SB_BIG plane 6
48  // 79 x-1y99 SB_BIG plane 7
12  // 80 x-1y99 SB_BIG plane 7
00  // 81 x-1y99 SB_DRIVE plane 8,7
48  // 82 x-1y99 SB_BIG plane 8
12  // 83 x-1y99 SB_BIG plane 8
8F  // 84 x-1y99 SB_BIG plane 9
24  // 85 x-1y99 SB_BIG plane 9
01  // 86 x-1y99 SB_DRIVE plane 10,9
B8  // 87 x-1y99 SB_BIG plane 10
24  // 88 x-1y99 SB_BIG plane 10
48  // 89 x-1y99 SB_BIG plane 11
12  // 90 x-1y99 SB_BIG plane 11
00  // 91 x-1y99 SB_DRIVE plane 12,11
48  // 92 x-1y99 SB_BIG plane 12
12  // 93 x-1y99 SB_BIG plane 12
A8  // 94 x0y100 SB_SML plane 1
82  // 95 x0y100 SB_SML plane 2,1
2A  // 96 x0y100 SB_SML plane 2
A8  // 97 x0y100 SB_SML plane 3
82  // 98 x0y100 SB_SML plane 4,3
2A  // 99 x0y100 SB_SML plane 4
A8  // 100 x0y100 SB_SML plane 5
82  // 101 x0y100 SB_SML plane 6,5
2A  // 102 x0y100 SB_SML plane 6
A8  // 103 x0y100 SB_SML plane 7
82  // 104 x0y100 SB_SML plane 8,7
2A  // 105 x0y100 SB_SML plane 8
A8  // 106 x0y100 SB_SML plane 9
82  // 107 x0y100 SB_SML plane 10,9
2A  // 108 x0y100 SB_SML plane 10
A8  // 109 x0y100 SB_SML plane 11
82  // 110 x0y100 SB_SML plane 12,11
2A  // 111 x0y100 SB_SML plane 12
17 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ACA1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
32 // y_sel: 99
97 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ACA9
5D // Length: 93
FD // -- CRC low byte
B1 // -- CRC high byte
00  //  0 x1y99 CPE[0]
00  //  1 x1y99 CPE[1]
00  //  2 x1y99 CPE[2]
00  //  3 x1y99 CPE[3]
00  //  4 x1y99 CPE[4]
00  //  5 x1y99 CPE[5]
00  //  6 x1y99 CPE[6]
00  //  7 x1y99 CPE[7]
00  //  8 x1y99 CPE[8]
00  //  9 x1y99 CPE[9]
00  // 10 x1y100 CPE[0]
00  // 11 x1y100 CPE[1]
00  // 12 x1y100 CPE[2]
00  // 13 x1y100 CPE[3]
00  // 14 x1y100 CPE[4]
00  // 15 x1y100 CPE[5]
00  // 16 x1y100 CPE[6]
00  // 17 x1y100 CPE[7]
00  // 18 x1y100 CPE[8]
00  // 19 x1y100 CPE[9]
00  // 20 x2y99 CPE[0]
00  // 21 x2y99 CPE[1]
00  // 22 x2y99 CPE[2]
00  // 23 x2y99 CPE[3]
00  // 24 x2y99 CPE[4]
00  // 25 x2y99 CPE[5]
00  // 26 x2y99 CPE[6]
00  // 27 x2y99 CPE[7]
00  // 28 x2y99 CPE[8]
00  // 29 x2y99 CPE[9]
00  // 30 x2y100 CPE[0]
00  // 31 x2y100 CPE[1]
00  // 32 x2y100 CPE[2]
00  // 33 x2y100 CPE[3]
00  // 34 x2y100 CPE[4]
00  // 35 x2y100 CPE[5]
00  // 36 x2y100 CPE[6]
00  // 37 x2y100 CPE[7]
00  // 38 x2y100 CPE[8]
00  // 39 x2y100 CPE[9]
00  // 40 x1y99 INMUX plane 2,1
00  // 41 x1y99 INMUX plane 4,3
01  // 42 x1y99 INMUX plane 6,5
00  // 43 x1y99 INMUX plane 8,7
09  // 44 x1y99 INMUX plane 10,9
00  // 45 x1y99 INMUX plane 12,11
00  // 46 x1y100 INMUX plane 2,1
00  // 47 x1y100 INMUX plane 4,3
00  // 48 x1y100 INMUX plane 6,5
00  // 49 x1y100 INMUX plane 8,7
00  // 50 x1y100 INMUX plane 10,9
00  // 51 x1y100 INMUX plane 12,11
00  // 52 x2y99 INMUX plane 2,1
00  // 53 x2y99 INMUX plane 4,3
00  // 54 x2y99 INMUX plane 6,5
00  // 55 x2y99 INMUX plane 8,7
00  // 56 x2y99 INMUX plane 10,9
00  // 57 x2y99 INMUX plane 12,11
00  // 58 x2y100 INMUX plane 2,1
00  // 59 x2y100 INMUX plane 4,3
00  // 60 x2y100 INMUX plane 6,5
00  // 61 x2y100 INMUX plane 8,7
00  // 62 x2y100 INMUX plane 10,9
00  // 63 x2y100 INMUX plane 12,11
00  // 64 x2y100 SB_BIG plane 1
00  // 65 x2y100 SB_BIG plane 1
00  // 66 x2y100 SB_DRIVE plane 2,1
00  // 67 x2y100 SB_BIG plane 2
00  // 68 x2y100 SB_BIG plane 2
00  // 69 x2y100 SB_BIG plane 3
00  // 70 x2y100 SB_BIG plane 3
00  // 71 x2y100 SB_DRIVE plane 4,3
00  // 72 x2y100 SB_BIG plane 4
00  // 73 x2y100 SB_BIG plane 4
00  // 74 x2y100 SB_BIG plane 5
00  // 75 x2y100 SB_BIG plane 5
00  // 76 x2y100 SB_DRIVE plane 6,5
00  // 77 x2y100 SB_BIG plane 6
00  // 78 x2y100 SB_BIG plane 6
00  // 79 x2y100 SB_BIG plane 7
00  // 80 x2y100 SB_BIG plane 7
00  // 81 x2y100 SB_DRIVE plane 8,7
00  // 82 x2y100 SB_BIG plane 8
00  // 83 x2y100 SB_BIG plane 8
00  // 84 x2y100 SB_BIG plane 9
00  // 85 x2y100 SB_BIG plane 9
00  // 86 x2y100 SB_DRIVE plane 10,9
38  // 87 x2y100 SB_BIG plane 10
00  // 88 x2y100 SB_BIG plane 10
05  // 89 x2y100 SB_BIG plane 11
00  // 90 x2y100 SB_BIG plane 11
00  // 91 x2y100 SB_DRIVE plane 12,11
0D  // 92 x2y100 SB_BIG plane 12
6A // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x3y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD0C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
32 // y_sel: 99
FF // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD14
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x3y99 CPE[0]
00  //  1 x3y99 CPE[1]
00  //  2 x3y99 CPE[2]
00  //  3 x3y99 CPE[3]
00  //  4 x3y99 CPE[4]
00  //  5 x3y99 CPE[5]
00  //  6 x3y99 CPE[6]
00  //  7 x3y99 CPE[7]
00  //  8 x3y99 CPE[8]
00  //  9 x3y99 CPE[9]
00  // 10 x3y100 CPE[0]
00  // 11 x3y100 CPE[1]
00  // 12 x3y100 CPE[2]
00  // 13 x3y100 CPE[3]
00  // 14 x3y100 CPE[4]
00  // 15 x3y100 CPE[5]
00  // 16 x3y100 CPE[6]
00  // 17 x3y100 CPE[7]
00  // 18 x3y100 CPE[8]
00  // 19 x3y100 CPE[9]
00  // 20 x4y99 CPE[0]
00  // 21 x4y99 CPE[1]
00  // 22 x4y99 CPE[2]
00  // 23 x4y99 CPE[3]
00  // 24 x4y99 CPE[4]
00  // 25 x4y99 CPE[5]
00  // 26 x4y99 CPE[6]
00  // 27 x4y99 CPE[7]
00  // 28 x4y99 CPE[8]
00  // 29 x4y99 CPE[9]
00  // 30 x4y100 CPE[0]
00  // 31 x4y100 CPE[1]
00  // 32 x4y100 CPE[2]
00  // 33 x4y100 CPE[3]
00  // 34 x4y100 CPE[4]
00  // 35 x4y100 CPE[5]
00  // 36 x4y100 CPE[6]
00  // 37 x4y100 CPE[7]
00  // 38 x4y100 CPE[8]
00  // 39 x4y100 CPE[9]
00  // 40 x3y99 INMUX plane 2,1
00  // 41 x3y99 INMUX plane 4,3
00  // 42 x3y99 INMUX plane 6,5
00  // 43 x3y99 INMUX plane 8,7
00  // 44 x3y99 INMUX plane 10,9
00  // 45 x3y99 INMUX plane 12,11
00  // 46 x3y100 INMUX plane 2,1
00  // 47 x3y100 INMUX plane 4,3
00  // 48 x3y100 INMUX plane 6,5
00  // 49 x3y100 INMUX plane 8,7
08  // 50 x3y100 INMUX plane 10,9
08  // 51 x3y100 INMUX plane 12,11
00  // 52 x4y99 INMUX plane 2,1
00  // 53 x4y99 INMUX plane 4,3
00  // 54 x4y99 INMUX plane 6,5
00  // 55 x4y99 INMUX plane 8,7
00  // 56 x4y99 INMUX plane 10,9
00  // 57 x4y99 INMUX plane 12,11
00  // 58 x4y100 INMUX plane 2,1
00  // 59 x4y100 INMUX plane 4,3
00  // 60 x4y100 INMUX plane 6,5
00  // 61 x4y100 INMUX plane 8,7
08  // 62 x4y100 INMUX plane 10,9
08  // 63 x4y100 INMUX plane 12,11
D7 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x5y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD5A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
32 // y_sel: 99
27 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD62
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x5y99 CPE[0]
00  //  1 x5y99 CPE[1]
00  //  2 x5y99 CPE[2]
00  //  3 x5y99 CPE[3]
00  //  4 x5y99 CPE[4]
00  //  5 x5y99 CPE[5]
00  //  6 x5y99 CPE[6]
00  //  7 x5y99 CPE[7]
00  //  8 x5y99 CPE[8]
00  //  9 x5y99 CPE[9]
00  // 10 x5y100 CPE[0]
00  // 11 x5y100 CPE[1]
00  // 12 x5y100 CPE[2]
00  // 13 x5y100 CPE[3]
00  // 14 x5y100 CPE[4]
00  // 15 x5y100 CPE[5]
00  // 16 x5y100 CPE[6]
00  // 17 x5y100 CPE[7]
00  // 18 x5y100 CPE[8]
00  // 19 x5y100 CPE[9]
00  // 20 x6y99 CPE[0]
00  // 21 x6y99 CPE[1]
00  // 22 x6y99 CPE[2]
00  // 23 x6y99 CPE[3]
00  // 24 x6y99 CPE[4]
00  // 25 x6y99 CPE[5]
00  // 26 x6y99 CPE[6]
00  // 27 x6y99 CPE[7]
00  // 28 x6y99 CPE[8]
00  // 29 x6y99 CPE[9]
00  // 30 x6y100 CPE[0]
00  // 31 x6y100 CPE[1]
00  // 32 x6y100 CPE[2]
00  // 33 x6y100 CPE[3]
00  // 34 x6y100 CPE[4]
00  // 35 x6y100 CPE[5]
00  // 36 x6y100 CPE[6]
00  // 37 x6y100 CPE[7]
00  // 38 x6y100 CPE[8]
00  // 39 x6y100 CPE[9]
00  // 40 x5y99 INMUX plane 2,1
00  // 41 x5y99 INMUX plane 4,3
00  // 42 x5y99 INMUX plane 6,5
00  // 43 x5y99 INMUX plane 8,7
00  // 44 x5y99 INMUX plane 10,9
00  // 45 x5y99 INMUX plane 12,11
00  // 46 x5y100 INMUX plane 2,1
00  // 47 x5y100 INMUX plane 4,3
00  // 48 x5y100 INMUX plane 6,5
00  // 49 x5y100 INMUX plane 8,7
00  // 50 x5y100 INMUX plane 10,9
00  // 51 x5y100 INMUX plane 12,11
00  // 52 x6y99 INMUX plane 2,1
00  // 53 x6y99 INMUX plane 4,3
00  // 54 x6y99 INMUX plane 6,5
00  // 55 x6y99 INMUX plane 8,7
00  // 56 x6y99 INMUX plane 10,9
00  // 57 x6y99 INMUX plane 12,11
00  // 58 x6y100 INMUX plane 2,1
00  // 59 x6y100 INMUX plane 4,3
00  // 60 x6y100 INMUX plane 6,5
00  // 61 x6y100 INMUX plane 8,7
00  // 62 x6y100 INMUX plane 10,9
00  // 63 x6y100 INMUX plane 12,11
00  // 64 x6y100 SB_BIG plane 1
00  // 65 x6y100 SB_BIG plane 1
00  // 66 x6y100 SB_DRIVE plane 2,1
00  // 67 x6y100 SB_BIG plane 2
00  // 68 x6y100 SB_BIG plane 2
00  // 69 x6y100 SB_BIG plane 3
00  // 70 x6y100 SB_BIG plane 3
00  // 71 x6y100 SB_DRIVE plane 4,3
00  // 72 x6y100 SB_BIG plane 4
00  // 73 x6y100 SB_BIG plane 4
00  // 74 x6y100 SB_BIG plane 5
00  // 75 x6y100 SB_BIG plane 5
00  // 76 x6y100 SB_DRIVE plane 6,5
00  // 77 x6y100 SB_BIG plane 6
00  // 78 x6y100 SB_BIG plane 6
00  // 79 x6y100 SB_BIG plane 7
00  // 80 x6y100 SB_BIG plane 7
00  // 81 x6y100 SB_DRIVE plane 8,7
00  // 82 x6y100 SB_BIG plane 8
00  // 83 x6y100 SB_BIG plane 8
00  // 84 x6y100 SB_BIG plane 9
00  // 85 x6y100 SB_BIG plane 9
00  // 86 x6y100 SB_DRIVE plane 10,9
00  // 87 x6y100 SB_BIG plane 10
00  // 88 x6y100 SB_BIG plane 10
00  // 89 x6y100 SB_BIG plane 11
00  // 90 x6y100 SB_BIG plane 11
40  // 91 x6y100 SB_DRIVE plane 12,11
D6 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x11y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ADC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
32 // y_sel: 99
9F // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ADCC
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x11y99 CPE[0]
00  //  1 x11y99 CPE[1]
00  //  2 x11y99 CPE[2]
00  //  3 x11y99 CPE[3]
00  //  4 x11y99 CPE[4]
00  //  5 x11y99 CPE[5]
00  //  6 x11y99 CPE[6]
00  //  7 x11y99 CPE[7]
00  //  8 x11y99 CPE[8]
00  //  9 x11y99 CPE[9]
00  // 10 x11y100 CPE[0]
00  // 11 x11y100 CPE[1]
00  // 12 x11y100 CPE[2]
00  // 13 x11y100 CPE[3]
00  // 14 x11y100 CPE[4]
00  // 15 x11y100 CPE[5]
00  // 16 x11y100 CPE[6]
00  // 17 x11y100 CPE[7]
00  // 18 x11y100 CPE[8]
00  // 19 x11y100 CPE[9]
00  // 20 x12y99 CPE[0]
00  // 21 x12y99 CPE[1]
00  // 22 x12y99 CPE[2]
00  // 23 x12y99 CPE[3]
00  // 24 x12y99 CPE[4]
00  // 25 x12y99 CPE[5]
00  // 26 x12y99 CPE[6]
00  // 27 x12y99 CPE[7]
00  // 28 x12y99 CPE[8]
00  // 29 x12y99 CPE[9]
00  // 30 x12y100 CPE[0]
00  // 31 x12y100 CPE[1]
00  // 32 x12y100 CPE[2]
00  // 33 x12y100 CPE[3]
00  // 34 x12y100 CPE[4]
00  // 35 x12y100 CPE[5]
00  // 36 x12y100 CPE[6]
00  // 37 x12y100 CPE[7]
00  // 38 x12y100 CPE[8]
00  // 39 x12y100 CPE[9]
00  // 40 x11y99 INMUX plane 2,1
00  // 41 x11y99 INMUX plane 4,3
00  // 42 x11y99 INMUX plane 6,5
00  // 43 x11y99 INMUX plane 8,7
00  // 44 x11y99 INMUX plane 10,9
00  // 45 x11y99 INMUX plane 12,11
00  // 46 x11y100 INMUX plane 2,1
00  // 47 x11y100 INMUX plane 4,3
00  // 48 x11y100 INMUX plane 6,5
00  // 49 x11y100 INMUX plane 8,7
00  // 50 x11y100 INMUX plane 10,9
00  // 51 x11y100 INMUX plane 12,11
00  // 52 x12y99 INMUX plane 2,1
00  // 53 x12y99 INMUX plane 4,3
00  // 54 x12y99 INMUX plane 6,5
00  // 55 x12y99 INMUX plane 8,7
01  // 56 x12y99 INMUX plane 10,9
00  // 57 x12y99 INMUX plane 12,11
00  // 58 x12y100 INMUX plane 2,1
00  // 59 x12y100 INMUX plane 4,3
00  // 60 x12y100 INMUX plane 6,5
00  // 61 x12y100 INMUX plane 8,7
00  // 62 x12y100 INMUX plane 10,9
00  // 63 x12y100 INMUX plane 12,11
00  // 64 x11y99 SB_BIG plane 1
00  // 65 x11y99 SB_BIG plane 1
00  // 66 x11y99 SB_DRIVE plane 2,1
00  // 67 x11y99 SB_BIG plane 2
00  // 68 x11y99 SB_BIG plane 2
00  // 69 x11y99 SB_BIG plane 3
00  // 70 x11y99 SB_BIG plane 3
00  // 71 x11y99 SB_DRIVE plane 4,3
00  // 72 x11y99 SB_BIG plane 4
00  // 73 x11y99 SB_BIG plane 4
00  // 74 x11y99 SB_BIG plane 5
00  // 75 x11y99 SB_BIG plane 5
00  // 76 x11y99 SB_DRIVE plane 6,5
00  // 77 x11y99 SB_BIG plane 6
00  // 78 x11y99 SB_BIG plane 6
00  // 79 x11y99 SB_BIG plane 7
00  // 80 x11y99 SB_BIG plane 7
00  // 81 x11y99 SB_DRIVE plane 8,7
00  // 82 x11y99 SB_BIG plane 8
00  // 83 x11y99 SB_BIG plane 8
29  // 84 x11y99 SB_BIG plane 9
D3 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x13y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE27     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
32 // y_sel: 99
47 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE2F
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x13y99 CPE[0]
00  //  1 x13y99 CPE[1]
00  //  2 x13y99 CPE[2]
00  //  3 x13y99 CPE[3]
00  //  4 x13y99 CPE[4]
00  //  5 x13y99 CPE[5]
00  //  6 x13y99 CPE[6]
00  //  7 x13y99 CPE[7]
00  //  8 x13y99 CPE[8]
00  //  9 x13y99 CPE[9]
00  // 10 x13y100 CPE[0]
00  // 11 x13y100 CPE[1]
00  // 12 x13y100 CPE[2]
00  // 13 x13y100 CPE[3]
00  // 14 x13y100 CPE[4]
00  // 15 x13y100 CPE[5]
00  // 16 x13y100 CPE[6]
00  // 17 x13y100 CPE[7]
00  // 18 x13y100 CPE[8]
00  // 19 x13y100 CPE[9]
00  // 20 x14y99 CPE[0]
00  // 21 x14y99 CPE[1]
00  // 22 x14y99 CPE[2]
00  // 23 x14y99 CPE[3]
00  // 24 x14y99 CPE[4]
00  // 25 x14y99 CPE[5]
00  // 26 x14y99 CPE[6]
00  // 27 x14y99 CPE[7]
00  // 28 x14y99 CPE[8]
00  // 29 x14y99 CPE[9]
00  // 30 x14y100 CPE[0]
00  // 31 x14y100 CPE[1]
00  // 32 x14y100 CPE[2]
00  // 33 x14y100 CPE[3]
00  // 34 x14y100 CPE[4]
00  // 35 x14y100 CPE[5]
00  // 36 x14y100 CPE[6]
00  // 37 x14y100 CPE[7]
00  // 38 x14y100 CPE[8]
00  // 39 x14y100 CPE[9]
00  // 40 x13y99 INMUX plane 2,1
00  // 41 x13y99 INMUX plane 4,3
00  // 42 x13y99 INMUX plane 6,5
00  // 43 x13y99 INMUX plane 8,7
01  // 44 x13y99 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x15y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE62     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
32 // y_sel: 99
8F // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE6A
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x15y99 CPE[0]
00  //  1 x15y99 CPE[1]
00  //  2 x15y99 CPE[2]
00  //  3 x15y99 CPE[3]
00  //  4 x15y99 CPE[4]
00  //  5 x15y99 CPE[5]
00  //  6 x15y99 CPE[6]
00  //  7 x15y99 CPE[7]
00  //  8 x15y99 CPE[8]
00  //  9 x15y99 CPE[9]
00  // 10 x15y100 CPE[0]
00  // 11 x15y100 CPE[1]
00  // 12 x15y100 CPE[2]
00  // 13 x15y100 CPE[3]
00  // 14 x15y100 CPE[4]
00  // 15 x15y100 CPE[5]
00  // 16 x15y100 CPE[6]
00  // 17 x15y100 CPE[7]
00  // 18 x15y100 CPE[8]
00  // 19 x15y100 CPE[9]
00  // 20 x16y99 CPE[0]
00  // 21 x16y99 CPE[1]
00  // 22 x16y99 CPE[2]
00  // 23 x16y99 CPE[3]
00  // 24 x16y99 CPE[4]
00  // 25 x16y99 CPE[5]
00  // 26 x16y99 CPE[6]
00  // 27 x16y99 CPE[7]
00  // 28 x16y99 CPE[8]
00  // 29 x16y99 CPE[9]
00  // 30 x16y100 CPE[0]
00  // 31 x16y100 CPE[1]
00  // 32 x16y100 CPE[2]
00  // 33 x16y100 CPE[3]
00  // 34 x16y100 CPE[4]
00  // 35 x16y100 CPE[5]
00  // 36 x16y100 CPE[6]
00  // 37 x16y100 CPE[7]
00  // 38 x16y100 CPE[8]
00  // 39 x16y100 CPE[9]
00  // 40 x15y99 INMUX plane 2,1
00  // 41 x15y99 INMUX plane 4,3
00  // 42 x15y99 INMUX plane 6,5
00  // 43 x15y99 INMUX plane 8,7
00  // 44 x15y99 INMUX plane 10,9
00  // 45 x15y99 INMUX plane 12,11
00  // 46 x15y100 INMUX plane 2,1
00  // 47 x15y100 INMUX plane 4,3
00  // 48 x15y100 INMUX plane 6,5
00  // 49 x15y100 INMUX plane 8,7
00  // 50 x15y100 INMUX plane 10,9
00  // 51 x15y100 INMUX plane 12,11
00  // 52 x16y99 INMUX plane 2,1
00  // 53 x16y99 INMUX plane 4,3
00  // 54 x16y99 INMUX plane 6,5
00  // 55 x16y99 INMUX plane 8,7
00  // 56 x16y99 INMUX plane 10,9
00  // 57 x16y99 INMUX plane 12,11
00  // 58 x16y100 INMUX plane 2,1
00  // 59 x16y100 INMUX plane 4,3
00  // 60 x16y100 INMUX plane 6,5
00  // 61 x16y100 INMUX plane 8,7
00  // 62 x16y100 INMUX plane 10,9
00  // 63 x16y100 INMUX plane 12,11
00  // 64 x15y99 SB_BIG plane 1
00  // 65 x15y99 SB_BIG plane 1
00  // 66 x15y99 SB_DRIVE plane 2,1
00  // 67 x15y99 SB_BIG plane 2
00  // 68 x15y99 SB_BIG plane 2
00  // 69 x15y99 SB_BIG plane 3
00  // 70 x15y99 SB_BIG plane 3
00  // 71 x15y99 SB_DRIVE plane 4,3
00  // 72 x15y99 SB_BIG plane 4
00  // 73 x15y99 SB_BIG plane 4
00  // 74 x15y99 SB_BIG plane 5
00  // 75 x15y99 SB_BIG plane 5
00  // 76 x15y99 SB_DRIVE plane 6,5
00  // 77 x15y99 SB_BIG plane 6
00  // 78 x15y99 SB_BIG plane 6
00  // 79 x15y99 SB_BIG plane 7
00  // 80 x15y99 SB_BIG plane 7
00  // 81 x15y99 SB_DRIVE plane 8,7
00  // 82 x15y99 SB_BIG plane 8
00  // 83 x15y99 SB_BIG plane 8
00  // 84 x15y99 SB_BIG plane 9
00  // 85 x15y99 SB_BIG plane 9
04  // 86 x15y99 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x19y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AEC7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
32 // y_sel: 99
3F // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AECF
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x19y99 CPE[0]
00  //  1 x19y99 CPE[1]
00  //  2 x19y99 CPE[2]
00  //  3 x19y99 CPE[3]
00  //  4 x19y99 CPE[4]
00  //  5 x19y99 CPE[5]
00  //  6 x19y99 CPE[6]
00  //  7 x19y99 CPE[7]
00  //  8 x19y99 CPE[8]
00  //  9 x19y99 CPE[9]
00  // 10 x19y100 CPE[0]
00  // 11 x19y100 CPE[1]
00  // 12 x19y100 CPE[2]
00  // 13 x19y100 CPE[3]
00  // 14 x19y100 CPE[4]
00  // 15 x19y100 CPE[5]
00  // 16 x19y100 CPE[6]
00  // 17 x19y100 CPE[7]
00  // 18 x19y100 CPE[8]
00  // 19 x19y100 CPE[9]
00  // 20 x20y99 CPE[0]
00  // 21 x20y99 CPE[1]
00  // 22 x20y99 CPE[2]
00  // 23 x20y99 CPE[3]
00  // 24 x20y99 CPE[4]
00  // 25 x20y99 CPE[5]
00  // 26 x20y99 CPE[6]
00  // 27 x20y99 CPE[7]
00  // 28 x20y99 CPE[8]
00  // 29 x20y99 CPE[9]
00  // 30 x20y100 CPE[0]
00  // 31 x20y100 CPE[1]
00  // 32 x20y100 CPE[2]
00  // 33 x20y100 CPE[3]
00  // 34 x20y100 CPE[4]
00  // 35 x20y100 CPE[5]
00  // 36 x20y100 CPE[6]
00  // 37 x20y100 CPE[7]
00  // 38 x20y100 CPE[8]
00  // 39 x20y100 CPE[9]
00  // 40 x19y99 INMUX plane 2,1
00  // 41 x19y99 INMUX plane 4,3
00  // 42 x19y99 INMUX plane 6,5
00  // 43 x19y99 INMUX plane 8,7
00  // 44 x19y99 INMUX plane 10,9
00  // 45 x19y99 INMUX plane 12,11
00  // 46 x19y100 INMUX plane 2,1
00  // 47 x19y100 INMUX plane 4,3
00  // 48 x19y100 INMUX plane 6,5
00  // 49 x19y100 INMUX plane 8,7
00  // 50 x19y100 INMUX plane 10,9
00  // 51 x19y100 INMUX plane 12,11
00  // 52 x20y99 INMUX plane 2,1
00  // 53 x20y99 INMUX plane 4,3
01  // 54 x20y99 INMUX plane 6,5
00  // 55 x20y99 INMUX plane 8,7
00  // 56 x20y99 INMUX plane 10,9
00  // 57 x20y99 INMUX plane 12,11
08  // 58 x20y100 INMUX plane 2,1
00  // 59 x20y100 INMUX plane 4,3
00  // 60 x20y100 INMUX plane 6,5
00  // 61 x20y100 INMUX plane 8,7
08  // 62 x20y100 INMUX plane 10,9
00  // 63 x20y100 INMUX plane 12,11
00  // 64 x19y99 SB_BIG plane 1
00  // 65 x19y99 SB_BIG plane 1
00  // 66 x19y99 SB_DRIVE plane 2,1
00  // 67 x19y99 SB_BIG plane 2
00  // 68 x19y99 SB_BIG plane 2
00  // 69 x19y99 SB_BIG plane 3
00  // 70 x19y99 SB_BIG plane 3
00  // 71 x19y99 SB_DRIVE plane 4,3
00  // 72 x19y99 SB_BIG plane 4
00  // 73 x19y99 SB_BIG plane 4
39  // 74 x19y99 SB_BIG plane 5
00  // 75 x19y99 SB_BIG plane 5
00  // 76 x19y99 SB_DRIVE plane 6,5
00  // 77 x19y99 SB_BIG plane 6
00  // 78 x19y99 SB_BIG plane 6
02  // 79 x19y99 SB_BIG plane 7
1A  // 80 x19y99 SB_BIG plane 7
08  // 81 x19y99 SB_DRIVE plane 8,7
D5 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x21y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AF27     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
32 // y_sel: 99
E7 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF2F
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x21y99 CPE[0]  _a1424  C_MX2b////    
00  //  1 x21y99 CPE[1]
00  //  2 x21y99 CPE[2]
00  //  3 x21y99 CPE[3]
00  //  4 x21y99 CPE[4]
00  //  5 x21y99 CPE[5]
00  //  6 x21y99 CPE[6]
00  //  7 x21y99 CPE[7]
00  //  8 x21y99 CPE[8]
00  //  9 x21y99 CPE[9]
00  // 10 x21y100 CPE[0]
00  // 11 x21y100 CPE[1]
00  // 12 x21y100 CPE[2]
00  // 13 x21y100 CPE[3]
00  // 14 x21y100 CPE[4]
00  // 15 x21y100 CPE[5]
00  // 16 x21y100 CPE[6]
00  // 17 x21y100 CPE[7]
00  // 18 x21y100 CPE[8]
00  // 19 x21y100 CPE[9]
00  // 20 x22y99 CPE[0]
00  // 21 x22y99 CPE[1]
00  // 22 x22y99 CPE[2]
00  // 23 x22y99 CPE[3]
00  // 24 x22y99 CPE[4]
00  // 25 x22y99 CPE[5]
00  // 26 x22y99 CPE[6]
00  // 27 x22y99 CPE[7]
00  // 28 x22y99 CPE[8]
00  // 29 x22y99 CPE[9]
00  // 30 x22y100 CPE[0]
00  // 31 x22y100 CPE[1]
00  // 32 x22y100 CPE[2]
00  // 33 x22y100 CPE[3]
00  // 34 x22y100 CPE[4]
00  // 35 x22y100 CPE[5]
00  // 36 x22y100 CPE[6]
00  // 37 x22y100 CPE[7]
00  // 38 x22y100 CPE[8]
00  // 39 x22y100 CPE[9]
28  // 40 x21y99 INMUX plane 2,1
00  // 41 x21y99 INMUX plane 4,3
00  // 42 x21y99 INMUX plane 6,5
27  // 43 x21y99 INMUX plane 8,7
00  // 44 x21y99 INMUX plane 10,9
03  // 45 x21y99 INMUX plane 12,11
02  // 46 x21y100 INMUX plane 2,1
00  // 47 x21y100 INMUX plane 4,3
00  // 48 x21y100 INMUX plane 6,5
00  // 49 x21y100 INMUX plane 8,7
00  // 50 x21y100 INMUX plane 10,9
00  // 51 x21y100 INMUX plane 12,11
0D  // 52 x22y99 INMUX plane 2,1
00  // 53 x22y99 INMUX plane 4,3
02  // 54 x22y99 INMUX plane 6,5
68  // 55 x22y99 INMUX plane 8,7
00  // 56 x22y99 INMUX plane 10,9
40  // 57 x22y99 INMUX plane 12,11
08  // 58 x22y100 INMUX plane 2,1
00  // 59 x22y100 INMUX plane 4,3
04  // 60 x22y100 INMUX plane 6,5
40  // 61 x22y100 INMUX plane 8,7
00  // 62 x22y100 INMUX plane 10,9
40  // 63 x22y100 INMUX plane 12,11
48  // 64 x22y100 SB_BIG plane 1
18  // 65 x22y100 SB_BIG plane 1
00  // 66 x22y100 SB_DRIVE plane 2,1
89  // 67 x22y100 SB_BIG plane 2
00  // 68 x22y100 SB_BIG plane 2
00  // 69 x22y100 SB_BIG plane 3
00  // 70 x22y100 SB_BIG plane 3
00  // 71 x22y100 SB_DRIVE plane 4,3
00  // 72 x22y100 SB_BIG plane 4
00  // 73 x22y100 SB_BIG plane 4
48  // 74 x22y100 SB_BIG plane 5
12  // 75 x22y100 SB_BIG plane 5
00  // 76 x22y100 SB_DRIVE plane 6,5
00  // 77 x22y100 SB_BIG plane 6
00  // 78 x22y100 SB_BIG plane 6
00  // 79 x22y100 SB_BIG plane 7
00  // 80 x22y100 SB_BIG plane 7
00  // 81 x22y100 SB_DRIVE plane 8,7
00  // 82 x22y100 SB_BIG plane 8
00  // 83 x22y100 SB_BIG plane 8
00  // 84 x22y100 SB_BIG plane 9
00  // 85 x22y100 SB_BIG plane 9
00  // 86 x22y100 SB_DRIVE plane 10,9
00  // 87 x22y100 SB_BIG plane 10
00  // 88 x22y100 SB_BIG plane 10
00  // 89 x22y100 SB_BIG plane 11
00  // 90 x22y100 SB_BIG plane 11
10  // 91 x22y100 SB_DRIVE plane 12,11
39  // 92 x22y100 SB_BIG plane 12
00  // 93 x22y100 SB_BIG plane 12
A8  // 94 x21y99 SB_SML plane 1
92  // 95 x21y99 SB_SML plane 2,1
04  // 96 x21y99 SB_SML plane 2
00  // 97 x21y99 SB_SML plane 3
00  // 98 x21y99 SB_SML plane 4,3
00  // 99 x21y99 SB_SML plane 4
A1  // 100 x21y99 SB_SML plane 5
02  // 101 x21y99 SB_SML plane 6,5
00  // 102 x21y99 SB_SML plane 6
00  // 103 x21y99 SB_SML plane 7
00  // 104 x21y99 SB_SML plane 8,7
00  // 105 x21y99 SB_SML plane 8
00  // 106 x21y99 SB_SML plane 9
00  // 107 x21y99 SB_SML plane 10,9
00  // 108 x21y99 SB_SML plane 10
02  // 109 x21y99 SB_SML plane 11
03  // 110 x21y99 SB_SML plane 12,11
BB // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x23y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AFA4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
32 // y_sel: 99
EF // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AFAC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y99 CPE[0]  _a347  C_AND/D///    _a254  C_///AND/D
00  //  1 x23y99 CPE[1]
00  //  2 x23y99 CPE[2]
00  //  3 x23y99 CPE[3]
00  //  4 x23y99 CPE[4]
00  //  5 x23y99 CPE[5]
00  //  6 x23y99 CPE[6]
00  //  7 x23y99 CPE[7]
00  //  8 x23y99 CPE[8]
00  //  9 x23y99 CPE[9]
00  // 10 x23y100 CPE[0]  _a1429  C_MX2b////    
00  // 11 x23y100 CPE[1]
00  // 12 x23y100 CPE[2]
00  // 13 x23y100 CPE[3]
00  // 14 x23y100 CPE[4]
00  // 15 x23y100 CPE[5]
00  // 16 x23y100 CPE[6]
00  // 17 x23y100 CPE[7]
00  // 18 x23y100 CPE[8]
00  // 19 x23y100 CPE[9]
00  // 20 x24y99 CPE[0]  _a1434  C_MX2b////    
00  // 21 x24y99 CPE[1]
00  // 22 x24y99 CPE[2]
00  // 23 x24y99 CPE[3]
00  // 24 x24y99 CPE[4]
00  // 25 x24y99 CPE[5]
00  // 26 x24y99 CPE[6]
00  // 27 x24y99 CPE[7]
00  // 28 x24y99 CPE[8]
00  // 29 x24y99 CPE[9]
00  // 30 x24y100 CPE[0]  _a1426  C_MX2b////    
00  // 31 x24y100 CPE[1]
00  // 32 x24y100 CPE[2]
00  // 33 x24y100 CPE[3]
00  // 34 x24y100 CPE[4]
00  // 35 x24y100 CPE[5]
00  // 36 x24y100 CPE[6]
00  // 37 x24y100 CPE[7]
00  // 38 x24y100 CPE[8]
00  // 39 x24y100 CPE[9]
0D  // 40 x23y99 INMUX plane 2,1
06  // 41 x23y99 INMUX plane 4,3
20  // 42 x23y99 INMUX plane 6,5
02  // 43 x23y99 INMUX plane 8,7
07  // 44 x23y99 INMUX plane 10,9
28  // 45 x23y99 INMUX plane 12,11
21  // 46 x23y100 INMUX plane 2,1
00  // 47 x23y100 INMUX plane 4,3
3C  // 48 x23y100 INMUX plane 6,5
18  // 49 x23y100 INMUX plane 8,7
18  // 50 x23y100 INMUX plane 10,9
08  // 51 x23y100 INMUX plane 12,11
00  // 52 x24y99 INMUX plane 2,1
20  // 53 x24y99 INMUX plane 4,3
00  // 54 x24y99 INMUX plane 6,5
35  // 55 x24y99 INMUX plane 8,7
AA  // 56 x24y99 INMUX plane 10,9
28  // 57 x24y99 INMUX plane 12,11
03  // 58 x24y100 INMUX plane 2,1
00  // 59 x24y100 INMUX plane 4,3
1F  // 60 x24y100 INMUX plane 6,5
00  // 61 x24y100 INMUX plane 8,7
41  // 62 x24y100 INMUX plane 10,9
00  // 63 x24y100 INMUX plane 12,11
C8  // 64 x23y99 SB_BIG plane 1
12  // 65 x23y99 SB_BIG plane 1
00  // 66 x23y99 SB_DRIVE plane 2,1
8E  // 67 x23y99 SB_BIG plane 2
24  // 68 x23y99 SB_BIG plane 2
48  // 69 x23y99 SB_BIG plane 3
12  // 70 x23y99 SB_BIG plane 3
00  // 71 x23y99 SB_DRIVE plane 4,3
48  // 72 x23y99 SB_BIG plane 4
12  // 73 x23y99 SB_BIG plane 4
48  // 74 x23y99 SB_BIG plane 5
04  // 75 x23y99 SB_BIG plane 5
04  // 76 x23y99 SB_DRIVE plane 6,5
48  // 77 x23y99 SB_BIG plane 6
12  // 78 x23y99 SB_BIG plane 6
92  // 79 x23y99 SB_BIG plane 7
18  // 80 x23y99 SB_BIG plane 7
08  // 81 x23y99 SB_DRIVE plane 8,7
48  // 82 x23y99 SB_BIG plane 8
12  // 83 x23y99 SB_BIG plane 8
2A  // 84 x23y99 SB_BIG plane 9
12  // 85 x23y99 SB_BIG plane 9
00  // 86 x23y99 SB_DRIVE plane 10,9
48  // 87 x23y99 SB_BIG plane 10
12  // 88 x23y99 SB_BIG plane 10
48  // 89 x23y99 SB_BIG plane 11
10  // 90 x23y99 SB_BIG plane 11
00  // 91 x23y99 SB_DRIVE plane 12,11
48  // 92 x23y99 SB_BIG plane 12
12  // 93 x23y99 SB_BIG plane 12
C8  // 94 x24y100 SB_SML plane 1
82  // 95 x24y100 SB_SML plane 2,1
2A  // 96 x24y100 SB_SML plane 2
A8  // 97 x24y100 SB_SML plane 3
82  // 98 x24y100 SB_SML plane 4,3
2A  // 99 x24y100 SB_SML plane 4
A8  // 100 x24y100 SB_SML plane 5
12  // 101 x24y100 SB_SML plane 6,5
2A  // 102 x24y100 SB_SML plane 6
36  // 103 x24y100 SB_SML plane 7
84  // 104 x24y100 SB_SML plane 8,7
0A  // 105 x24y100 SB_SML plane 8
88  // 106 x24y100 SB_SML plane 9
82  // 107 x24y100 SB_SML plane 10,9
2A  // 108 x24y100 SB_SML plane 10
A8  // 109 x24y100 SB_SML plane 11
82  // 110 x24y100 SB_SML plane 12,11
2A  // 111 x24y100 SB_SML plane 12
68 // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x25y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B022     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
32 // y_sel: 99
37 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B02A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y99 CPE[0]  _a351  C_AND/D///    _a359  C_///AND/D
00  //  1 x25y99 CPE[1]
00  //  2 x25y99 CPE[2]
00  //  3 x25y99 CPE[3]
00  //  4 x25y99 CPE[4]
00  //  5 x25y99 CPE[5]
00  //  6 x25y99 CPE[6]
00  //  7 x25y99 CPE[7]
00  //  8 x25y99 CPE[8]
00  //  9 x25y99 CPE[9]
00  // 10 x25y100 CPE[0]  _a1161  C_MX4b////    
00  // 11 x25y100 CPE[1]
00  // 12 x25y100 CPE[2]
00  // 13 x25y100 CPE[3]
00  // 14 x25y100 CPE[4]
00  // 15 x25y100 CPE[5]
00  // 16 x25y100 CPE[6]
00  // 17 x25y100 CPE[7]
00  // 18 x25y100 CPE[8]
00  // 19 x25y100 CPE[9]
00  // 20 x26y99 CPE[0]  _a559  C_AND////    _a1636  C_////Bridge
00  // 21 x26y99 CPE[1]
00  // 22 x26y99 CPE[2]
00  // 23 x26y99 CPE[3]
00  // 24 x26y99 CPE[4]
00  // 25 x26y99 CPE[5]
00  // 26 x26y99 CPE[6]
00  // 27 x26y99 CPE[7]
00  // 28 x26y99 CPE[8]
00  // 29 x26y99 CPE[9]
00  // 30 x26y100 CPE[0]  _a340  C_///AND/
00  // 31 x26y100 CPE[1]
00  // 32 x26y100 CPE[2]
00  // 33 x26y100 CPE[3]
00  // 34 x26y100 CPE[4]
00  // 35 x26y100 CPE[5]
00  // 36 x26y100 CPE[6]
00  // 37 x26y100 CPE[7]
00  // 38 x26y100 CPE[8]
00  // 39 x26y100 CPE[9]
08  // 40 x25y99 INMUX plane 2,1
0E  // 41 x25y99 INMUX plane 4,3
28  // 42 x25y99 INMUX plane 6,5
02  // 43 x25y99 INMUX plane 8,7
00  // 44 x25y99 INMUX plane 10,9
00  // 45 x25y99 INMUX plane 12,11
05  // 46 x25y100 INMUX plane 2,1
28  // 47 x25y100 INMUX plane 4,3
2F  // 48 x25y100 INMUX plane 6,5
2A  // 49 x25y100 INMUX plane 8,7
12  // 50 x25y100 INMUX plane 10,9
10  // 51 x25y100 INMUX plane 12,11
00  // 52 x26y99 INMUX plane 2,1
05  // 53 x26y99 INMUX plane 4,3
6D  // 54 x26y99 INMUX plane 6,5
7E  // 55 x26y99 INMUX plane 8,7
A8  // 56 x26y99 INMUX plane 10,9
E0  // 57 x26y99 INMUX plane 12,11
01  // 58 x26y100 INMUX plane 2,1
38  // 59 x26y100 INMUX plane 4,3
40  // 60 x26y100 INMUX plane 6,5
C0  // 61 x26y100 INMUX plane 8,7
48  // 62 x26y100 INMUX plane 10,9
E8  // 63 x26y100 INMUX plane 12,11
48  // 64 x26y100 SB_BIG plane 1
12  // 65 x26y100 SB_BIG plane 1
01  // 66 x26y100 SB_DRIVE plane 2,1
88  // 67 x26y100 SB_BIG plane 2
12  // 68 x26y100 SB_BIG plane 2
48  // 69 x26y100 SB_BIG plane 3
12  // 70 x26y100 SB_BIG plane 3
00  // 71 x26y100 SB_DRIVE plane 4,3
48  // 72 x26y100 SB_BIG plane 4
12  // 73 x26y100 SB_BIG plane 4
08  // 74 x26y100 SB_BIG plane 5
02  // 75 x26y100 SB_BIG plane 5
00  // 76 x26y100 SB_DRIVE plane 6,5
48  // 77 x26y100 SB_BIG plane 6
12  // 78 x26y100 SB_BIG plane 6
48  // 79 x26y100 SB_BIG plane 7
10  // 80 x26y100 SB_BIG plane 7
00  // 81 x26y100 SB_DRIVE plane 8,7
48  // 82 x26y100 SB_BIG plane 8
12  // 83 x26y100 SB_BIG plane 8
48  // 84 x26y100 SB_BIG plane 9
14  // 85 x26y100 SB_BIG plane 9
00  // 86 x26y100 SB_DRIVE plane 10,9
C9  // 87 x26y100 SB_BIG plane 10
24  // 88 x26y100 SB_BIG plane 10
48  // 89 x26y100 SB_BIG plane 11
12  // 90 x26y100 SB_BIG plane 11
00  // 91 x26y100 SB_DRIVE plane 12,11
48  // 92 x26y100 SB_BIG plane 12
16  // 93 x26y100 SB_BIG plane 12
A8  // 94 x25y99 SB_SML plane 1
92  // 95 x25y99 SB_SML plane 2,1
2B  // 96 x25y99 SB_SML plane 2
A8  // 97 x25y99 SB_SML plane 3
82  // 98 x25y99 SB_SML plane 4,3
2A  // 99 x25y99 SB_SML plane 4
08  // 100 x25y99 SB_SML plane 5
82  // 101 x25y99 SB_SML plane 6,5
2A  // 102 x25y99 SB_SML plane 6
B2  // 103 x25y99 SB_SML plane 7
85  // 104 x25y99 SB_SML plane 8,7
28  // 105 x25y99 SB_SML plane 8
A8  // 106 x25y99 SB_SML plane 9
82  // 107 x25y99 SB_SML plane 10,9
28  // 108 x25y99 SB_SML plane 10
13  // 109 x25y99 SB_SML plane 11
87  // 110 x25y99 SB_SML plane 12,11
2A  // 111 x25y99 SB_SML plane 12
43 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x27y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
32 // y_sel: 99
5F // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B0A8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y99 CPE[0]  _a557  C_AND////    
00  //  1 x27y99 CPE[1]
00  //  2 x27y99 CPE[2]
00  //  3 x27y99 CPE[3]
00  //  4 x27y99 CPE[4]
00  //  5 x27y99 CPE[5]
00  //  6 x27y99 CPE[6]
00  //  7 x27y99 CPE[7]
00  //  8 x27y99 CPE[8]
00  //  9 x27y99 CPE[9]
00  // 10 x27y100 CPE[0]  _a1360  C_AND////    _a369  C_///ORAND/
00  // 11 x27y100 CPE[1]
00  // 12 x27y100 CPE[2]
00  // 13 x27y100 CPE[3]
00  // 14 x27y100 CPE[4]
00  // 15 x27y100 CPE[5]
00  // 16 x27y100 CPE[6]
00  // 17 x27y100 CPE[7]
00  // 18 x27y100 CPE[8]
00  // 19 x27y100 CPE[9]
00  // 20 x28y99 CPE[0]  _a364  C_AND////    _a555  C_///AND/
00  // 21 x28y99 CPE[1]
00  // 22 x28y99 CPE[2]
00  // 23 x28y99 CPE[3]
00  // 24 x28y99 CPE[4]
00  // 25 x28y99 CPE[5]
00  // 26 x28y99 CPE[6]
00  // 27 x28y99 CPE[7]
00  // 28 x28y99 CPE[8]
00  // 29 x28y99 CPE[9]
00  // 30 x28y100 CPE[0]  _a554  C_///AND/
00  // 31 x28y100 CPE[1]
00  // 32 x28y100 CPE[2]
00  // 33 x28y100 CPE[3]
00  // 34 x28y100 CPE[4]
00  // 35 x28y100 CPE[5]
00  // 36 x28y100 CPE[6]
00  // 37 x28y100 CPE[7]
00  // 38 x28y100 CPE[8]
00  // 39 x28y100 CPE[9]
08  // 40 x27y99 INMUX plane 2,1
03  // 41 x27y99 INMUX plane 4,3
20  // 42 x27y99 INMUX plane 6,5
06  // 43 x27y99 INMUX plane 8,7
08  // 44 x27y99 INMUX plane 10,9
03  // 45 x27y99 INMUX plane 12,11
2D  // 46 x27y100 INMUX plane 2,1
3D  // 47 x27y100 INMUX plane 4,3
13  // 48 x27y100 INMUX plane 6,5
2E  // 49 x27y100 INMUX plane 8,7
00  // 50 x27y100 INMUX plane 10,9
28  // 51 x27y100 INMUX plane 12,11
28  // 52 x28y99 INMUX plane 2,1
12  // 53 x28y99 INMUX plane 4,3
01  // 54 x28y99 INMUX plane 6,5
F1  // 55 x28y99 INMUX plane 8,7
08  // 56 x28y99 INMUX plane 10,9
C8  // 57 x28y99 INMUX plane 12,11
30  // 58 x28y100 INMUX plane 2,1
04  // 59 x28y100 INMUX plane 4,3
10  // 60 x28y100 INMUX plane 6,5
40  // 61 x28y100 INMUX plane 8,7
88  // 62 x28y100 INMUX plane 10,9
C0  // 63 x28y100 INMUX plane 12,11
48  // 64 x27y99 SB_BIG plane 1
12  // 65 x27y99 SB_BIG plane 1
00  // 66 x27y99 SB_DRIVE plane 2,1
09  // 67 x27y99 SB_BIG plane 2
25  // 68 x27y99 SB_BIG plane 2
48  // 69 x27y99 SB_BIG plane 3
12  // 70 x27y99 SB_BIG plane 3
00  // 71 x27y99 SB_DRIVE plane 4,3
48  // 72 x27y99 SB_BIG plane 4
12  // 73 x27y99 SB_BIG plane 4
48  // 74 x27y99 SB_BIG plane 5
12  // 75 x27y99 SB_BIG plane 5
00  // 76 x27y99 SB_DRIVE plane 6,5
48  // 77 x27y99 SB_BIG plane 6
12  // 78 x27y99 SB_BIG plane 6
12  // 79 x27y99 SB_BIG plane 7
16  // 80 x27y99 SB_BIG plane 7
01  // 81 x27y99 SB_DRIVE plane 8,7
08  // 82 x27y99 SB_BIG plane 8
12  // 83 x27y99 SB_BIG plane 8
48  // 84 x27y99 SB_BIG plane 9
12  // 85 x27y99 SB_BIG plane 9
00  // 86 x27y99 SB_DRIVE plane 10,9
8E  // 87 x27y99 SB_BIG plane 10
25  // 88 x27y99 SB_BIG plane 10
48  // 89 x27y99 SB_BIG plane 11
12  // 90 x27y99 SB_BIG plane 11
00  // 91 x27y99 SB_DRIVE plane 12,11
8E  // 92 x27y99 SB_BIG plane 12
24  // 93 x27y99 SB_BIG plane 12
A8  // 94 x28y100 SB_SML plane 1
82  // 95 x28y100 SB_SML plane 2,1
2A  // 96 x28y100 SB_SML plane 2
E9  // 97 x28y100 SB_SML plane 3
85  // 98 x28y100 SB_SML plane 4,3
2A  // 99 x28y100 SB_SML plane 4
A8  // 100 x28y100 SB_SML plane 5
42  // 101 x28y100 SB_SML plane 6,5
6C  // 102 x28y100 SB_SML plane 6
71  // 103 x28y100 SB_SML plane 7
85  // 104 x28y100 SB_SML plane 8,7
4A  // 105 x28y100 SB_SML plane 8
28  // 106 x28y100 SB_SML plane 9
82  // 107 x28y100 SB_SML plane 10,9
22  // 108 x28y100 SB_SML plane 10
A1  // 109 x28y100 SB_SML plane 11
82  // 110 x28y100 SB_SML plane 12,11
2A  // 111 x28y100 SB_SML plane 12
8D // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x29y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B11E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
32 // y_sel: 99
87 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B126
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y99 CPE[0]  net1 = net2: _a262  C_AND///AND/
00  //  1 x29y99 CPE[1]
00  //  2 x29y99 CPE[2]
00  //  3 x29y99 CPE[3]
00  //  4 x29y99 CPE[4]
00  //  5 x29y99 CPE[5]
00  //  6 x29y99 CPE[6]
00  //  7 x29y99 CPE[7]
00  //  8 x29y99 CPE[8]
00  //  9 x29y99 CPE[9]
00  // 10 x29y100 CPE[0]  _a1613  C_////Bridge
00  // 11 x29y100 CPE[1]
00  // 12 x29y100 CPE[2]
00  // 13 x29y100 CPE[3]
00  // 14 x29y100 CPE[4]
00  // 15 x29y100 CPE[5]
00  // 16 x29y100 CPE[6]
00  // 17 x29y100 CPE[7]
00  // 18 x29y100 CPE[8]
00  // 19 x29y100 CPE[9]
00  // 20 x30y99 CPE[0]  _a334  C_AND////    _a923  C_///AND/D
00  // 21 x30y99 CPE[1]
00  // 22 x30y99 CPE[2]
00  // 23 x30y99 CPE[3]
00  // 24 x30y99 CPE[4]
00  // 25 x30y99 CPE[5]
00  // 26 x30y99 CPE[6]
00  // 27 x30y99 CPE[7]
00  // 28 x30y99 CPE[8]
00  // 29 x30y99 CPE[9]
00  // 30 x30y100 CPE[0]  _a370  C_AND////    _a924  C_///AND/D
00  // 31 x30y100 CPE[1]
00  // 32 x30y100 CPE[2]
00  // 33 x30y100 CPE[3]
00  // 34 x30y100 CPE[4]
00  // 35 x30y100 CPE[5]
00  // 36 x30y100 CPE[6]
00  // 37 x30y100 CPE[7]
00  // 38 x30y100 CPE[8]
00  // 39 x30y100 CPE[9]
11  // 40 x29y99 INMUX plane 2,1
1B  // 41 x29y99 INMUX plane 4,3
28  // 42 x29y99 INMUX plane 6,5
22  // 43 x29y99 INMUX plane 8,7
00  // 44 x29y99 INMUX plane 10,9
05  // 45 x29y99 INMUX plane 12,11
10  // 46 x29y100 INMUX plane 2,1
02  // 47 x29y100 INMUX plane 4,3
20  // 48 x29y100 INMUX plane 6,5
01  // 49 x29y100 INMUX plane 8,7
00  // 50 x29y100 INMUX plane 10,9
02  // 51 x29y100 INMUX plane 12,11
20  // 52 x30y99 INMUX plane 2,1
2D  // 53 x30y99 INMUX plane 4,3
20  // 54 x30y99 INMUX plane 6,5
70  // 55 x30y99 INMUX plane 8,7
A1  // 56 x30y99 INMUX plane 10,9
44  // 57 x30y99 INMUX plane 12,11
03  // 58 x30y100 INMUX plane 2,1
08  // 59 x30y100 INMUX plane 4,3
1E  // 60 x30y100 INMUX plane 6,5
5B  // 61 x30y100 INMUX plane 8,7
21  // 62 x30y100 INMUX plane 10,9
E3  // 63 x30y100 INMUX plane 12,11
96  // 64 x30y100 SB_BIG plane 1
12  // 65 x30y100 SB_BIG plane 1
00  // 66 x30y100 SB_DRIVE plane 2,1
48  // 67 x30y100 SB_BIG plane 2
10  // 68 x30y100 SB_BIG plane 2
94  // 69 x30y100 SB_BIG plane 3
72  // 70 x30y100 SB_BIG plane 3
00  // 71 x30y100 SB_DRIVE plane 4,3
08  // 72 x30y100 SB_BIG plane 4
12  // 73 x30y100 SB_BIG plane 4
48  // 74 x30y100 SB_BIG plane 5
12  // 75 x30y100 SB_BIG plane 5
00  // 76 x30y100 SB_DRIVE plane 6,5
90  // 77 x30y100 SB_BIG plane 6
44  // 78 x30y100 SB_BIG plane 6
48  // 79 x30y100 SB_BIG plane 7
12  // 80 x30y100 SB_BIG plane 7
00  // 81 x30y100 SB_DRIVE plane 8,7
48  // 82 x30y100 SB_BIG plane 8
12  // 83 x30y100 SB_BIG plane 8
D2  // 84 x30y100 SB_BIG plane 9
20  // 85 x30y100 SB_BIG plane 9
00  // 86 x30y100 SB_DRIVE plane 10,9
48  // 87 x30y100 SB_BIG plane 10
12  // 88 x30y100 SB_BIG plane 10
90  // 89 x30y100 SB_BIG plane 11
44  // 90 x30y100 SB_BIG plane 11
00  // 91 x30y100 SB_DRIVE plane 12,11
61  // 92 x30y100 SB_BIG plane 12
10  // 93 x30y100 SB_BIG plane 12
51  // 94 x29y99 SB_SML plane 1
11  // 95 x29y99 SB_SML plane 2,1
2B  // 96 x29y99 SB_SML plane 2
28  // 97 x29y99 SB_SML plane 3
82  // 98 x29y99 SB_SML plane 4,3
3A  // 99 x29y99 SB_SML plane 4
A8  // 100 x29y99 SB_SML plane 5
42  // 101 x29y99 SB_SML plane 6,5
73  // 102 x29y99 SB_SML plane 6
32  // 103 x29y99 SB_SML plane 7
87  // 104 x29y99 SB_SML plane 8,7
2C  // 105 x29y99 SB_SML plane 8
54  // 106 x29y99 SB_SML plane 9
83  // 107 x29y99 SB_SML plane 10,9
2A  // 108 x29y99 SB_SML plane 10
88  // 109 x29y99 SB_SML plane 11
82  // 110 x29y99 SB_SML plane 12,11
2A  // 111 x29y99 SB_SML plane 12
11 // -- CRC low byte
6B // -- CRC high byte


// Config Latches on x31y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B19C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
32 // y_sel: 99
DE // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B1A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y99 CPE[0]  _a1349  C_///AND/
00  //  1 x31y99 CPE[1]
00  //  2 x31y99 CPE[2]
00  //  3 x31y99 CPE[3]
00  //  4 x31y99 CPE[4]
00  //  5 x31y99 CPE[5]
00  //  6 x31y99 CPE[6]
00  //  7 x31y99 CPE[7]
00  //  8 x31y99 CPE[8]
00  //  9 x31y99 CPE[9]
00  // 10 x31y100 CPE[0]  _a922  C_AND/D///    
00  // 11 x31y100 CPE[1]
00  // 12 x31y100 CPE[2]
00  // 13 x31y100 CPE[3]
00  // 14 x31y100 CPE[4]
00  // 15 x31y100 CPE[5]
00  // 16 x31y100 CPE[6]
00  // 17 x31y100 CPE[7]
00  // 18 x31y100 CPE[8]
00  // 19 x31y100 CPE[9]
00  // 20 x32y99 CPE[0]  _a44  C_AND////    _a1622  C_////Bridge
00  // 21 x32y99 CPE[1]
00  // 22 x32y99 CPE[2]
00  // 23 x32y99 CPE[3]
00  // 24 x32y99 CPE[4]
00  // 25 x32y99 CPE[5]
00  // 26 x32y99 CPE[6]
00  // 27 x32y99 CPE[7]
00  // 28 x32y99 CPE[8]
00  // 29 x32y99 CPE[9]
00  // 30 x32y100 CPE[0]  _a228  C_MX2b////    
00  // 31 x32y100 CPE[1]
00  // 32 x32y100 CPE[2]
00  // 33 x32y100 CPE[3]
00  // 34 x32y100 CPE[4]
00  // 35 x32y100 CPE[5]
00  // 36 x32y100 CPE[6]
00  // 37 x32y100 CPE[7]
00  // 38 x32y100 CPE[8]
00  // 39 x32y100 CPE[9]
00  // 40 x31y99 INMUX plane 2,1
25  // 41 x31y99 INMUX plane 4,3
00  // 42 x31y99 INMUX plane 6,5
00  // 43 x31y99 INMUX plane 8,7
00  // 44 x31y99 INMUX plane 10,9
10  // 45 x31y99 INMUX plane 12,11
00  // 46 x31y100 INMUX plane 2,1
28  // 47 x31y100 INMUX plane 4,3
08  // 48 x31y100 INMUX plane 6,5
07  // 49 x31y100 INMUX plane 8,7
27  // 50 x31y100 INMUX plane 10,9
04  // 51 x31y100 INMUX plane 12,11
29  // 52 x32y99 INMUX plane 2,1
18  // 53 x32y99 INMUX plane 4,3
50  // 54 x32y99 INMUX plane 6,5
11  // 55 x32y99 INMUX plane 8,7
80  // 56 x32y99 INMUX plane 10,9
18  // 57 x32y99 INMUX plane 12,11
05  // 58 x32y100 INMUX plane 2,1
38  // 59 x32y100 INMUX plane 4,3
56  // 60 x32y100 INMUX plane 6,5
02  // 61 x32y100 INMUX plane 8,7
40  // 62 x32y100 INMUX plane 10,9
E9  // 63 x32y100 INMUX plane 12,11
41  // 64 x31y99 SB_BIG plane 1
12  // 65 x31y99 SB_BIG plane 1
00  // 66 x31y99 SB_DRIVE plane 2,1
88  // 67 x31y99 SB_BIG plane 2
12  // 68 x31y99 SB_BIG plane 2
08  // 69 x31y99 SB_BIG plane 3
12  // 70 x31y99 SB_BIG plane 3
00  // 71 x31y99 SB_DRIVE plane 4,3
48  // 72 x31y99 SB_BIG plane 4
12  // 73 x31y99 SB_BIG plane 4
69  // 74 x31y99 SB_BIG plane 5
12  // 75 x31y99 SB_BIG plane 5
01  // 76 x31y99 SB_DRIVE plane 6,5
48  // 77 x31y99 SB_BIG plane 6
12  // 78 x31y99 SB_BIG plane 6
01  // 79 x31y99 SB_BIG plane 7
00  // 80 x31y99 SB_BIG plane 7
09  // 81 x31y99 SB_DRIVE plane 8,7
48  // 82 x31y99 SB_BIG plane 8
12  // 83 x31y99 SB_BIG plane 8
48  // 84 x31y99 SB_BIG plane 9
12  // 85 x31y99 SB_BIG plane 9
00  // 86 x31y99 SB_DRIVE plane 10,9
08  // 87 x31y99 SB_BIG plane 10
13  // 88 x31y99 SB_BIG plane 10
08  // 89 x31y99 SB_BIG plane 11
02  // 90 x31y99 SB_BIG plane 11
08  // 91 x31y99 SB_DRIVE plane 12,11
92  // 92 x31y99 SB_BIG plane 12
28  // 93 x31y99 SB_BIG plane 12
A8  // 94 x32y100 SB_SML plane 1
82  // 95 x32y100 SB_SML plane 2,1
2E  // 96 x32y100 SB_SML plane 2
A8  // 97 x32y100 SB_SML plane 3
42  // 98 x32y100 SB_SML plane 4,3
3D  // 99 x32y100 SB_SML plane 4
A8  // 100 x32y100 SB_SML plane 5
92  // 101 x32y100 SB_SML plane 6,5
06  // 102 x32y100 SB_SML plane 6
4E  // 103 x32y100 SB_SML plane 7
84  // 104 x32y100 SB_SML plane 8,7
2A  // 105 x32y100 SB_SML plane 8
A8  // 106 x32y100 SB_SML plane 9
22  // 107 x32y100 SB_SML plane 10,9
5B  // 108 x32y100 SB_SML plane 10
A8  // 109 x32y100 SB_SML plane 11
E2  // 110 x32y100 SB_SML plane 12,11
13  // 111 x32y100 SB_SML plane 12
5F // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x33y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B21A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
32 // y_sel: 99
06 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B222
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y99 CPE[0]  net1 = net2: _a604  C_ADDF2///ADDF2/
00  //  1 x33y99 CPE[1]
00  //  2 x33y99 CPE[2]
00  //  3 x33y99 CPE[3]
00  //  4 x33y99 CPE[4]
00  //  5 x33y99 CPE[5]
00  //  6 x33y99 CPE[6]
00  //  7 x33y99 CPE[7]
00  //  8 x33y99 CPE[8]
00  //  9 x33y99 CPE[9]
00  // 10 x33y100 CPE[0]  net1 = net2: _a608  C_ADDF2///ADDF2/
00  // 11 x33y100 CPE[1]
00  // 12 x33y100 CPE[2]
00  // 13 x33y100 CPE[3]
00  // 14 x33y100 CPE[4]
00  // 15 x33y100 CPE[5]
00  // 16 x33y100 CPE[6]
00  // 17 x33y100 CPE[7]
00  // 18 x33y100 CPE[8]
00  // 19 x33y100 CPE[9]
00  // 20 x34y99 CPE[0]
00  // 21 x34y99 CPE[1]
00  // 22 x34y99 CPE[2]
00  // 23 x34y99 CPE[3]
00  // 24 x34y99 CPE[4]
00  // 25 x34y99 CPE[5]
00  // 26 x34y99 CPE[6]
00  // 27 x34y99 CPE[7]
00  // 28 x34y99 CPE[8]
00  // 29 x34y99 CPE[9]
00  // 30 x34y100 CPE[0]  _a264  C_MX2b////    
00  // 31 x34y100 CPE[1]
00  // 32 x34y100 CPE[2]
00  // 33 x34y100 CPE[3]
00  // 34 x34y100 CPE[4]
00  // 35 x34y100 CPE[5]
00  // 36 x34y100 CPE[6]
00  // 37 x34y100 CPE[7]
00  // 38 x34y100 CPE[8]
00  // 39 x34y100 CPE[9]
11  // 40 x33y99 INMUX plane 2,1
0B  // 41 x33y99 INMUX plane 4,3
0D  // 42 x33y99 INMUX plane 6,5
1A  // 43 x33y99 INMUX plane 8,7
00  // 44 x33y99 INMUX plane 10,9
00  // 45 x33y99 INMUX plane 12,11
16  // 46 x33y100 INMUX plane 2,1
11  // 47 x33y100 INMUX plane 4,3
25  // 48 x33y100 INMUX plane 6,5
28  // 49 x33y100 INMUX plane 8,7
00  // 50 x33y100 INMUX plane 10,9
00  // 51 x33y100 INMUX plane 12,11
0D  // 52 x34y99 INMUX plane 2,1
00  // 53 x34y99 INMUX plane 4,3
80  // 54 x34y99 INMUX plane 6,5
80  // 55 x34y99 INMUX plane 8,7
90  // 56 x34y99 INMUX plane 10,9
80  // 57 x34y99 INMUX plane 12,11
00  // 58 x34y100 INMUX plane 2,1
08  // 59 x34y100 INMUX plane 4,3
82  // 60 x34y100 INMUX plane 6,5
A9  // 61 x34y100 INMUX plane 8,7
80  // 62 x34y100 INMUX plane 10,9
C0  // 63 x34y100 INMUX plane 12,11
48  // 64 x34y100 SB_BIG plane 1
12  // 65 x34y100 SB_BIG plane 1
02  // 66 x34y100 SB_DRIVE plane 2,1
14  // 67 x34y100 SB_BIG plane 2
23  // 68 x34y100 SB_BIG plane 2
00  // 69 x34y100 SB_BIG plane 3
00  // 70 x34y100 SB_BIG plane 3
00  // 71 x34y100 SB_DRIVE plane 4,3
48  // 72 x34y100 SB_BIG plane 4
16  // 73 x34y100 SB_BIG plane 4
48  // 74 x34y100 SB_BIG plane 5
12  // 75 x34y100 SB_BIG plane 5
00  // 76 x34y100 SB_DRIVE plane 6,5
48  // 77 x34y100 SB_BIG plane 6
12  // 78 x34y100 SB_BIG plane 6
00  // 79 x34y100 SB_BIG plane 7
04  // 80 x34y100 SB_BIG plane 7
00  // 81 x34y100 SB_DRIVE plane 8,7
48  // 82 x34y100 SB_BIG plane 8
12  // 83 x34y100 SB_BIG plane 8
00  // 84 x34y100 SB_BIG plane 9
00  // 85 x34y100 SB_BIG plane 9
00  // 86 x34y100 SB_DRIVE plane 10,9
00  // 87 x34y100 SB_BIG plane 10
00  // 88 x34y100 SB_BIG plane 10
00  // 89 x34y100 SB_BIG plane 11
00  // 90 x34y100 SB_BIG plane 11
00  // 91 x34y100 SB_DRIVE plane 12,11
01  // 92 x34y100 SB_BIG plane 12
00  // 93 x34y100 SB_BIG plane 12
30  // 94 x33y99 SB_SML plane 1
B5  // 95 x33y99 SB_SML plane 2,1
7E  // 96 x33y99 SB_SML plane 2
26  // 97 x33y99 SB_SML plane 3
60  // 98 x33y99 SB_SML plane 4,3
0B  // 99 x33y99 SB_SML plane 4
A8  // 100 x33y99 SB_SML plane 5
82  // 101 x33y99 SB_SML plane 6,5
72  // 102 x33y99 SB_SML plane 6
00  // 103 x33y99 SB_SML plane 7
80  // 104 x33y99 SB_SML plane 8,7
3A  // 105 x33y99 SB_SML plane 8
00  // 106 x33y99 SB_SML plane 9
00  // 107 x33y99 SB_SML plane 10,9
00  // 108 x33y99 SB_SML plane 10
00  // 109 x33y99 SB_SML plane 11
10  // 110 x33y99 SB_SML plane 12,11
0E  // 111 x33y99 SB_SML plane 12
D9 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x35y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B298     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
32 // y_sel: 99
6E // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B2A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y99 CPE[0]  net1 = net2: _a780  C_ADDF2///ADDF2/
00  //  1 x35y99 CPE[1]
00  //  2 x35y99 CPE[2]
00  //  3 x35y99 CPE[3]
00  //  4 x35y99 CPE[4]
00  //  5 x35y99 CPE[5]
00  //  6 x35y99 CPE[6]
00  //  7 x35y99 CPE[7]
00  //  8 x35y99 CPE[8]
00  //  9 x35y99 CPE[9]
00  // 10 x35y100 CPE[0]  net1 = net2: _a782  C_ADDF2///ADDF2/
00  // 11 x35y100 CPE[1]
00  // 12 x35y100 CPE[2]
00  // 13 x35y100 CPE[3]
00  // 14 x35y100 CPE[4]
00  // 15 x35y100 CPE[5]
00  // 16 x35y100 CPE[6]
00  // 17 x35y100 CPE[7]
00  // 18 x35y100 CPE[8]
00  // 19 x35y100 CPE[9]
00  // 20 x36y99 CPE[0]  net1 = net2: _a818  C_ADDF2///ADDF2/
00  // 21 x36y99 CPE[1]
00  // 22 x36y99 CPE[2]
00  // 23 x36y99 CPE[3]
00  // 24 x36y99 CPE[4]
00  // 25 x36y99 CPE[5]
00  // 26 x36y99 CPE[6]
00  // 27 x36y99 CPE[7]
00  // 28 x36y99 CPE[8]
00  // 29 x36y99 CPE[9]
00  // 30 x36y100 CPE[0]  _a820  C_ADDF////    
00  // 31 x36y100 CPE[1]
00  // 32 x36y100 CPE[2]
00  // 33 x36y100 CPE[3]
00  // 34 x36y100 CPE[4]
00  // 35 x36y100 CPE[5]
00  // 36 x36y100 CPE[6]
00  // 37 x36y100 CPE[7]
00  // 38 x36y100 CPE[8]
00  // 39 x36y100 CPE[9]
02  // 40 x35y99 INMUX plane 2,1
00  // 41 x35y99 INMUX plane 4,3
20  // 42 x35y99 INMUX plane 6,5
07  // 43 x35y99 INMUX plane 8,7
00  // 44 x35y99 INMUX plane 10,9
04  // 45 x35y99 INMUX plane 12,11
02  // 46 x35y100 INMUX plane 2,1
07  // 47 x35y100 INMUX plane 4,3
00  // 48 x35y100 INMUX plane 6,5
03  // 49 x35y100 INMUX plane 8,7
00  // 50 x35y100 INMUX plane 10,9
0D  // 51 x35y100 INMUX plane 12,11
20  // 52 x36y99 INMUX plane 2,1
00  // 53 x36y99 INMUX plane 4,3
E0  // 54 x36y99 INMUX plane 6,5
41  // 55 x36y99 INMUX plane 8,7
C0  // 56 x36y99 INMUX plane 10,9
08  // 57 x36y99 INMUX plane 12,11
08  // 58 x36y100 INMUX plane 2,1
00  // 59 x36y100 INMUX plane 4,3
C0  // 60 x36y100 INMUX plane 6,5
00  // 61 x36y100 INMUX plane 8,7
C0  // 62 x36y100 INMUX plane 10,9
08  // 63 x36y100 INMUX plane 12,11
48  // 64 x35y99 SB_BIG plane 1
12  // 65 x35y99 SB_BIG plane 1
00  // 66 x35y99 SB_DRIVE plane 2,1
48  // 67 x35y99 SB_BIG plane 2
20  // 68 x35y99 SB_BIG plane 2
48  // 69 x35y99 SB_BIG plane 3
12  // 70 x35y99 SB_BIG plane 3
00  // 71 x35y99 SB_DRIVE plane 4,3
48  // 72 x35y99 SB_BIG plane 4
12  // 73 x35y99 SB_BIG plane 4
48  // 74 x35y99 SB_BIG plane 5
12  // 75 x35y99 SB_BIG plane 5
00  // 76 x35y99 SB_DRIVE plane 6,5
08  // 77 x35y99 SB_BIG plane 6
20  // 78 x35y99 SB_BIG plane 6
98  // 79 x35y99 SB_BIG plane 7
30  // 80 x35y99 SB_BIG plane 7
00  // 81 x35y99 SB_DRIVE plane 8,7
88  // 82 x35y99 SB_BIG plane 8
12  // 83 x35y99 SB_BIG plane 8
48  // 84 x35y99 SB_BIG plane 9
52  // 85 x35y99 SB_BIG plane 9
00  // 86 x35y99 SB_DRIVE plane 10,9
14  // 87 x35y99 SB_BIG plane 10
22  // 88 x35y99 SB_BIG plane 10
48  // 89 x35y99 SB_BIG plane 11
12  // 90 x35y99 SB_BIG plane 11
10  // 91 x35y99 SB_DRIVE plane 12,11
8B  // 92 x35y99 SB_BIG plane 12
24  // 93 x35y99 SB_BIG plane 12
21  // 94 x36y100 SB_SML plane 1
82  // 95 x36y100 SB_SML plane 2,1
2A  // 96 x36y100 SB_SML plane 2
A8  // 97 x36y100 SB_SML plane 3
82  // 98 x36y100 SB_SML plane 4,3
2A  // 99 x36y100 SB_SML plane 4
08  // 100 x36y100 SB_SML plane 5
82  // 101 x36y100 SB_SML plane 6,5
2A  // 102 x36y100 SB_SML plane 6
36  // 103 x36y100 SB_SML plane 7
84  // 104 x36y100 SB_SML plane 8,7
0A  // 105 x36y100 SB_SML plane 8
4B  // 106 x36y100 SB_SML plane 9
35  // 107 x36y100 SB_SML plane 10,9
55  // 108 x36y100 SB_SML plane 10
A8  // 109 x36y100 SB_SML plane 11
82  // 110 x36y100 SB_SML plane 12,11
2A  // 111 x36y100 SB_SML plane 12
2E // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x37y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B316     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
32 // y_sel: 99
B6 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B31E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x37y99 CPE[0]  net1 = net2: _a685  C_ADDF2///ADDF2/
00  //  1 x37y99 CPE[1]
00  //  2 x37y99 CPE[2]
00  //  3 x37y99 CPE[3]
00  //  4 x37y99 CPE[4]
00  //  5 x37y99 CPE[5]
00  //  6 x37y99 CPE[6]
00  //  7 x37y99 CPE[7]
00  //  8 x37y99 CPE[8]
00  //  9 x37y99 CPE[9]
00  // 10 x37y100 CPE[0]  net1 = net2: _a687  C_ADDF2///ADDF2/
00  // 11 x37y100 CPE[1]
00  // 12 x37y100 CPE[2]
00  // 13 x37y100 CPE[3]
00  // 14 x37y100 CPE[4]
00  // 15 x37y100 CPE[5]
00  // 16 x37y100 CPE[6]
00  // 17 x37y100 CPE[7]
00  // 18 x37y100 CPE[8]
00  // 19 x37y100 CPE[9]
00  // 20 x38y99 CPE[0]
00  // 21 x38y99 CPE[1]
00  // 22 x38y99 CPE[2]
00  // 23 x38y99 CPE[3]
00  // 24 x38y99 CPE[4]
00  // 25 x38y99 CPE[5]
00  // 26 x38y99 CPE[6]
00  // 27 x38y99 CPE[7]
00  // 28 x38y99 CPE[8]
00  // 29 x38y99 CPE[9]
00  // 30 x38y100 CPE[0]  _a1608  C_////Bridge
00  // 31 x38y100 CPE[1]
00  // 32 x38y100 CPE[2]
00  // 33 x38y100 CPE[3]
00  // 34 x38y100 CPE[4]
00  // 35 x38y100 CPE[5]
00  // 36 x38y100 CPE[6]
00  // 37 x38y100 CPE[7]
00  // 38 x38y100 CPE[8]
00  // 39 x38y100 CPE[9]
02  // 40 x37y99 INMUX plane 2,1
05  // 41 x37y99 INMUX plane 4,3
1F  // 42 x37y99 INMUX plane 6,5
25  // 43 x37y99 INMUX plane 8,7
04  // 44 x37y99 INMUX plane 10,9
08  // 45 x37y99 INMUX plane 12,11
31  // 46 x37y100 INMUX plane 2,1
00  // 47 x37y100 INMUX plane 4,3
2F  // 48 x37y100 INMUX plane 6,5
00  // 49 x37y100 INMUX plane 8,7
05  // 50 x37y100 INMUX plane 10,9
00  // 51 x37y100 INMUX plane 12,11
01  // 52 x38y99 INMUX plane 2,1
00  // 53 x38y99 INMUX plane 4,3
83  // 54 x38y99 INMUX plane 6,5
80  // 55 x38y99 INMUX plane 8,7
80  // 56 x38y99 INMUX plane 10,9
80  // 57 x38y99 INMUX plane 12,11
01  // 58 x38y100 INMUX plane 2,1
01  // 59 x38y100 INMUX plane 4,3
A0  // 60 x38y100 INMUX plane 6,5
41  // 61 x38y100 INMUX plane 8,7
89  // 62 x38y100 INMUX plane 10,9
80  // 63 x38y100 INMUX plane 12,11
93  // 64 x38y100 SB_BIG plane 1
08  // 65 x38y100 SB_BIG plane 1
00  // 66 x38y100 SB_DRIVE plane 2,1
41  // 67 x38y100 SB_BIG plane 2
12  // 68 x38y100 SB_BIG plane 2
00  // 69 x38y100 SB_BIG plane 3
00  // 70 x38y100 SB_BIG plane 3
00  // 71 x38y100 SB_DRIVE plane 4,3
08  // 72 x38y100 SB_BIG plane 4
10  // 73 x38y100 SB_BIG plane 4
41  // 74 x38y100 SB_BIG plane 5
42  // 75 x38y100 SB_BIG plane 5
20  // 76 x38y100 SB_DRIVE plane 6,5
08  // 77 x38y100 SB_BIG plane 6
12  // 78 x38y100 SB_BIG plane 6
00  // 79 x38y100 SB_BIG plane 7
00  // 80 x38y100 SB_BIG plane 7
00  // 81 x38y100 SB_DRIVE plane 8,7
93  // 82 x38y100 SB_BIG plane 8
54  // 83 x38y100 SB_BIG plane 8
0B  // 84 x38y100 SB_BIG plane 9
50  // 85 x38y100 SB_BIG plane 9
00  // 86 x38y100 SB_DRIVE plane 10,9
00  // 87 x38y100 SB_BIG plane 10
00  // 88 x38y100 SB_BIG plane 10
00  // 89 x38y100 SB_BIG plane 11
00  // 90 x38y100 SB_BIG plane 11
40  // 91 x38y100 SB_DRIVE plane 12,11
00  // 92 x38y100 SB_BIG plane 12
00  // 93 x38y100 SB_BIG plane 12
EC  // 94 x37y99 SB_SML plane 1
81  // 95 x37y99 SB_SML plane 2,1
28  // 96 x37y99 SB_SML plane 2
82  // 97 x37y99 SB_SML plane 3
81  // 98 x37y99 SB_SML plane 4,3
2A  // 99 x37y99 SB_SML plane 4
A8  // 100 x37y99 SB_SML plane 5
80  // 101 x37y99 SB_SML plane 6,5
2A  // 102 x37y99 SB_SML plane 6
00  // 103 x37y99 SB_SML plane 7
40  // 104 x37y99 SB_SML plane 8,7
4D  // 105 x37y99 SB_SML plane 8
00  // 106 x37y99 SB_SML plane 9
00  // 107 x37y99 SB_SML plane 10,9
00  // 108 x37y99 SB_SML plane 10
41  // 109 x37y99 SB_SML plane 11
E3 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x39y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B392     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
32 // y_sel: 99
BE // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B39A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y99 CPE[0]  _a1209  C_XOR////    _a1195  C_///OR/
00  //  1 x39y99 CPE[1]
00  //  2 x39y99 CPE[2]
00  //  3 x39y99 CPE[3]
00  //  4 x39y99 CPE[4]
00  //  5 x39y99 CPE[5]
00  //  6 x39y99 CPE[6]
00  //  7 x39y99 CPE[7]
00  //  8 x39y99 CPE[8]
00  //  9 x39y99 CPE[9]
00  // 10 x39y100 CPE[0]  _a1039  C_AND/D///    _a409  C_///ORAND/
00  // 11 x39y100 CPE[1]
00  // 12 x39y100 CPE[2]
00  // 13 x39y100 CPE[3]
00  // 14 x39y100 CPE[4]
00  // 15 x39y100 CPE[5]
00  // 16 x39y100 CPE[6]
00  // 17 x39y100 CPE[7]
00  // 18 x39y100 CPE[8]
00  // 19 x39y100 CPE[9]
00  // 20 x40y99 CPE[0]  _a403  C_ORAND////    
00  // 21 x40y99 CPE[1]
00  // 22 x40y99 CPE[2]
00  // 23 x40y99 CPE[3]
00  // 24 x40y99 CPE[4]
00  // 25 x40y99 CPE[5]
00  // 26 x40y99 CPE[6]
00  // 27 x40y99 CPE[7]
00  // 28 x40y99 CPE[8]
00  // 29 x40y99 CPE[9]
00  // 30 x40y100 CPE[0]  _a1664  C_////Bridge
00  // 31 x40y100 CPE[1]
00  // 32 x40y100 CPE[2]
00  // 33 x40y100 CPE[3]
00  // 34 x40y100 CPE[4]
00  // 35 x40y100 CPE[5]
00  // 36 x40y100 CPE[6]
00  // 37 x40y100 CPE[7]
00  // 38 x40y100 CPE[8]
00  // 39 x40y100 CPE[9]
1D  // 40 x39y99 INMUX plane 2,1
00  // 41 x39y99 INMUX plane 4,3
0D  // 42 x39y99 INMUX plane 6,5
20  // 43 x39y99 INMUX plane 8,7
08  // 44 x39y99 INMUX plane 10,9
00  // 45 x39y99 INMUX plane 12,11
35  // 46 x39y100 INMUX plane 2,1
17  // 47 x39y100 INMUX plane 4,3
2C  // 48 x39y100 INMUX plane 6,5
00  // 49 x39y100 INMUX plane 8,7
28  // 50 x39y100 INMUX plane 10,9
05  // 51 x39y100 INMUX plane 12,11
02  // 52 x40y99 INMUX plane 2,1
00  // 53 x40y99 INMUX plane 4,3
2D  // 54 x40y99 INMUX plane 6,5
E7  // 55 x40y99 INMUX plane 8,7
80  // 56 x40y99 INMUX plane 10,9
DD  // 57 x40y99 INMUX plane 12,11
00  // 58 x40y100 INMUX plane 2,1
00  // 59 x40y100 INMUX plane 4,3
33  // 60 x40y100 INMUX plane 6,5
C0  // 61 x40y100 INMUX plane 8,7
A1  // 62 x40y100 INMUX plane 10,9
C0  // 63 x40y100 INMUX plane 12,11
13  // 64 x39y99 SB_BIG plane 1
23  // 65 x39y99 SB_BIG plane 1
00  // 66 x39y99 SB_DRIVE plane 2,1
08  // 67 x39y99 SB_BIG plane 2
13  // 68 x39y99 SB_BIG plane 2
52  // 69 x39y99 SB_BIG plane 3
24  // 70 x39y99 SB_BIG plane 3
00  // 71 x39y99 SB_DRIVE plane 4,3
48  // 72 x39y99 SB_BIG plane 4
12  // 73 x39y99 SB_BIG plane 4
48  // 74 x39y99 SB_BIG plane 5
12  // 75 x39y99 SB_BIG plane 5
80  // 76 x39y99 SB_DRIVE plane 6,5
48  // 77 x39y99 SB_BIG plane 6
02  // 78 x39y99 SB_BIG plane 6
A0  // 79 x39y99 SB_BIG plane 7
14  // 80 x39y99 SB_BIG plane 7
08  // 81 x39y99 SB_DRIVE plane 8,7
41  // 82 x39y99 SB_BIG plane 8
12  // 83 x39y99 SB_BIG plane 8
08  // 84 x39y99 SB_BIG plane 9
22  // 85 x39y99 SB_BIG plane 9
08  // 86 x39y99 SB_DRIVE plane 10,9
48  // 87 x39y99 SB_BIG plane 10
12  // 88 x39y99 SB_BIG plane 10
48  // 89 x39y99 SB_BIG plane 11
02  // 90 x39y99 SB_BIG plane 11
48  // 91 x39y99 SB_DRIVE plane 12,11
48  // 92 x39y99 SB_BIG plane 12
10  // 93 x39y99 SB_BIG plane 12
D8  // 94 x40y100 SB_SML plane 1
85  // 95 x40y100 SB_SML plane 2,1
2A  // 96 x40y100 SB_SML plane 2
A8  // 97 x40y100 SB_SML plane 3
82  // 98 x40y100 SB_SML plane 4,3
32  // 99 x40y100 SB_SML plane 4
B1  // 100 x40y100 SB_SML plane 5
82  // 101 x40y100 SB_SML plane 6,5
0A  // 102 x40y100 SB_SML plane 6
56  // 103 x40y100 SB_SML plane 7
83  // 104 x40y100 SB_SML plane 8,7
2A  // 105 x40y100 SB_SML plane 8
9A  // 106 x40y100 SB_SML plane 9
84  // 107 x40y100 SB_SML plane 10,9
2A  // 108 x40y100 SB_SML plane 10
A8  // 109 x40y100 SB_SML plane 11
82  // 110 x40y100 SB_SML plane 12,11
6A  // 111 x40y100 SB_SML plane 12
6F // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x41y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B410     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
32 // y_sel: 99
66 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B418
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y99 CPE[0]  _a411  C_ORAND////    _a493  C_///AND/
00  //  1 x41y99 CPE[1]
00  //  2 x41y99 CPE[2]
00  //  3 x41y99 CPE[3]
00  //  4 x41y99 CPE[4]
00  //  5 x41y99 CPE[5]
00  //  6 x41y99 CPE[6]
00  //  7 x41y99 CPE[7]
00  //  8 x41y99 CPE[8]
00  //  9 x41y99 CPE[9]
00  // 10 x41y100 CPE[0]  _a684  C_/C_0_1///    _a399  C_///AND/
00  // 11 x41y100 CPE[1]
00  // 12 x41y100 CPE[2]
00  // 13 x41y100 CPE[3]
00  // 14 x41y100 CPE[4]
00  // 15 x41y100 CPE[5]
00  // 16 x41y100 CPE[6]
00  // 17 x41y100 CPE[7]
00  // 18 x41y100 CPE[8]
00  // 19 x41y100 CPE[9]
00  // 20 x42y99 CPE[0]
00  // 21 x42y99 CPE[1]
00  // 22 x42y99 CPE[2]
00  // 23 x42y99 CPE[3]
00  // 24 x42y99 CPE[4]
00  // 25 x42y99 CPE[5]
00  // 26 x42y99 CPE[6]
00  // 27 x42y99 CPE[7]
00  // 28 x42y99 CPE[8]
00  // 29 x42y99 CPE[9]
00  // 30 x42y100 CPE[0]  _a1662  C_////Bridge
00  // 31 x42y100 CPE[1]
00  // 32 x42y100 CPE[2]
00  // 33 x42y100 CPE[3]
00  // 34 x42y100 CPE[4]
00  // 35 x42y100 CPE[5]
00  // 36 x42y100 CPE[6]
00  // 37 x42y100 CPE[7]
00  // 38 x42y100 CPE[8]
00  // 39 x42y100 CPE[9]
1C  // 40 x41y99 INMUX plane 2,1
05  // 41 x41y99 INMUX plane 4,3
2F  // 42 x41y99 INMUX plane 6,5
07  // 43 x41y99 INMUX plane 8,7
05  // 44 x41y99 INMUX plane 10,9
01  // 45 x41y99 INMUX plane 12,11
09  // 46 x41y100 INMUX plane 2,1
2D  // 47 x41y100 INMUX plane 4,3
1D  // 48 x41y100 INMUX plane 6,5
00  // 49 x41y100 INMUX plane 8,7
18  // 50 x41y100 INMUX plane 10,9
21  // 51 x41y100 INMUX plane 12,11
03  // 52 x42y99 INMUX plane 2,1
08  // 53 x42y99 INMUX plane 4,3
81  // 54 x42y99 INMUX plane 6,5
80  // 55 x42y99 INMUX plane 8,7
A8  // 56 x42y99 INMUX plane 10,9
80  // 57 x42y99 INMUX plane 12,11
06  // 58 x42y100 INMUX plane 2,1
03  // 59 x42y100 INMUX plane 4,3
88  // 60 x42y100 INMUX plane 6,5
80  // 61 x42y100 INMUX plane 8,7
83  // 62 x42y100 INMUX plane 10,9
98  // 63 x42y100 INMUX plane 12,11
64  // 64 x42y100 SB_BIG plane 1
44  // 65 x42y100 SB_BIG plane 1
80  // 66 x42y100 SB_DRIVE plane 2,1
48  // 67 x42y100 SB_BIG plane 2
02  // 68 x42y100 SB_BIG plane 2
00  // 69 x42y100 SB_BIG plane 3
20  // 70 x42y100 SB_BIG plane 3
00  // 71 x42y100 SB_DRIVE plane 4,3
C8  // 72 x42y100 SB_BIG plane 4
10  // 73 x42y100 SB_BIG plane 4
48  // 74 x42y100 SB_BIG plane 5
02  // 75 x42y100 SB_BIG plane 5
08  // 76 x42y100 SB_DRIVE plane 6,5
0B  // 77 x42y100 SB_BIG plane 6
65  // 78 x42y100 SB_BIG plane 6
00  // 79 x42y100 SB_BIG plane 7
00  // 80 x42y100 SB_BIG plane 7
82  // 81 x42y100 SB_DRIVE plane 8,7
14  // 82 x42y100 SB_BIG plane 8
15  // 83 x42y100 SB_BIG plane 8
03  // 84 x42y100 SB_BIG plane 9
50  // 85 x42y100 SB_BIG plane 9
00  // 86 x42y100 SB_DRIVE plane 10,9
00  // 87 x42y100 SB_BIG plane 10
00  // 88 x42y100 SB_BIG plane 10
00  // 89 x42y100 SB_BIG plane 11
00  // 90 x42y100 SB_BIG plane 11
00  // 91 x42y100 SB_DRIVE plane 12,11
20  // 92 x42y100 SB_BIG plane 12
00  // 93 x42y100 SB_BIG plane 12
A8  // 94 x41y99 SB_SML plane 1
82  // 95 x41y99 SB_SML plane 2,1
2E  // 96 x41y99 SB_SML plane 2
80  // 97 x41y99 SB_SML plane 3
81  // 98 x41y99 SB_SML plane 4,3
2A  // 99 x41y99 SB_SML plane 4
A1  // 100 x41y99 SB_SML plane 5
84  // 101 x41y99 SB_SML plane 6,5
2A  // 102 x41y99 SB_SML plane 6
11  // 103 x41y99 SB_SML plane 7
90  // 104 x41y99 SB_SML plane 8,7
5F  // 105 x41y99 SB_SML plane 8
00  // 106 x41y99 SB_SML plane 9
E4  // 107 x41y99 SB_SML plane 10,9
00  // 108 x41y99 SB_SML plane 10
60  // 109 x41y99 SB_SML plane 11
40  // 110 x41y99 SB_SML plane 12,11
20  // 111 x41y99 SB_SML plane 12
78 // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x43y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B48E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
32 // y_sel: 99
0E // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B496
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y99 CPE[0]  _a381  C_AND////    _a69  C_///AND/
00  //  1 x43y99 CPE[1]
00  //  2 x43y99 CPE[2]
00  //  3 x43y99 CPE[3]
00  //  4 x43y99 CPE[4]
00  //  5 x43y99 CPE[5]
00  //  6 x43y99 CPE[6]
00  //  7 x43y99 CPE[7]
00  //  8 x43y99 CPE[8]
00  //  9 x43y99 CPE[9]
00  // 10 x43y100 CPE[0]  _a1234  C_AND////    
00  // 11 x43y100 CPE[1]
00  // 12 x43y100 CPE[2]
00  // 13 x43y100 CPE[3]
00  // 14 x43y100 CPE[4]
00  // 15 x43y100 CPE[5]
00  // 16 x43y100 CPE[6]
00  // 17 x43y100 CPE[7]
00  // 18 x43y100 CPE[8]
00  // 19 x43y100 CPE[9]
00  // 20 x44y99 CPE[0]  _a476  C_AND////    _a417  C_///ORAND/
00  // 21 x44y99 CPE[1]
00  // 22 x44y99 CPE[2]
00  // 23 x44y99 CPE[3]
00  // 24 x44y99 CPE[4]
00  // 25 x44y99 CPE[5]
00  // 26 x44y99 CPE[6]
00  // 27 x44y99 CPE[7]
00  // 28 x44y99 CPE[8]
00  // 29 x44y99 CPE[9]
00  // 30 x44y100 CPE[0]  _a70  C_ORAND////    
00  // 31 x44y100 CPE[1]
00  // 32 x44y100 CPE[2]
00  // 33 x44y100 CPE[3]
00  // 34 x44y100 CPE[4]
00  // 35 x44y100 CPE[5]
00  // 36 x44y100 CPE[6]
00  // 37 x44y100 CPE[7]
00  // 38 x44y100 CPE[8]
00  // 39 x44y100 CPE[9]
33  // 40 x43y99 INMUX plane 2,1
24  // 41 x43y99 INMUX plane 4,3
0F  // 42 x43y99 INMUX plane 6,5
1E  // 43 x43y99 INMUX plane 8,7
05  // 44 x43y99 INMUX plane 10,9
00  // 45 x43y99 INMUX plane 12,11
18  // 46 x43y100 INMUX plane 2,1
20  // 47 x43y100 INMUX plane 4,3
0A  // 48 x43y100 INMUX plane 6,5
03  // 49 x43y100 INMUX plane 8,7
18  // 50 x43y100 INMUX plane 10,9
08  // 51 x43y100 INMUX plane 12,11
39  // 52 x44y99 INMUX plane 2,1
37  // 53 x44y99 INMUX plane 4,3
28  // 54 x44y99 INMUX plane 6,5
45  // 55 x44y99 INMUX plane 8,7
61  // 56 x44y99 INMUX plane 10,9
04  // 57 x44y99 INMUX plane 12,11
30  // 58 x44y100 INMUX plane 2,1
3C  // 59 x44y100 INMUX plane 4,3
08  // 60 x44y100 INMUX plane 6,5
26  // 61 x44y100 INMUX plane 8,7
62  // 62 x44y100 INMUX plane 10,9
D8  // 63 x44y100 INMUX plane 12,11
59  // 64 x43y99 SB_BIG plane 1
12  // 65 x43y99 SB_BIG plane 1
00  // 66 x43y99 SB_DRIVE plane 2,1
48  // 67 x43y99 SB_BIG plane 2
12  // 68 x43y99 SB_BIG plane 2
48  // 69 x43y99 SB_BIG plane 3
12  // 70 x43y99 SB_BIG plane 3
20  // 71 x43y99 SB_DRIVE plane 4,3
02  // 72 x43y99 SB_BIG plane 4
32  // 73 x43y99 SB_BIG plane 4
69  // 74 x43y99 SB_BIG plane 5
12  // 75 x43y99 SB_BIG plane 5
00  // 76 x43y99 SB_DRIVE plane 6,5
C8  // 77 x43y99 SB_BIG plane 6
12  // 78 x43y99 SB_BIG plane 6
48  // 79 x43y99 SB_BIG plane 7
02  // 80 x43y99 SB_BIG plane 7
08  // 81 x43y99 SB_DRIVE plane 8,7
8E  // 82 x43y99 SB_BIG plane 8
54  // 83 x43y99 SB_BIG plane 8
41  // 84 x43y99 SB_BIG plane 9
52  // 85 x43y99 SB_BIG plane 9
22  // 86 x43y99 SB_DRIVE plane 10,9
08  // 87 x43y99 SB_BIG plane 10
12  // 88 x43y99 SB_BIG plane 10
48  // 89 x43y99 SB_BIG plane 11
12  // 90 x43y99 SB_BIG plane 11
00  // 91 x43y99 SB_DRIVE plane 12,11
61  // 92 x43y99 SB_BIG plane 12
12  // 93 x43y99 SB_BIG plane 12
A8  // 94 x44y100 SB_SML plane 1
82  // 95 x44y100 SB_SML plane 2,1
2A  // 96 x44y100 SB_SML plane 2
A8  // 97 x44y100 SB_SML plane 3
82  // 98 x44y100 SB_SML plane 4,3
2A  // 99 x44y100 SB_SML plane 4
08  // 100 x44y100 SB_SML plane 5
12  // 101 x44y100 SB_SML plane 6,5
2B  // 102 x44y100 SB_SML plane 6
A8  // 103 x44y100 SB_SML plane 7
80  // 104 x44y100 SB_SML plane 8,7
2A  // 105 x44y100 SB_SML plane 8
A8  // 106 x44y100 SB_SML plane 9
80  // 107 x44y100 SB_SML plane 10,9
2C  // 108 x44y100 SB_SML plane 10
A8  // 109 x44y100 SB_SML plane 11
12  // 110 x44y100 SB_SML plane 12,11
2A  // 111 x44y100 SB_SML plane 12
8E // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x45y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B50C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
32 // y_sel: 99
D6 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B514
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x45y99 CPE[0]
00  //  1 x45y99 CPE[1]
00  //  2 x45y99 CPE[2]
00  //  3 x45y99 CPE[3]
00  //  4 x45y99 CPE[4]
00  //  5 x45y99 CPE[5]
00  //  6 x45y99 CPE[6]
00  //  7 x45y99 CPE[7]
00  //  8 x45y99 CPE[8]
00  //  9 x45y99 CPE[9]
00  // 10 x45y100 CPE[0]
00  // 11 x45y100 CPE[1]
00  // 12 x45y100 CPE[2]
00  // 13 x45y100 CPE[3]
00  // 14 x45y100 CPE[4]
00  // 15 x45y100 CPE[5]
00  // 16 x45y100 CPE[6]
00  // 17 x45y100 CPE[7]
00  // 18 x45y100 CPE[8]
00  // 19 x45y100 CPE[9]
00  // 20 x46y99 CPE[0]  _a1650  C_////Bridge
00  // 21 x46y99 CPE[1]
00  // 22 x46y99 CPE[2]
00  // 23 x46y99 CPE[3]
00  // 24 x46y99 CPE[4]
00  // 25 x46y99 CPE[5]
00  // 26 x46y99 CPE[6]
00  // 27 x46y99 CPE[7]
00  // 28 x46y99 CPE[8]
00  // 29 x46y99 CPE[9]
00  // 30 x46y100 CPE[0]  _a549  C_///AND/
00  // 31 x46y100 CPE[1]
00  // 32 x46y100 CPE[2]
00  // 33 x46y100 CPE[3]
00  // 34 x46y100 CPE[4]
00  // 35 x46y100 CPE[5]
00  // 36 x46y100 CPE[6]
00  // 37 x46y100 CPE[7]
00  // 38 x46y100 CPE[8]
00  // 39 x46y100 CPE[9]
00  // 40 x45y99 INMUX plane 2,1
1D  // 41 x45y99 INMUX plane 4,3
01  // 42 x45y99 INMUX plane 6,5
10  // 43 x45y99 INMUX plane 8,7
03  // 44 x45y99 INMUX plane 10,9
08  // 45 x45y99 INMUX plane 12,11
00  // 46 x45y100 INMUX plane 2,1
00  // 47 x45y100 INMUX plane 4,3
02  // 48 x45y100 INMUX plane 6,5
05  // 49 x45y100 INMUX plane 8,7
00  // 50 x45y100 INMUX plane 10,9
18  // 51 x45y100 INMUX plane 12,11
01  // 52 x46y99 INMUX plane 2,1
22  // 53 x46y99 INMUX plane 4,3
01  // 54 x46y99 INMUX plane 6,5
1C  // 55 x46y99 INMUX plane 8,7
00  // 56 x46y99 INMUX plane 10,9
00  // 57 x46y99 INMUX plane 12,11
01  // 58 x46y100 INMUX plane 2,1
21  // 59 x46y100 INMUX plane 4,3
08  // 60 x46y100 INMUX plane 6,5
00  // 61 x46y100 INMUX plane 8,7
80  // 62 x46y100 INMUX plane 10,9
08  // 63 x46y100 INMUX plane 12,11
C0  // 64 x46y100 SB_BIG plane 1
30  // 65 x46y100 SB_BIG plane 1
00  // 66 x46y100 SB_DRIVE plane 2,1
00  // 67 x46y100 SB_BIG plane 2
00  // 68 x46y100 SB_BIG plane 2
56  // 69 x46y100 SB_BIG plane 3
24  // 70 x46y100 SB_BIG plane 3
00  // 71 x46y100 SB_DRIVE plane 4,3
48  // 72 x46y100 SB_BIG plane 4
12  // 73 x46y100 SB_BIG plane 4
00  // 74 x46y100 SB_BIG plane 5
06  // 75 x46y100 SB_BIG plane 5
00  // 76 x46y100 SB_DRIVE plane 6,5
00  // 77 x46y100 SB_BIG plane 6
00  // 78 x46y100 SB_BIG plane 6
48  // 79 x46y100 SB_BIG plane 7
22  // 80 x46y100 SB_BIG plane 7
08  // 81 x46y100 SB_DRIVE plane 8,7
48  // 82 x46y100 SB_BIG plane 8
42  // 83 x46y100 SB_BIG plane 8
00  // 84 x46y100 SB_BIG plane 9
48  // 85 x46y100 SB_BIG plane 9
00  // 86 x46y100 SB_DRIVE plane 10,9
00  // 87 x46y100 SB_BIG plane 10
00  // 88 x46y100 SB_BIG plane 10
00  // 89 x46y100 SB_BIG plane 11
00  // 90 x46y100 SB_BIG plane 11
00  // 91 x46y100 SB_DRIVE plane 12,11
10  // 92 x46y100 SB_BIG plane 12
00  // 93 x46y100 SB_BIG plane 12
00  // 94 x45y99 SB_SML plane 1
E0  // 95 x45y99 SB_SML plane 2,1
00  // 96 x45y99 SB_SML plane 2
40  // 97 x45y99 SB_SML plane 3
84  // 98 x45y99 SB_SML plane 4,3
2A  // 99 x45y99 SB_SML plane 4
18  // 100 x45y99 SB_SML plane 5
00  // 101 x45y99 SB_SML plane 6,5
00  // 102 x45y99 SB_SML plane 6
A8  // 103 x45y99 SB_SML plane 7
86  // 104 x45y99 SB_SML plane 8,7
0A  // 105 x45y99 SB_SML plane 8
00  // 106 x45y99 SB_SML plane 9
00  // 107 x45y99 SB_SML plane 10,9
40  // 108 x45y99 SB_SML plane 10
46 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x47y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B587     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
32 // y_sel: 99
1E // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B58F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y99 CPE[0]  _a1451  C_MX2b////    
00  //  1 x47y99 CPE[1]
00  //  2 x47y99 CPE[2]
00  //  3 x47y99 CPE[3]
00  //  4 x47y99 CPE[4]
00  //  5 x47y99 CPE[5]
00  //  6 x47y99 CPE[6]
00  //  7 x47y99 CPE[7]
00  //  8 x47y99 CPE[8]
00  //  9 x47y99 CPE[9]
00  // 10 x47y100 CPE[0]  _a1275  C_MX2b////    
00  // 11 x47y100 CPE[1]
00  // 12 x47y100 CPE[2]
00  // 13 x47y100 CPE[3]
00  // 14 x47y100 CPE[4]
00  // 15 x47y100 CPE[5]
00  // 16 x47y100 CPE[6]
00  // 17 x47y100 CPE[7]
00  // 18 x47y100 CPE[8]
00  // 19 x47y100 CPE[9]
00  // 20 x48y99 CPE[0]  net1 = net2: _a720  C_ADDF2///ADDF2/
00  // 21 x48y99 CPE[1]
00  // 22 x48y99 CPE[2]
00  // 23 x48y99 CPE[3]
00  // 24 x48y99 CPE[4]
00  // 25 x48y99 CPE[5]
00  // 26 x48y99 CPE[6]
00  // 27 x48y99 CPE[7]
00  // 28 x48y99 CPE[8]
00  // 29 x48y99 CPE[9]
00  // 30 x48y100 CPE[0]  net1 = net2: _a730  C_ADDF2///ADDF2/
00  // 31 x48y100 CPE[1]
00  // 32 x48y100 CPE[2]
00  // 33 x48y100 CPE[3]
00  // 34 x48y100 CPE[4]
00  // 35 x48y100 CPE[5]
00  // 36 x48y100 CPE[6]
00  // 37 x48y100 CPE[7]
00  // 38 x48y100 CPE[8]
00  // 39 x48y100 CPE[9]
28  // 40 x47y99 INMUX plane 2,1
21  // 41 x47y99 INMUX plane 4,3
2C  // 42 x47y99 INMUX plane 6,5
00  // 43 x47y99 INMUX plane 8,7
00  // 44 x47y99 INMUX plane 10,9
00  // 45 x47y99 INMUX plane 12,11
28  // 46 x47y100 INMUX plane 2,1
20  // 47 x47y100 INMUX plane 4,3
00  // 48 x47y100 INMUX plane 6,5
34  // 49 x47y100 INMUX plane 8,7
00  // 50 x47y100 INMUX plane 10,9
08  // 51 x47y100 INMUX plane 12,11
09  // 52 x48y99 INMUX plane 2,1
00  // 53 x48y99 INMUX plane 4,3
19  // 54 x48y99 INMUX plane 6,5
20  // 55 x48y99 INMUX plane 8,7
01  // 56 x48y99 INMUX plane 10,9
00  // 57 x48y99 INMUX plane 12,11
10  // 58 x48y100 INMUX plane 2,1
20  // 59 x48y100 INMUX plane 4,3
1D  // 60 x48y100 INMUX plane 6,5
00  // 61 x48y100 INMUX plane 8,7
80  // 62 x48y100 INMUX plane 10,9
C8  // 63 x48y100 INMUX plane 12,11
48  // 64 x47y99 SB_BIG plane 1
12  // 65 x47y99 SB_BIG plane 1
00  // 66 x47y99 SB_DRIVE plane 2,1
82  // 67 x47y99 SB_BIG plane 2
26  // 68 x47y99 SB_BIG plane 2
48  // 69 x47y99 SB_BIG plane 3
12  // 70 x47y99 SB_BIG plane 3
40  // 71 x47y99 SB_DRIVE plane 4,3
48  // 72 x47y99 SB_BIG plane 4
12  // 73 x47y99 SB_BIG plane 4
48  // 74 x47y99 SB_BIG plane 5
12  // 75 x47y99 SB_BIG plane 5
00  // 76 x47y99 SB_DRIVE plane 6,5
48  // 77 x47y99 SB_BIG plane 6
12  // 78 x47y99 SB_BIG plane 6
08  // 79 x47y99 SB_BIG plane 7
12  // 80 x47y99 SB_BIG plane 7
00  // 81 x47y99 SB_DRIVE plane 8,7
08  // 82 x47y99 SB_BIG plane 8
12  // 83 x47y99 SB_BIG plane 8
98  // 84 x47y99 SB_BIG plane 9
44  // 85 x47y99 SB_BIG plane 9
00  // 86 x47y99 SB_DRIVE plane 10,9
48  // 87 x47y99 SB_BIG plane 10
12  // 88 x47y99 SB_BIG plane 10
54  // 89 x47y99 SB_BIG plane 11
24  // 90 x47y99 SB_BIG plane 11
00  // 91 x47y99 SB_DRIVE plane 12,11
48  // 92 x47y99 SB_BIG plane 12
12  // 93 x47y99 SB_BIG plane 12
A8  // 94 x48y100 SB_SML plane 1
60  // 95 x48y100 SB_SML plane 2,1
5B  // 96 x48y100 SB_SML plane 2
A8  // 97 x48y100 SB_SML plane 3
82  // 98 x48y100 SB_SML plane 4,3
2A  // 99 x48y100 SB_SML plane 4
A8  // 100 x48y100 SB_SML plane 5
82  // 101 x48y100 SB_SML plane 6,5
6A  // 102 x48y100 SB_SML plane 6
A8  // 103 x48y100 SB_SML plane 7
82  // 104 x48y100 SB_SML plane 8,7
2A  // 105 x48y100 SB_SML plane 8
56  // 106 x48y100 SB_SML plane 9
83  // 107 x48y100 SB_SML plane 10,9
2A  // 108 x48y100 SB_SML plane 10
52  // 109 x48y100 SB_SML plane 11
84  // 110 x48y100 SB_SML plane 12,11
28  // 111 x48y100 SB_SML plane 12
2C // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x49y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B605     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
32 // y_sel: 99
C6 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B60D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y99 CPE[0]  _a1244  C_MX2b////    
00  //  1 x49y99 CPE[1]
00  //  2 x49y99 CPE[2]
00  //  3 x49y99 CPE[3]
00  //  4 x49y99 CPE[4]
00  //  5 x49y99 CPE[5]
00  //  6 x49y99 CPE[6]
00  //  7 x49y99 CPE[7]
00  //  8 x49y99 CPE[8]
00  //  9 x49y99 CPE[9]
00  // 10 x49y100 CPE[0]
00  // 11 x49y100 CPE[1]
00  // 12 x49y100 CPE[2]
00  // 13 x49y100 CPE[3]
00  // 14 x49y100 CPE[4]
00  // 15 x49y100 CPE[5]
00  // 16 x49y100 CPE[6]
00  // 17 x49y100 CPE[7]
00  // 18 x49y100 CPE[8]
00  // 19 x49y100 CPE[9]
00  // 20 x50y99 CPE[0]  _a1444  C_MX2b////    
00  // 21 x50y99 CPE[1]
00  // 22 x50y99 CPE[2]
00  // 23 x50y99 CPE[3]
00  // 24 x50y99 CPE[4]
00  // 25 x50y99 CPE[5]
00  // 26 x50y99 CPE[6]
00  // 27 x50y99 CPE[7]
00  // 28 x50y99 CPE[8]
00  // 29 x50y99 CPE[9]
00  // 30 x50y100 CPE[0]  _a1272  C_MX2b////    
00  // 31 x50y100 CPE[1]
00  // 32 x50y100 CPE[2]
00  // 33 x50y100 CPE[3]
00  // 34 x50y100 CPE[4]
00  // 35 x50y100 CPE[5]
00  // 36 x50y100 CPE[6]
00  // 37 x50y100 CPE[7]
00  // 38 x50y100 CPE[8]
00  // 39 x50y100 CPE[9]
28  // 40 x49y99 INMUX plane 2,1
05  // 41 x49y99 INMUX plane 4,3
00  // 42 x49y99 INMUX plane 6,5
3E  // 43 x49y99 INMUX plane 8,7
02  // 44 x49y99 INMUX plane 10,9
28  // 45 x49y99 INMUX plane 12,11
00  // 46 x49y100 INMUX plane 2,1
00  // 47 x49y100 INMUX plane 4,3
00  // 48 x49y100 INMUX plane 6,5
00  // 49 x49y100 INMUX plane 8,7
18  // 50 x49y100 INMUX plane 10,9
00  // 51 x49y100 INMUX plane 12,11
1B  // 52 x50y99 INMUX plane 2,1
02  // 53 x50y99 INMUX plane 4,3
1D  // 54 x50y99 INMUX plane 6,5
58  // 55 x50y99 INMUX plane 8,7
00  // 56 x50y99 INMUX plane 10,9
40  // 57 x50y99 INMUX plane 12,11
19  // 58 x50y100 INMUX plane 2,1
01  // 59 x50y100 INMUX plane 4,3
00  // 60 x50y100 INMUX plane 6,5
59  // 61 x50y100 INMUX plane 8,7
00  // 62 x50y100 INMUX plane 10,9
D8  // 63 x50y100 INMUX plane 12,11
48  // 64 x50y100 SB_BIG plane 1
32  // 65 x50y100 SB_BIG plane 1
00  // 66 x50y100 SB_DRIVE plane 2,1
03  // 67 x50y100 SB_BIG plane 2
32  // 68 x50y100 SB_BIG plane 2
06  // 69 x50y100 SB_BIG plane 3
15  // 70 x50y100 SB_BIG plane 3
08  // 71 x50y100 SB_DRIVE plane 4,3
48  // 72 x50y100 SB_BIG plane 4
12  // 73 x50y100 SB_BIG plane 4
91  // 74 x50y100 SB_BIG plane 5
22  // 75 x50y100 SB_BIG plane 5
00  // 76 x50y100 SB_DRIVE plane 6,5
00  // 77 x50y100 SB_BIG plane 6
30  // 78 x50y100 SB_BIG plane 6
48  // 79 x50y100 SB_BIG plane 7
12  // 80 x50y100 SB_BIG plane 7
00  // 81 x50y100 SB_DRIVE plane 8,7
88  // 82 x50y100 SB_BIG plane 8
32  // 83 x50y100 SB_BIG plane 8
0B  // 84 x50y100 SB_BIG plane 9
50  // 85 x50y100 SB_BIG plane 9
01  // 86 x50y100 SB_DRIVE plane 10,9
00  // 87 x50y100 SB_BIG plane 10
00  // 88 x50y100 SB_BIG plane 10
00  // 89 x50y100 SB_BIG plane 11
00  // 90 x50y100 SB_BIG plane 11
00  // 91 x50y100 SB_DRIVE plane 12,11
44  // 92 x50y100 SB_BIG plane 12
00  // 93 x50y100 SB_BIG plane 12
A8  // 94 x49y99 SB_SML plane 1
62  // 95 x49y99 SB_SML plane 2,1
21  // 96 x49y99 SB_SML plane 2
58  // 97 x49y99 SB_SML plane 3
85  // 98 x49y99 SB_SML plane 4,3
2A  // 99 x49y99 SB_SML plane 4
C2  // 100 x49y99 SB_SML plane 5
02  // 101 x49y99 SB_SML plane 6,5
00  // 102 x49y99 SB_SML plane 6
A8  // 103 x49y99 SB_SML plane 7
82  // 104 x49y99 SB_SML plane 8,7
2A  // 105 x49y99 SB_SML plane 8
77 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x51y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B67D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
32 // y_sel: 99
AE // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B685
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x51y99 CPE[0]
00  //  1 x51y99 CPE[1]
00  //  2 x51y99 CPE[2]
00  //  3 x51y99 CPE[3]
00  //  4 x51y99 CPE[4]
00  //  5 x51y99 CPE[5]
00  //  6 x51y99 CPE[6]
00  //  7 x51y99 CPE[7]
00  //  8 x51y99 CPE[8]
00  //  9 x51y99 CPE[9]
00  // 10 x51y100 CPE[0]  net1 = net2: _a461  C_AND/D//AND/D
00  // 11 x51y100 CPE[1]
00  // 12 x51y100 CPE[2]
00  // 13 x51y100 CPE[3]
00  // 14 x51y100 CPE[4]
00  // 15 x51y100 CPE[5]
00  // 16 x51y100 CPE[6]
00  // 17 x51y100 CPE[7]
00  // 18 x51y100 CPE[8]
00  // 19 x51y100 CPE[9]
00  // 20 x52y99 CPE[0]
00  // 21 x52y99 CPE[1]
00  // 22 x52y99 CPE[2]
00  // 23 x52y99 CPE[3]
00  // 24 x52y99 CPE[4]
00  // 25 x52y99 CPE[5]
00  // 26 x52y99 CPE[6]
00  // 27 x52y99 CPE[7]
00  // 28 x52y99 CPE[8]
00  // 29 x52y99 CPE[9]
00  // 30 x52y100 CPE[0]  _a1530  C_MX2b////    
00  // 31 x52y100 CPE[1]
00  // 32 x52y100 CPE[2]
00  // 33 x52y100 CPE[3]
00  // 34 x52y100 CPE[4]
00  // 35 x52y100 CPE[5]
00  // 36 x52y100 CPE[6]
00  // 37 x52y100 CPE[7]
00  // 38 x52y100 CPE[8]
00  // 39 x52y100 CPE[9]
00  // 40 x51y99 INMUX plane 2,1
18  // 41 x51y99 INMUX plane 4,3
09  // 42 x51y99 INMUX plane 6,5
00  // 43 x51y99 INMUX plane 8,7
00  // 44 x51y99 INMUX plane 10,9
2C  // 45 x51y99 INMUX plane 12,11
0C  // 46 x51y100 INMUX plane 2,1
01  // 47 x51y100 INMUX plane 4,3
31  // 48 x51y100 INMUX plane 6,5
20  // 49 x51y100 INMUX plane 8,7
00  // 50 x51y100 INMUX plane 10,9
00  // 51 x51y100 INMUX plane 12,11
08  // 52 x52y99 INMUX plane 2,1
08  // 53 x52y99 INMUX plane 4,3
00  // 54 x52y99 INMUX plane 6,5
40  // 55 x52y99 INMUX plane 8,7
00  // 56 x52y99 INMUX plane 10,9
00  // 57 x52y99 INMUX plane 12,11
30  // 58 x52y100 INMUX plane 2,1
21  // 59 x52y100 INMUX plane 4,3
20  // 60 x52y100 INMUX plane 6,5
37  // 61 x52y100 INMUX plane 8,7
01  // 62 x52y100 INMUX plane 10,9
1C  // 63 x52y100 INMUX plane 12,11
00  // 64 x51y99 SB_BIG plane 1
00  // 65 x51y99 SB_BIG plane 1
00  // 66 x51y99 SB_DRIVE plane 2,1
88  // 67 x51y99 SB_BIG plane 2
10  // 68 x51y99 SB_BIG plane 2
00  // 69 x51y99 SB_BIG plane 3
00  // 70 x51y99 SB_BIG plane 3
00  // 71 x51y99 SB_DRIVE plane 4,3
60  // 72 x51y99 SB_BIG plane 4
44  // 73 x51y99 SB_BIG plane 4
56  // 74 x51y99 SB_BIG plane 5
00  // 75 x51y99 SB_BIG plane 5
00  // 76 x51y99 SB_DRIVE plane 6,5
08  // 77 x51y99 SB_BIG plane 6
12  // 78 x51y99 SB_BIG plane 6
00  // 79 x51y99 SB_BIG plane 7
00  // 80 x51y99 SB_BIG plane 7
00  // 81 x51y99 SB_DRIVE plane 8,7
48  // 82 x51y99 SB_BIG plane 8
12  // 83 x51y99 SB_BIG plane 8
00  // 84 x51y99 SB_BIG plane 9
50  // 85 x51y99 SB_BIG plane 9
00  // 86 x51y99 SB_DRIVE plane 10,9
00  // 87 x51y99 SB_BIG plane 10
00  // 88 x51y99 SB_BIG plane 10
00  // 89 x51y99 SB_BIG plane 11
00  // 90 x51y99 SB_BIG plane 11
00  // 91 x51y99 SB_DRIVE plane 12,11
00  // 92 x51y99 SB_BIG plane 12
00  // 93 x51y99 SB_BIG plane 12
00  // 94 x52y100 SB_SML plane 1
80  // 95 x52y100 SB_SML plane 2,1
2A  // 96 x52y100 SB_SML plane 2
10  // 97 x52y100 SB_SML plane 3
82  // 98 x52y100 SB_SML plane 4,3
2A  // 99 x52y100 SB_SML plane 4
00  // 100 x52y100 SB_SML plane 5
80  // 101 x52y100 SB_SML plane 6,5
2A  // 102 x52y100 SB_SML plane 6
00  // 103 x52y100 SB_SML plane 7
80  // 104 x52y100 SB_SML plane 8,7
28  // 105 x52y100 SB_SML plane 8
43 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x53y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B6F5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
32 // y_sel: 99
76 // -- CRC low byte
9F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B6FD
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x53y99 CPE[0]
00  //  1 x53y99 CPE[1]
00  //  2 x53y99 CPE[2]
00  //  3 x53y99 CPE[3]
00  //  4 x53y99 CPE[4]
00  //  5 x53y99 CPE[5]
00  //  6 x53y99 CPE[6]
00  //  7 x53y99 CPE[7]
00  //  8 x53y99 CPE[8]
00  //  9 x53y99 CPE[9]
00  // 10 x53y100 CPE[0]
00  // 11 x53y100 CPE[1]
00  // 12 x53y100 CPE[2]
00  // 13 x53y100 CPE[3]
00  // 14 x53y100 CPE[4]
00  // 15 x53y100 CPE[5]
00  // 16 x53y100 CPE[6]
00  // 17 x53y100 CPE[7]
00  // 18 x53y100 CPE[8]
00  // 19 x53y100 CPE[9]
00  // 20 x54y99 CPE[0]
00  // 21 x54y99 CPE[1]
00  // 22 x54y99 CPE[2]
00  // 23 x54y99 CPE[3]
00  // 24 x54y99 CPE[4]
00  // 25 x54y99 CPE[5]
00  // 26 x54y99 CPE[6]
00  // 27 x54y99 CPE[7]
00  // 28 x54y99 CPE[8]
00  // 29 x54y99 CPE[9]
00  // 30 x54y100 CPE[0]
00  // 31 x54y100 CPE[1]
00  // 32 x54y100 CPE[2]
00  // 33 x54y100 CPE[3]
00  // 34 x54y100 CPE[4]
00  // 35 x54y100 CPE[5]
00  // 36 x54y100 CPE[6]
00  // 37 x54y100 CPE[7]
00  // 38 x54y100 CPE[8]
00  // 39 x54y100 CPE[9]
00  // 40 x53y99 INMUX plane 2,1
08  // 41 x53y99 INMUX plane 4,3
02  // 42 x53y99 INMUX plane 6,5
00  // 43 x53y99 INMUX plane 8,7
00  // 44 x53y99 INMUX plane 10,9
00  // 45 x53y99 INMUX plane 12,11
00  // 46 x53y100 INMUX plane 2,1
01  // 47 x53y100 INMUX plane 4,3
00  // 48 x53y100 INMUX plane 6,5
00  // 49 x53y100 INMUX plane 8,7
00  // 50 x53y100 INMUX plane 10,9
00  // 51 x53y100 INMUX plane 12,11
00  // 52 x54y99 INMUX plane 2,1
00  // 53 x54y99 INMUX plane 4,3
00  // 54 x54y99 INMUX plane 6,5
00  // 55 x54y99 INMUX plane 8,7
00  // 56 x54y99 INMUX plane 10,9
00  // 57 x54y99 INMUX plane 12,11
00  // 58 x54y100 INMUX plane 2,1
01  // 59 x54y100 INMUX plane 4,3
00  // 60 x54y100 INMUX plane 6,5
00  // 61 x54y100 INMUX plane 8,7
00  // 62 x54y100 INMUX plane 10,9
00  // 63 x54y100 INMUX plane 12,11
00  // 64 x54y100 SB_BIG plane 1
00  // 65 x54y100 SB_BIG plane 1
00  // 66 x54y100 SB_DRIVE plane 2,1
00  // 67 x54y100 SB_BIG plane 2
00  // 68 x54y100 SB_BIG plane 2
00  // 69 x54y100 SB_BIG plane 3
00  // 70 x54y100 SB_BIG plane 3
00  // 71 x54y100 SB_DRIVE plane 4,3
00  // 72 x54y100 SB_BIG plane 4
00  // 73 x54y100 SB_BIG plane 4
00  // 74 x54y100 SB_BIG plane 5
00  // 75 x54y100 SB_BIG plane 5
00  // 76 x54y100 SB_DRIVE plane 6,5
00  // 77 x54y100 SB_BIG plane 6
00  // 78 x54y100 SB_BIG plane 6
00  // 79 x54y100 SB_BIG plane 7
00  // 80 x54y100 SB_BIG plane 7
00  // 81 x54y100 SB_DRIVE plane 8,7
00  // 82 x54y100 SB_BIG plane 8
00  // 83 x54y100 SB_BIG plane 8
03  // 84 x54y100 SB_BIG plane 9
72  // 85 x54y100 SB_BIG plane 9
7C // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x161y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B759     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
32 // y_sel: 99
60 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B761
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y99
00  // 14 right_edge_EN1 at x163y99
00  // 15 right_edge_EN2 at x163y99
00  // 16 right_edge_EN0 at x163y100
00  // 17 right_edge_EN1 at x163y100
00  // 18 right_edge_EN2 at x163y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y100 SB_BIG plane 1
12  // 65 x162y100 SB_BIG plane 1
00  // 66 x162y100 SB_DRIVE plane 2,1
48  // 67 x162y100 SB_BIG plane 2
12  // 68 x162y100 SB_BIG plane 2
48  // 69 x162y100 SB_BIG plane 3
12  // 70 x162y100 SB_BIG plane 3
00  // 71 x162y100 SB_DRIVE plane 4,3
48  // 72 x162y100 SB_BIG plane 4
12  // 73 x162y100 SB_BIG plane 4
48  // 74 x162y100 SB_BIG plane 5
12  // 75 x162y100 SB_BIG plane 5
00  // 76 x162y100 SB_DRIVE plane 6,5
48  // 77 x162y100 SB_BIG plane 6
12  // 78 x162y100 SB_BIG plane 6
48  // 79 x162y100 SB_BIG plane 7
12  // 80 x162y100 SB_BIG plane 7
00  // 81 x162y100 SB_DRIVE plane 8,7
48  // 82 x162y100 SB_BIG plane 8
12  // 83 x162y100 SB_BIG plane 8
48  // 84 x162y100 SB_BIG plane 9
12  // 85 x162y100 SB_BIG plane 9
00  // 86 x162y100 SB_DRIVE plane 10,9
48  // 87 x162y100 SB_BIG plane 10
12  // 88 x162y100 SB_BIG plane 10
48  // 89 x162y100 SB_BIG plane 11
12  // 90 x162y100 SB_BIG plane 11
00  // 91 x162y100 SB_DRIVE plane 12,11
48  // 92 x162y100 SB_BIG plane 12
12  // 93 x162y100 SB_BIG plane 12
A8  // 94 x161y99 SB_SML plane 1
82  // 95 x161y99 SB_SML plane 2,1
2A  // 96 x161y99 SB_SML plane 2
A8  // 97 x161y99 SB_SML plane 3
82  // 98 x161y99 SB_SML plane 4,3
2A  // 99 x161y99 SB_SML plane 4
A8  // 100 x161y99 SB_SML plane 5
82  // 101 x161y99 SB_SML plane 6,5
2A  // 102 x161y99 SB_SML plane 6
A8  // 103 x161y99 SB_SML plane 7
82  // 104 x161y99 SB_SML plane 8,7
2A  // 105 x161y99 SB_SML plane 8
A8  // 106 x161y99 SB_SML plane 9
82  // 107 x161y99 SB_SML plane 10,9
2A  // 108 x161y99 SB_SML plane 10
A8  // 109 x161y99 SB_SML plane 11
82  // 110 x161y99 SB_SML plane 12,11
2A  // 111 x161y99 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B7D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
33 // y_sel: 101
C6 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B7DF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_W2_A[8]  _a1179  IBF  at x0y101
00  //  1 GPIO_W2_A[8]
00  //  2 GPIO_W2_A[8]
00  //  3 GPIO_W2_A[8]
00  //  4 GPIO_W2_A[8]
00  //  5 GPIO_W2_A[8]
01  //  6 GPIO_W2_A[8]
00  //  7 GPIO_W2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y101
00  // 10 edge_io_EN1 at x-2y101
00  // 11 edge_io_EN0 at x-2y102
00  // 12 edge_io_EN1 at x-2y102
00  // 13 left_edge_EN0 at x-2y101
00  // 14 left_edge_EN1 at x-2y101
00  // 15 left_edge_EN2 at x-2y101
00  // 16 left_edge_EN0 at x-2y102
00  // 17 left_edge_EN1 at x-2y102
00  // 18 left_edge_EN2 at x-2y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y102 SB_BIG plane 1
12  // 65 x0y102 SB_BIG plane 1
00  // 66 x0y102 SB_DRIVE plane 2,1
48  // 67 x0y102 SB_BIG plane 2
12  // 68 x0y102 SB_BIG plane 2
48  // 69 x0y102 SB_BIG plane 3
12  // 70 x0y102 SB_BIG plane 3
00  // 71 x0y102 SB_DRIVE plane 4,3
48  // 72 x0y102 SB_BIG plane 4
12  // 73 x0y102 SB_BIG plane 4
8E  // 74 x0y102 SB_BIG plane 5
24  // 75 x0y102 SB_BIG plane 5
01  // 76 x0y102 SB_DRIVE plane 6,5
48  // 77 x0y102 SB_BIG plane 6
12  // 78 x0y102 SB_BIG plane 6
48  // 79 x0y102 SB_BIG plane 7
12  // 80 x0y102 SB_BIG plane 7
00  // 81 x0y102 SB_DRIVE plane 8,7
48  // 82 x0y102 SB_BIG plane 8
12  // 83 x0y102 SB_BIG plane 8
8F  // 84 x0y102 SB_BIG plane 9
24  // 85 x0y102 SB_BIG plane 9
01  // 86 x0y102 SB_DRIVE plane 10,9
B8  // 87 x0y102 SB_BIG plane 10
24  // 88 x0y102 SB_BIG plane 10
48  // 89 x0y102 SB_BIG plane 11
12  // 90 x0y102 SB_BIG plane 11
00  // 91 x0y102 SB_DRIVE plane 12,11
48  // 92 x0y102 SB_BIG plane 12
12  // 93 x0y102 SB_BIG plane 12
A8  // 94 x-1y101 SB_SML plane 1
82  // 95 x-1y101 SB_SML plane 2,1
2A  // 96 x-1y101 SB_SML plane 2
A8  // 97 x-1y101 SB_SML plane 3
82  // 98 x-1y101 SB_SML plane 4,3
2A  // 99 x-1y101 SB_SML plane 4
41  // 100 x-1y101 SB_SML plane 5
87  // 101 x-1y101 SB_SML plane 6,5
2A  // 102 x-1y101 SB_SML plane 6
A8  // 103 x-1y101 SB_SML plane 7
82  // 104 x-1y101 SB_SML plane 8,7
2A  // 105 x-1y101 SB_SML plane 8
A8  // 106 x-1y101 SB_SML plane 9
82  // 107 x-1y101 SB_SML plane 10,9
2A  // 108 x-1y101 SB_SML plane 10
A8  // 109 x-1y101 SB_SML plane 11
82  // 110 x-1y101 SB_SML plane 12,11
2A  // 111 x-1y101 SB_SML plane 12
C3 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B855     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
33 // y_sel: 101
1E // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B85D
5A // Length: 90
42 // -- CRC low byte
C5 // -- CRC high byte
00  //  0 x1y101 CPE[0]
00  //  1 x1y101 CPE[1]
00  //  2 x1y101 CPE[2]
00  //  3 x1y101 CPE[3]
00  //  4 x1y101 CPE[4]
00  //  5 x1y101 CPE[5]
00  //  6 x1y101 CPE[6]
00  //  7 x1y101 CPE[7]
00  //  8 x1y101 CPE[8]
00  //  9 x1y101 CPE[9]
00  // 10 x1y102 CPE[0]
00  // 11 x1y102 CPE[1]
00  // 12 x1y102 CPE[2]
00  // 13 x1y102 CPE[3]
00  // 14 x1y102 CPE[4]
00  // 15 x1y102 CPE[5]
00  // 16 x1y102 CPE[6]
00  // 17 x1y102 CPE[7]
00  // 18 x1y102 CPE[8]
00  // 19 x1y102 CPE[9]
00  // 20 x2y101 CPE[0]
00  // 21 x2y101 CPE[1]
00  // 22 x2y101 CPE[2]
00  // 23 x2y101 CPE[3]
00  // 24 x2y101 CPE[4]
00  // 25 x2y101 CPE[5]
00  // 26 x2y101 CPE[6]
00  // 27 x2y101 CPE[7]
00  // 28 x2y101 CPE[8]
00  // 29 x2y101 CPE[9]
00  // 30 x2y102 CPE[0]
00  // 31 x2y102 CPE[1]
00  // 32 x2y102 CPE[2]
00  // 33 x2y102 CPE[3]
00  // 34 x2y102 CPE[4]
00  // 35 x2y102 CPE[5]
00  // 36 x2y102 CPE[6]
00  // 37 x2y102 CPE[7]
00  // 38 x2y102 CPE[8]
00  // 39 x2y102 CPE[9]
00  // 40 x1y101 INMUX plane 2,1
00  // 41 x1y101 INMUX plane 4,3
01  // 42 x1y101 INMUX plane 6,5
00  // 43 x1y101 INMUX plane 8,7
00  // 44 x1y101 INMUX plane 10,9
00  // 45 x1y101 INMUX plane 12,11
00  // 46 x1y102 INMUX plane 2,1
00  // 47 x1y102 INMUX plane 4,3
01  // 48 x1y102 INMUX plane 6,5
00  // 49 x1y102 INMUX plane 8,7
09  // 50 x1y102 INMUX plane 10,9
00  // 51 x1y102 INMUX plane 12,11
00  // 52 x2y101 INMUX plane 2,1
00  // 53 x2y101 INMUX plane 4,3
00  // 54 x2y101 INMUX plane 6,5
00  // 55 x2y101 INMUX plane 8,7
09  // 56 x2y101 INMUX plane 10,9
01  // 57 x2y101 INMUX plane 12,11
00  // 58 x2y102 INMUX plane 2,1
00  // 59 x2y102 INMUX plane 4,3
01  // 60 x2y102 INMUX plane 6,5
00  // 61 x2y102 INMUX plane 8,7
09  // 62 x2y102 INMUX plane 10,9
00  // 63 x2y102 INMUX plane 12,11
00  // 64 x1y101 SB_BIG plane 1
00  // 65 x1y101 SB_BIG plane 1
00  // 66 x1y101 SB_DRIVE plane 2,1
00  // 67 x1y101 SB_BIG plane 2
00  // 68 x1y101 SB_BIG plane 2
00  // 69 x1y101 SB_BIG plane 3
00  // 70 x1y101 SB_BIG plane 3
00  // 71 x1y101 SB_DRIVE plane 4,3
00  // 72 x1y101 SB_BIG plane 4
00  // 73 x1y101 SB_BIG plane 4
00  // 74 x1y101 SB_BIG plane 5
00  // 75 x1y101 SB_BIG plane 5
00  // 76 x1y101 SB_DRIVE plane 6,5
00  // 77 x1y101 SB_BIG plane 6
00  // 78 x1y101 SB_BIG plane 6
00  // 79 x1y101 SB_BIG plane 7
00  // 80 x1y101 SB_BIG plane 7
00  // 81 x1y101 SB_DRIVE plane 8,7
00  // 82 x1y101 SB_BIG plane 8
00  // 83 x1y101 SB_BIG plane 8
39  // 84 x1y101 SB_BIG plane 9
00  // 85 x1y101 SB_BIG plane 9
00  // 86 x1y101 SB_DRIVE plane 10,9
38  // 87 x1y101 SB_BIG plane 10
00  // 88 x1y101 SB_BIG plane 10
0D  // 89 x1y101 SB_BIG plane 11
A3 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x3y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B8BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
33 // y_sel: 101
76 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B8C5
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x3y101 CPE[0]
00  //  1 x3y101 CPE[1]
00  //  2 x3y101 CPE[2]
00  //  3 x3y101 CPE[3]
00  //  4 x3y101 CPE[4]
00  //  5 x3y101 CPE[5]
00  //  6 x3y101 CPE[6]
00  //  7 x3y101 CPE[7]
00  //  8 x3y101 CPE[8]
00  //  9 x3y101 CPE[9]
00  // 10 x3y102 CPE[0]
00  // 11 x3y102 CPE[1]
00  // 12 x3y102 CPE[2]
00  // 13 x3y102 CPE[3]
00  // 14 x3y102 CPE[4]
00  // 15 x3y102 CPE[5]
00  // 16 x3y102 CPE[6]
00  // 17 x3y102 CPE[7]
00  // 18 x3y102 CPE[8]
00  // 19 x3y102 CPE[9]
00  // 20 x4y101 CPE[0]
00  // 21 x4y101 CPE[1]
00  // 22 x4y101 CPE[2]
00  // 23 x4y101 CPE[3]
00  // 24 x4y101 CPE[4]
00  // 25 x4y101 CPE[5]
00  // 26 x4y101 CPE[6]
00  // 27 x4y101 CPE[7]
00  // 28 x4y101 CPE[8]
00  // 29 x4y101 CPE[9]
00  // 30 x4y102 CPE[0]
00  // 31 x4y102 CPE[1]
00  // 32 x4y102 CPE[2]
00  // 33 x4y102 CPE[3]
00  // 34 x4y102 CPE[4]
00  // 35 x4y102 CPE[5]
00  // 36 x4y102 CPE[6]
00  // 37 x4y102 CPE[7]
00  // 38 x4y102 CPE[8]
00  // 39 x4y102 CPE[9]
00  // 40 x3y101 INMUX plane 2,1
00  // 41 x3y101 INMUX plane 4,3
00  // 42 x3y101 INMUX plane 6,5
00  // 43 x3y101 INMUX plane 8,7
09  // 44 x3y101 INMUX plane 10,9
01  // 45 x3y101 INMUX plane 12,11
95 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x5y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B8F9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
33 // y_sel: 101
AE // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B901
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x5y101 CPE[0]
00  //  1 x5y101 CPE[1]
00  //  2 x5y101 CPE[2]
00  //  3 x5y101 CPE[3]
00  //  4 x5y101 CPE[4]
00  //  5 x5y101 CPE[5]
00  //  6 x5y101 CPE[6]
00  //  7 x5y101 CPE[7]
00  //  8 x5y101 CPE[8]
00  //  9 x5y101 CPE[9]
00  // 10 x5y102 CPE[0]
00  // 11 x5y102 CPE[1]
00  // 12 x5y102 CPE[2]
00  // 13 x5y102 CPE[3]
00  // 14 x5y102 CPE[4]
00  // 15 x5y102 CPE[5]
00  // 16 x5y102 CPE[6]
00  // 17 x5y102 CPE[7]
00  // 18 x5y102 CPE[8]
00  // 19 x5y102 CPE[9]
00  // 20 x6y101 CPE[0]
00  // 21 x6y101 CPE[1]
00  // 22 x6y101 CPE[2]
00  // 23 x6y101 CPE[3]
00  // 24 x6y101 CPE[4]
00  // 25 x6y101 CPE[5]
00  // 26 x6y101 CPE[6]
00  // 27 x6y101 CPE[7]
00  // 28 x6y101 CPE[8]
00  // 29 x6y101 CPE[9]
00  // 30 x6y102 CPE[0]
00  // 31 x6y102 CPE[1]
00  // 32 x6y102 CPE[2]
00  // 33 x6y102 CPE[3]
00  // 34 x6y102 CPE[4]
00  // 35 x6y102 CPE[5]
00  // 36 x6y102 CPE[6]
00  // 37 x6y102 CPE[7]
00  // 38 x6y102 CPE[8]
00  // 39 x6y102 CPE[9]
00  // 40 x5y101 INMUX plane 2,1
00  // 41 x5y101 INMUX plane 4,3
00  // 42 x5y101 INMUX plane 6,5
00  // 43 x5y101 INMUX plane 8,7
00  // 44 x5y101 INMUX plane 10,9
00  // 45 x5y101 INMUX plane 12,11
00  // 46 x5y102 INMUX plane 2,1
00  // 47 x5y102 INMUX plane 4,3
00  // 48 x5y102 INMUX plane 6,5
00  // 49 x5y102 INMUX plane 8,7
00  // 50 x5y102 INMUX plane 10,9
00  // 51 x5y102 INMUX plane 12,11
00  // 52 x6y101 INMUX plane 2,1
00  // 53 x6y101 INMUX plane 4,3
00  // 54 x6y101 INMUX plane 6,5
00  // 55 x6y101 INMUX plane 8,7
00  // 56 x6y101 INMUX plane 10,9
00  // 57 x6y101 INMUX plane 12,11
00  // 58 x6y102 INMUX plane 2,1
00  // 59 x6y102 INMUX plane 4,3
00  // 60 x6y102 INMUX plane 6,5
00  // 61 x6y102 INMUX plane 8,7
00  // 62 x6y102 INMUX plane 10,9
00  // 63 x6y102 INMUX plane 12,11
00  // 64 x5y101 SB_BIG plane 1
00  // 65 x5y101 SB_BIG plane 1
00  // 66 x5y101 SB_DRIVE plane 2,1
00  // 67 x5y101 SB_BIG plane 2
00  // 68 x5y101 SB_BIG plane 2
00  // 69 x5y101 SB_BIG plane 3
00  // 70 x5y101 SB_BIG plane 3
00  // 71 x5y101 SB_DRIVE plane 4,3
00  // 72 x5y101 SB_BIG plane 4
00  // 73 x5y101 SB_BIG plane 4
00  // 74 x5y101 SB_BIG plane 5
00  // 75 x5y101 SB_BIG plane 5
00  // 76 x5y101 SB_DRIVE plane 6,5
00  // 77 x5y101 SB_BIG plane 6
00  // 78 x5y101 SB_BIG plane 6
00  // 79 x5y101 SB_BIG plane 7
00  // 80 x5y101 SB_BIG plane 7
00  // 81 x5y101 SB_DRIVE plane 8,7
00  // 82 x5y101 SB_BIG plane 8
00  // 83 x5y101 SB_BIG plane 8
00  // 84 x5y101 SB_BIG plane 9
00  // 85 x5y101 SB_BIG plane 9
04  // 86 x5y101 SB_DRIVE plane 10,9
00  // 87 x5y101 SB_BIG plane 10
00  // 88 x5y101 SB_BIG plane 10
00  // 89 x5y101 SB_BIG plane 11
00  // 90 x5y101 SB_BIG plane 11
04  // 91 x5y101 SB_DRIVE plane 12,11
5A // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x13y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B963     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
33 // y_sel: 101
CE // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B96B
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x13y101 CPE[0]
00  //  1 x13y101 CPE[1]
00  //  2 x13y101 CPE[2]
00  //  3 x13y101 CPE[3]
00  //  4 x13y101 CPE[4]
00  //  5 x13y101 CPE[5]
00  //  6 x13y101 CPE[6]
00  //  7 x13y101 CPE[7]
00  //  8 x13y101 CPE[8]
00  //  9 x13y101 CPE[9]
00  // 10 x13y102 CPE[0]
00  // 11 x13y102 CPE[1]
00  // 12 x13y102 CPE[2]
00  // 13 x13y102 CPE[3]
00  // 14 x13y102 CPE[4]
00  // 15 x13y102 CPE[5]
00  // 16 x13y102 CPE[6]
00  // 17 x13y102 CPE[7]
00  // 18 x13y102 CPE[8]
00  // 19 x13y102 CPE[9]
00  // 20 x14y101 CPE[0]
00  // 21 x14y101 CPE[1]
00  // 22 x14y101 CPE[2]
00  // 23 x14y101 CPE[3]
00  // 24 x14y101 CPE[4]
00  // 25 x14y101 CPE[5]
00  // 26 x14y101 CPE[6]
00  // 27 x14y101 CPE[7]
00  // 28 x14y101 CPE[8]
00  // 29 x14y101 CPE[9]
00  // 30 x14y102 CPE[0]
00  // 31 x14y102 CPE[1]
00  // 32 x14y102 CPE[2]
00  // 33 x14y102 CPE[3]
00  // 34 x14y102 CPE[4]
00  // 35 x14y102 CPE[5]
00  // 36 x14y102 CPE[6]
00  // 37 x14y102 CPE[7]
00  // 38 x14y102 CPE[8]
00  // 39 x14y102 CPE[9]
00  // 40 x13y101 INMUX plane 2,1
00  // 41 x13y101 INMUX plane 4,3
00  // 42 x13y101 INMUX plane 6,5
00  // 43 x13y101 INMUX plane 8,7
00  // 44 x13y101 INMUX plane 10,9
00  // 45 x13y101 INMUX plane 12,11
00  // 46 x13y102 INMUX plane 2,1
00  // 47 x13y102 INMUX plane 4,3
00  // 48 x13y102 INMUX plane 6,5
00  // 49 x13y102 INMUX plane 8,7
00  // 50 x13y102 INMUX plane 10,9
00  // 51 x13y102 INMUX plane 12,11
00  // 52 x14y101 INMUX plane 2,1
00  // 53 x14y101 INMUX plane 4,3
00  // 54 x14y101 INMUX plane 6,5
00  // 55 x14y101 INMUX plane 8,7
00  // 56 x14y101 INMUX plane 10,9
01  // 57 x14y101 INMUX plane 12,11
00  // 58 x14y102 INMUX plane 2,1
00  // 59 x14y102 INMUX plane 4,3
00  // 60 x14y102 INMUX plane 6,5
00  // 61 x14y102 INMUX plane 8,7
00  // 62 x14y102 INMUX plane 10,9
00  // 63 x14y102 INMUX plane 12,11
00  // 64 x13y101 SB_BIG plane 1
00  // 65 x13y101 SB_BIG plane 1
00  // 66 x13y101 SB_DRIVE plane 2,1
00  // 67 x13y101 SB_BIG plane 2
00  // 68 x13y101 SB_BIG plane 2
00  // 69 x13y101 SB_BIG plane 3
00  // 70 x13y101 SB_BIG plane 3
00  // 71 x13y101 SB_DRIVE plane 4,3
00  // 72 x13y101 SB_BIG plane 4
00  // 73 x13y101 SB_BIG plane 4
00  // 74 x13y101 SB_BIG plane 5
00  // 75 x13y101 SB_BIG plane 5
00  // 76 x13y101 SB_DRIVE plane 6,5
00  // 77 x13y101 SB_BIG plane 6
00  // 78 x13y101 SB_BIG plane 6
00  // 79 x13y101 SB_BIG plane 7
00  // 80 x13y101 SB_BIG plane 7
00  // 81 x13y101 SB_DRIVE plane 8,7
00  // 82 x13y101 SB_BIG plane 8
00  // 83 x13y101 SB_BIG plane 8
00  // 84 x13y101 SB_BIG plane 9
00  // 85 x13y101 SB_BIG plane 9
00  // 86 x13y101 SB_DRIVE plane 10,9
00  // 87 x13y101 SB_BIG plane 10
00  // 88 x13y101 SB_BIG plane 10
29  // 89 x13y101 SB_BIG plane 11
00  // 90 x13y101 SB_BIG plane 11
01  // 91 x13y101 SB_DRIVE plane 12,11
47 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x15y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B9CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
33 // y_sel: 101
06 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B9D5
2E // Length: 46
E1 // -- CRC low byte
F0 // -- CRC high byte
00  //  0 x15y101 CPE[0]
00  //  1 x15y101 CPE[1]
00  //  2 x15y101 CPE[2]
00  //  3 x15y101 CPE[3]
00  //  4 x15y101 CPE[4]
00  //  5 x15y101 CPE[5]
00  //  6 x15y101 CPE[6]
00  //  7 x15y101 CPE[7]
00  //  8 x15y101 CPE[8]
00  //  9 x15y101 CPE[9]
00  // 10 x15y102 CPE[0]
00  // 11 x15y102 CPE[1]
00  // 12 x15y102 CPE[2]
00  // 13 x15y102 CPE[3]
00  // 14 x15y102 CPE[4]
00  // 15 x15y102 CPE[5]
00  // 16 x15y102 CPE[6]
00  // 17 x15y102 CPE[7]
00  // 18 x15y102 CPE[8]
00  // 19 x15y102 CPE[9]
00  // 20 x16y101 CPE[0]
00  // 21 x16y101 CPE[1]
00  // 22 x16y101 CPE[2]
00  // 23 x16y101 CPE[3]
00  // 24 x16y101 CPE[4]
00  // 25 x16y101 CPE[5]
00  // 26 x16y101 CPE[6]
00  // 27 x16y101 CPE[7]
00  // 28 x16y101 CPE[8]
00  // 29 x16y101 CPE[9]
00  // 30 x16y102 CPE[0]
00  // 31 x16y102 CPE[1]
00  // 32 x16y102 CPE[2]
00  // 33 x16y102 CPE[3]
00  // 34 x16y102 CPE[4]
00  // 35 x16y102 CPE[5]
00  // 36 x16y102 CPE[6]
00  // 37 x16y102 CPE[7]
00  // 38 x16y102 CPE[8]
00  // 39 x16y102 CPE[9]
00  // 40 x15y101 INMUX plane 2,1
00  // 41 x15y101 INMUX plane 4,3
00  // 42 x15y101 INMUX plane 6,5
00  // 43 x15y101 INMUX plane 8,7
00  // 44 x15y101 INMUX plane 10,9
01  // 45 x15y101 INMUX plane 12,11
8D // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x19y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA09     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
33 // y_sel: 101
B6 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA11
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y101 CPE[0]
00  //  1 x19y101 CPE[1]
00  //  2 x19y101 CPE[2]
00  //  3 x19y101 CPE[3]
00  //  4 x19y101 CPE[4]
00  //  5 x19y101 CPE[5]
00  //  6 x19y101 CPE[6]
00  //  7 x19y101 CPE[7]
00  //  8 x19y101 CPE[8]
00  //  9 x19y101 CPE[9]
00  // 10 x19y102 CPE[0]
00  // 11 x19y102 CPE[1]
00  // 12 x19y102 CPE[2]
00  // 13 x19y102 CPE[3]
00  // 14 x19y102 CPE[4]
00  // 15 x19y102 CPE[5]
00  // 16 x19y102 CPE[6]
00  // 17 x19y102 CPE[7]
00  // 18 x19y102 CPE[8]
00  // 19 x19y102 CPE[9]
00  // 20 x20y101 CPE[0]
00  // 21 x20y101 CPE[1]
00  // 22 x20y101 CPE[2]
00  // 23 x20y101 CPE[3]
00  // 24 x20y101 CPE[4]
00  // 25 x20y101 CPE[5]
00  // 26 x20y101 CPE[6]
00  // 27 x20y101 CPE[7]
00  // 28 x20y101 CPE[8]
00  // 29 x20y101 CPE[9]
00  // 30 x20y102 CPE[0]
00  // 31 x20y102 CPE[1]
00  // 32 x20y102 CPE[2]
00  // 33 x20y102 CPE[3]
00  // 34 x20y102 CPE[4]
00  // 35 x20y102 CPE[5]
00  // 36 x20y102 CPE[6]
00  // 37 x20y102 CPE[7]
00  // 38 x20y102 CPE[8]
00  // 39 x20y102 CPE[9]
00  // 40 x19y101 INMUX plane 2,1
00  // 41 x19y101 INMUX plane 4,3
00  // 42 x19y101 INMUX plane 6,5
00  // 43 x19y101 INMUX plane 8,7
00  // 44 x19y101 INMUX plane 10,9
00  // 45 x19y101 INMUX plane 12,11
00  // 46 x19y102 INMUX plane 2,1
00  // 47 x19y102 INMUX plane 4,3
00  // 48 x19y102 INMUX plane 6,5
00  // 49 x19y102 INMUX plane 8,7
00  // 50 x19y102 INMUX plane 10,9
00  // 51 x19y102 INMUX plane 12,11
00  // 52 x20y101 INMUX plane 2,1
00  // 53 x20y101 INMUX plane 4,3
00  // 54 x20y101 INMUX plane 6,5
00  // 55 x20y101 INMUX plane 8,7
00  // 56 x20y101 INMUX plane 10,9
00  // 57 x20y101 INMUX plane 12,11
00  // 58 x20y102 INMUX plane 2,1
00  // 59 x20y102 INMUX plane 4,3
00  // 60 x20y102 INMUX plane 6,5
00  // 61 x20y102 INMUX plane 8,7
00  // 62 x20y102 INMUX plane 10,9
00  // 63 x20y102 INMUX plane 12,11
00  // 64 x20y102 SB_BIG plane 1
00  // 65 x20y102 SB_BIG plane 1
00  // 66 x20y102 SB_DRIVE plane 2,1
00  // 67 x20y102 SB_BIG plane 2
00  // 68 x20y102 SB_BIG plane 2
00  // 69 x20y102 SB_BIG plane 3
00  // 70 x20y102 SB_BIG plane 3
00  // 71 x20y102 SB_DRIVE plane 4,3
00  // 72 x20y102 SB_BIG plane 4
00  // 73 x20y102 SB_BIG plane 4
39  // 74 x20y102 SB_BIG plane 5
00  // 75 x20y102 SB_BIG plane 5
00  // 76 x20y102 SB_DRIVE plane 6,5
00  // 77 x20y102 SB_BIG plane 6
00  // 78 x20y102 SB_BIG plane 6
00  // 79 x20y102 SB_BIG plane 7
00  // 80 x20y102 SB_BIG plane 7
00  // 81 x20y102 SB_DRIVE plane 8,7
00  // 82 x20y102 SB_BIG plane 8
00  // 83 x20y102 SB_BIG plane 8
39  // 84 x20y102 SB_BIG plane 9
97 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x21y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
33 // y_sel: 101
6E // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA74
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x21y101 CPE[0]  _a673  C_/C_0_1///    
00  //  1 x21y101 CPE[1]
00  //  2 x21y101 CPE[2]
00  //  3 x21y101 CPE[3]
00  //  4 x21y101 CPE[4]
00  //  5 x21y101 CPE[5]
00  //  6 x21y101 CPE[6]
00  //  7 x21y101 CPE[7]
00  //  8 x21y101 CPE[8]
00  //  9 x21y101 CPE[9]
00  // 10 x21y102 CPE[0]  net1 = net2: _a657  C_ADDF2///ADDF2/
00  // 11 x21y102 CPE[1]
00  // 12 x21y102 CPE[2]
00  // 13 x21y102 CPE[3]
00  // 14 x21y102 CPE[4]
00  // 15 x21y102 CPE[5]
00  // 16 x21y102 CPE[6]
00  // 17 x21y102 CPE[7]
00  // 18 x21y102 CPE[8]
00  // 19 x21y102 CPE[9]
00  // 20 x22y101 CPE[0]
00  // 21 x22y101 CPE[1]
00  // 22 x22y101 CPE[2]
00  // 23 x22y101 CPE[3]
00  // 24 x22y101 CPE[4]
00  // 25 x22y101 CPE[5]
00  // 26 x22y101 CPE[6]
00  // 27 x22y101 CPE[7]
00  // 28 x22y101 CPE[8]
00  // 29 x22y101 CPE[9]
00  // 30 x22y102 CPE[0]  _a929  C_///AND/D
00  // 31 x22y102 CPE[1]
00  // 32 x22y102 CPE[2]
00  // 33 x22y102 CPE[3]
00  // 34 x22y102 CPE[4]
00  // 35 x22y102 CPE[5]
00  // 36 x22y102 CPE[6]
00  // 37 x22y102 CPE[7]
00  // 38 x22y102 CPE[8]
00  // 39 x22y102 CPE[9]
20  // 40 x21y101 INMUX plane 2,1
00  // 41 x21y101 INMUX plane 4,3
00  // 42 x21y101 INMUX plane 6,5
00  // 43 x21y101 INMUX plane 8,7
20  // 44 x21y101 INMUX plane 10,9
00  // 45 x21y101 INMUX plane 12,11
00  // 46 x21y102 INMUX plane 2,1
28  // 47 x21y102 INMUX plane 4,3
07  // 48 x21y102 INMUX plane 6,5
38  // 49 x21y102 INMUX plane 8,7
02  // 50 x21y102 INMUX plane 10,9
28  // 51 x21y102 INMUX plane 12,11
04  // 52 x22y101 INMUX plane 2,1
00  // 53 x22y101 INMUX plane 4,3
08  // 54 x22y101 INMUX plane 6,5
88  // 55 x22y101 INMUX plane 8,7
01  // 56 x22y101 INMUX plane 10,9
80  // 57 x22y101 INMUX plane 12,11
20  // 58 x22y102 INMUX plane 2,1
18  // 59 x22y102 INMUX plane 4,3
00  // 60 x22y102 INMUX plane 6,5
80  // 61 x22y102 INMUX plane 8,7
20  // 62 x22y102 INMUX plane 10,9
80  // 63 x22y102 INMUX plane 12,11
48  // 64 x21y101 SB_BIG plane 1
12  // 65 x21y101 SB_BIG plane 1
00  // 66 x21y101 SB_DRIVE plane 2,1
48  // 67 x21y101 SB_BIG plane 2
12  // 68 x21y101 SB_BIG plane 2
00  // 69 x21y101 SB_BIG plane 3
00  // 70 x21y101 SB_BIG plane 3
00  // 71 x21y101 SB_DRIVE plane 4,3
48  // 72 x21y101 SB_BIG plane 4
12  // 73 x21y101 SB_BIG plane 4
48  // 74 x21y101 SB_BIG plane 5
12  // 75 x21y101 SB_BIG plane 5
00  // 76 x21y101 SB_DRIVE plane 6,5
41  // 77 x21y101 SB_BIG plane 6
12  // 78 x21y101 SB_BIG plane 6
00  // 79 x21y101 SB_BIG plane 7
00  // 80 x21y101 SB_BIG plane 7
00  // 81 x21y101 SB_DRIVE plane 8,7
41  // 82 x21y101 SB_BIG plane 8
12  // 83 x21y101 SB_BIG plane 8
39  // 84 x21y101 SB_BIG plane 9
00  // 85 x21y101 SB_BIG plane 9
01  // 86 x21y101 SB_DRIVE plane 10,9
00  // 87 x21y101 SB_BIG plane 10
00  // 88 x21y101 SB_BIG plane 10
02  // 89 x21y101 SB_BIG plane 11
14  // 90 x21y101 SB_BIG plane 11
00  // 91 x21y101 SB_DRIVE plane 12,11
00  // 92 x21y101 SB_BIG plane 12
00  // 93 x21y101 SB_BIG plane 12
A8  // 94 x22y102 SB_SML plane 1
82  // 95 x22y102 SB_SML plane 2,1
2A  // 96 x22y102 SB_SML plane 2
00  // 97 x22y102 SB_SML plane 3
80  // 98 x22y102 SB_SML plane 4,3
2A  // 99 x22y102 SB_SML plane 4
A8  // 100 x22y102 SB_SML plane 5
12  // 101 x22y102 SB_SML plane 6,5
2A  // 102 x22y102 SB_SML plane 6
00  // 103 x22y102 SB_SML plane 7
80  // 104 x22y102 SB_SML plane 8,7
2A  // 105 x22y102 SB_SML plane 8
00  // 106 x22y102 SB_SML plane 9
01  // 107 x22y102 SB_SML plane 10,9
70 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x23y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BAE6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
33 // y_sel: 101
66 // -- CRC low byte
56 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BAEE
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x23y101 CPE[0]  _a522  C_AND/D///    
00  //  1 x23y101 CPE[1]
00  //  2 x23y101 CPE[2]
00  //  3 x23y101 CPE[3]
00  //  4 x23y101 CPE[4]
00  //  5 x23y101 CPE[5]
00  //  6 x23y101 CPE[6]
00  //  7 x23y101 CPE[7]
00  //  8 x23y101 CPE[8]
00  //  9 x23y101 CPE[9]
00  // 10 x23y102 CPE[0]  _a352  C_MX2b////    _a1707  C_////Bridge
00  // 11 x23y102 CPE[1]
00  // 12 x23y102 CPE[2]
00  // 13 x23y102 CPE[3]
00  // 14 x23y102 CPE[4]
00  // 15 x23y102 CPE[5]
00  // 16 x23y102 CPE[6]
00  // 17 x23y102 CPE[7]
00  // 18 x23y102 CPE[8]
00  // 19 x23y102 CPE[9]
00  // 20 x24y101 CPE[0]  _a336  C_MX2b////    
00  // 21 x24y101 CPE[1]
00  // 22 x24y101 CPE[2]
00  // 23 x24y101 CPE[3]
00  // 24 x24y101 CPE[4]
00  // 25 x24y101 CPE[5]
00  // 26 x24y101 CPE[6]
00  // 27 x24y101 CPE[7]
00  // 28 x24y101 CPE[8]
00  // 29 x24y101 CPE[9]
00  // 30 x24y102 CPE[0]
00  // 31 x24y102 CPE[1]
00  // 32 x24y102 CPE[2]
00  // 33 x24y102 CPE[3]
00  // 34 x24y102 CPE[4]
00  // 35 x24y102 CPE[5]
00  // 36 x24y102 CPE[6]
00  // 37 x24y102 CPE[7]
00  // 38 x24y102 CPE[8]
00  // 39 x24y102 CPE[9]
00  // 40 x23y101 INMUX plane 2,1
10  // 41 x23y101 INMUX plane 4,3
2C  // 42 x23y101 INMUX plane 6,5
08  // 43 x23y101 INMUX plane 8,7
00  // 44 x23y101 INMUX plane 10,9
00  // 45 x23y101 INMUX plane 12,11
14  // 46 x23y102 INMUX plane 2,1
00  // 47 x23y102 INMUX plane 4,3
3F  // 48 x23y102 INMUX plane 6,5
00  // 49 x23y102 INMUX plane 8,7
29  // 50 x23y102 INMUX plane 10,9
00  // 51 x23y102 INMUX plane 12,11
29  // 52 x24y101 INMUX plane 2,1
10  // 53 x24y101 INMUX plane 4,3
3E  // 54 x24y101 INMUX plane 6,5
48  // 55 x24y101 INMUX plane 8,7
AB  // 56 x24y101 INMUX plane 10,9
C0  // 57 x24y101 INMUX plane 12,11
00  // 58 x24y102 INMUX plane 2,1
22  // 59 x24y102 INMUX plane 4,3
00  // 60 x24y102 INMUX plane 6,5
40  // 61 x24y102 INMUX plane 8,7
00  // 62 x24y102 INMUX plane 10,9
C0  // 63 x24y102 INMUX plane 12,11
12  // 64 x24y102 SB_BIG plane 1
15  // 65 x24y102 SB_BIG plane 1
00  // 66 x24y102 SB_DRIVE plane 2,1
48  // 67 x24y102 SB_BIG plane 2
14  // 68 x24y102 SB_BIG plane 2
48  // 69 x24y102 SB_BIG plane 3
12  // 70 x24y102 SB_BIG plane 3
00  // 71 x24y102 SB_DRIVE plane 4,3
00  // 72 x24y102 SB_BIG plane 4
00  // 73 x24y102 SB_BIG plane 4
48  // 74 x24y102 SB_BIG plane 5
12  // 75 x24y102 SB_BIG plane 5
00  // 76 x24y102 SB_DRIVE plane 6,5
9A  // 77 x24y102 SB_BIG plane 6
18  // 78 x24y102 SB_BIG plane 6
48  // 79 x24y102 SB_BIG plane 7
12  // 80 x24y102 SB_BIG plane 7
00  // 81 x24y102 SB_DRIVE plane 8,7
02  // 82 x24y102 SB_BIG plane 8
06  // 83 x24y102 SB_BIG plane 8
89  // 84 x24y102 SB_BIG plane 9
00  // 85 x24y102 SB_BIG plane 9
04  // 86 x24y102 SB_DRIVE plane 10,9
01  // 87 x24y102 SB_BIG plane 10
00  // 88 x24y102 SB_BIG plane 10
00  // 89 x24y102 SB_BIG plane 11
00  // 90 x24y102 SB_BIG plane 11
00  // 91 x24y102 SB_DRIVE plane 12,11
00  // 92 x24y102 SB_BIG plane 12
00  // 93 x24y102 SB_BIG plane 12
A8  // 94 x23y101 SB_SML plane 1
82  // 95 x23y101 SB_SML plane 2,1
2A  // 96 x23y101 SB_SML plane 2
A8  // 97 x23y101 SB_SML plane 3
02  // 98 x23y101 SB_SML plane 4,3
00  // 99 x23y101 SB_SML plane 4
A8  // 100 x23y101 SB_SML plane 5
02  // 101 x23y101 SB_SML plane 6,5
53  // 102 x23y101 SB_SML plane 6
A8  // 103 x23y101 SB_SML plane 7
42  // 104 x23y101 SB_SML plane 8,7
21  // 105 x23y101 SB_SML plane 8
49  // 106 x23y101 SB_SML plane 9
61 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x25y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB5F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
33 // y_sel: 101
BE // -- CRC low byte
4F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB67
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x25y101 CPE[0]  _a1361  C_MX2b////    
00  //  1 x25y101 CPE[1]
00  //  2 x25y101 CPE[2]
00  //  3 x25y101 CPE[3]
00  //  4 x25y101 CPE[4]
00  //  5 x25y101 CPE[5]
00  //  6 x25y101 CPE[6]
00  //  7 x25y101 CPE[7]
00  //  8 x25y101 CPE[8]
00  //  9 x25y101 CPE[9]
00  // 10 x25y102 CPE[0]  _a1159  C_MX4b////    
00  // 11 x25y102 CPE[1]
00  // 12 x25y102 CPE[2]
00  // 13 x25y102 CPE[3]
00  // 14 x25y102 CPE[4]
00  // 15 x25y102 CPE[5]
00  // 16 x25y102 CPE[6]
00  // 17 x25y102 CPE[7]
00  // 18 x25y102 CPE[8]
00  // 19 x25y102 CPE[9]
00  // 20 x26y101 CPE[0]
00  // 21 x26y101 CPE[1]
00  // 22 x26y101 CPE[2]
00  // 23 x26y101 CPE[3]
00  // 24 x26y101 CPE[4]
00  // 25 x26y101 CPE[5]
00  // 26 x26y101 CPE[6]
00  // 27 x26y101 CPE[7]
00  // 28 x26y101 CPE[8]
00  // 29 x26y101 CPE[9]
00  // 30 x26y102 CPE[0]
00  // 31 x26y102 CPE[1]
00  // 32 x26y102 CPE[2]
00  // 33 x26y102 CPE[3]
00  // 34 x26y102 CPE[4]
00  // 35 x26y102 CPE[5]
00  // 36 x26y102 CPE[6]
00  // 37 x26y102 CPE[7]
00  // 38 x26y102 CPE[8]
00  // 39 x26y102 CPE[9]
20  // 40 x25y101 INMUX plane 2,1
00  // 41 x25y101 INMUX plane 4,3
3F  // 42 x25y101 INMUX plane 6,5
10  // 43 x25y101 INMUX plane 8,7
28  // 44 x25y101 INMUX plane 10,9
00  // 45 x25y101 INMUX plane 12,11
2D  // 46 x25y102 INMUX plane 2,1
20  // 47 x25y102 INMUX plane 4,3
10  // 48 x25y102 INMUX plane 6,5
0F  // 49 x25y102 INMUX plane 8,7
19  // 50 x25y102 INMUX plane 10,9
01  // 51 x25y102 INMUX plane 12,11
0D  // 52 x26y101 INMUX plane 2,1
10  // 53 x26y101 INMUX plane 4,3
28  // 54 x26y101 INMUX plane 6,5
98  // 55 x26y101 INMUX plane 8,7
00  // 56 x26y101 INMUX plane 10,9
81  // 57 x26y101 INMUX plane 12,11
00  // 58 x26y102 INMUX plane 2,1
00  // 59 x26y102 INMUX plane 4,3
00  // 60 x26y102 INMUX plane 6,5
80  // 61 x26y102 INMUX plane 8,7
29  // 62 x26y102 INMUX plane 10,9
80  // 63 x26y102 INMUX plane 12,11
48  // 64 x25y101 SB_BIG plane 1
12  // 65 x25y101 SB_BIG plane 1
00  // 66 x25y101 SB_DRIVE plane 2,1
48  // 67 x25y101 SB_BIG plane 2
12  // 68 x25y101 SB_BIG plane 2
02  // 69 x25y101 SB_BIG plane 3
06  // 70 x25y101 SB_BIG plane 3
00  // 71 x25y101 SB_DRIVE plane 4,3
09  // 72 x25y101 SB_BIG plane 4
07  // 73 x25y101 SB_BIG plane 4
11  // 74 x25y101 SB_BIG plane 5
65  // 75 x25y101 SB_BIG plane 5
00  // 76 x25y101 SB_DRIVE plane 6,5
48  // 77 x25y101 SB_BIG plane 6
12  // 78 x25y101 SB_BIG plane 6
00  // 79 x25y101 SB_BIG plane 7
00  // 80 x25y101 SB_BIG plane 7
00  // 81 x25y101 SB_DRIVE plane 8,7
80  // 82 x25y101 SB_BIG plane 8
00  // 83 x25y101 SB_BIG plane 8
42  // 84 x25y101 SB_BIG plane 9
06  // 85 x25y101 SB_BIG plane 9
00  // 86 x25y101 SB_DRIVE plane 10,9
00  // 87 x25y101 SB_BIG plane 10
00  // 88 x25y101 SB_BIG plane 10
AA  // 89 x25y101 SB_BIG plane 11
00  // 90 x25y101 SB_BIG plane 11
00  // 91 x25y101 SB_DRIVE plane 12,11
00  // 92 x25y101 SB_BIG plane 12
00  // 93 x25y101 SB_BIG plane 12
69  // 94 x26y102 SB_SML plane 1
94  // 95 x26y102 SB_SML plane 2,1
6E  // 96 x26y102 SB_SML plane 2
A6  // 97 x26y102 SB_SML plane 3
01  // 98 x26y102 SB_SML plane 4,3
00  // 99 x26y102 SB_SML plane 4
6E  // 100 x26y102 SB_SML plane 5
17  // 101 x26y102 SB_SML plane 6,5
32  // 102 x26y102 SB_SML plane 6
00  // 103 x26y102 SB_SML plane 7
00  // 104 x26y102 SB_SML plane 8,7
40  // 105 x26y102 SB_SML plane 8
72  // 106 x26y102 SB_SML plane 9
00  // 107 x26y102 SB_SML plane 10,9
03  // 108 x26y102 SB_SML plane 10
76 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x27y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BBDA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
33 // y_sel: 101
D6 // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BBE2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y101 CPE[0]  _a928  C_AND/D///    
00  //  1 x27y101 CPE[1]
00  //  2 x27y101 CPE[2]
00  //  3 x27y101 CPE[3]
00  //  4 x27y101 CPE[4]
00  //  5 x27y101 CPE[5]
00  //  6 x27y101 CPE[6]
00  //  7 x27y101 CPE[7]
00  //  8 x27y101 CPE[8]
00  //  9 x27y101 CPE[9]
00  // 10 x27y102 CPE[0]  _a1160  C_MX4b////    
00  // 11 x27y102 CPE[1]
00  // 12 x27y102 CPE[2]
00  // 13 x27y102 CPE[3]
00  // 14 x27y102 CPE[4]
00  // 15 x27y102 CPE[5]
00  // 16 x27y102 CPE[6]
00  // 17 x27y102 CPE[7]
00  // 18 x27y102 CPE[8]
00  // 19 x27y102 CPE[9]
00  // 20 x28y101 CPE[0]  _a1582  C_////Bridge
00  // 21 x28y101 CPE[1]
00  // 22 x28y101 CPE[2]
00  // 23 x28y101 CPE[3]
00  // 24 x28y101 CPE[4]
00  // 25 x28y101 CPE[5]
00  // 26 x28y101 CPE[6]
00  // 27 x28y101 CPE[7]
00  // 28 x28y101 CPE[8]
00  // 29 x28y101 CPE[9]
00  // 30 x28y102 CPE[0]  _a1163  C_MX4b////    
00  // 31 x28y102 CPE[1]
00  // 32 x28y102 CPE[2]
00  // 33 x28y102 CPE[3]
00  // 34 x28y102 CPE[4]
00  // 35 x28y102 CPE[5]
00  // 36 x28y102 CPE[6]
00  // 37 x28y102 CPE[7]
00  // 38 x28y102 CPE[8]
00  // 39 x28y102 CPE[9]
03  // 40 x27y101 INMUX plane 2,1
10  // 41 x27y101 INMUX plane 4,3
28  // 42 x27y101 INMUX plane 6,5
09  // 43 x27y101 INMUX plane 8,7
26  // 44 x27y101 INMUX plane 10,9
28  // 45 x27y101 INMUX plane 12,11
23  // 46 x27y102 INMUX plane 2,1
20  // 47 x27y102 INMUX plane 4,3
1D  // 48 x27y102 INMUX plane 6,5
3F  // 49 x27y102 INMUX plane 8,7
11  // 50 x27y102 INMUX plane 10,9
2D  // 51 x27y102 INMUX plane 12,11
12  // 52 x28y101 INMUX plane 2,1
02  // 53 x28y101 INMUX plane 4,3
00  // 54 x28y101 INMUX plane 6,5
40  // 55 x28y101 INMUX plane 8,7
00  // 56 x28y101 INMUX plane 10,9
A8  // 57 x28y101 INMUX plane 12,11
0C  // 58 x28y102 INMUX plane 2,1
20  // 59 x28y102 INMUX plane 4,3
0F  // 60 x28y102 INMUX plane 6,5
A4  // 61 x28y102 INMUX plane 8,7
1B  // 62 x28y102 INMUX plane 10,9
98  // 63 x28y102 INMUX plane 12,11
42  // 64 x28y102 SB_BIG plane 1
34  // 65 x28y102 SB_BIG plane 1
80  // 66 x28y102 SB_DRIVE plane 2,1
D9  // 67 x28y102 SB_BIG plane 2
24  // 68 x28y102 SB_BIG plane 2
48  // 69 x28y102 SB_BIG plane 3
12  // 70 x28y102 SB_BIG plane 3
00  // 71 x28y102 SB_DRIVE plane 4,3
48  // 72 x28y102 SB_BIG plane 4
12  // 73 x28y102 SB_BIG plane 4
51  // 74 x28y102 SB_BIG plane 5
12  // 75 x28y102 SB_BIG plane 5
10  // 76 x28y102 SB_DRIVE plane 6,5
1B  // 77 x28y102 SB_BIG plane 6
33  // 78 x28y102 SB_BIG plane 6
41  // 79 x28y102 SB_BIG plane 7
12  // 80 x28y102 SB_BIG plane 7
00  // 81 x28y102 SB_DRIVE plane 8,7
48  // 82 x28y102 SB_BIG plane 8
40  // 83 x28y102 SB_BIG plane 8
61  // 84 x28y102 SB_BIG plane 9
12  // 85 x28y102 SB_BIG plane 9
00  // 86 x28y102 SB_DRIVE plane 10,9
48  // 87 x28y102 SB_BIG plane 10
12  // 88 x28y102 SB_BIG plane 10
48  // 89 x28y102 SB_BIG plane 11
12  // 90 x28y102 SB_BIG plane 11
00  // 91 x28y102 SB_DRIVE plane 12,11
48  // 92 x28y102 SB_BIG plane 12
12  // 93 x28y102 SB_BIG plane 12
A8  // 94 x27y101 SB_SML plane 1
82  // 95 x27y101 SB_SML plane 2,1
2A  // 96 x27y101 SB_SML plane 2
52  // 97 x27y101 SB_SML plane 3
23  // 98 x27y101 SB_SML plane 4,3
53  // 99 x27y101 SB_SML plane 4
A8  // 100 x27y101 SB_SML plane 5
84  // 101 x27y101 SB_SML plane 6,5
2A  // 102 x27y101 SB_SML plane 6
A8  // 103 x27y101 SB_SML plane 7
92  // 104 x27y101 SB_SML plane 8,7
2B  // 105 x27y101 SB_SML plane 8
A8  // 106 x27y101 SB_SML plane 9
82  // 107 x27y101 SB_SML plane 10,9
28  // 108 x27y101 SB_SML plane 10
A8  // 109 x27y101 SB_SML plane 11
84  // 110 x27y101 SB_SML plane 12,11
2A  // 111 x27y101 SB_SML plane 12
C0 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x29y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC58     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
33 // y_sel: 101
0E // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC60
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y101 CPE[0]  _a1437  C_XOR////    _a556  C_///AND/
00  //  1 x29y101 CPE[1]
00  //  2 x29y101 CPE[2]
00  //  3 x29y101 CPE[3]
00  //  4 x29y101 CPE[4]
00  //  5 x29y101 CPE[5]
00  //  6 x29y101 CPE[6]
00  //  7 x29y101 CPE[7]
00  //  8 x29y101 CPE[8]
00  //  9 x29y101 CPE[9]
00  // 10 x29y102 CPE[0]  _a253  C_AND////    _a248  C_///AND/
00  // 11 x29y102 CPE[1]
00  // 12 x29y102 CPE[2]
00  // 13 x29y102 CPE[3]
00  // 14 x29y102 CPE[4]
00  // 15 x29y102 CPE[5]
00  // 16 x29y102 CPE[6]
00  // 17 x29y102 CPE[7]
00  // 18 x29y102 CPE[8]
00  // 19 x29y102 CPE[9]
00  // 20 x30y101 CPE[0]  _a276  C_ORAND/D///    _a250  C_///AND/
00  // 21 x30y101 CPE[1]
00  // 22 x30y101 CPE[2]
00  // 23 x30y101 CPE[3]
00  // 24 x30y101 CPE[4]
00  // 25 x30y101 CPE[5]
00  // 26 x30y101 CPE[6]
00  // 27 x30y101 CPE[7]
00  // 28 x30y101 CPE[8]
00  // 29 x30y101 CPE[9]
00  // 30 x30y102 CPE[0]  _a292  C_ORAND/D///    
00  // 31 x30y102 CPE[1]
00  // 32 x30y102 CPE[2]
00  // 33 x30y102 CPE[3]
00  // 34 x30y102 CPE[4]
00  // 35 x30y102 CPE[5]
00  // 36 x30y102 CPE[6]
00  // 37 x30y102 CPE[7]
00  // 38 x30y102 CPE[8]
00  // 39 x30y102 CPE[9]
01  // 40 x29y101 INMUX plane 2,1
2C  // 41 x29y101 INMUX plane 4,3
3E  // 42 x29y101 INMUX plane 6,5
11  // 43 x29y101 INMUX plane 8,7
18  // 44 x29y101 INMUX plane 10,9
00  // 45 x29y101 INMUX plane 12,11
2D  // 46 x29y102 INMUX plane 2,1
2D  // 47 x29y102 INMUX plane 4,3
01  // 48 x29y102 INMUX plane 6,5
30  // 49 x29y102 INMUX plane 8,7
01  // 50 x29y102 INMUX plane 10,9
08  // 51 x29y102 INMUX plane 12,11
03  // 52 x30y101 INMUX plane 2,1
07  // 53 x30y101 INMUX plane 4,3
3A  // 54 x30y101 INMUX plane 6,5
04  // 55 x30y101 INMUX plane 8,7
D8  // 56 x30y101 INMUX plane 10,9
03  // 57 x30y101 INMUX plane 12,11
00  // 58 x30y102 INMUX plane 2,1
0B  // 59 x30y102 INMUX plane 4,3
E8  // 60 x30y102 INMUX plane 6,5
04  // 61 x30y102 INMUX plane 8,7
C0  // 62 x30y102 INMUX plane 10,9
00  // 63 x30y102 INMUX plane 12,11
48  // 64 x29y101 SB_BIG plane 1
18  // 65 x29y101 SB_BIG plane 1
88  // 66 x29y101 SB_DRIVE plane 2,1
48  // 67 x29y101 SB_BIG plane 2
16  // 68 x29y101 SB_BIG plane 2
41  // 69 x29y101 SB_BIG plane 3
40  // 70 x29y101 SB_BIG plane 3
00  // 71 x29y101 SB_DRIVE plane 4,3
00  // 72 x29y101 SB_BIG plane 4
00  // 73 x29y101 SB_BIG plane 4
48  // 74 x29y101 SB_BIG plane 5
12  // 75 x29y101 SB_BIG plane 5
00  // 76 x29y101 SB_DRIVE plane 6,5
13  // 77 x29y101 SB_BIG plane 6
05  // 78 x29y101 SB_BIG plane 6
CE  // 79 x29y101 SB_BIG plane 7
24  // 80 x29y101 SB_BIG plane 7
00  // 81 x29y101 SB_DRIVE plane 8,7
48  // 82 x29y101 SB_BIG plane 8
12  // 83 x29y101 SB_BIG plane 8
8B  // 84 x29y101 SB_BIG plane 9
50  // 85 x29y101 SB_BIG plane 9
00  // 86 x29y101 SB_DRIVE plane 10,9
48  // 87 x29y101 SB_BIG plane 10
12  // 88 x29y101 SB_BIG plane 10
4B  // 89 x29y101 SB_BIG plane 11
37  // 90 x29y101 SB_BIG plane 11
00  // 91 x29y101 SB_DRIVE plane 12,11
C8  // 92 x29y101 SB_BIG plane 12
12  // 93 x29y101 SB_BIG plane 12
39  // 94 x30y102 SB_SML plane 1
96  // 95 x30y102 SB_SML plane 2,1
2B  // 96 x30y102 SB_SML plane 2
08  // 97 x30y102 SB_SML plane 3
80  // 98 x30y102 SB_SML plane 4,3
2A  // 99 x30y102 SB_SML plane 4
A8  // 100 x30y102 SB_SML plane 5
A2  // 101 x30y102 SB_SML plane 6,5
49  // 102 x30y102 SB_SML plane 6
A8  // 103 x30y102 SB_SML plane 7
84  // 104 x30y102 SB_SML plane 8,7
0A  // 105 x30y102 SB_SML plane 8
B9  // 106 x30y102 SB_SML plane 9
82  // 107 x30y102 SB_SML plane 10,9
6A  // 108 x30y102 SB_SML plane 10
A8  // 109 x30y102 SB_SML plane 11
84  // 110 x30y102 SB_SML plane 12,11
2A  // 111 x30y102 SB_SML plane 12
30 // -- CRC low byte
21 // -- CRC high byte


// Config Latches on x31y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BCD6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
33 // y_sel: 101
57 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BCDE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y101 CPE[0]  _a1217  C_OR////    
00  //  1 x31y101 CPE[1]
00  //  2 x31y101 CPE[2]
00  //  3 x31y101 CPE[3]
00  //  4 x31y101 CPE[4]
00  //  5 x31y101 CPE[5]
00  //  6 x31y101 CPE[6]
00  //  7 x31y101 CPE[7]
00  //  8 x31y101 CPE[8]
00  //  9 x31y101 CPE[9]
00  // 10 x31y102 CPE[0]  _a342  C_MX2b////    
00  // 11 x31y102 CPE[1]
00  // 12 x31y102 CPE[2]
00  // 13 x31y102 CPE[3]
00  // 14 x31y102 CPE[4]
00  // 15 x31y102 CPE[5]
00  // 16 x31y102 CPE[6]
00  // 17 x31y102 CPE[7]
00  // 18 x31y102 CPE[8]
00  // 19 x31y102 CPE[9]
00  // 20 x32y101 CPE[0]  net1 = net2: _a1118  C_AND/D//AND/D
00  // 21 x32y101 CPE[1]
00  // 22 x32y101 CPE[2]
00  // 23 x32y101 CPE[3]
00  // 24 x32y101 CPE[4]
00  // 25 x32y101 CPE[5]
00  // 26 x32y101 CPE[6]
00  // 27 x32y101 CPE[7]
00  // 28 x32y101 CPE[8]
00  // 29 x32y101 CPE[9]
00  // 30 x32y102 CPE[0]  _a54  C_MX2b////    
00  // 31 x32y102 CPE[1]
00  // 32 x32y102 CPE[2]
00  // 33 x32y102 CPE[3]
00  // 34 x32y102 CPE[4]
00  // 35 x32y102 CPE[5]
00  // 36 x32y102 CPE[6]
00  // 37 x32y102 CPE[7]
00  // 38 x32y102 CPE[8]
00  // 39 x32y102 CPE[9]
0D  // 40 x31y101 INMUX plane 2,1
2C  // 41 x31y101 INMUX plane 4,3
3D  // 42 x31y101 INMUX plane 6,5
38  // 43 x31y101 INMUX plane 8,7
09  // 44 x31y101 INMUX plane 10,9
20  // 45 x31y101 INMUX plane 12,11
01  // 46 x31y102 INMUX plane 2,1
20  // 47 x31y102 INMUX plane 4,3
07  // 48 x31y102 INMUX plane 6,5
00  // 49 x31y102 INMUX plane 8,7
00  // 50 x31y102 INMUX plane 10,9
01  // 51 x31y102 INMUX plane 12,11
06  // 52 x32y101 INMUX plane 2,1
1C  // 53 x32y101 INMUX plane 4,3
05  // 54 x32y101 INMUX plane 6,5
06  // 55 x32y101 INMUX plane 8,7
96  // 56 x32y101 INMUX plane 10,9
03  // 57 x32y101 INMUX plane 12,11
08  // 58 x32y102 INMUX plane 2,1
1F  // 59 x32y102 INMUX plane 4,3
35  // 60 x32y102 INMUX plane 6,5
18  // 61 x32y102 INMUX plane 8,7
09  // 62 x32y102 INMUX plane 10,9
0C  // 63 x32y102 INMUX plane 12,11
8B  // 64 x32y102 SB_BIG plane 1
44  // 65 x32y102 SB_BIG plane 1
80  // 66 x32y102 SB_DRIVE plane 2,1
48  // 67 x32y102 SB_BIG plane 2
12  // 68 x32y102 SB_BIG plane 2
56  // 69 x32y102 SB_BIG plane 3
24  // 70 x32y102 SB_BIG plane 3
20  // 71 x32y102 SB_DRIVE plane 4,3
54  // 72 x32y102 SB_BIG plane 4
34  // 73 x32y102 SB_BIG plane 4
48  // 74 x32y102 SB_BIG plane 5
12  // 75 x32y102 SB_BIG plane 5
08  // 76 x32y102 SB_DRIVE plane 6,5
C9  // 77 x32y102 SB_BIG plane 6
30  // 78 x32y102 SB_BIG plane 6
41  // 79 x32y102 SB_BIG plane 7
12  // 80 x32y102 SB_BIG plane 7
00  // 81 x32y102 SB_DRIVE plane 8,7
48  // 82 x32y102 SB_BIG plane 8
12  // 83 x32y102 SB_BIG plane 8
48  // 84 x32y102 SB_BIG plane 9
12  // 85 x32y102 SB_BIG plane 9
80  // 86 x32y102 SB_DRIVE plane 10,9
48  // 87 x32y102 SB_BIG plane 10
12  // 88 x32y102 SB_BIG plane 10
48  // 89 x32y102 SB_BIG plane 11
52  // 90 x32y102 SB_BIG plane 11
00  // 91 x32y102 SB_DRIVE plane 12,11
48  // 92 x32y102 SB_BIG plane 12
12  // 93 x32y102 SB_BIG plane 12
A8  // 94 x31y101 SB_SML plane 1
82  // 95 x31y101 SB_SML plane 2,1
2A  // 96 x31y101 SB_SML plane 2
70  // 97 x31y101 SB_SML plane 3
17  // 98 x31y101 SB_SML plane 4,3
2A  // 99 x31y101 SB_SML plane 4
88  // 100 x31y101 SB_SML plane 5
83  // 101 x31y101 SB_SML plane 6,5
2A  // 102 x31y101 SB_SML plane 6
A8  // 103 x31y101 SB_SML plane 7
82  // 104 x31y101 SB_SML plane 8,7
2A  // 105 x31y101 SB_SML plane 8
A8  // 106 x31y101 SB_SML plane 9
82  // 107 x31y101 SB_SML plane 10,9
2A  // 108 x31y101 SB_SML plane 10
26  // 109 x31y101 SB_SML plane 11
85  // 110 x31y101 SB_SML plane 12,11
2A  // 111 x31y101 SB_SML plane 12
FC // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x33y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD54     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
33 // y_sel: 101
8F // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD5C
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x33y101 CPE[0]  _a610  C_Route1////    
00  //  1 x33y101 CPE[1]
00  //  2 x33y101 CPE[2]
00  //  3 x33y101 CPE[3]
00  //  4 x33y101 CPE[4]
00  //  5 x33y101 CPE[5]
00  //  6 x33y101 CPE[6]
00  //  7 x33y101 CPE[7]
00  //  8 x33y101 CPE[8]
00  //  9 x33y101 CPE[9]
00  // 10 x33y102 CPE[0]  net1 = net2: _a1194  C_XOR///XOR/
00  // 11 x33y102 CPE[1]
00  // 12 x33y102 CPE[2]
00  // 13 x33y102 CPE[3]
00  // 14 x33y102 CPE[4]
00  // 15 x33y102 CPE[5]
00  // 16 x33y102 CPE[6]
00  // 17 x33y102 CPE[7]
00  // 18 x33y102 CPE[8]
00  // 19 x33y102 CPE[9]
00  // 20 x34y101 CPE[0]
00  // 21 x34y101 CPE[1]
00  // 22 x34y101 CPE[2]
00  // 23 x34y101 CPE[3]
00  // 24 x34y101 CPE[4]
00  // 25 x34y101 CPE[5]
00  // 26 x34y101 CPE[6]
00  // 27 x34y101 CPE[7]
00  // 28 x34y101 CPE[8]
00  // 29 x34y101 CPE[9]
00  // 30 x34y102 CPE[0]  _a358  C_///AND/
00  // 31 x34y102 CPE[1]
00  // 32 x34y102 CPE[2]
00  // 33 x34y102 CPE[3]
00  // 34 x34y102 CPE[4]
00  // 35 x34y102 CPE[5]
00  // 36 x34y102 CPE[6]
00  // 37 x34y102 CPE[7]
00  // 38 x34y102 CPE[8]
00  // 39 x34y102 CPE[9]
01  // 40 x33y101 INMUX plane 2,1
08  // 41 x33y101 INMUX plane 4,3
00  // 42 x33y101 INMUX plane 6,5
00  // 43 x33y101 INMUX plane 8,7
00  // 44 x33y101 INMUX plane 10,9
09  // 45 x33y101 INMUX plane 12,11
39  // 46 x33y102 INMUX plane 2,1
23  // 47 x33y102 INMUX plane 4,3
2D  // 48 x33y102 INMUX plane 6,5
29  // 49 x33y102 INMUX plane 8,7
28  // 50 x33y102 INMUX plane 10,9
00  // 51 x33y102 INMUX plane 12,11
00  // 52 x34y101 INMUX plane 2,1
0C  // 53 x34y101 INMUX plane 4,3
0D  // 54 x34y101 INMUX plane 6,5
6C  // 55 x34y101 INMUX plane 8,7
00  // 56 x34y101 INMUX plane 10,9
C0  // 57 x34y101 INMUX plane 12,11
09  // 58 x34y102 INMUX plane 2,1
24  // 59 x34y102 INMUX plane 4,3
08  // 60 x34y102 INMUX plane 6,5
41  // 61 x34y102 INMUX plane 8,7
00  // 62 x34y102 INMUX plane 10,9
80  // 63 x34y102 INMUX plane 12,11
48  // 64 x33y101 SB_BIG plane 1
12  // 65 x33y101 SB_BIG plane 1
01  // 66 x33y101 SB_DRIVE plane 2,1
93  // 67 x33y101 SB_BIG plane 2
42  // 68 x33y101 SB_BIG plane 2
19  // 69 x33y101 SB_BIG plane 3
20  // 70 x33y101 SB_BIG plane 3
00  // 71 x33y101 SB_DRIVE plane 4,3
18  // 72 x33y101 SB_BIG plane 4
35  // 73 x33y101 SB_BIG plane 4
48  // 74 x33y101 SB_BIG plane 5
12  // 75 x33y101 SB_BIG plane 5
20  // 76 x33y101 SB_DRIVE plane 6,5
42  // 77 x33y101 SB_BIG plane 6
38  // 78 x33y101 SB_BIG plane 6
00  // 79 x33y101 SB_BIG plane 7
00  // 80 x33y101 SB_BIG plane 7
00  // 81 x33y101 SB_DRIVE plane 8,7
48  // 82 x33y101 SB_BIG plane 8
32  // 83 x33y101 SB_BIG plane 8
00  // 84 x33y101 SB_BIG plane 9
00  // 85 x33y101 SB_BIG plane 9
00  // 86 x33y101 SB_DRIVE plane 10,9
00  // 87 x33y101 SB_BIG plane 10
04  // 88 x33y101 SB_BIG plane 10
00  // 89 x33y101 SB_BIG plane 11
00  // 90 x33y101 SB_BIG plane 11
00  // 91 x33y101 SB_DRIVE plane 12,11
00  // 92 x33y101 SB_BIG plane 12
00  // 93 x33y101 SB_BIG plane 12
88  // 94 x34y102 SB_SML plane 1
82  // 95 x34y102 SB_SML plane 2,1
2A  // 96 x34y102 SB_SML plane 2
60  // 97 x34y102 SB_SML plane 3
80  // 98 x34y102 SB_SML plane 4,3
2A  // 99 x34y102 SB_SML plane 4
D3  // 100 x34y102 SB_SML plane 5
15  // 101 x34y102 SB_SML plane 6,5
2B  // 102 x34y102 SB_SML plane 6
00  // 103 x34y102 SB_SML plane 7
80  // 104 x34y102 SB_SML plane 8,7
2A  // 105 x34y102 SB_SML plane 8
00  // 106 x34y102 SB_SML plane 9
10  // 107 x34y102 SB_SML plane 10,9
BA // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x35y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BDCE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
33 // y_sel: 101
E7 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BDD6
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x35y101 CPE[0]  _a785  C_Route1////    
00  //  1 x35y101 CPE[1]
00  //  2 x35y101 CPE[2]
00  //  3 x35y101 CPE[3]
00  //  4 x35y101 CPE[4]
00  //  5 x35y101 CPE[5]
00  //  6 x35y101 CPE[6]
00  //  7 x35y101 CPE[7]
00  //  8 x35y101 CPE[8]
00  //  9 x35y101 CPE[9]
00  // 10 x35y102 CPE[0]  net1 = net2: _a227  C_AND/D//AND/D
00  // 11 x35y102 CPE[1]
00  // 12 x35y102 CPE[2]
00  // 13 x35y102 CPE[3]
00  // 14 x35y102 CPE[4]
00  // 15 x35y102 CPE[5]
00  // 16 x35y102 CPE[6]
00  // 17 x35y102 CPE[7]
00  // 18 x35y102 CPE[8]
00  // 19 x35y102 CPE[9]
00  // 20 x36y101 CPE[0]
00  // 21 x36y101 CPE[1]
00  // 22 x36y101 CPE[2]
00  // 23 x36y101 CPE[3]
00  // 24 x36y101 CPE[4]
00  // 25 x36y101 CPE[5]
00  // 26 x36y101 CPE[6]
00  // 27 x36y101 CPE[7]
00  // 28 x36y101 CPE[8]
00  // 29 x36y101 CPE[9]
00  // 30 x36y102 CPE[0]  _a527  C_///AND/
00  // 31 x36y102 CPE[1]
00  // 32 x36y102 CPE[2]
00  // 33 x36y102 CPE[3]
00  // 34 x36y102 CPE[4]
00  // 35 x36y102 CPE[5]
00  // 36 x36y102 CPE[6]
00  // 37 x36y102 CPE[7]
00  // 38 x36y102 CPE[8]
00  // 39 x36y102 CPE[9]
02  // 40 x35y101 INMUX plane 2,1
00  // 41 x35y101 INMUX plane 4,3
10  // 42 x35y101 INMUX plane 6,5
08  // 43 x35y101 INMUX plane 8,7
00  // 44 x35y101 INMUX plane 10,9
18  // 45 x35y101 INMUX plane 12,11
11  // 46 x35y102 INMUX plane 2,1
04  // 47 x35y102 INMUX plane 4,3
01  // 48 x35y102 INMUX plane 6,5
1C  // 49 x35y102 INMUX plane 8,7
13  // 50 x35y102 INMUX plane 10,9
00  // 51 x35y102 INMUX plane 12,11
00  // 52 x36y101 INMUX plane 2,1
08  // 53 x36y101 INMUX plane 4,3
01  // 54 x36y101 INMUX plane 6,5
C1  // 55 x36y101 INMUX plane 8,7
00  // 56 x36y101 INMUX plane 10,9
C0  // 57 x36y101 INMUX plane 12,11
14  // 58 x36y102 INMUX plane 2,1
24  // 59 x36y102 INMUX plane 4,3
09  // 60 x36y102 INMUX plane 6,5
40  // 61 x36y102 INMUX plane 8,7
08  // 62 x36y102 INMUX plane 10,9
A0  // 63 x36y102 INMUX plane 12,11
59  // 64 x36y102 SB_BIG plane 1
12  // 65 x36y102 SB_BIG plane 1
00  // 66 x36y102 SB_DRIVE plane 2,1
48  // 67 x36y102 SB_BIG plane 2
18  // 68 x36y102 SB_BIG plane 2
00  // 69 x36y102 SB_BIG plane 3
00  // 70 x36y102 SB_BIG plane 3
08  // 71 x36y102 SB_DRIVE plane 4,3
48  // 72 x36y102 SB_BIG plane 4
12  // 73 x36y102 SB_BIG plane 4
D3  // 74 x36y102 SB_BIG plane 5
24  // 75 x36y102 SB_BIG plane 5
00  // 76 x36y102 SB_DRIVE plane 6,5
48  // 77 x36y102 SB_BIG plane 6
12  // 78 x36y102 SB_BIG plane 6
18  // 79 x36y102 SB_BIG plane 7
00  // 80 x36y102 SB_BIG plane 7
00  // 81 x36y102 SB_DRIVE plane 8,7
48  // 82 x36y102 SB_BIG plane 8
12  // 83 x36y102 SB_BIG plane 8
01  // 84 x36y102 SB_BIG plane 9
00  // 85 x36y102 SB_BIG plane 9
00  // 86 x36y102 SB_DRIVE plane 10,9
46  // 87 x36y102 SB_BIG plane 10
00  // 88 x36y102 SB_BIG plane 10
00  // 89 x36y102 SB_BIG plane 11
00  // 90 x36y102 SB_BIG plane 11
00  // 91 x36y102 SB_DRIVE plane 12,11
00  // 92 x36y102 SB_BIG plane 12
00  // 93 x36y102 SB_BIG plane 12
E8  // 94 x35y101 SB_SML plane 1
32  // 95 x35y101 SB_SML plane 2,1
15  // 96 x35y101 SB_SML plane 2
00  // 97 x35y101 SB_SML plane 3
90  // 98 x35y101 SB_SML plane 4,3
2B  // 99 x35y101 SB_SML plane 4
94  // 100 x35y101 SB_SML plane 5
86  // 101 x35y101 SB_SML plane 6,5
0A  // 102 x35y101 SB_SML plane 6
04  // 103 x35y101 SB_SML plane 7
82  // 104 x35y101 SB_SML plane 8,7
2A  // 105 x35y101 SB_SML plane 8
00  // 106 x35y101 SB_SML plane 9
10  // 107 x35y101 SB_SML plane 10,9
00  // 108 x35y101 SB_SML plane 10
19  // 109 x35y101 SB_SML plane 11
46 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x37y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
33 // y_sel: 101
3F // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE52
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x37y101 CPE[0]  _a689  C_ADDF////    
00  //  1 x37y101 CPE[1]
00  //  2 x37y101 CPE[2]
00  //  3 x37y101 CPE[3]
00  //  4 x37y101 CPE[4]
00  //  5 x37y101 CPE[5]
00  //  6 x37y101 CPE[6]
00  //  7 x37y101 CPE[7]
00  //  8 x37y101 CPE[8]
00  //  9 x37y101 CPE[9]
00  // 10 x37y102 CPE[0]  _a1559  C_////Bridge
00  // 11 x37y102 CPE[1]
00  // 12 x37y102 CPE[2]
00  // 13 x37y102 CPE[3]
00  // 14 x37y102 CPE[4]
00  // 15 x37y102 CPE[5]
00  // 16 x37y102 CPE[6]
00  // 17 x37y102 CPE[7]
00  // 18 x37y102 CPE[8]
00  // 19 x37y102 CPE[9]
00  // 20 x38y101 CPE[0]
00  // 21 x38y101 CPE[1]
00  // 22 x38y101 CPE[2]
00  // 23 x38y101 CPE[3]
00  // 24 x38y101 CPE[4]
00  // 25 x38y101 CPE[5]
00  // 26 x38y101 CPE[6]
00  // 27 x38y101 CPE[7]
00  // 28 x38y101 CPE[8]
00  // 29 x38y101 CPE[9]
00  // 30 x38y102 CPE[0]  _a1663  C_////Bridge
00  // 31 x38y102 CPE[1]
00  // 32 x38y102 CPE[2]
00  // 33 x38y102 CPE[3]
00  // 34 x38y102 CPE[4]
00  // 35 x38y102 CPE[5]
00  // 36 x38y102 CPE[6]
00  // 37 x38y102 CPE[7]
00  // 38 x38y102 CPE[8]
00  // 39 x38y102 CPE[9]
0E  // 40 x37y101 INMUX plane 2,1
08  // 41 x37y101 INMUX plane 4,3
02  // 42 x37y101 INMUX plane 6,5
00  // 43 x37y101 INMUX plane 8,7
00  // 44 x37y101 INMUX plane 10,9
02  // 45 x37y101 INMUX plane 12,11
00  // 46 x37y102 INMUX plane 2,1
06  // 47 x37y102 INMUX plane 4,3
04  // 48 x37y102 INMUX plane 6,5
04  // 49 x37y102 INMUX plane 8,7
01  // 50 x37y102 INMUX plane 10,9
00  // 51 x37y102 INMUX plane 12,11
00  // 52 x38y101 INMUX plane 2,1
00  // 53 x38y101 INMUX plane 4,3
18  // 54 x38y101 INMUX plane 6,5
40  // 55 x38y101 INMUX plane 8,7
05  // 56 x38y101 INMUX plane 10,9
C0  // 57 x38y101 INMUX plane 12,11
21  // 58 x38y102 INMUX plane 2,1
08  // 59 x38y102 INMUX plane 4,3
00  // 60 x38y102 INMUX plane 6,5
49  // 61 x38y102 INMUX plane 8,7
01  // 62 x38y102 INMUX plane 10,9
40  // 63 x38y102 INMUX plane 12,11
D3  // 64 x37y101 SB_BIG plane 1
22  // 65 x37y101 SB_BIG plane 1
00  // 66 x37y101 SB_DRIVE plane 2,1
48  // 67 x37y101 SB_BIG plane 2
12  // 68 x37y101 SB_BIG plane 2
00  // 69 x37y101 SB_BIG plane 3
00  // 70 x37y101 SB_BIG plane 3
00  // 71 x37y101 SB_DRIVE plane 4,3
48  // 72 x37y101 SB_BIG plane 4
12  // 73 x37y101 SB_BIG plane 4
48  // 74 x37y101 SB_BIG plane 5
12  // 75 x37y101 SB_BIG plane 5
00  // 76 x37y101 SB_DRIVE plane 6,5
58  // 77 x37y101 SB_BIG plane 6
34  // 78 x37y101 SB_BIG plane 6
00  // 79 x37y101 SB_BIG plane 7
00  // 80 x37y101 SB_BIG plane 7
00  // 81 x37y101 SB_DRIVE plane 8,7
48  // 82 x37y101 SB_BIG plane 8
12  // 83 x37y101 SB_BIG plane 8
31  // 84 x37y101 SB_BIG plane 9
00  // 85 x37y101 SB_BIG plane 9
00  // 86 x37y101 SB_DRIVE plane 10,9
00  // 87 x37y101 SB_BIG plane 10
00  // 88 x37y101 SB_BIG plane 10
00  // 89 x37y101 SB_BIG plane 11
00  // 90 x37y101 SB_BIG plane 11
00  // 91 x37y101 SB_DRIVE plane 12,11
00  // 92 x37y101 SB_BIG plane 12
00  // 93 x37y101 SB_BIG plane 12
A1  // 94 x38y102 SB_SML plane 1
82  // 95 x38y102 SB_SML plane 2,1
22  // 96 x38y102 SB_SML plane 2
00  // 97 x38y102 SB_SML plane 3
10  // 98 x38y102 SB_SML plane 4,3
2A  // 99 x38y102 SB_SML plane 4
A8  // 100 x38y102 SB_SML plane 5
82  // 101 x38y102 SB_SML plane 6,5
4C  // 102 x38y102 SB_SML plane 6
00  // 103 x38y102 SB_SML plane 7
80  // 104 x38y102 SB_SML plane 8,7
2A  // 105 x38y102 SB_SML plane 8
12  // 106 x38y102 SB_SML plane 9
91  // 107 x38y102 SB_SML plane 10,9
01  // 108 x38y102 SB_SML plane 10
94 // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x39y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BEC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
33 // y_sel: 101
37 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BECD
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x39y101 CPE[0]  net1 = net2: _a412  C_AND/D//AND/D
00  //  1 x39y101 CPE[1]
00  //  2 x39y101 CPE[2]
00  //  3 x39y101 CPE[3]
00  //  4 x39y101 CPE[4]
00  //  5 x39y101 CPE[5]
00  //  6 x39y101 CPE[6]
00  //  7 x39y101 CPE[7]
00  //  8 x39y101 CPE[8]
00  //  9 x39y101 CPE[9]
00  // 10 x39y102 CPE[0]  _a615  C_/C_0_1///    _a413  C_///ORAND/
00  // 11 x39y102 CPE[1]
00  // 12 x39y102 CPE[2]
00  // 13 x39y102 CPE[3]
00  // 14 x39y102 CPE[4]
00  // 15 x39y102 CPE[5]
00  // 16 x39y102 CPE[6]
00  // 17 x39y102 CPE[7]
00  // 18 x39y102 CPE[8]
00  // 19 x39y102 CPE[9]
00  // 20 x40y101 CPE[0]
00  // 21 x40y101 CPE[1]
00  // 22 x40y101 CPE[2]
00  // 23 x40y101 CPE[3]
00  // 24 x40y101 CPE[4]
00  // 25 x40y101 CPE[5]
00  // 26 x40y101 CPE[6]
00  // 27 x40y101 CPE[7]
00  // 28 x40y101 CPE[8]
00  // 29 x40y101 CPE[9]
00  // 30 x40y102 CPE[0]  _a1198  C_///OR/
00  // 31 x40y102 CPE[1]
00  // 32 x40y102 CPE[2]
00  // 33 x40y102 CPE[3]
00  // 34 x40y102 CPE[4]
00  // 35 x40y102 CPE[5]
00  // 36 x40y102 CPE[6]
00  // 37 x40y102 CPE[7]
00  // 38 x40y102 CPE[8]
00  // 39 x40y102 CPE[9]
08  // 40 x39y101 INMUX plane 2,1
01  // 41 x39y101 INMUX plane 4,3
3D  // 42 x39y101 INMUX plane 6,5
00  // 43 x39y101 INMUX plane 8,7
20  // 44 x39y101 INMUX plane 10,9
00  // 45 x39y101 INMUX plane 12,11
35  // 46 x39y102 INMUX plane 2,1
07  // 47 x39y102 INMUX plane 4,3
10  // 48 x39y102 INMUX plane 6,5
00  // 49 x39y102 INMUX plane 8,7
02  // 50 x39y102 INMUX plane 10,9
05  // 51 x39y102 INMUX plane 12,11
01  // 52 x40y101 INMUX plane 2,1
08  // 53 x40y101 INMUX plane 4,3
28  // 54 x40y101 INMUX plane 6,5
98  // 55 x40y101 INMUX plane 8,7
A8  // 56 x40y101 INMUX plane 10,9
85  // 57 x40y101 INMUX plane 12,11
37  // 58 x40y102 INMUX plane 2,1
08  // 59 x40y102 INMUX plane 4,3
2A  // 60 x40y102 INMUX plane 6,5
80  // 61 x40y102 INMUX plane 8,7
88  // 62 x40y102 INMUX plane 10,9
80  // 63 x40y102 INMUX plane 12,11
0B  // 64 x40y102 SB_BIG plane 1
48  // 65 x40y102 SB_BIG plane 1
00  // 66 x40y102 SB_DRIVE plane 2,1
48  // 67 x40y102 SB_BIG plane 2
12  // 68 x40y102 SB_BIG plane 2
00  // 69 x40y102 SB_BIG plane 3
00  // 70 x40y102 SB_BIG plane 3
00  // 71 x40y102 SB_DRIVE plane 4,3
9E  // 72 x40y102 SB_BIG plane 4
14  // 73 x40y102 SB_BIG plane 4
02  // 74 x40y102 SB_BIG plane 5
42  // 75 x40y102 SB_BIG plane 5
00  // 76 x40y102 SB_DRIVE plane 6,5
08  // 77 x40y102 SB_BIG plane 6
15  // 78 x40y102 SB_BIG plane 6
00  // 79 x40y102 SB_BIG plane 7
00  // 80 x40y102 SB_BIG plane 7
00  // 81 x40y102 SB_DRIVE plane 8,7
48  // 82 x40y102 SB_BIG plane 8
42  // 83 x40y102 SB_BIG plane 8
80  // 84 x40y102 SB_BIG plane 9
50  // 85 x40y102 SB_BIG plane 9
00  // 86 x40y102 SB_DRIVE plane 10,9
00  // 87 x40y102 SB_BIG plane 10
00  // 88 x40y102 SB_BIG plane 10
00  // 89 x40y102 SB_BIG plane 11
01  // 90 x40y102 SB_BIG plane 11
00  // 91 x40y102 SB_DRIVE plane 12,11
00  // 92 x40y102 SB_BIG plane 12
00  // 93 x40y102 SB_BIG plane 12
E8  // 94 x39y101 SB_SML plane 1
80  // 95 x39y101 SB_SML plane 2,1
6A  // 96 x39y101 SB_SML plane 2
00  // 97 x39y101 SB_SML plane 3
80  // 98 x39y101 SB_SML plane 4,3
55  // 99 x39y101 SB_SML plane 4
F1  // 100 x39y101 SB_SML plane 5
10  // 101 x39y101 SB_SML plane 6,5
2A  // 102 x39y101 SB_SML plane 6
00  // 103 x39y101 SB_SML plane 7
80  // 104 x39y101 SB_SML plane 8,7
28  // 105 x39y101 SB_SML plane 8
40  // 106 x39y101 SB_SML plane 9
EB // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x41y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
33 // y_sel: 101
EF // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y101 CPE[0]  net1 = net2: _a675  C_ADDF2///ADDF2/
00  //  1 x41y101 CPE[1]
00  //  2 x41y101 CPE[2]
00  //  3 x41y101 CPE[3]
00  //  4 x41y101 CPE[4]
00  //  5 x41y101 CPE[5]
00  //  6 x41y101 CPE[6]
00  //  7 x41y101 CPE[7]
00  //  8 x41y101 CPE[8]
00  //  9 x41y101 CPE[9]
00  // 10 x41y102 CPE[0]  net1 = net2: _a677  C_ADDF2///ADDF2/
00  // 11 x41y102 CPE[1]
00  // 12 x41y102 CPE[2]
00  // 13 x41y102 CPE[3]
00  // 14 x41y102 CPE[4]
00  // 15 x41y102 CPE[5]
00  // 16 x41y102 CPE[6]
00  // 17 x41y102 CPE[7]
00  // 18 x41y102 CPE[8]
00  // 19 x41y102 CPE[9]
00  // 20 x42y101 CPE[0]  _a25  C_OR////    _a1682  C_////Bridge
00  // 21 x42y101 CPE[1]
00  // 22 x42y101 CPE[2]
00  // 23 x42y101 CPE[3]
00  // 24 x42y101 CPE[4]
00  // 25 x42y101 CPE[5]
00  // 26 x42y101 CPE[6]
00  // 27 x42y101 CPE[7]
00  // 28 x42y101 CPE[8]
00  // 29 x42y101 CPE[9]
00  // 30 x42y102 CPE[0]
00  // 31 x42y102 CPE[1]
00  // 32 x42y102 CPE[2]
00  // 33 x42y102 CPE[3]
00  // 34 x42y102 CPE[4]
00  // 35 x42y102 CPE[5]
00  // 36 x42y102 CPE[6]
00  // 37 x42y102 CPE[7]
00  // 38 x42y102 CPE[8]
00  // 39 x42y102 CPE[9]
00  // 40 x41y101 INMUX plane 2,1
38  // 41 x41y101 INMUX plane 4,3
38  // 42 x41y101 INMUX plane 6,5
02  // 43 x41y101 INMUX plane 8,7
20  // 44 x41y101 INMUX plane 10,9
28  // 45 x41y101 INMUX plane 12,11
03  // 46 x41y102 INMUX plane 2,1
30  // 47 x41y102 INMUX plane 4,3
15  // 48 x41y102 INMUX plane 6,5
20  // 49 x41y102 INMUX plane 8,7
11  // 50 x41y102 INMUX plane 10,9
01  // 51 x41y102 INMUX plane 12,11
07  // 52 x42y101 INMUX plane 2,1
2D  // 53 x42y101 INMUX plane 4,3
FA  // 54 x42y101 INMUX plane 6,5
79  // 55 x42y101 INMUX plane 8,7
E4  // 56 x42y101 INMUX plane 10,9
E0  // 57 x42y101 INMUX plane 12,11
02  // 58 x42y102 INMUX plane 2,1
08  // 59 x42y102 INMUX plane 4,3
C9  // 60 x42y102 INMUX plane 6,5
C0  // 61 x42y102 INMUX plane 8,7
C1  // 62 x42y102 INMUX plane 10,9
D0  // 63 x42y102 INMUX plane 12,11
56  // 64 x41y101 SB_BIG plane 1
28  // 65 x41y101 SB_BIG plane 1
00  // 66 x41y101 SB_DRIVE plane 2,1
48  // 67 x41y101 SB_BIG plane 2
32  // 68 x41y101 SB_BIG plane 2
8B  // 69 x41y101 SB_BIG plane 3
64  // 70 x41y101 SB_BIG plane 3
00  // 71 x41y101 SB_DRIVE plane 4,3
00  // 72 x41y101 SB_BIG plane 4
00  // 73 x41y101 SB_BIG plane 4
48  // 74 x41y101 SB_BIG plane 5
02  // 75 x41y101 SB_BIG plane 5
40  // 76 x41y101 SB_DRIVE plane 6,5
AC  // 77 x41y101 SB_BIG plane 6
10  // 78 x41y101 SB_BIG plane 6
41  // 79 x41y101 SB_BIG plane 7
12  // 80 x41y101 SB_BIG plane 7
80  // 81 x41y101 SB_DRIVE plane 8,7
00  // 82 x41y101 SB_BIG plane 8
00  // 83 x41y101 SB_BIG plane 8
00  // 84 x41y101 SB_BIG plane 9
40  // 85 x41y101 SB_BIG plane 9
00  // 86 x41y101 SB_DRIVE plane 10,9
01  // 87 x41y101 SB_BIG plane 10
30  // 88 x41y101 SB_BIG plane 10
C0  // 89 x41y101 SB_BIG plane 11
00  // 90 x41y101 SB_BIG plane 11
00  // 91 x41y101 SB_DRIVE plane 12,11
00  // 92 x41y101 SB_BIG plane 12
00  // 93 x41y101 SB_BIG plane 12
58  // 94 x42y102 SB_SML plane 1
82  // 95 x42y102 SB_SML plane 2,1
2A  // 96 x42y102 SB_SML plane 2
00  // 97 x42y102 SB_SML plane 3
01  // 98 x42y102 SB_SML plane 4,3
00  // 99 x42y102 SB_SML plane 4
DC  // 100 x42y102 SB_SML plane 5
10  // 101 x42y102 SB_SML plane 6,5
4D  // 102 x42y102 SB_SML plane 6
88  // 103 x42y102 SB_SML plane 7
02  // 104 x42y102 SB_SML plane 8,7
00  // 105 x42y102 SB_SML plane 8
10  // 106 x42y102 SB_SML plane 9
04  // 107 x42y102 SB_SML plane 10,9
10  // 108 x42y102 SB_SML plane 10
00  // 109 x42y102 SB_SML plane 11
00  // 110 x42y102 SB_SML plane 12,11
60  // 111 x42y102 SB_SML plane 12
31 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x43y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BFBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
33 // y_sel: 101
87 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BFC4
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x43y101 CPE[0]  _a488  C_AND////    _a1557  C_////Bridge
00  //  1 x43y101 CPE[1]
00  //  2 x43y101 CPE[2]
00  //  3 x43y101 CPE[3]
00  //  4 x43y101 CPE[4]
00  //  5 x43y101 CPE[5]
00  //  6 x43y101 CPE[6]
00  //  7 x43y101 CPE[7]
00  //  8 x43y101 CPE[8]
00  //  9 x43y101 CPE[9]
00  // 10 x43y102 CPE[0]
00  // 11 x43y102 CPE[1]
00  // 12 x43y102 CPE[2]
00  // 13 x43y102 CPE[3]
00  // 14 x43y102 CPE[4]
00  // 15 x43y102 CPE[5]
00  // 16 x43y102 CPE[6]
00  // 17 x43y102 CPE[7]
00  // 18 x43y102 CPE[8]
00  // 19 x43y102 CPE[9]
00  // 20 x44y101 CPE[0]  _a526  C_AND////    
00  // 21 x44y101 CPE[1]
00  // 22 x44y101 CPE[2]
00  // 23 x44y101 CPE[3]
00  // 24 x44y101 CPE[4]
00  // 25 x44y101 CPE[5]
00  // 26 x44y101 CPE[6]
00  // 27 x44y101 CPE[7]
00  // 28 x44y101 CPE[8]
00  // 29 x44y101 CPE[9]
00  // 30 x44y102 CPE[0]  _a552  C_///AND/
00  // 31 x44y102 CPE[1]
00  // 32 x44y102 CPE[2]
00  // 33 x44y102 CPE[3]
00  // 34 x44y102 CPE[4]
00  // 35 x44y102 CPE[5]
00  // 36 x44y102 CPE[6]
00  // 37 x44y102 CPE[7]
00  // 38 x44y102 CPE[8]
00  // 39 x44y102 CPE[9]
00  // 40 x43y101 INMUX plane 2,1
04  // 41 x43y101 INMUX plane 4,3
20  // 42 x43y101 INMUX plane 6,5
2E  // 43 x43y101 INMUX plane 8,7
10  // 44 x43y101 INMUX plane 10,9
20  // 45 x43y101 INMUX plane 12,11
01  // 46 x43y102 INMUX plane 2,1
19  // 47 x43y102 INMUX plane 4,3
00  // 48 x43y102 INMUX plane 6,5
00  // 49 x43y102 INMUX plane 8,7
01  // 50 x43y102 INMUX plane 10,9
00  // 51 x43y102 INMUX plane 12,11
20  // 52 x44y101 INMUX plane 2,1
23  // 53 x44y101 INMUX plane 4,3
7A  // 54 x44y101 INMUX plane 6,5
68  // 55 x44y101 INMUX plane 8,7
49  // 56 x44y101 INMUX plane 10,9
40  // 57 x44y101 INMUX plane 12,11
05  // 58 x44y102 INMUX plane 2,1
39  // 59 x44y102 INMUX plane 4,3
40  // 60 x44y102 INMUX plane 6,5
90  // 61 x44y102 INMUX plane 8,7
41  // 62 x44y102 INMUX plane 10,9
60  // 63 x44y102 INMUX plane 12,11
5E  // 64 x44y102 SB_BIG plane 1
26  // 65 x44y102 SB_BIG plane 1
C0  // 66 x44y102 SB_DRIVE plane 2,1
C9  // 67 x44y102 SB_BIG plane 2
02  // 68 x44y102 SB_BIG plane 2
48  // 69 x44y102 SB_BIG plane 3
32  // 70 x44y102 SB_BIG plane 3
00  // 71 x44y102 SB_DRIVE plane 4,3
48  // 72 x44y102 SB_BIG plane 4
12  // 73 x44y102 SB_BIG plane 4
98  // 74 x44y102 SB_BIG plane 5
14  // 75 x44y102 SB_BIG plane 5
00  // 76 x44y102 SB_DRIVE plane 6,5
00  // 77 x44y102 SB_BIG plane 6
00  // 78 x44y102 SB_BIG plane 6
48  // 79 x44y102 SB_BIG plane 7
12  // 80 x44y102 SB_BIG plane 7
00  // 81 x44y102 SB_DRIVE plane 8,7
48  // 82 x44y102 SB_BIG plane 8
12  // 83 x44y102 SB_BIG plane 8
0B  // 84 x44y102 SB_BIG plane 9
50  // 85 x44y102 SB_BIG plane 9
20  // 86 x44y102 SB_DRIVE plane 10,9
02  // 87 x44y102 SB_BIG plane 10
00  // 88 x44y102 SB_BIG plane 10
00  // 89 x44y102 SB_BIG plane 11
00  // 90 x44y102 SB_BIG plane 11
00  // 91 x44y102 SB_DRIVE plane 12,11
C1  // 92 x44y102 SB_BIG plane 12
22  // 93 x44y102 SB_BIG plane 12
42  // 94 x43y101 SB_SML plane 1
03  // 95 x43y101 SB_SML plane 2,1
40  // 96 x43y101 SB_SML plane 2
E8  // 97 x43y101 SB_SML plane 3
92  // 98 x43y101 SB_SML plane 4,3
16  // 99 x43y101 SB_SML plane 4
C3  // 100 x43y101 SB_SML plane 5
86  // 101 x43y101 SB_SML plane 6,5
21  // 102 x43y101 SB_SML plane 6
A8  // 103 x43y101 SB_SML plane 7
25  // 104 x43y101 SB_SML plane 8,7
45  // 105 x43y101 SB_SML plane 8
0E  // 106 x43y101 SB_SML plane 9
40  // 107 x43y101 SB_SML plane 10,9
20  // 108 x43y101 SB_SML plane 10
08 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x45y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C037     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
33 // y_sel: 101
5F // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C03F
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x45y101 CPE[0]  _a484  C_AND////    _a397  C_///ORAND/D
00  //  1 x45y101 CPE[1]
00  //  2 x45y101 CPE[2]
00  //  3 x45y101 CPE[3]
00  //  4 x45y101 CPE[4]
00  //  5 x45y101 CPE[5]
00  //  6 x45y101 CPE[6]
00  //  7 x45y101 CPE[7]
00  //  8 x45y101 CPE[8]
00  //  9 x45y101 CPE[9]
00  // 10 x45y102 CPE[0]  net1 = net2: _a581  C_OR/D//OR/D
00  // 11 x45y102 CPE[1]
00  // 12 x45y102 CPE[2]
00  // 13 x45y102 CPE[3]
00  // 14 x45y102 CPE[4]
00  // 15 x45y102 CPE[5]
00  // 16 x45y102 CPE[6]
00  // 17 x45y102 CPE[7]
00  // 18 x45y102 CPE[8]
00  // 19 x45y102 CPE[9]
00  // 20 x46y101 CPE[0]  _a480  C_AND////    _a547  C_///AND/
00  // 21 x46y101 CPE[1]
00  // 22 x46y101 CPE[2]
00  // 23 x46y101 CPE[3]
00  // 24 x46y101 CPE[4]
00  // 25 x46y101 CPE[5]
00  // 26 x46y101 CPE[6]
00  // 27 x46y101 CPE[7]
00  // 28 x46y101 CPE[8]
00  // 29 x46y101 CPE[9]
00  // 30 x46y102 CPE[0]
00  // 31 x46y102 CPE[1]
00  // 32 x46y102 CPE[2]
00  // 33 x46y102 CPE[3]
00  // 34 x46y102 CPE[4]
00  // 35 x46y102 CPE[5]
00  // 36 x46y102 CPE[6]
00  // 37 x46y102 CPE[7]
00  // 38 x46y102 CPE[8]
00  // 39 x46y102 CPE[9]
3D  // 40 x45y101 INMUX plane 2,1
04  // 41 x45y101 INMUX plane 4,3
0D  // 42 x45y101 INMUX plane 6,5
06  // 43 x45y101 INMUX plane 8,7
20  // 44 x45y101 INMUX plane 10,9
00  // 45 x45y101 INMUX plane 12,11
02  // 46 x45y102 INMUX plane 2,1
04  // 47 x45y102 INMUX plane 4,3
29  // 48 x45y102 INMUX plane 6,5
2F  // 49 x45y102 INMUX plane 8,7
00  // 50 x45y102 INMUX plane 10,9
05  // 51 x45y102 INMUX plane 12,11
19  // 52 x46y101 INMUX plane 2,1
00  // 53 x46y101 INMUX plane 4,3
0C  // 54 x46y101 INMUX plane 6,5
78  // 55 x46y101 INMUX plane 8,7
C8  // 56 x46y101 INMUX plane 10,9
E0  // 57 x46y101 INMUX plane 12,11
08  // 58 x46y102 INMUX plane 2,1
00  // 59 x46y102 INMUX plane 4,3
C3  // 60 x46y102 INMUX plane 6,5
40  // 61 x46y102 INMUX plane 8,7
C1  // 62 x46y102 INMUX plane 10,9
C0  // 63 x46y102 INMUX plane 12,11
08  // 64 x45y101 SB_BIG plane 1
11  // 65 x45y101 SB_BIG plane 1
00  // 66 x45y101 SB_DRIVE plane 2,1
80  // 67 x45y101 SB_BIG plane 2
64  // 68 x45y101 SB_BIG plane 2
59  // 69 x45y101 SB_BIG plane 3
12  // 70 x45y101 SB_BIG plane 3
00  // 71 x45y101 SB_DRIVE plane 4,3
00  // 72 x45y101 SB_BIG plane 4
50  // 73 x45y101 SB_BIG plane 4
48  // 74 x45y101 SB_BIG plane 5
02  // 75 x45y101 SB_BIG plane 5
00  // 76 x45y101 SB_DRIVE plane 6,5
80  // 77 x45y101 SB_BIG plane 6
34  // 78 x45y101 SB_BIG plane 6
59  // 79 x45y101 SB_BIG plane 7
02  // 80 x45y101 SB_BIG plane 7
80  // 81 x45y101 SB_DRIVE plane 8,7
C0  // 82 x45y101 SB_BIG plane 8
00  // 83 x45y101 SB_BIG plane 8
00  // 84 x45y101 SB_BIG plane 9
00  // 85 x45y101 SB_BIG plane 9
00  // 86 x45y101 SB_DRIVE plane 10,9
18  // 87 x45y101 SB_BIG plane 10
10  // 88 x45y101 SB_BIG plane 10
00  // 89 x45y101 SB_BIG plane 11
00  // 90 x45y101 SB_BIG plane 11
00  // 91 x45y101 SB_DRIVE plane 12,11
00  // 92 x45y101 SB_BIG plane 12
60  // 93 x45y101 SB_BIG plane 12
38  // 94 x46y102 SB_SML plane 1
E7  // 95 x46y102 SB_SML plane 2,1
53  // 96 x46y102 SB_SML plane 2
A8  // 97 x46y102 SB_SML plane 3
02  // 98 x46y102 SB_SML plane 4,3
00  // 99 x46y102 SB_SML plane 4
A8  // 100 x46y102 SB_SML plane 5
62  // 101 x46y102 SB_SML plane 6,5
13  // 102 x46y102 SB_SML plane 6
A8  // 103 x46y102 SB_SML plane 7
30  // 104 x46y102 SB_SML plane 8,7
4E  // 105 x46y102 SB_SML plane 8
00  // 106 x46y102 SB_SML plane 9
00  // 107 x46y102 SB_SML plane 10,9
00  // 108 x46y102 SB_SML plane 10
40  // 109 x46y102 SB_SML plane 11
3D // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x47y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C0B3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
33 // y_sel: 101
97 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C0BB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y101 CPE[0]  _a1388  C_MX2b////    
00  //  1 x47y101 CPE[1]
00  //  2 x47y101 CPE[2]
00  //  3 x47y101 CPE[3]
00  //  4 x47y101 CPE[4]
00  //  5 x47y101 CPE[5]
00  //  6 x47y101 CPE[6]
00  //  7 x47y101 CPE[7]
00  //  8 x47y101 CPE[8]
00  //  9 x47y101 CPE[9]
00  // 10 x47y102 CPE[0]  _a1514  C_MX2b////    
00  // 11 x47y102 CPE[1]
00  // 12 x47y102 CPE[2]
00  // 13 x47y102 CPE[3]
00  // 14 x47y102 CPE[4]
00  // 15 x47y102 CPE[5]
00  // 16 x47y102 CPE[6]
00  // 17 x47y102 CPE[7]
00  // 18 x47y102 CPE[8]
00  // 19 x47y102 CPE[9]
00  // 20 x48y101 CPE[0]  net1 = net2: _a732  C_ADDF2///ADDF2/
00  // 21 x48y101 CPE[1]
00  // 22 x48y101 CPE[2]
00  // 23 x48y101 CPE[3]
00  // 24 x48y101 CPE[4]
00  // 25 x48y101 CPE[5]
00  // 26 x48y101 CPE[6]
00  // 27 x48y101 CPE[7]
00  // 28 x48y101 CPE[8]
00  // 29 x48y101 CPE[9]
00  // 30 x48y102 CPE[0]  net1 = net2: _a734  C_ADDF2///ADDF2/
00  // 31 x48y102 CPE[1]
00  // 32 x48y102 CPE[2]
00  // 33 x48y102 CPE[3]
00  // 34 x48y102 CPE[4]
00  // 35 x48y102 CPE[5]
00  // 36 x48y102 CPE[6]
00  // 37 x48y102 CPE[7]
00  // 38 x48y102 CPE[8]
00  // 39 x48y102 CPE[9]
28  // 40 x47y101 INMUX plane 2,1
01  // 41 x47y101 INMUX plane 4,3
3D  // 42 x47y101 INMUX plane 6,5
02  // 43 x47y101 INMUX plane 8,7
28  // 44 x47y101 INMUX plane 10,9
00  // 45 x47y101 INMUX plane 12,11
21  // 46 x47y102 INMUX plane 2,1
00  // 47 x47y102 INMUX plane 4,3
3C  // 48 x47y102 INMUX plane 6,5
00  // 49 x47y102 INMUX plane 8,7
18  // 50 x47y102 INMUX plane 10,9
08  // 51 x47y102 INMUX plane 12,11
28  // 52 x48y101 INMUX plane 2,1
05  // 53 x48y101 INMUX plane 4,3
01  // 54 x48y101 INMUX plane 6,5
45  // 55 x48y101 INMUX plane 8,7
00  // 56 x48y101 INMUX plane 10,9
D0  // 57 x48y101 INMUX plane 12,11
12  // 58 x48y102 INMUX plane 2,1
00  // 59 x48y102 INMUX plane 4,3
02  // 60 x48y102 INMUX plane 6,5
28  // 61 x48y102 INMUX plane 8,7
2B  // 62 x48y102 INMUX plane 10,9
C0  // 63 x48y102 INMUX plane 12,11
48  // 64 x48y102 SB_BIG plane 1
02  // 65 x48y102 SB_BIG plane 1
00  // 66 x48y102 SB_DRIVE plane 2,1
88  // 67 x48y102 SB_BIG plane 2
12  // 68 x48y102 SB_BIG plane 2
08  // 69 x48y102 SB_BIG plane 3
12  // 70 x48y102 SB_BIG plane 3
00  // 71 x48y102 SB_DRIVE plane 4,3
48  // 72 x48y102 SB_BIG plane 4
12  // 73 x48y102 SB_BIG plane 4
48  // 74 x48y102 SB_BIG plane 5
12  // 75 x48y102 SB_BIG plane 5
00  // 76 x48y102 SB_DRIVE plane 6,5
48  // 77 x48y102 SB_BIG plane 6
32  // 78 x48y102 SB_BIG plane 6
08  // 79 x48y102 SB_BIG plane 7
12  // 80 x48y102 SB_BIG plane 7
00  // 81 x48y102 SB_DRIVE plane 8,7
48  // 82 x48y102 SB_BIG plane 8
12  // 83 x48y102 SB_BIG plane 8
48  // 84 x48y102 SB_BIG plane 9
12  // 85 x48y102 SB_BIG plane 9
00  // 86 x48y102 SB_DRIVE plane 10,9
48  // 87 x48y102 SB_BIG plane 10
12  // 88 x48y102 SB_BIG plane 10
48  // 89 x48y102 SB_BIG plane 11
12  // 90 x48y102 SB_BIG plane 11
00  // 91 x48y102 SB_DRIVE plane 12,11
08  // 92 x48y102 SB_BIG plane 12
12  // 93 x48y102 SB_BIG plane 12
A8  // 94 x47y101 SB_SML plane 1
82  // 95 x47y101 SB_SML plane 2,1
2A  // 96 x47y101 SB_SML plane 2
A8  // 97 x47y101 SB_SML plane 3
82  // 98 x47y101 SB_SML plane 4,3
2A  // 99 x47y101 SB_SML plane 4
58  // 100 x47y101 SB_SML plane 5
83  // 101 x47y101 SB_SML plane 6,5
2A  // 102 x47y101 SB_SML plane 6
F9  // 103 x47y101 SB_SML plane 7
86  // 104 x47y101 SB_SML plane 8,7
2A  // 105 x47y101 SB_SML plane 8
A8  // 106 x47y101 SB_SML plane 9
82  // 107 x47y101 SB_SML plane 10,9
0A  // 108 x47y101 SB_SML plane 10
A8  // 109 x47y101 SB_SML plane 11
62  // 110 x47y101 SB_SML plane 12,11
52  // 111 x47y101 SB_SML plane 12
AB // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x49y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C131     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
33 // y_sel: 101
4F // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C139
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y101 CPE[0]  _a1619  C_////Bridge
00  //  1 x49y101 CPE[1]
00  //  2 x49y101 CPE[2]
00  //  3 x49y101 CPE[3]
00  //  4 x49y101 CPE[4]
00  //  5 x49y101 CPE[5]
00  //  6 x49y101 CPE[6]
00  //  7 x49y101 CPE[7]
00  //  8 x49y101 CPE[8]
00  //  9 x49y101 CPE[9]
00  // 10 x49y102 CPE[0]
00  // 11 x49y102 CPE[1]
00  // 12 x49y102 CPE[2]
00  // 13 x49y102 CPE[3]
00  // 14 x49y102 CPE[4]
00  // 15 x49y102 CPE[5]
00  // 16 x49y102 CPE[6]
00  // 17 x49y102 CPE[7]
00  // 18 x49y102 CPE[8]
00  // 19 x49y102 CPE[9]
00  // 20 x50y101 CPE[0]  _a1520  C_MX2b////    
00  // 21 x50y101 CPE[1]
00  // 22 x50y101 CPE[2]
00  // 23 x50y101 CPE[3]
00  // 24 x50y101 CPE[4]
00  // 25 x50y101 CPE[5]
00  // 26 x50y101 CPE[6]
00  // 27 x50y101 CPE[7]
00  // 28 x50y101 CPE[8]
00  // 29 x50y101 CPE[9]
00  // 30 x50y102 CPE[0]  _a1232  C_MX2b////    
00  // 31 x50y102 CPE[1]
00  // 32 x50y102 CPE[2]
00  // 33 x50y102 CPE[3]
00  // 34 x50y102 CPE[4]
00  // 35 x50y102 CPE[5]
00  // 36 x50y102 CPE[6]
00  // 37 x50y102 CPE[7]
00  // 38 x50y102 CPE[8]
00  // 39 x50y102 CPE[9]
38  // 40 x49y101 INMUX plane 2,1
00  // 41 x49y101 INMUX plane 4,3
01  // 42 x49y101 INMUX plane 6,5
03  // 43 x49y101 INMUX plane 8,7
18  // 44 x49y101 INMUX plane 10,9
08  // 45 x49y101 INMUX plane 12,11
18  // 46 x49y102 INMUX plane 2,1
05  // 47 x49y102 INMUX plane 4,3
00  // 48 x49y102 INMUX plane 6,5
05  // 49 x49y102 INMUX plane 8,7
00  // 50 x49y102 INMUX plane 10,9
00  // 51 x49y102 INMUX plane 12,11
1D  // 52 x50y101 INMUX plane 2,1
03  // 53 x50y101 INMUX plane 4,3
7E  // 54 x50y101 INMUX plane 6,5
00  // 55 x50y101 INMUX plane 8,7
A0  // 56 x50y101 INMUX plane 10,9
00  // 57 x50y101 INMUX plane 12,11
18  // 58 x50y102 INMUX plane 2,1
00  // 59 x50y102 INMUX plane 4,3
40  // 60 x50y102 INMUX plane 6,5
0C  // 61 x50y102 INMUX plane 8,7
40  // 62 x50y102 INMUX plane 10,9
D8  // 63 x50y102 INMUX plane 12,11
48  // 64 x49y101 SB_BIG plane 1
12  // 65 x49y101 SB_BIG plane 1
80  // 66 x49y101 SB_DRIVE plane 2,1
00  // 67 x49y101 SB_BIG plane 2
00  // 68 x49y101 SB_BIG plane 2
48  // 69 x49y101 SB_BIG plane 3
12  // 70 x49y101 SB_BIG plane 3
00  // 71 x49y101 SB_DRIVE plane 4,3
48  // 72 x49y101 SB_BIG plane 4
12  // 73 x49y101 SB_BIG plane 4
48  // 74 x49y101 SB_BIG plane 5
12  // 75 x49y101 SB_BIG plane 5
00  // 76 x49y101 SB_DRIVE plane 6,5
42  // 77 x49y101 SB_BIG plane 6
04  // 78 x49y101 SB_BIG plane 6
48  // 79 x49y101 SB_BIG plane 7
12  // 80 x49y101 SB_BIG plane 7
00  // 81 x49y101 SB_DRIVE plane 8,7
48  // 82 x49y101 SB_BIG plane 8
12  // 83 x49y101 SB_BIG plane 8
00  // 84 x49y101 SB_BIG plane 9
00  // 85 x49y101 SB_BIG plane 9
00  // 86 x49y101 SB_DRIVE plane 10,9
C0  // 87 x49y101 SB_BIG plane 10
30  // 88 x49y101 SB_BIG plane 10
00  // 89 x49y101 SB_BIG plane 11
00  // 90 x49y101 SB_BIG plane 11
00  // 91 x49y101 SB_DRIVE plane 12,11
00  // 92 x49y101 SB_BIG plane 12
00  // 93 x49y101 SB_BIG plane 12
28  // 94 x50y102 SB_SML plane 1
33  // 95 x50y102 SB_SML plane 2,1
48  // 96 x50y102 SB_SML plane 2
E8  // 97 x50y102 SB_SML plane 3
86  // 98 x50y102 SB_SML plane 4,3
2A  // 99 x50y102 SB_SML plane 4
28  // 100 x50y102 SB_SML plane 5
02  // 101 x50y102 SB_SML plane 6,5
00  // 102 x50y102 SB_SML plane 6
E8  // 103 x50y102 SB_SML plane 7
82  // 104 x50y102 SB_SML plane 8,7
6E  // 105 x50y102 SB_SML plane 8
00  // 106 x50y102 SB_SML plane 9
00  // 107 x50y102 SB_SML plane 10,9
00  // 108 x50y102 SB_SML plane 10
00  // 109 x50y102 SB_SML plane 11
10  // 110 x50y102 SB_SML plane 12,11
60  // 111 x50y102 SB_SML plane 12
78 // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x51y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
33 // y_sel: 101
27 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1B7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y101 CPE[0]
00  //  1 x51y101 CPE[1]
00  //  2 x51y101 CPE[2]
00  //  3 x51y101 CPE[3]
00  //  4 x51y101 CPE[4]
00  //  5 x51y101 CPE[5]
00  //  6 x51y101 CPE[6]
00  //  7 x51y101 CPE[7]
00  //  8 x51y101 CPE[8]
00  //  9 x51y101 CPE[9]
00  // 10 x51y102 CPE[0]  _a441  C_///OR/D
00  // 11 x51y102 CPE[1]
00  // 12 x51y102 CPE[2]
00  // 13 x51y102 CPE[3]
00  // 14 x51y102 CPE[4]
00  // 15 x51y102 CPE[5]
00  // 16 x51y102 CPE[6]
00  // 17 x51y102 CPE[7]
00  // 18 x51y102 CPE[8]
00  // 19 x51y102 CPE[9]
00  // 20 x52y101 CPE[0]
00  // 21 x52y101 CPE[1]
00  // 22 x52y101 CPE[2]
00  // 23 x52y101 CPE[3]
00  // 24 x52y101 CPE[4]
00  // 25 x52y101 CPE[5]
00  // 26 x52y101 CPE[6]
00  // 27 x52y101 CPE[7]
00  // 28 x52y101 CPE[8]
00  // 29 x52y101 CPE[9]
00  // 30 x52y102 CPE[0]  _a1524  C_AND////    
00  // 31 x52y102 CPE[1]
00  // 32 x52y102 CPE[2]
00  // 33 x52y102 CPE[3]
00  // 34 x52y102 CPE[4]
00  // 35 x52y102 CPE[5]
00  // 36 x52y102 CPE[6]
00  // 37 x52y102 CPE[7]
00  // 38 x52y102 CPE[8]
00  // 39 x52y102 CPE[9]
04  // 40 x51y101 INMUX plane 2,1
08  // 41 x51y101 INMUX plane 4,3
00  // 42 x51y101 INMUX plane 6,5
00  // 43 x51y101 INMUX plane 8,7
00  // 44 x51y101 INMUX plane 10,9
00  // 45 x51y101 INMUX plane 12,11
2D  // 46 x51y102 INMUX plane 2,1
04  // 47 x51y102 INMUX plane 4,3
00  // 48 x51y102 INMUX plane 6,5
00  // 49 x51y102 INMUX plane 8,7
03  // 50 x51y102 INMUX plane 10,9
08  // 51 x51y102 INMUX plane 12,11
00  // 52 x52y101 INMUX plane 2,1
00  // 53 x52y101 INMUX plane 4,3
00  // 54 x52y101 INMUX plane 6,5
00  // 55 x52y101 INMUX plane 8,7
00  // 56 x52y101 INMUX plane 10,9
08  // 57 x52y101 INMUX plane 12,11
04  // 58 x52y102 INMUX plane 2,1
20  // 59 x52y102 INMUX plane 4,3
06  // 60 x52y102 INMUX plane 6,5
30  // 61 x52y102 INMUX plane 8,7
00  // 62 x52y102 INMUX plane 10,9
08  // 63 x52y102 INMUX plane 12,11
C1  // 64 x52y102 SB_BIG plane 1
02  // 65 x52y102 SB_BIG plane 1
80  // 66 x52y102 SB_DRIVE plane 2,1
C8  // 67 x52y102 SB_BIG plane 2
12  // 68 x52y102 SB_BIG plane 2
00  // 69 x52y102 SB_BIG plane 3
00  // 70 x52y102 SB_BIG plane 3
00  // 71 x52y102 SB_DRIVE plane 4,3
48  // 72 x52y102 SB_BIG plane 4
12  // 73 x52y102 SB_BIG plane 4
03  // 74 x52y102 SB_BIG plane 5
50  // 75 x52y102 SB_BIG plane 5
00  // 76 x52y102 SB_DRIVE plane 6,5
48  // 77 x52y102 SB_BIG plane 6
12  // 78 x52y102 SB_BIG plane 6
00  // 79 x52y102 SB_BIG plane 7
00  // 80 x52y102 SB_BIG plane 7
28  // 81 x52y102 SB_DRIVE plane 8,7
88  // 82 x52y102 SB_BIG plane 8
12  // 83 x52y102 SB_BIG plane 8
00  // 84 x52y102 SB_BIG plane 9
00  // 85 x52y102 SB_BIG plane 9
80  // 86 x52y102 SB_DRIVE plane 10,9
00  // 87 x52y102 SB_BIG plane 10
00  // 88 x52y102 SB_BIG plane 10
00  // 89 x52y102 SB_BIG plane 11
00  // 90 x52y102 SB_BIG plane 11
00  // 91 x52y102 SB_DRIVE plane 12,11
10  // 92 x52y102 SB_BIG plane 12
10  // 93 x52y102 SB_BIG plane 12
00  // 94 x51y101 SB_SML plane 1
80  // 95 x51y101 SB_SML plane 2,1
2E  // 96 x51y101 SB_SML plane 2
00  // 97 x51y101 SB_SML plane 3
80  // 98 x51y101 SB_SML plane 4,3
48  // 99 x51y101 SB_SML plane 4
00  // 100 x51y101 SB_SML plane 5
30  // 101 x51y101 SB_SML plane 6,5
49  // 102 x51y101 SB_SML plane 6
00  // 103 x51y101 SB_SML plane 7
80  // 104 x51y101 SB_SML plane 8,7
2A  // 105 x51y101 SB_SML plane 8
00  // 106 x51y101 SB_SML plane 9
00  // 107 x51y101 SB_SML plane 10,9
00  // 108 x51y101 SB_SML plane 10
00  // 109 x51y101 SB_SML plane 11
80  // 110 x51y101 SB_SML plane 12,11
01  // 111 x51y101 SB_SML plane 12
23 // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x53y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C22D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
33 // y_sel: 101
FF // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C235
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x53y101 CPE[0]
00  //  1 x53y101 CPE[1]
00  //  2 x53y101 CPE[2]
00  //  3 x53y101 CPE[3]
00  //  4 x53y101 CPE[4]
00  //  5 x53y101 CPE[5]
00  //  6 x53y101 CPE[6]
00  //  7 x53y101 CPE[7]
00  //  8 x53y101 CPE[8]
00  //  9 x53y101 CPE[9]
00  // 10 x53y102 CPE[0]
00  // 11 x53y102 CPE[1]
00  // 12 x53y102 CPE[2]
00  // 13 x53y102 CPE[3]
00  // 14 x53y102 CPE[4]
00  // 15 x53y102 CPE[5]
00  // 16 x53y102 CPE[6]
00  // 17 x53y102 CPE[7]
00  // 18 x53y102 CPE[8]
00  // 19 x53y102 CPE[9]
00  // 20 x54y101 CPE[0]
00  // 21 x54y101 CPE[1]
00  // 22 x54y101 CPE[2]
00  // 23 x54y101 CPE[3]
00  // 24 x54y101 CPE[4]
00  // 25 x54y101 CPE[5]
00  // 26 x54y101 CPE[6]
00  // 27 x54y101 CPE[7]
00  // 28 x54y101 CPE[8]
00  // 29 x54y101 CPE[9]
00  // 30 x54y102 CPE[0]
00  // 31 x54y102 CPE[1]
00  // 32 x54y102 CPE[2]
00  // 33 x54y102 CPE[3]
00  // 34 x54y102 CPE[4]
00  // 35 x54y102 CPE[5]
00  // 36 x54y102 CPE[6]
00  // 37 x54y102 CPE[7]
00  // 38 x54y102 CPE[8]
00  // 39 x54y102 CPE[9]
00  // 40 x53y101 INMUX plane 2,1
00  // 41 x53y101 INMUX plane 4,3
00  // 42 x53y101 INMUX plane 6,5
00  // 43 x53y101 INMUX plane 8,7
00  // 44 x53y101 INMUX plane 10,9
08  // 45 x53y101 INMUX plane 12,11
00  // 46 x53y102 INMUX plane 2,1
00  // 47 x53y102 INMUX plane 4,3
00  // 48 x53y102 INMUX plane 6,5
00  // 49 x53y102 INMUX plane 8,7
00  // 50 x53y102 INMUX plane 10,9
08  // 51 x53y102 INMUX plane 12,11
00  // 52 x54y101 INMUX plane 2,1
00  // 53 x54y101 INMUX plane 4,3
00  // 54 x54y101 INMUX plane 6,5
00  // 55 x54y101 INMUX plane 8,7
00  // 56 x54y101 INMUX plane 10,9
00  // 57 x54y101 INMUX plane 12,11
00  // 58 x54y102 INMUX plane 2,1
00  // 59 x54y102 INMUX plane 4,3
00  // 60 x54y102 INMUX plane 6,5
00  // 61 x54y102 INMUX plane 8,7
00  // 62 x54y102 INMUX plane 10,9
08  // 63 x54y102 INMUX plane 12,11
00  // 64 x53y101 SB_BIG plane 1
00  // 65 x53y101 SB_BIG plane 1
80  // 66 x53y101 SB_DRIVE plane 2,1
00  // 67 x53y101 SB_BIG plane 2
00  // 68 x53y101 SB_BIG plane 2
00  // 69 x53y101 SB_BIG plane 3
00  // 70 x53y101 SB_BIG plane 3
00  // 71 x53y101 SB_DRIVE plane 4,3
00  // 72 x53y101 SB_BIG plane 4
00  // 73 x53y101 SB_BIG plane 4
00  // 74 x53y101 SB_BIG plane 5
00  // 75 x53y101 SB_BIG plane 5
08  // 76 x53y101 SB_DRIVE plane 6,5
88 // -- CRC low byte
51 // -- CRC high byte


// Config Latches on x161y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C288     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
33 // y_sel: 101
E9 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C290
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y101
00  // 14 right_edge_EN1 at x163y101
00  // 15 right_edge_EN2 at x163y101
00  // 16 right_edge_EN0 at x163y102
00  // 17 right_edge_EN1 at x163y102
00  // 18 right_edge_EN2 at x163y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y101 SB_BIG plane 1
12  // 65 x161y101 SB_BIG plane 1
00  // 66 x161y101 SB_DRIVE plane 2,1
48  // 67 x161y101 SB_BIG plane 2
12  // 68 x161y101 SB_BIG plane 2
48  // 69 x161y101 SB_BIG plane 3
12  // 70 x161y101 SB_BIG plane 3
00  // 71 x161y101 SB_DRIVE plane 4,3
48  // 72 x161y101 SB_BIG plane 4
12  // 73 x161y101 SB_BIG plane 4
48  // 74 x161y101 SB_BIG plane 5
12  // 75 x161y101 SB_BIG plane 5
00  // 76 x161y101 SB_DRIVE plane 6,5
48  // 77 x161y101 SB_BIG plane 6
12  // 78 x161y101 SB_BIG plane 6
48  // 79 x161y101 SB_BIG plane 7
12  // 80 x161y101 SB_BIG plane 7
00  // 81 x161y101 SB_DRIVE plane 8,7
48  // 82 x161y101 SB_BIG plane 8
12  // 83 x161y101 SB_BIG plane 8
48  // 84 x161y101 SB_BIG plane 9
12  // 85 x161y101 SB_BIG plane 9
00  // 86 x161y101 SB_DRIVE plane 10,9
48  // 87 x161y101 SB_BIG plane 10
12  // 88 x161y101 SB_BIG plane 10
48  // 89 x161y101 SB_BIG plane 11
12  // 90 x161y101 SB_BIG plane 11
00  // 91 x161y101 SB_DRIVE plane 12,11
48  // 92 x161y101 SB_BIG plane 12
12  // 93 x161y101 SB_BIG plane 12
A8  // 94 x162y102 SB_SML plane 1
82  // 95 x162y102 SB_SML plane 2,1
2A  // 96 x162y102 SB_SML plane 2
A8  // 97 x162y102 SB_SML plane 3
82  // 98 x162y102 SB_SML plane 4,3
2A  // 99 x162y102 SB_SML plane 4
A8  // 100 x162y102 SB_SML plane 5
82  // 101 x162y102 SB_SML plane 6,5
2A  // 102 x162y102 SB_SML plane 6
A8  // 103 x162y102 SB_SML plane 7
82  // 104 x162y102 SB_SML plane 8,7
2A  // 105 x162y102 SB_SML plane 8
A8  // 106 x162y102 SB_SML plane 9
82  // 107 x162y102 SB_SML plane 10,9
2A  // 108 x162y102 SB_SML plane 10
A8  // 109 x162y102 SB_SML plane 11
82  // 110 x162y102 SB_SML plane 12,11
2A  // 111 x162y102 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C306     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
34 // y_sel: 103
79 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C30E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y103
00  // 14 left_edge_EN1 at x-2y103
00  // 15 left_edge_EN2 at x-2y103
00  // 16 left_edge_EN0 at x-2y104
00  // 17 left_edge_EN1 at x-2y104
00  // 18 left_edge_EN2 at x-2y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y103 SB_BIG plane 1
12  // 65 x-1y103 SB_BIG plane 1
10  // 66 x-1y103 SB_DRIVE plane 2,1
C9  // 67 x-1y103 SB_BIG plane 2
24  // 68 x-1y103 SB_BIG plane 2
48  // 69 x-1y103 SB_BIG plane 3
12  // 70 x-1y103 SB_BIG plane 3
00  // 71 x-1y103 SB_DRIVE plane 4,3
48  // 72 x-1y103 SB_BIG plane 4
12  // 73 x-1y103 SB_BIG plane 4
C9  // 74 x-1y103 SB_BIG plane 5
24  // 75 x-1y103 SB_BIG plane 5
01  // 76 x-1y103 SB_DRIVE plane 6,5
48  // 77 x-1y103 SB_BIG plane 6
12  // 78 x-1y103 SB_BIG plane 6
48  // 79 x-1y103 SB_BIG plane 7
12  // 80 x-1y103 SB_BIG plane 7
00  // 81 x-1y103 SB_DRIVE plane 8,7
48  // 82 x-1y103 SB_BIG plane 8
12  // 83 x-1y103 SB_BIG plane 8
79  // 84 x-1y103 SB_BIG plane 9
12  // 85 x-1y103 SB_BIG plane 9
01  // 86 x-1y103 SB_DRIVE plane 10,9
48  // 87 x-1y103 SB_BIG plane 10
12  // 88 x-1y103 SB_BIG plane 10
48  // 89 x-1y103 SB_BIG plane 11
12  // 90 x-1y103 SB_BIG plane 11
00  // 91 x-1y103 SB_DRIVE plane 12,11
48  // 92 x-1y103 SB_BIG plane 12
12  // 93 x-1y103 SB_BIG plane 12
A8  // 94 x0y104 SB_SML plane 1
82  // 95 x0y104 SB_SML plane 2,1
2A  // 96 x0y104 SB_SML plane 2
A8  // 97 x0y104 SB_SML plane 3
82  // 98 x0y104 SB_SML plane 4,3
2A  // 99 x0y104 SB_SML plane 4
A8  // 100 x0y104 SB_SML plane 5
82  // 101 x0y104 SB_SML plane 6,5
2A  // 102 x0y104 SB_SML plane 6
A8  // 103 x0y104 SB_SML plane 7
82  // 104 x0y104 SB_SML plane 8,7
2A  // 105 x0y104 SB_SML plane 8
A8  // 106 x0y104 SB_SML plane 9
82  // 107 x0y104 SB_SML plane 10,9
2A  // 108 x0y104 SB_SML plane 10
A8  // 109 x0y104 SB_SML plane 11
82  // 110 x0y104 SB_SML plane 12,11
2A  // 111 x0y104 SB_SML plane 12
FD // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C384     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
34 // y_sel: 103
A1 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C38C
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y103 CPE[0]
00  //  1 x1y103 CPE[1]
00  //  2 x1y103 CPE[2]
00  //  3 x1y103 CPE[3]
00  //  4 x1y103 CPE[4]
00  //  5 x1y103 CPE[5]
00  //  6 x1y103 CPE[6]
00  //  7 x1y103 CPE[7]
00  //  8 x1y103 CPE[8]
00  //  9 x1y103 CPE[9]
00  // 10 x1y104 CPE[0]
00  // 11 x1y104 CPE[1]
00  // 12 x1y104 CPE[2]
00  // 13 x1y104 CPE[3]
00  // 14 x1y104 CPE[4]
00  // 15 x1y104 CPE[5]
00  // 16 x1y104 CPE[6]
00  // 17 x1y104 CPE[7]
00  // 18 x1y104 CPE[8]
00  // 19 x1y104 CPE[9]
00  // 20 x2y103 CPE[0]
00  // 21 x2y103 CPE[1]
00  // 22 x2y103 CPE[2]
00  // 23 x2y103 CPE[3]
00  // 24 x2y103 CPE[4]
00  // 25 x2y103 CPE[5]
00  // 26 x2y103 CPE[6]
00  // 27 x2y103 CPE[7]
00  // 28 x2y103 CPE[8]
00  // 29 x2y103 CPE[9]
00  // 30 x2y104 CPE[0]
00  // 31 x2y104 CPE[1]
00  // 32 x2y104 CPE[2]
00  // 33 x2y104 CPE[3]
00  // 34 x2y104 CPE[4]
00  // 35 x2y104 CPE[5]
00  // 36 x2y104 CPE[6]
00  // 37 x2y104 CPE[7]
00  // 38 x2y104 CPE[8]
00  // 39 x2y104 CPE[9]
08  // 40 x1y103 INMUX plane 2,1
00  // 41 x1y103 INMUX plane 4,3
01  // 42 x1y103 INMUX plane 6,5
00  // 43 x1y103 INMUX plane 8,7
01  // 44 x1y103 INMUX plane 10,9
00  // 45 x1y103 INMUX plane 12,11
00  // 46 x1y104 INMUX plane 2,1
00  // 47 x1y104 INMUX plane 4,3
00  // 48 x1y104 INMUX plane 6,5
00  // 49 x1y104 INMUX plane 8,7
00  // 50 x1y104 INMUX plane 10,9
00  // 51 x1y104 INMUX plane 12,11
00  // 52 x2y103 INMUX plane 2,1
00  // 53 x2y103 INMUX plane 4,3
00  // 54 x2y103 INMUX plane 6,5
00  // 55 x2y103 INMUX plane 8,7
00  // 56 x2y103 INMUX plane 10,9
00  // 57 x2y103 INMUX plane 12,11
00  // 58 x2y104 INMUX plane 2,1
00  // 59 x2y104 INMUX plane 4,3
00  // 60 x2y104 INMUX plane 6,5
00  // 61 x2y104 INMUX plane 8,7
00  // 62 x2y104 INMUX plane 10,9
00  // 63 x2y104 INMUX plane 12,11
00  // 64 x2y104 SB_BIG plane 1
00  // 65 x2y104 SB_BIG plane 1
00  // 66 x2y104 SB_DRIVE plane 2,1
00  // 67 x2y104 SB_BIG plane 2
00  // 68 x2y104 SB_BIG plane 2
00  // 69 x2y104 SB_BIG plane 3
00  // 70 x2y104 SB_BIG plane 3
00  // 71 x2y104 SB_DRIVE plane 4,3
00  // 72 x2y104 SB_BIG plane 4
00  // 73 x2y104 SB_BIG plane 4
00  // 74 x2y104 SB_BIG plane 5
00  // 75 x2y104 SB_BIG plane 5
00  // 76 x2y104 SB_DRIVE plane 6,5
00  // 77 x2y104 SB_BIG plane 6
00  // 78 x2y104 SB_BIG plane 6
00  // 79 x2y104 SB_BIG plane 7
00  // 80 x2y104 SB_BIG plane 7
00  // 81 x2y104 SB_DRIVE plane 8,7
00  // 82 x2y104 SB_BIG plane 8
00  // 83 x2y104 SB_BIG plane 8
39  // 84 x2y104 SB_BIG plane 9
B9 // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x3y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
34 // y_sel: 103
C9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C3EF
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x3y103 CPE[0]
00  //  1 x3y103 CPE[1]
00  //  2 x3y103 CPE[2]
00  //  3 x3y103 CPE[3]
00  //  4 x3y103 CPE[4]
00  //  5 x3y103 CPE[5]
00  //  6 x3y103 CPE[6]
00  //  7 x3y103 CPE[7]
00  //  8 x3y103 CPE[8]
00  //  9 x3y103 CPE[9]
00  // 10 x3y104 CPE[0]
00  // 11 x3y104 CPE[1]
00  // 12 x3y104 CPE[2]
00  // 13 x3y104 CPE[3]
00  // 14 x3y104 CPE[4]
00  // 15 x3y104 CPE[5]
00  // 16 x3y104 CPE[6]
00  // 17 x3y104 CPE[7]
00  // 18 x3y104 CPE[8]
00  // 19 x3y104 CPE[9]
00  // 20 x4y103 CPE[0]
00  // 21 x4y103 CPE[1]
00  // 22 x4y103 CPE[2]
00  // 23 x4y103 CPE[3]
00  // 24 x4y103 CPE[4]
00  // 25 x4y103 CPE[5]
00  // 26 x4y103 CPE[6]
00  // 27 x4y103 CPE[7]
00  // 28 x4y103 CPE[8]
00  // 29 x4y103 CPE[9]
00  // 30 x4y104 CPE[0]
00  // 31 x4y104 CPE[1]
00  // 32 x4y104 CPE[2]
00  // 33 x4y104 CPE[3]
00  // 34 x4y104 CPE[4]
00  // 35 x4y104 CPE[5]
00  // 36 x4y104 CPE[6]
00  // 37 x4y104 CPE[7]
00  // 38 x4y104 CPE[8]
00  // 39 x4y104 CPE[9]
00  // 40 x3y103 INMUX plane 2,1
00  // 41 x3y103 INMUX plane 4,3
00  // 42 x3y103 INMUX plane 6,5
00  // 43 x3y103 INMUX plane 8,7
00  // 44 x3y103 INMUX plane 10,9
00  // 45 x3y103 INMUX plane 12,11
00  // 46 x3y104 INMUX plane 2,1
00  // 47 x3y104 INMUX plane 4,3
00  // 48 x3y104 INMUX plane 6,5
00  // 49 x3y104 INMUX plane 8,7
01  // 50 x3y104 INMUX plane 10,9
00  // 51 x3y104 INMUX plane 12,11
00  // 52 x4y103 INMUX plane 2,1
00  // 53 x4y103 INMUX plane 4,3
00  // 54 x4y103 INMUX plane 6,5
00  // 55 x4y103 INMUX plane 8,7
00  // 56 x4y103 INMUX plane 10,9
00  // 57 x4y103 INMUX plane 12,11
00  // 58 x4y104 INMUX plane 2,1
00  // 59 x4y104 INMUX plane 4,3
00  // 60 x4y104 INMUX plane 6,5
00  // 61 x4y104 INMUX plane 8,7
01  // 62 x4y104 INMUX plane 10,9
55 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x5y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C434     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
34 // y_sel: 103
11 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C43C
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y103 CPE[0]
00  //  1 x5y103 CPE[1]
00  //  2 x5y103 CPE[2]
00  //  3 x5y103 CPE[3]
00  //  4 x5y103 CPE[4]
00  //  5 x5y103 CPE[5]
00  //  6 x5y103 CPE[6]
00  //  7 x5y103 CPE[7]
00  //  8 x5y103 CPE[8]
00  //  9 x5y103 CPE[9]
00  // 10 x5y104 CPE[0]
00  // 11 x5y104 CPE[1]
00  // 12 x5y104 CPE[2]
00  // 13 x5y104 CPE[3]
00  // 14 x5y104 CPE[4]
00  // 15 x5y104 CPE[5]
00  // 16 x5y104 CPE[6]
00  // 17 x5y104 CPE[7]
00  // 18 x5y104 CPE[8]
00  // 19 x5y104 CPE[9]
00  // 20 x6y103 CPE[0]
00  // 21 x6y103 CPE[1]
00  // 22 x6y103 CPE[2]
00  // 23 x6y103 CPE[3]
00  // 24 x6y103 CPE[4]
00  // 25 x6y103 CPE[5]
00  // 26 x6y103 CPE[6]
00  // 27 x6y103 CPE[7]
00  // 28 x6y103 CPE[8]
00  // 29 x6y103 CPE[9]
00  // 30 x6y104 CPE[0]
00  // 31 x6y104 CPE[1]
00  // 32 x6y104 CPE[2]
00  // 33 x6y104 CPE[3]
00  // 34 x6y104 CPE[4]
00  // 35 x6y104 CPE[5]
00  // 36 x6y104 CPE[6]
00  // 37 x6y104 CPE[7]
00  // 38 x6y104 CPE[8]
00  // 39 x6y104 CPE[9]
00  // 40 x5y103 INMUX plane 2,1
00  // 41 x5y103 INMUX plane 4,3
00  // 42 x5y103 INMUX plane 6,5
00  // 43 x5y103 INMUX plane 8,7
00  // 44 x5y103 INMUX plane 10,9
00  // 45 x5y103 INMUX plane 12,11
00  // 46 x5y104 INMUX plane 2,1
00  // 47 x5y104 INMUX plane 4,3
00  // 48 x5y104 INMUX plane 6,5
00  // 49 x5y104 INMUX plane 8,7
00  // 50 x5y104 INMUX plane 10,9
00  // 51 x5y104 INMUX plane 12,11
00  // 52 x6y103 INMUX plane 2,1
00  // 53 x6y103 INMUX plane 4,3
00  // 54 x6y103 INMUX plane 6,5
00  // 55 x6y103 INMUX plane 8,7
00  // 56 x6y103 INMUX plane 10,9
00  // 57 x6y103 INMUX plane 12,11
00  // 58 x6y104 INMUX plane 2,1
00  // 59 x6y104 INMUX plane 4,3
00  // 60 x6y104 INMUX plane 6,5
00  // 61 x6y104 INMUX plane 8,7
00  // 62 x6y104 INMUX plane 10,9
00  // 63 x6y104 INMUX plane 12,11
00  // 64 x6y104 SB_BIG plane 1
00  // 65 x6y104 SB_BIG plane 1
00  // 66 x6y104 SB_DRIVE plane 2,1
00  // 67 x6y104 SB_BIG plane 2
00  // 68 x6y104 SB_BIG plane 2
00  // 69 x6y104 SB_BIG plane 3
00  // 70 x6y104 SB_BIG plane 3
00  // 71 x6y104 SB_DRIVE plane 4,3
00  // 72 x6y104 SB_BIG plane 4
00  // 73 x6y104 SB_BIG plane 4
00  // 74 x6y104 SB_BIG plane 5
00  // 75 x6y104 SB_BIG plane 5
00  // 76 x6y104 SB_DRIVE plane 6,5
00  // 77 x6y104 SB_BIG plane 6
00  // 78 x6y104 SB_BIG plane 6
00  // 79 x6y104 SB_BIG plane 7
00  // 80 x6y104 SB_BIG plane 7
00  // 81 x6y104 SB_DRIVE plane 8,7
00  // 82 x6y104 SB_BIG plane 8
00  // 83 x6y104 SB_BIG plane 8
00  // 84 x6y104 SB_BIG plane 9
00  // 85 x6y104 SB_BIG plane 9
04  // 86 x6y104 SB_DRIVE plane 10,9
92 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x11y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C499     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
34 // y_sel: 103
A9 // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C4A1
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x11y103 CPE[0]
00  //  1 x11y103 CPE[1]
00  //  2 x11y103 CPE[2]
00  //  3 x11y103 CPE[3]
00  //  4 x11y103 CPE[4]
00  //  5 x11y103 CPE[5]
00  //  6 x11y103 CPE[6]
00  //  7 x11y103 CPE[7]
00  //  8 x11y103 CPE[8]
00  //  9 x11y103 CPE[9]
00  // 10 x11y104 CPE[0]
00  // 11 x11y104 CPE[1]
00  // 12 x11y104 CPE[2]
00  // 13 x11y104 CPE[3]
00  // 14 x11y104 CPE[4]
00  // 15 x11y104 CPE[5]
00  // 16 x11y104 CPE[6]
00  // 17 x11y104 CPE[7]
00  // 18 x11y104 CPE[8]
00  // 19 x11y104 CPE[9]
00  // 20 x12y103 CPE[0]
00  // 21 x12y103 CPE[1]
00  // 22 x12y103 CPE[2]
00  // 23 x12y103 CPE[3]
00  // 24 x12y103 CPE[4]
00  // 25 x12y103 CPE[5]
00  // 26 x12y103 CPE[6]
00  // 27 x12y103 CPE[7]
00  // 28 x12y103 CPE[8]
00  // 29 x12y103 CPE[9]
00  // 30 x12y104 CPE[0]
00  // 31 x12y104 CPE[1]
00  // 32 x12y104 CPE[2]
00  // 33 x12y104 CPE[3]
00  // 34 x12y104 CPE[4]
00  // 35 x12y104 CPE[5]
00  // 36 x12y104 CPE[6]
00  // 37 x12y104 CPE[7]
00  // 38 x12y104 CPE[8]
00  // 39 x12y104 CPE[9]
00  // 40 x11y103 INMUX plane 2,1
00  // 41 x11y103 INMUX plane 4,3
00  // 42 x11y103 INMUX plane 6,5
00  // 43 x11y103 INMUX plane 8,7
00  // 44 x11y103 INMUX plane 10,9
00  // 45 x11y103 INMUX plane 12,11
00  // 46 x11y104 INMUX plane 2,1
00  // 47 x11y104 INMUX plane 4,3
00  // 48 x11y104 INMUX plane 6,5
00  // 49 x11y104 INMUX plane 8,7
00  // 50 x11y104 INMUX plane 10,9
00  // 51 x11y104 INMUX plane 12,11
08  // 52 x12y103 INMUX plane 2,1
00  // 53 x12y103 INMUX plane 4,3
00  // 54 x12y103 INMUX plane 6,5
00  // 55 x12y103 INMUX plane 8,7
00  // 56 x12y103 INMUX plane 10,9
00  // 57 x12y103 INMUX plane 12,11
00  // 58 x12y104 INMUX plane 2,1
00  // 59 x12y104 INMUX plane 4,3
00  // 60 x12y104 INMUX plane 6,5
00  // 61 x12y104 INMUX plane 8,7
00  // 62 x12y104 INMUX plane 10,9
00  // 63 x12y104 INMUX plane 12,11
00  // 64 x11y103 SB_BIG plane 1
00  // 65 x11y103 SB_BIG plane 1
00  // 66 x11y103 SB_DRIVE plane 2,1
29  // 67 x11y103 SB_BIG plane 2
E2 // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x13y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C4EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
34 // y_sel: 103
71 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C4F3
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x13y103 CPE[0]
00  //  1 x13y103 CPE[1]
00  //  2 x13y103 CPE[2]
00  //  3 x13y103 CPE[3]
00  //  4 x13y103 CPE[4]
00  //  5 x13y103 CPE[5]
00  //  6 x13y103 CPE[6]
00  //  7 x13y103 CPE[7]
00  //  8 x13y103 CPE[8]
00  //  9 x13y103 CPE[9]
00  // 10 x13y104 CPE[0]
00  // 11 x13y104 CPE[1]
00  // 12 x13y104 CPE[2]
00  // 13 x13y104 CPE[3]
00  // 14 x13y104 CPE[4]
00  // 15 x13y104 CPE[5]
00  // 16 x13y104 CPE[6]
00  // 17 x13y104 CPE[7]
00  // 18 x13y104 CPE[8]
00  // 19 x13y104 CPE[9]
00  // 20 x14y103 CPE[0]
00  // 21 x14y103 CPE[1]
00  // 22 x14y103 CPE[2]
00  // 23 x14y103 CPE[3]
00  // 24 x14y103 CPE[4]
00  // 25 x14y103 CPE[5]
00  // 26 x14y103 CPE[6]
00  // 27 x14y103 CPE[7]
00  // 28 x14y103 CPE[8]
00  // 29 x14y103 CPE[9]
00  // 30 x14y104 CPE[0]
00  // 31 x14y104 CPE[1]
00  // 32 x14y104 CPE[2]
00  // 33 x14y104 CPE[3]
00  // 34 x14y104 CPE[4]
00  // 35 x14y104 CPE[5]
00  // 36 x14y104 CPE[6]
00  // 37 x14y104 CPE[7]
00  // 38 x14y104 CPE[8]
00  // 39 x14y104 CPE[9]
08  // 40 x13y103 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x15y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C522     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
34 // y_sel: 103
B9 // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C52A
43 // Length: 67
02 // -- CRC low byte
48 // -- CRC high byte
00  //  0 x15y103 CPE[0]
00  //  1 x15y103 CPE[1]
00  //  2 x15y103 CPE[2]
00  //  3 x15y103 CPE[3]
00  //  4 x15y103 CPE[4]
00  //  5 x15y103 CPE[5]
00  //  6 x15y103 CPE[6]
00  //  7 x15y103 CPE[7]
00  //  8 x15y103 CPE[8]
00  //  9 x15y103 CPE[9]
00  // 10 x15y104 CPE[0]
00  // 11 x15y104 CPE[1]
00  // 12 x15y104 CPE[2]
00  // 13 x15y104 CPE[3]
00  // 14 x15y104 CPE[4]
00  // 15 x15y104 CPE[5]
00  // 16 x15y104 CPE[6]
00  // 17 x15y104 CPE[7]
00  // 18 x15y104 CPE[8]
00  // 19 x15y104 CPE[9]
00  // 20 x16y103 CPE[0]
00  // 21 x16y103 CPE[1]
00  // 22 x16y103 CPE[2]
00  // 23 x16y103 CPE[3]
00  // 24 x16y103 CPE[4]
00  // 25 x16y103 CPE[5]
00  // 26 x16y103 CPE[6]
00  // 27 x16y103 CPE[7]
00  // 28 x16y103 CPE[8]
00  // 29 x16y103 CPE[9]
00  // 30 x16y104 CPE[0]
00  // 31 x16y104 CPE[1]
00  // 32 x16y104 CPE[2]
00  // 33 x16y104 CPE[3]
00  // 34 x16y104 CPE[4]
00  // 35 x16y104 CPE[5]
00  // 36 x16y104 CPE[6]
00  // 37 x16y104 CPE[7]
00  // 38 x16y104 CPE[8]
00  // 39 x16y104 CPE[9]
00  // 40 x15y103 INMUX plane 2,1
00  // 41 x15y103 INMUX plane 4,3
00  // 42 x15y103 INMUX plane 6,5
00  // 43 x15y103 INMUX plane 8,7
00  // 44 x15y103 INMUX plane 10,9
00  // 45 x15y103 INMUX plane 12,11
00  // 46 x15y104 INMUX plane 2,1
00  // 47 x15y104 INMUX plane 4,3
00  // 48 x15y104 INMUX plane 6,5
00  // 49 x15y104 INMUX plane 8,7
00  // 50 x15y104 INMUX plane 10,9
00  // 51 x15y104 INMUX plane 12,11
00  // 52 x16y103 INMUX plane 2,1
00  // 53 x16y103 INMUX plane 4,3
00  // 54 x16y103 INMUX plane 6,5
00  // 55 x16y103 INMUX plane 8,7
00  // 56 x16y103 INMUX plane 10,9
00  // 57 x16y103 INMUX plane 12,11
00  // 58 x16y104 INMUX plane 2,1
00  // 59 x16y104 INMUX plane 4,3
00  // 60 x16y104 INMUX plane 6,5
00  // 61 x16y104 INMUX plane 8,7
00  // 62 x16y104 INMUX plane 10,9
00  // 63 x16y104 INMUX plane 12,11
00  // 64 x15y103 SB_BIG plane 1
00  // 65 x15y103 SB_BIG plane 1
40  // 66 x15y103 SB_DRIVE plane 2,1
A7 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x19y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C573     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
34 // y_sel: 103
09 // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C57B
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x19y103 CPE[0]
00  //  1 x19y103 CPE[1]
00  //  2 x19y103 CPE[2]
00  //  3 x19y103 CPE[3]
00  //  4 x19y103 CPE[4]
00  //  5 x19y103 CPE[5]
00  //  6 x19y103 CPE[6]
00  //  7 x19y103 CPE[7]
00  //  8 x19y103 CPE[8]
00  //  9 x19y103 CPE[9]
00  // 10 x19y104 CPE[0]
00  // 11 x19y104 CPE[1]
00  // 12 x19y104 CPE[2]
00  // 13 x19y104 CPE[3]
00  // 14 x19y104 CPE[4]
00  // 15 x19y104 CPE[5]
00  // 16 x19y104 CPE[6]
00  // 17 x19y104 CPE[7]
00  // 18 x19y104 CPE[8]
00  // 19 x19y104 CPE[9]
00  // 20 x20y103 CPE[0]
00  // 21 x20y103 CPE[1]
00  // 22 x20y103 CPE[2]
00  // 23 x20y103 CPE[3]
00  // 24 x20y103 CPE[4]
00  // 25 x20y103 CPE[5]
00  // 26 x20y103 CPE[6]
00  // 27 x20y103 CPE[7]
00  // 28 x20y103 CPE[8]
00  // 29 x20y103 CPE[9]
00  // 30 x20y104 CPE[0]
00  // 31 x20y104 CPE[1]
00  // 32 x20y104 CPE[2]
00  // 33 x20y104 CPE[3]
00  // 34 x20y104 CPE[4]
00  // 35 x20y104 CPE[5]
00  // 36 x20y104 CPE[6]
00  // 37 x20y104 CPE[7]
00  // 38 x20y104 CPE[8]
00  // 39 x20y104 CPE[9]
00  // 40 x19y103 INMUX plane 2,1
00  // 41 x19y103 INMUX plane 4,3
00  // 42 x19y103 INMUX plane 6,5
00  // 43 x19y103 INMUX plane 8,7
00  // 44 x19y103 INMUX plane 10,9
00  // 45 x19y103 INMUX plane 12,11
00  // 46 x19y104 INMUX plane 2,1
00  // 47 x19y104 INMUX plane 4,3
00  // 48 x19y104 INMUX plane 6,5
00  // 49 x19y104 INMUX plane 8,7
00  // 50 x19y104 INMUX plane 10,9
00  // 51 x19y104 INMUX plane 12,11
00  // 52 x20y103 INMUX plane 2,1
00  // 53 x20y103 INMUX plane 4,3
01  // 54 x20y103 INMUX plane 6,5
00  // 55 x20y103 INMUX plane 8,7
01  // 56 x20y103 INMUX plane 10,9
00  // 57 x20y103 INMUX plane 12,11
00  // 58 x20y104 INMUX plane 2,1
00  // 59 x20y104 INMUX plane 4,3
00  // 60 x20y104 INMUX plane 6,5
00  // 61 x20y104 INMUX plane 8,7
00  // 62 x20y104 INMUX plane 10,9
00  // 63 x20y104 INMUX plane 12,11
00  // 64 x19y103 SB_BIG plane 1
00  // 65 x19y103 SB_BIG plane 1
00  // 66 x19y103 SB_DRIVE plane 2,1
00  // 67 x19y103 SB_BIG plane 2
00  // 68 x19y103 SB_BIG plane 2
00  // 69 x19y103 SB_BIG plane 3
00  // 70 x19y103 SB_BIG plane 3
00  // 71 x19y103 SB_DRIVE plane 4,3
00  // 72 x19y103 SB_BIG plane 4
00  // 73 x19y103 SB_BIG plane 4
39  // 74 x19y103 SB_BIG plane 5
00  // 75 x19y103 SB_BIG plane 5
00  // 76 x19y103 SB_DRIVE plane 6,5
00  // 77 x19y103 SB_BIG plane 6
00  // 78 x19y103 SB_BIG plane 6
00  // 79 x19y103 SB_BIG plane 7
00  // 80 x19y103 SB_BIG plane 7
00  // 81 x19y103 SB_DRIVE plane 8,7
00  // 82 x19y103 SB_BIG plane 8
00  // 83 x19y103 SB_BIG plane 8
39  // 84 x19y103 SB_BIG plane 9
92 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x21y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
34 // y_sel: 103
D1 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C5DE
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x21y103 CPE[0]  net1 = net2: _a666  C_ADDF2///ADDF2/
00  //  1 x21y103 CPE[1]
00  //  2 x21y103 CPE[2]
00  //  3 x21y103 CPE[3]
00  //  4 x21y103 CPE[4]
00  //  5 x21y103 CPE[5]
00  //  6 x21y103 CPE[6]
00  //  7 x21y103 CPE[7]
00  //  8 x21y103 CPE[8]
00  //  9 x21y103 CPE[9]
00  // 10 x21y104 CPE[0]  net1 = net2: _a668  C_ADDF2///ADDF2/
00  // 11 x21y104 CPE[1]
00  // 12 x21y104 CPE[2]
00  // 13 x21y104 CPE[3]
00  // 14 x21y104 CPE[4]
00  // 15 x21y104 CPE[5]
00  // 16 x21y104 CPE[6]
00  // 17 x21y104 CPE[7]
00  // 18 x21y104 CPE[8]
00  // 19 x21y104 CPE[9]
00  // 20 x22y103 CPE[0]  net1 = net2: _a509  C_AND/D//AND/D
00  // 21 x22y103 CPE[1]
00  // 22 x22y103 CPE[2]
00  // 23 x22y103 CPE[3]
00  // 24 x22y103 CPE[4]
00  // 25 x22y103 CPE[5]
00  // 26 x22y103 CPE[6]
00  // 27 x22y103 CPE[7]
00  // 28 x22y103 CPE[8]
00  // 29 x22y103 CPE[9]
00  // 30 x22y104 CPE[0]
00  // 31 x22y104 CPE[1]
00  // 32 x22y104 CPE[2]
00  // 33 x22y104 CPE[3]
00  // 34 x22y104 CPE[4]
00  // 35 x22y104 CPE[5]
00  // 36 x22y104 CPE[6]
00  // 37 x22y104 CPE[7]
00  // 38 x22y104 CPE[8]
00  // 39 x22y104 CPE[9]
00  // 40 x21y103 INMUX plane 2,1
05  // 41 x21y103 INMUX plane 4,3
01  // 42 x21y103 INMUX plane 6,5
05  // 43 x21y103 INMUX plane 8,7
01  // 44 x21y103 INMUX plane 10,9
00  // 45 x21y103 INMUX plane 12,11
00  // 46 x21y104 INMUX plane 2,1
02  // 47 x21y104 INMUX plane 4,3
00  // 48 x21y104 INMUX plane 6,5
02  // 49 x21y104 INMUX plane 8,7
00  // 50 x21y104 INMUX plane 10,9
00  // 51 x21y104 INMUX plane 12,11
06  // 52 x22y103 INMUX plane 2,1
10  // 53 x22y103 INMUX plane 4,3
C0  // 54 x22y103 INMUX plane 6,5
C0  // 55 x22y103 INMUX plane 8,7
C0  // 56 x22y103 INMUX plane 10,9
D0  // 57 x22y103 INMUX plane 12,11
00  // 58 x22y104 INMUX plane 2,1
02  // 59 x22y104 INMUX plane 4,3
C0  // 60 x22y104 INMUX plane 6,5
C2  // 61 x22y104 INMUX plane 8,7
C0  // 62 x22y104 INMUX plane 10,9
C0  // 63 x22y104 INMUX plane 12,11
41  // 64 x22y104 SB_BIG plane 1
12  // 65 x22y104 SB_BIG plane 1
00  // 66 x22y104 SB_DRIVE plane 2,1
48  // 67 x22y104 SB_BIG plane 2
12  // 68 x22y104 SB_BIG plane 2
48  // 69 x22y104 SB_BIG plane 3
10  // 70 x22y104 SB_BIG plane 3
00  // 71 x22y104 SB_DRIVE plane 4,3
02  // 72 x22y104 SB_BIG plane 4
14  // 73 x22y104 SB_BIG plane 4
41  // 74 x22y104 SB_BIG plane 5
12  // 75 x22y104 SB_BIG plane 5
00  // 76 x22y104 SB_DRIVE plane 6,5
48  // 77 x22y104 SB_BIG plane 6
12  // 78 x22y104 SB_BIG plane 6
48  // 79 x22y104 SB_BIG plane 7
10  // 80 x22y104 SB_BIG plane 7
00  // 81 x22y104 SB_DRIVE plane 8,7
00  // 82 x22y104 SB_BIG plane 8
00  // 83 x22y104 SB_BIG plane 8
39  // 84 x22y104 SB_BIG plane 9
00  // 85 x22y104 SB_BIG plane 9
00  // 86 x22y104 SB_DRIVE plane 10,9
00  // 87 x22y104 SB_BIG plane 10
00  // 88 x22y104 SB_BIG plane 10
00  // 89 x22y104 SB_BIG plane 11
00  // 90 x22y104 SB_BIG plane 11
00  // 91 x22y104 SB_DRIVE plane 12,11
00  // 92 x22y104 SB_BIG plane 12
00  // 93 x22y104 SB_BIG plane 12
A8  // 94 x21y103 SB_SML plane 1
12  // 95 x21y103 SB_SML plane 2,1
2A  // 96 x21y103 SB_SML plane 2
A8  // 97 x21y103 SB_SML plane 3
02  // 98 x21y103 SB_SML plane 4,3
00  // 99 x21y103 SB_SML plane 4
B1  // 100 x21y103 SB_SML plane 5
12  // 101 x21y103 SB_SML plane 6,5
2A  // 102 x21y103 SB_SML plane 6
A8  // 103 x21y103 SB_SML plane 7
02  // 104 x21y103 SB_SML plane 8,7
00  // 105 x21y103 SB_SML plane 8
11  // 106 x21y103 SB_SML plane 9
0D // -- CRC low byte
89 // -- CRC high byte


// Config Latches on x23y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C64F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
34 // y_sel: 103
D9 // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C657
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x23y103 CPE[0]
00  //  1 x23y103 CPE[1]
00  //  2 x23y103 CPE[2]
00  //  3 x23y103 CPE[3]
00  //  4 x23y103 CPE[4]
00  //  5 x23y103 CPE[5]
00  //  6 x23y103 CPE[6]
00  //  7 x23y103 CPE[7]
00  //  8 x23y103 CPE[8]
00  //  9 x23y103 CPE[9]
00  // 10 x23y104 CPE[0]  _a255  C_MX2b////    
00  // 11 x23y104 CPE[1]
00  // 12 x23y104 CPE[2]
00  // 13 x23y104 CPE[3]
00  // 14 x23y104 CPE[4]
00  // 15 x23y104 CPE[5]
00  // 16 x23y104 CPE[6]
00  // 17 x23y104 CPE[7]
00  // 18 x23y104 CPE[8]
00  // 19 x23y104 CPE[9]
00  // 20 x24y103 CPE[0]  net1 = net2: _a525  C_AND/D//AND/D
00  // 21 x24y103 CPE[1]
00  // 22 x24y103 CPE[2]
00  // 23 x24y103 CPE[3]
00  // 24 x24y103 CPE[4]
00  // 25 x24y103 CPE[5]
00  // 26 x24y103 CPE[6]
00  // 27 x24y103 CPE[7]
00  // 28 x24y103 CPE[8]
00  // 29 x24y103 CPE[9]
00  // 30 x24y104 CPE[0]  net1 = net2: _a523  C_AND/D//AND/D
00  // 31 x24y104 CPE[1]
00  // 32 x24y104 CPE[2]
00  // 33 x24y104 CPE[3]
00  // 34 x24y104 CPE[4]
00  // 35 x24y104 CPE[5]
00  // 36 x24y104 CPE[6]
00  // 37 x24y104 CPE[7]
00  // 38 x24y104 CPE[8]
00  // 39 x24y104 CPE[9]
08  // 40 x23y103 INMUX plane 2,1
20  // 41 x23y103 INMUX plane 4,3
0C  // 42 x23y103 INMUX plane 6,5
00  // 43 x23y103 INMUX plane 8,7
02  // 44 x23y103 INMUX plane 10,9
00  // 45 x23y103 INMUX plane 12,11
11  // 46 x23y104 INMUX plane 2,1
00  // 47 x23y104 INMUX plane 4,3
12  // 48 x23y104 INMUX plane 6,5
00  // 49 x23y104 INMUX plane 8,7
01  // 50 x23y104 INMUX plane 10,9
00  // 51 x23y104 INMUX plane 12,11
03  // 52 x24y103 INMUX plane 2,1
00  // 53 x24y103 INMUX plane 4,3
33  // 54 x24y103 INMUX plane 6,5
40  // 55 x24y103 INMUX plane 8,7
28  // 56 x24y103 INMUX plane 10,9
C2  // 57 x24y103 INMUX plane 12,11
06  // 58 x24y104 INMUX plane 2,1
20  // 59 x24y104 INMUX plane 4,3
24  // 60 x24y104 INMUX plane 6,5
00  // 61 x24y104 INMUX plane 8,7
18  // 62 x24y104 INMUX plane 10,9
10  // 63 x24y104 INMUX plane 12,11
00  // 64 x23y103 SB_BIG plane 1
00  // 65 x23y103 SB_BIG plane 1
00  // 66 x23y103 SB_DRIVE plane 2,1
69  // 67 x23y103 SB_BIG plane 2
12  // 68 x23y103 SB_BIG plane 2
48  // 69 x23y103 SB_BIG plane 3
12  // 70 x23y103 SB_BIG plane 3
00  // 71 x23y103 SB_DRIVE plane 4,3
48  // 72 x23y103 SB_BIG plane 4
10  // 73 x23y103 SB_BIG plane 4
00  // 74 x23y103 SB_BIG plane 5
00  // 75 x23y103 SB_BIG plane 5
00  // 76 x23y103 SB_DRIVE plane 6,5
48  // 77 x23y103 SB_BIG plane 6
12  // 78 x23y103 SB_BIG plane 6
48  // 79 x23y103 SB_BIG plane 7
12  // 80 x23y103 SB_BIG plane 7
00  // 81 x23y103 SB_DRIVE plane 8,7
48  // 82 x23y103 SB_BIG plane 8
12  // 83 x23y103 SB_BIG plane 8
19  // 84 x23y103 SB_BIG plane 9
00  // 85 x23y103 SB_BIG plane 9
00  // 86 x23y103 SB_DRIVE plane 10,9
01  // 87 x23y103 SB_BIG plane 10
00  // 88 x23y103 SB_BIG plane 10
00  // 89 x23y103 SB_BIG plane 11
00  // 90 x23y103 SB_BIG plane 11
00  // 91 x23y103 SB_DRIVE plane 12,11
00  // 92 x23y103 SB_BIG plane 12
00  // 93 x23y103 SB_BIG plane 12
10  // 94 x24y104 SB_SML plane 1
82  // 95 x24y104 SB_SML plane 2,1
32  // 96 x24y104 SB_SML plane 2
28  // 97 x24y104 SB_SML plane 3
82  // 98 x24y104 SB_SML plane 4,3
22  // 99 x24y104 SB_SML plane 4
10  // 100 x24y104 SB_SML plane 5
83  // 101 x24y104 SB_SML plane 6,5
3A  // 102 x24y104 SB_SML plane 6
68  // 103 x24y104 SB_SML plane 7
82  // 104 x24y104 SB_SML plane 8,7
2A  // 105 x24y104 SB_SML plane 8
D3 // -- CRC low byte
B4 // -- CRC high byte


// Config Latches on x25y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C6C7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
34 // y_sel: 103
01 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C6CF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y103 CPE[0]  _a257  C_AND////    
00  //  1 x25y103 CPE[1]
00  //  2 x25y103 CPE[2]
00  //  3 x25y103 CPE[3]
00  //  4 x25y103 CPE[4]
00  //  5 x25y103 CPE[5]
00  //  6 x25y103 CPE[6]
00  //  7 x25y103 CPE[7]
00  //  8 x25y103 CPE[8]
00  //  9 x25y103 CPE[9]
00  // 10 x25y104 CPE[0]  _a1158  C_MX4b////    
00  // 11 x25y104 CPE[1]
00  // 12 x25y104 CPE[2]
00  // 13 x25y104 CPE[3]
00  // 14 x25y104 CPE[4]
00  // 15 x25y104 CPE[5]
00  // 16 x25y104 CPE[6]
00  // 17 x25y104 CPE[7]
00  // 18 x25y104 CPE[8]
00  // 19 x25y104 CPE[9]
00  // 20 x26y103 CPE[0]  _a348  C_MX2b////    
00  // 21 x26y103 CPE[1]
00  // 22 x26y103 CPE[2]
00  // 23 x26y103 CPE[3]
00  // 24 x26y103 CPE[4]
00  // 25 x26y103 CPE[5]
00  // 26 x26y103 CPE[6]
00  // 27 x26y103 CPE[7]
00  // 28 x26y103 CPE[8]
00  // 29 x26y103 CPE[9]
00  // 30 x26y104 CPE[0]  _a349  C_AND////    _a558  C_///AND/
00  // 31 x26y104 CPE[1]
00  // 32 x26y104 CPE[2]
00  // 33 x26y104 CPE[3]
00  // 34 x26y104 CPE[4]
00  // 35 x26y104 CPE[5]
00  // 36 x26y104 CPE[6]
00  // 37 x26y104 CPE[7]
00  // 38 x26y104 CPE[8]
00  // 39 x26y104 CPE[9]
3F  // 40 x25y103 INMUX plane 2,1
24  // 41 x25y103 INMUX plane 4,3
03  // 42 x25y103 INMUX plane 6,5
38  // 43 x25y103 INMUX plane 8,7
2D  // 44 x25y103 INMUX plane 10,9
28  // 45 x25y103 INMUX plane 12,11
02  // 46 x25y104 INMUX plane 2,1
28  // 47 x25y104 INMUX plane 4,3
2D  // 48 x25y104 INMUX plane 6,5
17  // 49 x25y104 INMUX plane 8,7
08  // 50 x25y104 INMUX plane 10,9
04  // 51 x25y104 INMUX plane 12,11
0D  // 52 x26y103 INMUX plane 2,1
20  // 53 x26y103 INMUX plane 4,3
38  // 54 x26y103 INMUX plane 6,5
40  // 55 x26y103 INMUX plane 8,7
AC  // 56 x26y103 INMUX plane 10,9
C8  // 57 x26y103 INMUX plane 12,11
2B  // 58 x26y104 INMUX plane 2,1
19  // 59 x26y104 INMUX plane 4,3
19  // 60 x26y104 INMUX plane 6,5
07  // 61 x26y104 INMUX plane 8,7
09  // 62 x26y104 INMUX plane 10,9
2D  // 63 x26y104 INMUX plane 12,11
41  // 64 x26y104 SB_BIG plane 1
16  // 65 x26y104 SB_BIG plane 1
00  // 66 x26y104 SB_DRIVE plane 2,1
D1  // 67 x26y104 SB_BIG plane 2
22  // 68 x26y104 SB_BIG plane 2
48  // 69 x26y104 SB_BIG plane 3
12  // 70 x26y104 SB_BIG plane 3
00  // 71 x26y104 SB_DRIVE plane 4,3
48  // 72 x26y104 SB_BIG plane 4
12  // 73 x26y104 SB_BIG plane 4
E1  // 74 x26y104 SB_BIG plane 5
22  // 75 x26y104 SB_BIG plane 5
00  // 76 x26y104 SB_DRIVE plane 6,5
48  // 77 x26y104 SB_BIG plane 6
12  // 78 x26y104 SB_BIG plane 6
48  // 79 x26y104 SB_BIG plane 7
12  // 80 x26y104 SB_BIG plane 7
00  // 81 x26y104 SB_DRIVE plane 8,7
48  // 82 x26y104 SB_BIG plane 8
06  // 83 x26y104 SB_BIG plane 8
48  // 84 x26y104 SB_BIG plane 9
12  // 85 x26y104 SB_BIG plane 9
00  // 86 x26y104 SB_DRIVE plane 10,9
48  // 87 x26y104 SB_BIG plane 10
12  // 88 x26y104 SB_BIG plane 10
48  // 89 x26y104 SB_BIG plane 11
12  // 90 x26y104 SB_BIG plane 11
00  // 91 x26y104 SB_DRIVE plane 12,11
93  // 92 x26y104 SB_BIG plane 12
22  // 93 x26y104 SB_BIG plane 12
A8  // 94 x25y103 SB_SML plane 1
82  // 95 x25y103 SB_SML plane 2,1
2A  // 96 x25y103 SB_SML plane 2
A8  // 97 x25y103 SB_SML plane 3
82  // 98 x25y103 SB_SML plane 4,3
2A  // 99 x25y103 SB_SML plane 4
E9  // 100 x25y103 SB_SML plane 5
87  // 101 x25y103 SB_SML plane 6,5
2A  // 102 x25y103 SB_SML plane 6
E8  // 103 x25y103 SB_SML plane 7
82  // 104 x25y103 SB_SML plane 8,7
2A  // 105 x25y103 SB_SML plane 8
A8  // 106 x25y103 SB_SML plane 9
22  // 107 x25y103 SB_SML plane 10,9
0F  // 108 x25y103 SB_SML plane 10
A8  // 109 x25y103 SB_SML plane 11
11  // 110 x25y103 SB_SML plane 12,11
2A  // 111 x25y103 SB_SML plane 12
C7 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x27y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C745     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
34 // y_sel: 103
69 // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C74D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y103 CPE[0]  _a249  C_MX2b////    
00  //  1 x27y103 CPE[1]
00  //  2 x27y103 CPE[2]
00  //  3 x27y103 CPE[3]
00  //  4 x27y103 CPE[4]
00  //  5 x27y103 CPE[5]
00  //  6 x27y103 CPE[6]
00  //  7 x27y103 CPE[7]
00  //  8 x27y103 CPE[8]
00  //  9 x27y103 CPE[9]
00  // 10 x27y104 CPE[0]  _a1154  C_MX4b////    
00  // 11 x27y104 CPE[1]
00  // 12 x27y104 CPE[2]
00  // 13 x27y104 CPE[3]
00  // 14 x27y104 CPE[4]
00  // 15 x27y104 CPE[5]
00  // 16 x27y104 CPE[6]
00  // 17 x27y104 CPE[7]
00  // 18 x27y104 CPE[8]
00  // 19 x27y104 CPE[9]
00  // 20 x28y103 CPE[0]  _a360  C_MX2b////    
00  // 21 x28y103 CPE[1]
00  // 22 x28y103 CPE[2]
00  // 23 x28y103 CPE[3]
00  // 24 x28y103 CPE[4]
00  // 25 x28y103 CPE[5]
00  // 26 x28y103 CPE[6]
00  // 27 x28y103 CPE[7]
00  // 28 x28y103 CPE[8]
00  // 29 x28y103 CPE[9]
00  // 30 x28y104 CPE[0]  _a1353  C_MX2b////    
00  // 31 x28y104 CPE[1]
00  // 32 x28y104 CPE[2]
00  // 33 x28y104 CPE[3]
00  // 34 x28y104 CPE[4]
00  // 35 x28y104 CPE[5]
00  // 36 x28y104 CPE[6]
00  // 37 x28y104 CPE[7]
00  // 38 x28y104 CPE[8]
00  // 39 x28y104 CPE[9]
2A  // 40 x27y103 INMUX plane 2,1
00  // 41 x27y103 INMUX plane 4,3
2D  // 42 x27y103 INMUX plane 6,5
00  // 43 x27y103 INMUX plane 8,7
00  // 44 x27y103 INMUX plane 10,9
08  // 45 x27y103 INMUX plane 12,11
02  // 46 x27y104 INMUX plane 2,1
20  // 47 x27y104 INMUX plane 4,3
2F  // 48 x27y104 INMUX plane 6,5
28  // 49 x27y104 INMUX plane 8,7
0C  // 50 x27y104 INMUX plane 10,9
00  // 51 x27y104 INMUX plane 12,11
21  // 52 x28y103 INMUX plane 2,1
00  // 53 x28y103 INMUX plane 4,3
05  // 54 x28y103 INMUX plane 6,5
2A  // 55 x28y103 INMUX plane 8,7
80  // 56 x28y103 INMUX plane 10,9
05  // 57 x28y103 INMUX plane 12,11
1C  // 58 x28y104 INMUX plane 2,1
00  // 59 x28y104 INMUX plane 4,3
2D  // 60 x28y104 INMUX plane 6,5
2D  // 61 x28y104 INMUX plane 8,7
00  // 62 x28y104 INMUX plane 10,9
03  // 63 x28y104 INMUX plane 12,11
94  // 64 x27y103 SB_BIG plane 1
16  // 65 x27y103 SB_BIG plane 1
00  // 66 x27y103 SB_DRIVE plane 2,1
48  // 67 x27y103 SB_BIG plane 2
12  // 68 x27y103 SB_BIG plane 2
11  // 69 x27y103 SB_BIG plane 3
2B  // 70 x27y103 SB_BIG plane 3
00  // 71 x27y103 SB_DRIVE plane 4,3
48  // 72 x27y103 SB_BIG plane 4
12  // 73 x27y103 SB_BIG plane 4
09  // 74 x27y103 SB_BIG plane 5
05  // 75 x27y103 SB_BIG plane 5
00  // 76 x27y103 SB_DRIVE plane 6,5
92  // 77 x27y103 SB_BIG plane 6
16  // 78 x27y103 SB_BIG plane 6
48  // 79 x27y103 SB_BIG plane 7
12  // 80 x27y103 SB_BIG plane 7
00  // 81 x27y103 SB_DRIVE plane 8,7
48  // 82 x27y103 SB_BIG plane 8
12  // 83 x27y103 SB_BIG plane 8
48  // 84 x27y103 SB_BIG plane 9
12  // 85 x27y103 SB_BIG plane 9
00  // 86 x27y103 SB_DRIVE plane 10,9
88  // 87 x27y103 SB_BIG plane 10
12  // 88 x27y103 SB_BIG plane 10
48  // 89 x27y103 SB_BIG plane 11
02  // 90 x27y103 SB_BIG plane 11
00  // 91 x27y103 SB_DRIVE plane 12,11
51  // 92 x27y103 SB_BIG plane 12
12  // 93 x27y103 SB_BIG plane 12
62  // 94 x28y104 SB_SML plane 1
85  // 95 x28y104 SB_SML plane 2,1
2A  // 96 x28y104 SB_SML plane 2
4E  // 97 x28y104 SB_SML plane 3
85  // 98 x28y104 SB_SML plane 4,3
2A  // 99 x28y104 SB_SML plane 4
A8  // 100 x28y104 SB_SML plane 5
82  // 101 x28y104 SB_SML plane 6,5
22  // 102 x28y104 SB_SML plane 6
53  // 103 x28y104 SB_SML plane 7
15  // 104 x28y104 SB_SML plane 8,7
2A  // 105 x28y104 SB_SML plane 8
54  // 106 x28y104 SB_SML plane 9
83  // 107 x28y104 SB_SML plane 10,9
4A  // 108 x28y104 SB_SML plane 10
A8  // 109 x28y104 SB_SML plane 11
42  // 110 x28y104 SB_SML plane 12,11
35  // 111 x28y104 SB_SML plane 12
ED // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x29y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C7C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
34 // y_sel: 103
B1 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C7CB
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x29y103 CPE[0]  _a22  C_MX2b////    
00  //  1 x29y103 CPE[1]
00  //  2 x29y103 CPE[2]
00  //  3 x29y103 CPE[3]
00  //  4 x29y103 CPE[4]
00  //  5 x29y103 CPE[5]
00  //  6 x29y103 CPE[6]
00  //  7 x29y103 CPE[7]
00  //  8 x29y103 CPE[8]
00  //  9 x29y103 CPE[9]
00  // 10 x29y104 CPE[0]  _a371  C_MX4a/D///    
00  // 11 x29y104 CPE[1]
00  // 12 x29y104 CPE[2]
00  // 13 x29y104 CPE[3]
00  // 14 x29y104 CPE[4]
00  // 15 x29y104 CPE[5]
00  // 16 x29y104 CPE[6]
00  // 17 x29y104 CPE[7]
00  // 18 x29y104 CPE[8]
00  // 19 x29y104 CPE[9]
00  // 20 x30y103 CPE[0]
00  // 21 x30y103 CPE[1]
00  // 22 x30y103 CPE[2]
00  // 23 x30y103 CPE[3]
00  // 24 x30y103 CPE[4]
00  // 25 x30y103 CPE[5]
00  // 26 x30y103 CPE[6]
00  // 27 x30y103 CPE[7]
00  // 28 x30y103 CPE[8]
00  // 29 x30y103 CPE[9]
00  // 30 x30y104 CPE[0]  _a1609  C_////Bridge
00  // 31 x30y104 CPE[1]
00  // 32 x30y104 CPE[2]
00  // 33 x30y104 CPE[3]
00  // 34 x30y104 CPE[4]
00  // 35 x30y104 CPE[5]
00  // 36 x30y104 CPE[6]
00  // 37 x30y104 CPE[7]
00  // 38 x30y104 CPE[8]
00  // 39 x30y104 CPE[9]
3D  // 40 x29y103 INMUX plane 2,1
00  // 41 x29y103 INMUX plane 4,3
2E  // 42 x29y103 INMUX plane 6,5
00  // 43 x29y103 INMUX plane 8,7
20  // 44 x29y103 INMUX plane 10,9
10  // 45 x29y103 INMUX plane 12,11
3C  // 46 x29y104 INMUX plane 2,1
0A  // 47 x29y104 INMUX plane 4,3
2B  // 48 x29y104 INMUX plane 6,5
09  // 49 x29y104 INMUX plane 8,7
0B  // 50 x29y104 INMUX plane 10,9
02  // 51 x29y104 INMUX plane 12,11
03  // 52 x30y103 INMUX plane 2,1
2D  // 53 x30y103 INMUX plane 4,3
00  // 54 x30y103 INMUX plane 6,5
40  // 55 x30y103 INMUX plane 8,7
00  // 56 x30y103 INMUX plane 10,9
C8  // 57 x30y103 INMUX plane 12,11
03  // 58 x30y104 INMUX plane 2,1
02  // 59 x30y104 INMUX plane 4,3
17  // 60 x30y104 INMUX plane 6,5
88  // 61 x30y104 INMUX plane 8,7
05  // 62 x30y104 INMUX plane 10,9
80  // 63 x30y104 INMUX plane 12,11
83  // 64 x30y104 SB_BIG plane 1
20  // 65 x30y104 SB_BIG plane 1
04  // 66 x30y104 SB_DRIVE plane 2,1
48  // 67 x30y104 SB_BIG plane 2
12  // 68 x30y104 SB_BIG plane 2
00  // 69 x30y104 SB_BIG plane 3
30  // 70 x30y104 SB_BIG plane 3
00  // 71 x30y104 SB_DRIVE plane 4,3
48  // 72 x30y104 SB_BIG plane 4
12  // 73 x30y104 SB_BIG plane 4
48  // 74 x30y104 SB_BIG plane 5
12  // 75 x30y104 SB_BIG plane 5
00  // 76 x30y104 SB_DRIVE plane 6,5
C4  // 77 x30y104 SB_BIG plane 6
16  // 78 x30y104 SB_BIG plane 6
04  // 79 x30y104 SB_BIG plane 7
10  // 80 x30y104 SB_BIG plane 7
00  // 81 x30y104 SB_DRIVE plane 8,7
51  // 82 x30y104 SB_BIG plane 8
14  // 83 x30y104 SB_BIG plane 8
00  // 84 x30y104 SB_BIG plane 9
00  // 85 x30y104 SB_BIG plane 9
00  // 86 x30y104 SB_DRIVE plane 10,9
00  // 87 x30y104 SB_BIG plane 10
00  // 88 x30y104 SB_BIG plane 10
04  // 89 x30y104 SB_BIG plane 11
16  // 90 x30y104 SB_BIG plane 11
00  // 91 x30y104 SB_DRIVE plane 12,11
00  // 92 x30y104 SB_BIG plane 12
00  // 93 x30y104 SB_BIG plane 12
A8  // 94 x29y103 SB_SML plane 1
E3  // 95 x29y103 SB_SML plane 2,1
74  // 96 x29y103 SB_SML plane 2
A2  // 97 x29y103 SB_SML plane 3
81  // 98 x29y103 SB_SML plane 4,3
2C  // 99 x29y103 SB_SML plane 4
B1  // 100 x29y103 SB_SML plane 5
82  // 101 x29y103 SB_SML plane 6,5
2E  // 102 x29y103 SB_SML plane 6
60  // 103 x29y103 SB_SML plane 7
81  // 104 x29y103 SB_SML plane 8,7
2E  // 105 x29y103 SB_SML plane 8
00  // 106 x29y103 SB_SML plane 9
00  // 107 x29y103 SB_SML plane 10,9
00  // 108 x29y103 SB_SML plane 10
E1  // 109 x29y103 SB_SML plane 11
10  // 110 x29y103 SB_SML plane 12,11
99 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x31y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C840     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
34 // y_sel: 103
E8 // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C848
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y103 CPE[0]  _a1614  C_////Bridge
00  //  1 x31y103 CPE[1]
00  //  2 x31y103 CPE[2]
00  //  3 x31y103 CPE[3]
00  //  4 x31y103 CPE[4]
00  //  5 x31y103 CPE[5]
00  //  6 x31y103 CPE[6]
00  //  7 x31y103 CPE[7]
00  //  8 x31y103 CPE[8]
00  //  9 x31y103 CPE[9]
00  // 10 x31y104 CPE[0]  _a350  C_///AND/
00  // 11 x31y104 CPE[1]
00  // 12 x31y104 CPE[2]
00  // 13 x31y104 CPE[3]
00  // 14 x31y104 CPE[4]
00  // 15 x31y104 CPE[5]
00  // 16 x31y104 CPE[6]
00  // 17 x31y104 CPE[7]
00  // 18 x31y104 CPE[8]
00  // 19 x31y104 CPE[9]
00  // 20 x32y103 CPE[0]  _a1162  C_MX4b////    
00  // 21 x32y103 CPE[1]
00  // 22 x32y103 CPE[2]
00  // 23 x32y103 CPE[3]
00  // 24 x32y103 CPE[4]
00  // 25 x32y103 CPE[5]
00  // 26 x32y103 CPE[6]
00  // 27 x32y103 CPE[7]
00  // 28 x32y103 CPE[8]
00  // 29 x32y103 CPE[9]
00  // 30 x32y104 CPE[0]  _a560  C_AND////    _a1640  C_////Bridge
00  // 31 x32y104 CPE[1]
00  // 32 x32y104 CPE[2]
00  // 33 x32y104 CPE[3]
00  // 34 x32y104 CPE[4]
00  // 35 x32y104 CPE[5]
00  // 36 x32y104 CPE[6]
00  // 37 x32y104 CPE[7]
00  // 38 x32y104 CPE[8]
00  // 39 x32y104 CPE[9]
0C  // 40 x31y103 INMUX plane 2,1
04  // 41 x31y103 INMUX plane 4,3
1A  // 42 x31y103 INMUX plane 6,5
00  // 43 x31y103 INMUX plane 8,7
00  // 44 x31y103 INMUX plane 10,9
08  // 45 x31y103 INMUX plane 12,11
06  // 46 x31y104 INMUX plane 2,1
29  // 47 x31y104 INMUX plane 4,3
0C  // 48 x31y104 INMUX plane 6,5
01  // 49 x31y104 INMUX plane 8,7
00  // 50 x31y104 INMUX plane 10,9
00  // 51 x31y104 INMUX plane 12,11
05  // 52 x32y103 INMUX plane 2,1
23  // 53 x32y103 INMUX plane 4,3
B9  // 54 x32y103 INMUX plane 6,5
3F  // 55 x32y103 INMUX plane 8,7
98  // 56 x32y103 INMUX plane 10,9
2C  // 57 x32y103 INMUX plane 12,11
04  // 58 x32y104 INMUX plane 2,1
19  // 59 x32y104 INMUX plane 4,3
86  // 60 x32y104 INMUX plane 6,5
1E  // 61 x32y104 INMUX plane 8,7
80  // 62 x32y104 INMUX plane 10,9
00  // 63 x32y104 INMUX plane 12,11
08  // 64 x31y103 SB_BIG plane 1
12  // 65 x31y103 SB_BIG plane 1
00  // 66 x31y103 SB_DRIVE plane 2,1
48  // 67 x31y103 SB_BIG plane 2
12  // 68 x31y103 SB_BIG plane 2
CB  // 69 x31y103 SB_BIG plane 3
58  // 70 x31y103 SB_BIG plane 3
01  // 71 x31y103 SB_DRIVE plane 4,3
48  // 72 x31y103 SB_BIG plane 4
12  // 73 x31y103 SB_BIG plane 4
59  // 74 x31y103 SB_BIG plane 5
12  // 75 x31y103 SB_BIG plane 5
10  // 76 x31y103 SB_DRIVE plane 6,5
8B  // 77 x31y103 SB_BIG plane 6
50  // 78 x31y103 SB_BIG plane 6
C8  // 79 x31y103 SB_BIG plane 7
10  // 80 x31y103 SB_BIG plane 7
08  // 81 x31y103 SB_DRIVE plane 8,7
48  // 82 x31y103 SB_BIG plane 8
12  // 83 x31y103 SB_BIG plane 8
52  // 84 x31y103 SB_BIG plane 9
26  // 85 x31y103 SB_BIG plane 9
00  // 86 x31y103 SB_DRIVE plane 10,9
48  // 87 x31y103 SB_BIG plane 10
12  // 88 x31y103 SB_BIG plane 10
48  // 89 x31y103 SB_BIG plane 11
12  // 90 x31y103 SB_BIG plane 11
08  // 91 x31y103 SB_DRIVE plane 12,11
50  // 92 x31y103 SB_BIG plane 12
24  // 93 x31y103 SB_BIG plane 12
B1  // 94 x32y104 SB_SML plane 1
82  // 95 x32y104 SB_SML plane 2,1
2A  // 96 x32y104 SB_SML plane 2
B9  // 97 x32y104 SB_SML plane 3
82  // 98 x32y104 SB_SML plane 4,3
68  // 99 x32y104 SB_SML plane 4
A8  // 100 x32y104 SB_SML plane 5
02  // 101 x32y104 SB_SML plane 6,5
49  // 102 x32y104 SB_SML plane 6
4C  // 103 x32y104 SB_SML plane 7
41  // 104 x32y104 SB_SML plane 8,7
24  // 105 x32y104 SB_SML plane 8
A8  // 106 x32y104 SB_SML plane 9
42  // 107 x32y104 SB_SML plane 10,9
25  // 108 x32y104 SB_SML plane 10
CC  // 109 x32y104 SB_SML plane 11
81  // 110 x32y104 SB_SML plane 12,11
2A  // 111 x32y104 SB_SML plane 12
F8 // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x33y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C8BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
34 // y_sel: 103
30 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C8C6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y103 CPE[0]  _a1167  C_MX4b////    
00  //  1 x33y103 CPE[1]
00  //  2 x33y103 CPE[2]
00  //  3 x33y103 CPE[3]
00  //  4 x33y103 CPE[4]
00  //  5 x33y103 CPE[5]
00  //  6 x33y103 CPE[6]
00  //  7 x33y103 CPE[7]
00  //  8 x33y103 CPE[8]
00  //  9 x33y103 CPE[9]
00  // 10 x33y104 CPE[0]  net1 = net2: _a1116  C_AND/D//AND/D
00  // 11 x33y104 CPE[1]
00  // 12 x33y104 CPE[2]
00  // 13 x33y104 CPE[3]
00  // 14 x33y104 CPE[4]
00  // 15 x33y104 CPE[5]
00  // 16 x33y104 CPE[6]
00  // 17 x33y104 CPE[7]
00  // 18 x33y104 CPE[8]
00  // 19 x33y104 CPE[9]
00  // 20 x34y103 CPE[0]  _a1207  C_/C_0_1///    _a346  C_///AND/
00  // 21 x34y103 CPE[1]
00  // 22 x34y103 CPE[2]
00  // 23 x34y103 CPE[3]
00  // 24 x34y103 CPE[4]
00  // 25 x34y103 CPE[5]
00  // 26 x34y103 CPE[6]
00  // 27 x34y103 CPE[7]
00  // 28 x34y103 CPE[8]
00  // 29 x34y103 CPE[9]
00  // 30 x34y104 CPE[0]  net1 = net2: _a840  C_ADDF2/D//ADDF2/
00  // 31 x34y104 CPE[1]
00  // 32 x34y104 CPE[2]
00  // 33 x34y104 CPE[3]
00  // 34 x34y104 CPE[4]
00  // 35 x34y104 CPE[5]
00  // 36 x34y104 CPE[6]
00  // 37 x34y104 CPE[7]
00  // 38 x34y104 CPE[8]
00  // 39 x34y104 CPE[9]
28  // 40 x33y103 INMUX plane 2,1
02  // 41 x33y103 INMUX plane 4,3
38  // 42 x33y103 INMUX plane 6,5
38  // 43 x33y103 INMUX plane 8,7
20  // 44 x33y103 INMUX plane 10,9
20  // 45 x33y103 INMUX plane 12,11
00  // 46 x33y104 INMUX plane 2,1
28  // 47 x33y104 INMUX plane 4,3
08  // 48 x33y104 INMUX plane 6,5
31  // 49 x33y104 INMUX plane 8,7
16  // 50 x33y104 INMUX plane 10,9
0B  // 51 x33y104 INMUX plane 12,11
0A  // 52 x34y103 INMUX plane 2,1
21  // 53 x34y103 INMUX plane 4,3
28  // 54 x34y103 INMUX plane 6,5
10  // 55 x34y103 INMUX plane 8,7
10  // 56 x34y103 INMUX plane 10,9
00  // 57 x34y103 INMUX plane 12,11
2A  // 58 x34y104 INMUX plane 2,1
04  // 59 x34y104 INMUX plane 4,3
10  // 60 x34y104 INMUX plane 6,5
19  // 61 x34y104 INMUX plane 8,7
AE  // 62 x34y104 INMUX plane 10,9
00  // 63 x34y104 INMUX plane 12,11
E0  // 64 x34y104 SB_BIG plane 1
18  // 65 x34y104 SB_BIG plane 1
00  // 66 x34y104 SB_DRIVE plane 2,1
48  // 67 x34y104 SB_BIG plane 2
12  // 68 x34y104 SB_BIG plane 2
48  // 69 x34y104 SB_BIG plane 3
12  // 70 x34y104 SB_BIG plane 3
00  // 71 x34y104 SB_DRIVE plane 4,3
48  // 72 x34y104 SB_BIG plane 4
12  // 73 x34y104 SB_BIG plane 4
48  // 74 x34y104 SB_BIG plane 5
42  // 75 x34y104 SB_BIG plane 5
00  // 76 x34y104 SB_DRIVE plane 6,5
48  // 77 x34y104 SB_BIG plane 6
12  // 78 x34y104 SB_BIG plane 6
48  // 79 x34y104 SB_BIG plane 7
12  // 80 x34y104 SB_BIG plane 7
00  // 81 x34y104 SB_DRIVE plane 8,7
26  // 82 x34y104 SB_BIG plane 8
34  // 83 x34y104 SB_BIG plane 8
41  // 84 x34y104 SB_BIG plane 9
12  // 85 x34y104 SB_BIG plane 9
00  // 86 x34y104 SB_DRIVE plane 10,9
8E  // 87 x34y104 SB_BIG plane 10
24  // 88 x34y104 SB_BIG plane 10
48  // 89 x34y104 SB_BIG plane 11
10  // 90 x34y104 SB_BIG plane 11
00  // 91 x34y104 SB_DRIVE plane 12,11
53  // 92 x34y104 SB_BIG plane 12
66  // 93 x34y104 SB_BIG plane 12
A8  // 94 x33y103 SB_SML plane 1
93  // 95 x33y103 SB_SML plane 2,1
0B  // 96 x33y103 SB_SML plane 2
BA  // 97 x33y103 SB_SML plane 3
23  // 98 x33y103 SB_SML plane 4,3
55  // 99 x33y103 SB_SML plane 4
B9  // 100 x33y103 SB_SML plane 5
12  // 101 x33y103 SB_SML plane 6,5
0A  // 102 x33y103 SB_SML plane 6
A8  // 103 x33y103 SB_SML plane 7
22  // 104 x33y103 SB_SML plane 8,7
05  // 105 x33y103 SB_SML plane 8
A8  // 106 x33y103 SB_SML plane 9
12  // 107 x33y103 SB_SML plane 10,9
7D  // 108 x33y103 SB_SML plane 10
A8  // 109 x33y103 SB_SML plane 11
82  // 110 x33y103 SB_SML plane 12,11
2C  // 111 x33y103 SB_SML plane 12
6E // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x35y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C93C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
34 // y_sel: 103
58 // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C944
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y103 CPE[0]  _a1380  C_///OR/
00  //  1 x35y103 CPE[1]
00  //  2 x35y103 CPE[2]
00  //  3 x35y103 CPE[3]
00  //  4 x35y103 CPE[4]
00  //  5 x35y103 CPE[5]
00  //  6 x35y103 CPE[6]
00  //  7 x35y103 CPE[7]
00  //  8 x35y103 CPE[8]
00  //  9 x35y103 CPE[9]
00  // 10 x35y104 CPE[0]  _a1383  C_MX2b////    
00  // 11 x35y104 CPE[1]
00  // 12 x35y104 CPE[2]
00  // 13 x35y104 CPE[3]
00  // 14 x35y104 CPE[4]
00  // 15 x35y104 CPE[5]
00  // 16 x35y104 CPE[6]
00  // 17 x35y104 CPE[7]
00  // 18 x35y104 CPE[8]
00  // 19 x35y104 CPE[9]
00  // 20 x36y103 CPE[0]  _a1200  C_XOR////    _a1549  C_////Bridge
00  // 21 x36y103 CPE[1]
00  // 22 x36y103 CPE[2]
00  // 23 x36y103 CPE[3]
00  // 24 x36y103 CPE[4]
00  // 25 x36y103 CPE[5]
00  // 26 x36y103 CPE[6]
00  // 27 x36y103 CPE[7]
00  // 28 x36y103 CPE[8]
00  // 29 x36y103 CPE[9]
00  // 30 x36y104 CPE[0]
00  // 31 x36y104 CPE[1]
00  // 32 x36y104 CPE[2]
00  // 33 x36y104 CPE[3]
00  // 34 x36y104 CPE[4]
00  // 35 x36y104 CPE[5]
00  // 36 x36y104 CPE[6]
00  // 37 x36y104 CPE[7]
00  // 38 x36y104 CPE[8]
00  // 39 x36y104 CPE[9]
02  // 40 x35y103 INMUX plane 2,1
14  // 41 x35y103 INMUX plane 4,3
0A  // 42 x35y103 INMUX plane 6,5
00  // 43 x35y103 INMUX plane 8,7
00  // 44 x35y103 INMUX plane 10,9
00  // 45 x35y103 INMUX plane 12,11
04  // 46 x35y104 INMUX plane 2,1
00  // 47 x35y104 INMUX plane 4,3
08  // 48 x35y104 INMUX plane 6,5
2B  // 49 x35y104 INMUX plane 8,7
01  // 50 x35y104 INMUX plane 10,9
11  // 51 x35y104 INMUX plane 12,11
20  // 52 x36y103 INMUX plane 2,1
00  // 53 x36y103 INMUX plane 4,3
41  // 54 x36y103 INMUX plane 6,5
15  // 55 x36y103 INMUX plane 8,7
80  // 56 x36y103 INMUX plane 10,9
08  // 57 x36y103 INMUX plane 12,11
02  // 58 x36y104 INMUX plane 2,1
20  // 59 x36y104 INMUX plane 4,3
40  // 60 x36y104 INMUX plane 6,5
02  // 61 x36y104 INMUX plane 8,7
41  // 62 x36y104 INMUX plane 10,9
00  // 63 x36y104 INMUX plane 12,11
48  // 64 x35y103 SB_BIG plane 1
14  // 65 x35y103 SB_BIG plane 1
00  // 66 x35y103 SB_DRIVE plane 2,1
08  // 67 x35y103 SB_BIG plane 2
12  // 68 x35y103 SB_BIG plane 2
48  // 69 x35y103 SB_BIG plane 3
18  // 70 x35y103 SB_BIG plane 3
20  // 71 x35y103 SB_DRIVE plane 4,3
42  // 72 x35y103 SB_BIG plane 4
08  // 73 x35y103 SB_BIG plane 4
CE  // 74 x35y103 SB_BIG plane 5
24  // 75 x35y103 SB_BIG plane 5
00  // 76 x35y103 SB_DRIVE plane 6,5
D2  // 77 x35y103 SB_BIG plane 6
12  // 78 x35y103 SB_BIG plane 6
48  // 79 x35y103 SB_BIG plane 7
12  // 80 x35y103 SB_BIG plane 7
00  // 81 x35y103 SB_DRIVE plane 8,7
03  // 82 x35y103 SB_BIG plane 8
32  // 83 x35y103 SB_BIG plane 8
00  // 84 x35y103 SB_BIG plane 9
54  // 85 x35y103 SB_BIG plane 9
00  // 86 x35y103 SB_DRIVE plane 10,9
C1  // 87 x35y103 SB_BIG plane 10
02  // 88 x35y103 SB_BIG plane 10
00  // 89 x35y103 SB_BIG plane 11
00  // 90 x35y103 SB_BIG plane 11
00  // 91 x35y103 SB_DRIVE plane 12,11
0B  // 92 x35y103 SB_BIG plane 12
30  // 93 x35y103 SB_BIG plane 12
C3  // 94 x36y104 SB_SML plane 1
84  // 95 x36y104 SB_SML plane 2,1
2A  // 96 x36y104 SB_SML plane 2
A1  // 97 x36y104 SB_SML plane 3
02  // 98 x36y104 SB_SML plane 4,3
00  // 99 x36y104 SB_SML plane 4
A8  // 100 x36y104 SB_SML plane 5
80  // 101 x36y104 SB_SML plane 6,5
3A  // 102 x36y104 SB_SML plane 6
9A  // 103 x36y104 SB_SML plane 7
02  // 104 x36y104 SB_SML plane 8,7
00  // 105 x36y104 SB_SML plane 8
00  // 106 x36y104 SB_SML plane 9
10  // 107 x36y104 SB_SML plane 10,9
0C  // 108 x36y104 SB_SML plane 10
00  // 109 x36y104 SB_SML plane 11
00  // 110 x36y104 SB_SML plane 12,11
18  // 111 x36y104 SB_SML plane 12
35 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x37y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
34 // y_sel: 103
80 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C9C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y103 CPE[0]  _a1199  C_AND////    _a39  C_///AND/
00  //  1 x37y103 CPE[1]
00  //  2 x37y103 CPE[2]
00  //  3 x37y103 CPE[3]
00  //  4 x37y103 CPE[4]
00  //  5 x37y103 CPE[5]
00  //  6 x37y103 CPE[6]
00  //  7 x37y103 CPE[7]
00  //  8 x37y103 CPE[8]
00  //  9 x37y103 CPE[9]
00  // 10 x37y104 CPE[0]  _a410  C_AND/D///    
00  // 11 x37y104 CPE[1]
00  // 12 x37y104 CPE[2]
00  // 13 x37y104 CPE[3]
00  // 14 x37y104 CPE[4]
00  // 15 x37y104 CPE[5]
00  // 16 x37y104 CPE[6]
00  // 17 x37y104 CPE[7]
00  // 18 x37y104 CPE[8]
00  // 19 x37y104 CPE[9]
00  // 20 x38y103 CPE[0]  _a1196  C_AND////    _a272  C_///AND/D
00  // 21 x38y103 CPE[1]
00  // 22 x38y103 CPE[2]
00  // 23 x38y103 CPE[3]
00  // 24 x38y103 CPE[4]
00  // 25 x38y103 CPE[5]
00  // 26 x38y103 CPE[6]
00  // 27 x38y103 CPE[7]
00  // 28 x38y103 CPE[8]
00  // 29 x38y103 CPE[9]
00  // 30 x38y104 CPE[0]  _a695  C_/C_0_1///    
00  // 31 x38y104 CPE[1]
00  // 32 x38y104 CPE[2]
00  // 33 x38y104 CPE[3]
00  // 34 x38y104 CPE[4]
00  // 35 x38y104 CPE[5]
00  // 36 x38y104 CPE[6]
00  // 37 x38y104 CPE[7]
00  // 38 x38y104 CPE[8]
00  // 39 x38y104 CPE[9]
01  // 40 x37y103 INMUX plane 2,1
20  // 41 x37y103 INMUX plane 4,3
14  // 42 x37y103 INMUX plane 6,5
3B  // 43 x37y103 INMUX plane 8,7
00  // 44 x37y103 INMUX plane 10,9
20  // 45 x37y103 INMUX plane 12,11
23  // 46 x37y104 INMUX plane 2,1
01  // 47 x37y104 INMUX plane 4,3
30  // 48 x37y104 INMUX plane 6,5
10  // 49 x37y104 INMUX plane 8,7
03  // 50 x37y104 INMUX plane 10,9
00  // 51 x37y104 INMUX plane 12,11
04  // 52 x38y103 INMUX plane 2,1
06  // 53 x38y103 INMUX plane 4,3
04  // 54 x38y103 INMUX plane 6,5
3C  // 55 x38y103 INMUX plane 8,7
46  // 56 x38y103 INMUX plane 10,9
03  // 57 x38y103 INMUX plane 12,11
01  // 58 x38y104 INMUX plane 2,1
01  // 59 x38y104 INMUX plane 4,3
40  // 60 x38y104 INMUX plane 6,5
04  // 61 x38y104 INMUX plane 8,7
40  // 62 x38y104 INMUX plane 10,9
00  // 63 x38y104 INMUX plane 12,11
08  // 64 x38y104 SB_BIG plane 1
10  // 65 x38y104 SB_BIG plane 1
00  // 66 x38y104 SB_DRIVE plane 2,1
8C  // 67 x38y104 SB_BIG plane 2
24  // 68 x38y104 SB_BIG plane 2
08  // 69 x38y104 SB_BIG plane 3
12  // 70 x38y104 SB_BIG plane 3
00  // 71 x38y104 SB_DRIVE plane 4,3
48  // 72 x38y104 SB_BIG plane 4
12  // 73 x38y104 SB_BIG plane 4
48  // 74 x38y104 SB_BIG plane 5
12  // 75 x38y104 SB_BIG plane 5
00  // 76 x38y104 SB_DRIVE plane 6,5
00  // 77 x38y104 SB_BIG plane 6
07  // 78 x38y104 SB_BIG plane 6
48  // 79 x38y104 SB_BIG plane 7
14  // 80 x38y104 SB_BIG plane 7
00  // 81 x38y104 SB_DRIVE plane 8,7
48  // 82 x38y104 SB_BIG plane 8
16  // 83 x38y104 SB_BIG plane 8
48  // 84 x38y104 SB_BIG plane 9
12  // 85 x38y104 SB_BIG plane 9
04  // 86 x38y104 SB_DRIVE plane 10,9
48  // 87 x38y104 SB_BIG plane 10
12  // 88 x38y104 SB_BIG plane 10
48  // 89 x38y104 SB_BIG plane 11
52  // 90 x38y104 SB_BIG plane 11
00  // 91 x38y104 SB_DRIVE plane 12,11
48  // 92 x38y104 SB_BIG plane 12
12  // 93 x38y104 SB_BIG plane 12
08  // 94 x37y103 SB_SML plane 1
80  // 95 x37y103 SB_SML plane 2,1
2A  // 96 x37y103 SB_SML plane 2
28  // 97 x37y103 SB_SML plane 3
82  // 98 x37y103 SB_SML plane 4,3
3A  // 99 x37y103 SB_SML plane 4
A8  // 100 x37y103 SB_SML plane 5
82  // 101 x37y103 SB_SML plane 6,5
2A  // 102 x37y103 SB_SML plane 6
A8  // 103 x37y103 SB_SML plane 7
82  // 104 x37y103 SB_SML plane 8,7
3A  // 105 x37y103 SB_SML plane 8
28  // 106 x37y103 SB_SML plane 9
82  // 107 x37y103 SB_SML plane 10,9
2A  // 108 x37y103 SB_SML plane 10
A8  // 109 x37y103 SB_SML plane 11
12  // 110 x37y103 SB_SML plane 12,11
2B  // 111 x37y103 SB_SML plane 12
5D // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x39y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
34 // y_sel: 103
88 // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA40
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y103 CPE[0]  net1 = net2: _a614  C_ADDF2///ADDF2/
00  //  1 x39y103 CPE[1]
00  //  2 x39y103 CPE[2]
00  //  3 x39y103 CPE[3]
00  //  4 x39y103 CPE[4]
00  //  5 x39y103 CPE[5]
00  //  6 x39y103 CPE[6]
00  //  7 x39y103 CPE[7]
00  //  8 x39y103 CPE[8]
00  //  9 x39y103 CPE[9]
00  // 10 x39y104 CPE[0]  net1 = net2: _a636  C_ADDF2///ADDF2/
00  // 11 x39y104 CPE[1]
00  // 12 x39y104 CPE[2]
00  // 13 x39y104 CPE[3]
00  // 14 x39y104 CPE[4]
00  // 15 x39y104 CPE[5]
00  // 16 x39y104 CPE[6]
00  // 17 x39y104 CPE[7]
00  // 18 x39y104 CPE[8]
00  // 19 x39y104 CPE[9]
00  // 20 x40y103 CPE[0]  _a1702  C_////Bridge
00  // 21 x40y103 CPE[1]
00  // 22 x40y103 CPE[2]
00  // 23 x40y103 CPE[3]
00  // 24 x40y103 CPE[4]
00  // 25 x40y103 CPE[5]
00  // 26 x40y103 CPE[6]
00  // 27 x40y103 CPE[7]
00  // 28 x40y103 CPE[8]
00  // 29 x40y103 CPE[9]
00  // 30 x40y104 CPE[0]  _a7  C_ORAND////    
00  // 31 x40y104 CPE[1]
00  // 32 x40y104 CPE[2]
00  // 33 x40y104 CPE[3]
00  // 34 x40y104 CPE[4]
00  // 35 x40y104 CPE[5]
00  // 36 x40y104 CPE[6]
00  // 37 x40y104 CPE[7]
00  // 38 x40y104 CPE[8]
00  // 39 x40y104 CPE[9]
01  // 40 x39y103 INMUX plane 2,1
27  // 41 x39y103 INMUX plane 4,3
03  // 42 x39y103 INMUX plane 6,5
20  // 43 x39y103 INMUX plane 8,7
00  // 44 x39y103 INMUX plane 10,9
0D  // 45 x39y103 INMUX plane 12,11
0F  // 46 x39y104 INMUX plane 2,1
38  // 47 x39y104 INMUX plane 4,3
0D  // 48 x39y104 INMUX plane 6,5
07  // 49 x39y104 INMUX plane 8,7
01  // 50 x39y104 INMUX plane 10,9
1D  // 51 x39y104 INMUX plane 12,11
3B  // 52 x40y103 INMUX plane 2,1
00  // 53 x40y103 INMUX plane 4,3
C2  // 54 x40y103 INMUX plane 6,5
80  // 55 x40y103 INMUX plane 8,7
E0  // 56 x40y103 INMUX plane 10,9
81  // 57 x40y103 INMUX plane 12,11
2D  // 58 x40y104 INMUX plane 2,1
20  // 59 x40y104 INMUX plane 4,3
F6  // 60 x40y104 INMUX plane 6,5
B5  // 61 x40y104 INMUX plane 8,7
C0  // 62 x40y104 INMUX plane 10,9
C5  // 63 x40y104 INMUX plane 12,11
08  // 64 x39y103 SB_BIG plane 1
13  // 65 x39y103 SB_BIG plane 1
00  // 66 x39y103 SB_DRIVE plane 2,1
48  // 67 x39y103 SB_BIG plane 2
12  // 68 x39y103 SB_BIG plane 2
61  // 69 x39y103 SB_BIG plane 3
12  // 70 x39y103 SB_BIG plane 3
00  // 71 x39y103 SB_DRIVE plane 4,3
48  // 72 x39y103 SB_BIG plane 4
12  // 73 x39y103 SB_BIG plane 4
1A  // 74 x39y103 SB_BIG plane 5
13  // 75 x39y103 SB_BIG plane 5
00  // 76 x39y103 SB_DRIVE plane 6,5
A3  // 77 x39y103 SB_BIG plane 6
34  // 78 x39y103 SB_BIG plane 6
48  // 79 x39y103 SB_BIG plane 7
12  // 80 x39y103 SB_BIG plane 7
00  // 81 x39y103 SB_DRIVE plane 8,7
48  // 82 x39y103 SB_BIG plane 8
12  // 83 x39y103 SB_BIG plane 8
56  // 84 x39y103 SB_BIG plane 9
24  // 85 x39y103 SB_BIG plane 9
08  // 86 x39y103 SB_DRIVE plane 10,9
8B  // 87 x39y103 SB_BIG plane 10
48  // 88 x39y103 SB_BIG plane 10
48  // 89 x39y103 SB_BIG plane 11
12  // 90 x39y103 SB_BIG plane 11
00  // 91 x39y103 SB_DRIVE plane 12,11
48  // 92 x39y103 SB_BIG plane 12
12  // 93 x39y103 SB_BIG plane 12
C8  // 94 x40y104 SB_SML plane 1
14  // 95 x40y104 SB_SML plane 2,1
2B  // 96 x40y104 SB_SML plane 2
B9  // 97 x40y104 SB_SML plane 3
82  // 98 x40y104 SB_SML plane 4,3
2A  // 99 x40y104 SB_SML plane 4
C8  // 100 x40y104 SB_SML plane 5
E2  // 101 x40y104 SB_SML plane 6,5
6D  // 102 x40y104 SB_SML plane 6
28  // 103 x40y104 SB_SML plane 7
82  // 104 x40y104 SB_SML plane 8,7
2A  // 105 x40y104 SB_SML plane 8
A8  // 106 x40y104 SB_SML plane 9
82  // 107 x40y104 SB_SML plane 10,9
2A  // 108 x40y104 SB_SML plane 10
A8  // 109 x40y104 SB_SML plane 11
82  // 110 x40y104 SB_SML plane 12,11
62  // 111 x40y104 SB_SML plane 12
6F // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x41y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CAB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
34 // y_sel: 103
50 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CABE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y103 CPE[0]  net1 = net2: _a679  C_ADDF2///ADDF2/
00  //  1 x41y103 CPE[1]
00  //  2 x41y103 CPE[2]
00  //  3 x41y103 CPE[3]
00  //  4 x41y103 CPE[4]
00  //  5 x41y103 CPE[5]
00  //  6 x41y103 CPE[6]
00  //  7 x41y103 CPE[7]
00  //  8 x41y103 CPE[8]
00  //  9 x41y103 CPE[9]
00  // 10 x41y104 CPE[0]  net1 = net2: _a681  C_ADDF2///ADDF2/
00  // 11 x41y104 CPE[1]
00  // 12 x41y104 CPE[2]
00  // 13 x41y104 CPE[3]
00  // 14 x41y104 CPE[4]
00  // 15 x41y104 CPE[5]
00  // 16 x41y104 CPE[6]
00  // 17 x41y104 CPE[7]
00  // 18 x41y104 CPE[8]
00  // 19 x41y104 CPE[9]
00  // 20 x42y103 CPE[0]  _a450  C_///AND/
00  // 21 x42y103 CPE[1]
00  // 22 x42y103 CPE[2]
00  // 23 x42y103 CPE[3]
00  // 24 x42y103 CPE[4]
00  // 25 x42y103 CPE[5]
00  // 26 x42y103 CPE[6]
00  // 27 x42y103 CPE[7]
00  // 28 x42y103 CPE[8]
00  // 29 x42y103 CPE[9]
00  // 30 x42y104 CPE[0]  _a6  C_ORAND////    
00  // 31 x42y104 CPE[1]
00  // 32 x42y104 CPE[2]
00  // 33 x42y104 CPE[3]
00  // 34 x42y104 CPE[4]
00  // 35 x42y104 CPE[5]
00  // 36 x42y104 CPE[6]
00  // 37 x42y104 CPE[7]
00  // 38 x42y104 CPE[8]
00  // 39 x42y104 CPE[9]
01  // 40 x41y103 INMUX plane 2,1
07  // 41 x41y103 INMUX plane 4,3
28  // 42 x41y103 INMUX plane 6,5
00  // 43 x41y103 INMUX plane 8,7
0C  // 44 x41y103 INMUX plane 10,9
03  // 45 x41y103 INMUX plane 12,11
08  // 46 x41y104 INMUX plane 2,1
04  // 47 x41y104 INMUX plane 4,3
20  // 48 x41y104 INMUX plane 6,5
00  // 49 x41y104 INMUX plane 8,7
00  // 50 x41y104 INMUX plane 10,9
00  // 51 x41y104 INMUX plane 12,11
38  // 52 x42y103 INMUX plane 2,1
01  // 53 x42y103 INMUX plane 4,3
C2  // 54 x42y103 INMUX plane 6,5
80  // 55 x42y103 INMUX plane 8,7
C0  // 56 x42y103 INMUX plane 10,9
80  // 57 x42y103 INMUX plane 12,11
04  // 58 x42y104 INMUX plane 2,1
00  // 59 x42y104 INMUX plane 4,3
EF  // 60 x42y104 INMUX plane 6,5
42  // 61 x42y104 INMUX plane 8,7
C4  // 62 x42y104 INMUX plane 10,9
80  // 63 x42y104 INMUX plane 12,11
48  // 64 x42y104 SB_BIG plane 1
12  // 65 x42y104 SB_BIG plane 1
00  // 66 x42y104 SB_DRIVE plane 2,1
48  // 67 x42y104 SB_BIG plane 2
12  // 68 x42y104 SB_BIG plane 2
88  // 69 x42y104 SB_BIG plane 3
12  // 70 x42y104 SB_BIG plane 3
00  // 71 x42y104 SB_DRIVE plane 4,3
48  // 72 x42y104 SB_BIG plane 4
12  // 73 x42y104 SB_BIG plane 4
08  // 74 x42y104 SB_BIG plane 5
12  // 75 x42y104 SB_BIG plane 5
02  // 76 x42y104 SB_DRIVE plane 6,5
08  // 77 x42y104 SB_BIG plane 6
12  // 78 x42y104 SB_BIG plane 6
88  // 79 x42y104 SB_BIG plane 7
02  // 80 x42y104 SB_BIG plane 7
00  // 81 x42y104 SB_DRIVE plane 8,7
11  // 82 x42y104 SB_BIG plane 8
23  // 83 x42y104 SB_BIG plane 8
A0  // 84 x42y104 SB_BIG plane 9
14  // 85 x42y104 SB_BIG plane 9
00  // 86 x42y104 SB_DRIVE plane 10,9
42  // 87 x42y104 SB_BIG plane 10
26  // 88 x42y104 SB_BIG plane 10
48  // 89 x42y104 SB_BIG plane 11
12  // 90 x42y104 SB_BIG plane 11
00  // 91 x42y104 SB_DRIVE plane 12,11
48  // 92 x42y104 SB_BIG plane 12
12  // 93 x42y104 SB_BIG plane 12
C8  // 94 x41y103 SB_SML plane 1
82  // 95 x41y103 SB_SML plane 2,1
2A  // 96 x41y103 SB_SML plane 2
A8  // 97 x41y103 SB_SML plane 3
82  // 98 x41y103 SB_SML plane 4,3
22  // 99 x41y103 SB_SML plane 4
88  // 100 x41y103 SB_SML plane 5
82  // 101 x41y103 SB_SML plane 6,5
2A  // 102 x41y103 SB_SML plane 6
A8  // 103 x41y103 SB_SML plane 7
32  // 104 x41y103 SB_SML plane 8,7
6D  // 105 x41y103 SB_SML plane 8
A8  // 106 x41y103 SB_SML plane 9
22  // 107 x41y103 SB_SML plane 10,9
73  // 108 x41y103 SB_SML plane 10
A8  // 109 x41y103 SB_SML plane 11
82  // 110 x41y103 SB_SML plane 12,11
2A  // 111 x41y103 SB_SML plane 12
D3 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x43y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
34 // y_sel: 103
38 // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB3C
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x43y103 CPE[0]
00  //  1 x43y103 CPE[1]
00  //  2 x43y103 CPE[2]
00  //  3 x43y103 CPE[3]
00  //  4 x43y103 CPE[4]
00  //  5 x43y103 CPE[5]
00  //  6 x43y103 CPE[6]
00  //  7 x43y103 CPE[7]
00  //  8 x43y103 CPE[8]
00  //  9 x43y103 CPE[9]
00  // 10 x43y104 CPE[0]  net1 = net2: _a267  C_AND///AND/
00  // 11 x43y104 CPE[1]
00  // 12 x43y104 CPE[2]
00  // 13 x43y104 CPE[3]
00  // 14 x43y104 CPE[4]
00  // 15 x43y104 CPE[5]
00  // 16 x43y104 CPE[6]
00  // 17 x43y104 CPE[7]
00  // 18 x43y104 CPE[8]
00  // 19 x43y104 CPE[9]
00  // 20 x44y103 CPE[0]  _a266  C_AND////    
00  // 21 x44y103 CPE[1]
00  // 22 x44y103 CPE[2]
00  // 23 x44y103 CPE[3]
00  // 24 x44y103 CPE[4]
00  // 25 x44y103 CPE[5]
00  // 26 x44y103 CPE[6]
00  // 27 x44y103 CPE[7]
00  // 28 x44y103 CPE[8]
00  // 29 x44y103 CPE[9]
00  // 30 x44y104 CPE[0]  net1 = net2: _a13  C_AND///AND/
00  // 31 x44y104 CPE[1]
00  // 32 x44y104 CPE[2]
00  // 33 x44y104 CPE[3]
00  // 34 x44y104 CPE[4]
00  // 35 x44y104 CPE[5]
00  // 36 x44y104 CPE[6]
00  // 37 x44y104 CPE[7]
00  // 38 x44y104 CPE[8]
00  // 39 x44y104 CPE[9]
00  // 40 x43y103 INMUX plane 2,1
20  // 41 x43y103 INMUX plane 4,3
20  // 42 x43y103 INMUX plane 6,5
03  // 43 x43y103 INMUX plane 8,7
08  // 44 x43y103 INMUX plane 10,9
00  // 45 x43y103 INMUX plane 12,11
10  // 46 x43y104 INMUX plane 2,1
28  // 47 x43y104 INMUX plane 4,3
08  // 48 x43y104 INMUX plane 6,5
10  // 49 x43y104 INMUX plane 8,7
11  // 50 x43y104 INMUX plane 10,9
00  // 51 x43y104 INMUX plane 12,11
01  // 52 x44y103 INMUX plane 2,1
00  // 53 x44y103 INMUX plane 4,3
00  // 54 x44y103 INMUX plane 6,5
46  // 55 x44y103 INMUX plane 8,7
90  // 56 x44y103 INMUX plane 10,9
00  // 57 x44y103 INMUX plane 12,11
33  // 58 x44y104 INMUX plane 2,1
20  // 59 x44y104 INMUX plane 4,3
26  // 60 x44y104 INMUX plane 6,5
04  // 61 x44y104 INMUX plane 8,7
19  // 62 x44y104 INMUX plane 10,9
C0  // 63 x44y104 INMUX plane 12,11
46  // 64 x43y103 SB_BIG plane 1
00  // 65 x43y103 SB_BIG plane 1
00  // 66 x43y103 SB_DRIVE plane 2,1
02  // 67 x43y103 SB_BIG plane 2
02  // 68 x43y103 SB_BIG plane 2
4E  // 69 x43y103 SB_BIG plane 3
22  // 70 x43y103 SB_BIG plane 3
E4  // 71 x43y103 SB_DRIVE plane 4,3
08  // 72 x43y103 SB_BIG plane 4
00  // 73 x43y103 SB_BIG plane 4
41  // 74 x43y103 SB_BIG plane 5
07  // 75 x43y103 SB_BIG plane 5
00  // 76 x43y103 SB_DRIVE plane 6,5
02  // 77 x43y103 SB_BIG plane 6
13  // 78 x43y103 SB_BIG plane 6
48  // 79 x43y103 SB_BIG plane 7
42  // 80 x43y103 SB_BIG plane 7
00  // 81 x43y103 SB_DRIVE plane 8,7
41  // 82 x43y103 SB_BIG plane 8
02  // 83 x43y103 SB_BIG plane 8
06  // 84 x43y103 SB_BIG plane 9
10  // 85 x43y103 SB_BIG plane 9
00  // 86 x43y103 SB_DRIVE plane 10,9
C9  // 87 x43y103 SB_BIG plane 10
00  // 88 x43y103 SB_BIG plane 10
00  // 89 x43y103 SB_BIG plane 11
00  // 90 x43y103 SB_BIG plane 11
00  // 91 x43y103 SB_DRIVE plane 12,11
00  // 92 x43y103 SB_BIG plane 12
00  // 93 x43y103 SB_BIG plane 12
00  // 94 x44y104 SB_SML plane 1
40  // 95 x44y104 SB_SML plane 2,1
0F  // 96 x44y104 SB_SML plane 2
A8  // 97 x44y104 SB_SML plane 3
82  // 98 x44y104 SB_SML plane 4,3
2A  // 99 x44y104 SB_SML plane 4
00  // 100 x44y104 SB_SML plane 5
80  // 101 x44y104 SB_SML plane 6,5
2A  // 102 x44y104 SB_SML plane 6
28  // 103 x44y104 SB_SML plane 7
83  // 104 x44y104 SB_SML plane 8,7
22  // 105 x44y104 SB_SML plane 8
00  // 106 x44y104 SB_SML plane 9
20  // 107 x44y104 SB_SML plane 10,9
05  // 108 x44y104 SB_SML plane 10
45 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x45y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBAF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
34 // y_sel: 103
E0 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CBB7
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x45y103 CPE[0]  _a1475  C_MX2b////    
00  //  1 x45y103 CPE[1]
00  //  2 x45y103 CPE[2]
00  //  3 x45y103 CPE[3]
00  //  4 x45y103 CPE[4]
00  //  5 x45y103 CPE[5]
00  //  6 x45y103 CPE[6]
00  //  7 x45y103 CPE[7]
00  //  8 x45y103 CPE[8]
00  //  9 x45y103 CPE[9]
00  // 10 x45y104 CPE[0]  net1 = net2: _a436  C_AND/D//AND/D
00  // 11 x45y104 CPE[1]
00  // 12 x45y104 CPE[2]
00  // 13 x45y104 CPE[3]
00  // 14 x45y104 CPE[4]
00  // 15 x45y104 CPE[5]
00  // 16 x45y104 CPE[6]
00  // 17 x45y104 CPE[7]
00  // 18 x45y104 CPE[8]
00  // 19 x45y104 CPE[9]
00  // 20 x46y103 CPE[0]  _a1665  C_////Bridge
00  // 21 x46y103 CPE[1]
00  // 22 x46y103 CPE[2]
00  // 23 x46y103 CPE[3]
00  // 24 x46y103 CPE[4]
00  // 25 x46y103 CPE[5]
00  // 26 x46y103 CPE[6]
00  // 27 x46y103 CPE[7]
00  // 28 x46y103 CPE[8]
00  // 29 x46y103 CPE[9]
00  // 30 x46y104 CPE[0]
00  // 31 x46y104 CPE[1]
00  // 32 x46y104 CPE[2]
00  // 33 x46y104 CPE[3]
00  // 34 x46y104 CPE[4]
00  // 35 x46y104 CPE[5]
00  // 36 x46y104 CPE[6]
00  // 37 x46y104 CPE[7]
00  // 38 x46y104 CPE[8]
00  // 39 x46y104 CPE[9]
11  // 40 x45y103 INMUX plane 2,1
01  // 41 x45y103 INMUX plane 4,3
08  // 42 x45y103 INMUX plane 6,5
0D  // 43 x45y103 INMUX plane 8,7
10  // 44 x45y103 INMUX plane 10,9
00  // 45 x45y103 INMUX plane 12,11
08  // 46 x45y104 INMUX plane 2,1
28  // 47 x45y104 INMUX plane 4,3
33  // 48 x45y104 INMUX plane 6,5
00  // 49 x45y104 INMUX plane 8,7
19  // 50 x45y104 INMUX plane 10,9
00  // 51 x45y104 INMUX plane 12,11
01  // 52 x46y103 INMUX plane 2,1
00  // 53 x46y103 INMUX plane 4,3
18  // 54 x46y103 INMUX plane 6,5
48  // 55 x46y103 INMUX plane 8,7
10  // 56 x46y103 INMUX plane 10,9
81  // 57 x46y103 INMUX plane 12,11
08  // 58 x46y104 INMUX plane 2,1
00  // 59 x46y104 INMUX plane 4,3
08  // 60 x46y104 INMUX plane 6,5
45  // 61 x46y104 INMUX plane 8,7
10  // 62 x46y104 INMUX plane 10,9
80  // 63 x46y104 INMUX plane 12,11
48  // 64 x46y104 SB_BIG plane 1
02  // 65 x46y104 SB_BIG plane 1
00  // 66 x46y104 SB_DRIVE plane 2,1
52  // 67 x46y104 SB_BIG plane 2
16  // 68 x46y104 SB_BIG plane 2
C8  // 69 x46y104 SB_BIG plane 3
12  // 70 x46y104 SB_BIG plane 3
08  // 71 x46y104 SB_DRIVE plane 4,3
00  // 72 x46y104 SB_BIG plane 4
00  // 73 x46y104 SB_BIG plane 4
48  // 74 x46y104 SB_BIG plane 5
52  // 75 x46y104 SB_BIG plane 5
00  // 76 x46y104 SB_DRIVE plane 6,5
56  // 77 x46y104 SB_BIG plane 6
24  // 78 x46y104 SB_BIG plane 6
48  // 79 x46y104 SB_BIG plane 7
10  // 80 x46y104 SB_BIG plane 7
00  // 81 x46y104 SB_DRIVE plane 8,7
00  // 82 x46y104 SB_BIG plane 8
50  // 83 x46y104 SB_BIG plane 8
00  // 84 x46y104 SB_BIG plane 9
00  // 85 x46y104 SB_BIG plane 9
00  // 86 x46y104 SB_DRIVE plane 10,9
46  // 87 x46y104 SB_BIG plane 10
00  // 88 x46y104 SB_BIG plane 10
00  // 89 x46y104 SB_BIG plane 11
00  // 90 x46y104 SB_BIG plane 11
00  // 91 x46y104 SB_DRIVE plane 12,11
00  // 92 x46y104 SB_BIG plane 12
00  // 93 x46y104 SB_BIG plane 12
A8  // 94 x45y103 SB_SML plane 1
E2  // 95 x45y103 SB_SML plane 2,1
03  // 96 x45y103 SB_SML plane 2
A8  // 97 x45y103 SB_SML plane 3
02  // 98 x45y103 SB_SML plane 4,3
00  // 99 x45y103 SB_SML plane 4
A8  // 100 x45y103 SB_SML plane 5
02  // 101 x45y103 SB_SML plane 6,5
54  // 102 x45y103 SB_SML plane 6
A8  // 103 x45y103 SB_SML plane 7
06  // 104 x45y103 SB_SML plane 8,7
00  // 105 x45y103 SB_SML plane 8
26  // 106 x45y103 SB_SML plane 9
00  // 107 x45y103 SB_SML plane 10,9
00  // 108 x45y103 SB_SML plane 10
22  // 109 x45y103 SB_SML plane 11
01  // 110 x45y103 SB_SML plane 12,11
A7 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x47y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC2C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
34 // y_sel: 103
28 // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC34
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y103 CPE[0]  _a1508  C_MX2b////    
00  //  1 x47y103 CPE[1]
00  //  2 x47y103 CPE[2]
00  //  3 x47y103 CPE[3]
00  //  4 x47y103 CPE[4]
00  //  5 x47y103 CPE[5]
00  //  6 x47y103 CPE[6]
00  //  7 x47y103 CPE[7]
00  //  8 x47y103 CPE[8]
00  //  9 x47y103 CPE[9]
00  // 10 x47y104 CPE[0]  _a392  C_MX2b////    
00  // 11 x47y104 CPE[1]
00  // 12 x47y104 CPE[2]
00  // 13 x47y104 CPE[3]
00  // 14 x47y104 CPE[4]
00  // 15 x47y104 CPE[5]
00  // 16 x47y104 CPE[6]
00  // 17 x47y104 CPE[7]
00  // 18 x47y104 CPE[8]
00  // 19 x47y104 CPE[9]
00  // 20 x48y103 CPE[0]  net1 = net2: _a736  C_ADDF2///ADDF2/
00  // 21 x48y103 CPE[1]
00  // 22 x48y103 CPE[2]
00  // 23 x48y103 CPE[3]
00  // 24 x48y103 CPE[4]
00  // 25 x48y103 CPE[5]
00  // 26 x48y103 CPE[6]
00  // 27 x48y103 CPE[7]
00  // 28 x48y103 CPE[8]
00  // 29 x48y103 CPE[9]
00  // 30 x48y104 CPE[0]  net1 = net2: _a711  C_ADDF2///ADDF2/
00  // 31 x48y104 CPE[1]
00  // 32 x48y104 CPE[2]
00  // 33 x48y104 CPE[3]
00  // 34 x48y104 CPE[4]
00  // 35 x48y104 CPE[5]
00  // 36 x48y104 CPE[6]
00  // 37 x48y104 CPE[7]
00  // 38 x48y104 CPE[8]
00  // 39 x48y104 CPE[9]
28  // 40 x47y103 INMUX plane 2,1
00  // 41 x47y103 INMUX plane 4,3
1A  // 42 x47y103 INMUX plane 6,5
00  // 43 x47y103 INMUX plane 8,7
08  // 44 x47y103 INMUX plane 10,9
00  // 45 x47y103 INMUX plane 12,11
05  // 46 x47y104 INMUX plane 2,1
00  // 47 x47y104 INMUX plane 4,3
18  // 48 x47y104 INMUX plane 6,5
2F  // 49 x47y104 INMUX plane 8,7
00  // 50 x47y104 INMUX plane 10,9
01  // 51 x47y104 INMUX plane 12,11
08  // 52 x48y103 INMUX plane 2,1
00  // 53 x48y103 INMUX plane 4,3
10  // 54 x48y103 INMUX plane 6,5
00  // 55 x48y103 INMUX plane 8,7
80  // 56 x48y103 INMUX plane 10,9
E0  // 57 x48y103 INMUX plane 12,11
12  // 58 x48y104 INMUX plane 2,1
01  // 59 x48y104 INMUX plane 4,3
05  // 60 x48y104 INMUX plane 6,5
00  // 61 x48y104 INMUX plane 8,7
00  // 62 x48y104 INMUX plane 10,9
00  // 63 x48y104 INMUX plane 12,11
48  // 64 x47y103 SB_BIG plane 1
12  // 65 x47y103 SB_BIG plane 1
00  // 66 x47y103 SB_DRIVE plane 2,1
48  // 67 x47y103 SB_BIG plane 2
14  // 68 x47y103 SB_BIG plane 2
48  // 69 x47y103 SB_BIG plane 3
12  // 70 x47y103 SB_BIG plane 3
00  // 71 x47y103 SB_DRIVE plane 4,3
48  // 72 x47y103 SB_BIG plane 4
12  // 73 x47y103 SB_BIG plane 4
11  // 74 x47y103 SB_BIG plane 5
23  // 75 x47y103 SB_BIG plane 5
00  // 76 x47y103 SB_DRIVE plane 6,5
48  // 77 x47y103 SB_BIG plane 6
12  // 78 x47y103 SB_BIG plane 6
54  // 79 x47y103 SB_BIG plane 7
24  // 80 x47y103 SB_BIG plane 7
8A  // 81 x47y103 SB_DRIVE plane 8,7
48  // 82 x47y103 SB_BIG plane 8
12  // 83 x47y103 SB_BIG plane 8
48  // 84 x47y103 SB_BIG plane 9
12  // 85 x47y103 SB_BIG plane 9
00  // 86 x47y103 SB_DRIVE plane 10,9
59  // 87 x47y103 SB_BIG plane 10
32  // 88 x47y103 SB_BIG plane 10
C8  // 89 x47y103 SB_BIG plane 11
10  // 90 x47y103 SB_BIG plane 11
20  // 91 x47y103 SB_DRIVE plane 12,11
08  // 92 x47y103 SB_BIG plane 12
12  // 93 x47y103 SB_BIG plane 12
0B  // 94 x48y104 SB_SML plane 1
86  // 95 x48y104 SB_SML plane 2,1
2A  // 96 x48y104 SB_SML plane 2
A8  // 97 x48y104 SB_SML plane 3
82  // 98 x48y104 SB_SML plane 4,3
2A  // 99 x48y104 SB_SML plane 4
A8  // 100 x48y104 SB_SML plane 5
82  // 101 x48y104 SB_SML plane 6,5
0A  // 102 x48y104 SB_SML plane 6
52  // 103 x48y104 SB_SML plane 7
86  // 104 x48y104 SB_SML plane 8,7
28  // 105 x48y104 SB_SML plane 8
A8  // 106 x48y104 SB_SML plane 9
84  // 107 x48y104 SB_SML plane 10,9
53  // 108 x48y104 SB_SML plane 10
B2  // 109 x48y104 SB_SML plane 11
85  // 110 x48y104 SB_SML plane 12,11
2E  // 111 x48y104 SB_SML plane 12
C3 // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x49y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCAA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
34 // y_sel: 103
F0 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCB2
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y103 CPE[0]  _a1518  C_MX2b////    
00  //  1 x49y103 CPE[1]
00  //  2 x49y103 CPE[2]
00  //  3 x49y103 CPE[3]
00  //  4 x49y103 CPE[4]
00  //  5 x49y103 CPE[5]
00  //  6 x49y103 CPE[6]
00  //  7 x49y103 CPE[7]
00  //  8 x49y103 CPE[8]
00  //  9 x49y103 CPE[9]
00  // 10 x49y104 CPE[0]  net1 = net2: _a288  C_ORAND///ORAND/
00  // 11 x49y104 CPE[1]
00  // 12 x49y104 CPE[2]
00  // 13 x49y104 CPE[3]
00  // 14 x49y104 CPE[4]
00  // 15 x49y104 CPE[5]
00  // 16 x49y104 CPE[6]
00  // 17 x49y104 CPE[7]
00  // 18 x49y104 CPE[8]
00  // 19 x49y104 CPE[9]
00  // 20 x50y103 CPE[0]
00  // 21 x50y103 CPE[1]
00  // 22 x50y103 CPE[2]
00  // 23 x50y103 CPE[3]
00  // 24 x50y103 CPE[4]
00  // 25 x50y103 CPE[5]
00  // 26 x50y103 CPE[6]
00  // 27 x50y103 CPE[7]
00  // 28 x50y103 CPE[8]
00  // 29 x50y103 CPE[9]
00  // 30 x50y104 CPE[0]  _a1516  C_MX2b////    
00  // 31 x50y104 CPE[1]
00  // 32 x50y104 CPE[2]
00  // 33 x50y104 CPE[3]
00  // 34 x50y104 CPE[4]
00  // 35 x50y104 CPE[5]
00  // 36 x50y104 CPE[6]
00  // 37 x50y104 CPE[7]
00  // 38 x50y104 CPE[8]
00  // 39 x50y104 CPE[9]
25  // 40 x49y103 INMUX plane 2,1
00  // 41 x49y103 INMUX plane 4,3
16  // 42 x49y103 INMUX plane 6,5
28  // 43 x49y103 INMUX plane 8,7
0C  // 44 x49y103 INMUX plane 10,9
00  // 45 x49y103 INMUX plane 12,11
3D  // 46 x49y104 INMUX plane 2,1
38  // 47 x49y104 INMUX plane 4,3
0E  // 48 x49y104 INMUX plane 6,5
28  // 49 x49y104 INMUX plane 8,7
23  // 50 x49y104 INMUX plane 10,9
20  // 51 x49y104 INMUX plane 12,11
00  // 52 x50y103 INMUX plane 2,1
01  // 53 x50y103 INMUX plane 4,3
00  // 54 x50y103 INMUX plane 6,5
41  // 55 x50y103 INMUX plane 8,7
00  // 56 x50y103 INMUX plane 10,9
80  // 57 x50y103 INMUX plane 12,11
20  // 58 x50y104 INMUX plane 2,1
00  // 59 x50y104 INMUX plane 4,3
3F  // 60 x50y104 INMUX plane 6,5
88  // 61 x50y104 INMUX plane 8,7
2C  // 62 x50y104 INMUX plane 10,9
80  // 63 x50y104 INMUX plane 12,11
9A  // 64 x50y104 SB_BIG plane 1
04  // 65 x50y104 SB_BIG plane 1
20  // 66 x50y104 SB_DRIVE plane 2,1
02  // 67 x50y104 SB_BIG plane 2
00  // 68 x50y104 SB_BIG plane 2
00  // 69 x50y104 SB_BIG plane 3
00  // 70 x50y104 SB_BIG plane 3
00  // 71 x50y104 SB_DRIVE plane 4,3
48  // 72 x50y104 SB_BIG plane 4
12  // 73 x50y104 SB_BIG plane 4
C8  // 74 x50y104 SB_BIG plane 5
12  // 75 x50y104 SB_BIG plane 5
00  // 76 x50y104 SB_DRIVE plane 6,5
48  // 77 x50y104 SB_BIG plane 6
22  // 78 x50y104 SB_BIG plane 6
00  // 79 x50y104 SB_BIG plane 7
00  // 80 x50y104 SB_BIG plane 7
00  // 81 x50y104 SB_DRIVE plane 8,7
48  // 82 x50y104 SB_BIG plane 8
02  // 83 x50y104 SB_BIG plane 8
00  // 84 x50y104 SB_BIG plane 9
00  // 85 x50y104 SB_BIG plane 9
00  // 86 x50y104 SB_DRIVE plane 10,9
00  // 87 x50y104 SB_BIG plane 10
00  // 88 x50y104 SB_BIG plane 10
00  // 89 x50y104 SB_BIG plane 11
00  // 90 x50y104 SB_BIG plane 11
80  // 91 x50y104 SB_DRIVE plane 12,11
02  // 92 x50y104 SB_BIG plane 12
14  // 93 x50y104 SB_BIG plane 12
A8  // 94 x49y103 SB_SML plane 1
42  // 95 x49y103 SB_SML plane 2,1
2D  // 96 x49y103 SB_SML plane 2
00  // 97 x49y103 SB_SML plane 3
80  // 98 x49y103 SB_SML plane 4,3
2A  // 99 x49y103 SB_SML plane 4
A8  // 100 x49y103 SB_SML plane 5
83  // 101 x49y103 SB_SML plane 6,5
34  // 102 x49y103 SB_SML plane 6
00  // 103 x49y103 SB_SML plane 7
86  // 104 x49y103 SB_SML plane 8,7
2A  // 105 x49y103 SB_SML plane 8
C9 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x51y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD22     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
34 // y_sel: 103
98 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD2A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y103 CPE[0]  _a456  C_OR/D///    
00  //  1 x51y103 CPE[1]
00  //  2 x51y103 CPE[2]
00  //  3 x51y103 CPE[3]
00  //  4 x51y103 CPE[4]
00  //  5 x51y103 CPE[5]
00  //  6 x51y103 CPE[6]
00  //  7 x51y103 CPE[7]
00  //  8 x51y103 CPE[8]
00  //  9 x51y103 CPE[9]
00  // 10 x51y104 CPE[0]  _a1669  C_////Bridge
00  // 11 x51y104 CPE[1]
00  // 12 x51y104 CPE[2]
00  // 13 x51y104 CPE[3]
00  // 14 x51y104 CPE[4]
00  // 15 x51y104 CPE[5]
00  // 16 x51y104 CPE[6]
00  // 17 x51y104 CPE[7]
00  // 18 x51y104 CPE[8]
00  // 19 x51y104 CPE[9]
00  // 20 x52y103 CPE[0]  _a282  C_///AND/D
00  // 21 x52y103 CPE[1]
00  // 22 x52y103 CPE[2]
00  // 23 x52y103 CPE[3]
00  // 24 x52y103 CPE[4]
00  // 25 x52y103 CPE[5]
00  // 26 x52y103 CPE[6]
00  // 27 x52y103 CPE[7]
00  // 28 x52y103 CPE[8]
00  // 29 x52y103 CPE[9]
00  // 30 x52y104 CPE[0]  _a1511  C_MX2b////    
00  // 31 x52y104 CPE[1]
00  // 32 x52y104 CPE[2]
00  // 33 x52y104 CPE[3]
00  // 34 x52y104 CPE[4]
00  // 35 x52y104 CPE[5]
00  // 36 x52y104 CPE[6]
00  // 37 x52y104 CPE[7]
00  // 38 x52y104 CPE[8]
00  // 39 x52y104 CPE[9]
0B  // 40 x51y103 INMUX plane 2,1
00  // 41 x51y103 INMUX plane 4,3
30  // 42 x51y103 INMUX plane 6,5
38  // 43 x51y103 INMUX plane 8,7
03  // 44 x51y103 INMUX plane 10,9
20  // 45 x51y103 INMUX plane 12,11
00  // 46 x51y104 INMUX plane 2,1
05  // 47 x51y104 INMUX plane 4,3
00  // 48 x51y104 INMUX plane 6,5
00  // 49 x51y104 INMUX plane 8,7
00  // 50 x51y104 INMUX plane 10,9
00  // 51 x51y104 INMUX plane 12,11
09  // 52 x52y103 INMUX plane 2,1
03  // 53 x52y103 INMUX plane 4,3
00  // 54 x52y103 INMUX plane 6,5
40  // 55 x52y103 INMUX plane 8,7
00  // 56 x52y103 INMUX plane 10,9
40  // 57 x52y103 INMUX plane 12,11
04  // 58 x52y104 INMUX plane 2,1
00  // 59 x52y104 INMUX plane 4,3
3E  // 60 x52y104 INMUX plane 6,5
40  // 61 x52y104 INMUX plane 8,7
98  // 62 x52y104 INMUX plane 10,9
C0  // 63 x52y104 INMUX plane 12,11
48  // 64 x51y103 SB_BIG plane 1
12  // 65 x51y103 SB_BIG plane 1
00  // 66 x51y103 SB_DRIVE plane 2,1
48  // 67 x51y103 SB_BIG plane 2
12  // 68 x51y103 SB_BIG plane 2
48  // 69 x51y103 SB_BIG plane 3
12  // 70 x51y103 SB_BIG plane 3
00  // 71 x51y103 SB_DRIVE plane 4,3
48  // 72 x51y103 SB_BIG plane 4
42  // 73 x51y103 SB_BIG plane 4
48  // 74 x51y103 SB_BIG plane 5
12  // 75 x51y103 SB_BIG plane 5
00  // 76 x51y103 SB_DRIVE plane 6,5
D1  // 77 x51y103 SB_BIG plane 6
02  // 78 x51y103 SB_BIG plane 6
48  // 79 x51y103 SB_BIG plane 7
12  // 80 x51y103 SB_BIG plane 7
00  // 81 x51y103 SB_DRIVE plane 8,7
48  // 82 x51y103 SB_BIG plane 8
12  // 83 x51y103 SB_BIG plane 8
8B  // 84 x51y103 SB_BIG plane 9
44  // 85 x51y103 SB_BIG plane 9
00  // 86 x51y103 SB_DRIVE plane 10,9
C8  // 87 x51y103 SB_BIG plane 10
12  // 88 x51y103 SB_BIG plane 10
48  // 89 x51y103 SB_BIG plane 11
12  // 90 x51y103 SB_BIG plane 11
00  // 91 x51y103 SB_DRIVE plane 12,11
48  // 92 x51y103 SB_BIG plane 12
12  // 93 x51y103 SB_BIG plane 12
28  // 94 x52y104 SB_SML plane 1
82  // 95 x52y104 SB_SML plane 2,1
2A  // 96 x52y104 SB_SML plane 2
A8  // 97 x52y104 SB_SML plane 3
84  // 98 x52y104 SB_SML plane 4,3
2A  // 99 x52y104 SB_SML plane 4
A8  // 100 x52y104 SB_SML plane 5
82  // 101 x52y104 SB_SML plane 6,5
2A  // 102 x52y104 SB_SML plane 6
A8  // 103 x52y104 SB_SML plane 7
82  // 104 x52y104 SB_SML plane 8,7
2A  // 105 x52y104 SB_SML plane 8
A8  // 106 x52y104 SB_SML plane 9
82  // 107 x52y104 SB_SML plane 10,9
2A  // 108 x52y104 SB_SML plane 10
08  // 109 x52y104 SB_SML plane 11
82  // 110 x52y104 SB_SML plane 12,11
22  // 111 x52y104 SB_SML plane 12
FE // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x53y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDA0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
34 // y_sel: 103
40 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDA8
65 // Length: 101
36 // -- CRC low byte
0C // -- CRC high byte
00  //  0 x53y103 CPE[0]
00  //  1 x53y103 CPE[1]
00  //  2 x53y103 CPE[2]
00  //  3 x53y103 CPE[3]
00  //  4 x53y103 CPE[4]
00  //  5 x53y103 CPE[5]
00  //  6 x53y103 CPE[6]
00  //  7 x53y103 CPE[7]
00  //  8 x53y103 CPE[8]
00  //  9 x53y103 CPE[9]
00  // 10 x53y104 CPE[0]
00  // 11 x53y104 CPE[1]
00  // 12 x53y104 CPE[2]
00  // 13 x53y104 CPE[3]
00  // 14 x53y104 CPE[4]
00  // 15 x53y104 CPE[5]
00  // 16 x53y104 CPE[6]
00  // 17 x53y104 CPE[7]
00  // 18 x53y104 CPE[8]
00  // 19 x53y104 CPE[9]
00  // 20 x54y103 CPE[0]
00  // 21 x54y103 CPE[1]
00  // 22 x54y103 CPE[2]
00  // 23 x54y103 CPE[3]
00  // 24 x54y103 CPE[4]
00  // 25 x54y103 CPE[5]
00  // 26 x54y103 CPE[6]
00  // 27 x54y103 CPE[7]
00  // 28 x54y103 CPE[8]
00  // 29 x54y103 CPE[9]
00  // 30 x54y104 CPE[0]
00  // 31 x54y104 CPE[1]
00  // 32 x54y104 CPE[2]
00  // 33 x54y104 CPE[3]
00  // 34 x54y104 CPE[4]
00  // 35 x54y104 CPE[5]
00  // 36 x54y104 CPE[6]
00  // 37 x54y104 CPE[7]
00  // 38 x54y104 CPE[8]
00  // 39 x54y104 CPE[9]
00  // 40 x53y103 INMUX plane 2,1
00  // 41 x53y103 INMUX plane 4,3
00  // 42 x53y103 INMUX plane 6,5
00  // 43 x53y103 INMUX plane 8,7
01  // 44 x53y103 INMUX plane 10,9
00  // 45 x53y103 INMUX plane 12,11
00  // 46 x53y104 INMUX plane 2,1
00  // 47 x53y104 INMUX plane 4,3
00  // 48 x53y104 INMUX plane 6,5
00  // 49 x53y104 INMUX plane 8,7
00  // 50 x53y104 INMUX plane 10,9
00  // 51 x53y104 INMUX plane 12,11
00  // 52 x54y103 INMUX plane 2,1
00  // 53 x54y103 INMUX plane 4,3
00  // 54 x54y103 INMUX plane 6,5
00  // 55 x54y103 INMUX plane 8,7
00  // 56 x54y103 INMUX plane 10,9
00  // 57 x54y103 INMUX plane 12,11
00  // 58 x54y104 INMUX plane 2,1
00  // 59 x54y104 INMUX plane 4,3
00  // 60 x54y104 INMUX plane 6,5
00  // 61 x54y104 INMUX plane 8,7
00  // 62 x54y104 INMUX plane 10,9
00  // 63 x54y104 INMUX plane 12,11
00  // 64 x54y104 SB_BIG plane 1
00  // 65 x54y104 SB_BIG plane 1
00  // 66 x54y104 SB_DRIVE plane 2,1
00  // 67 x54y104 SB_BIG plane 2
00  // 68 x54y104 SB_BIG plane 2
00  // 69 x54y104 SB_BIG plane 3
00  // 70 x54y104 SB_BIG plane 3
00  // 71 x54y104 SB_DRIVE plane 4,3
00  // 72 x54y104 SB_BIG plane 4
00  // 73 x54y104 SB_BIG plane 4
00  // 74 x54y104 SB_BIG plane 5
00  // 75 x54y104 SB_BIG plane 5
00  // 76 x54y104 SB_DRIVE plane 6,5
00  // 77 x54y104 SB_BIG plane 6
00  // 78 x54y104 SB_BIG plane 6
00  // 79 x54y104 SB_BIG plane 7
00  // 80 x54y104 SB_BIG plane 7
00  // 81 x54y104 SB_DRIVE plane 8,7
00  // 82 x54y104 SB_BIG plane 8
00  // 83 x54y104 SB_BIG plane 8
00  // 84 x54y104 SB_BIG plane 9
00  // 85 x54y104 SB_BIG plane 9
00  // 86 x54y104 SB_DRIVE plane 10,9
00  // 87 x54y104 SB_BIG plane 10
00  // 88 x54y104 SB_BIG plane 10
00  // 89 x54y104 SB_BIG plane 11
00  // 90 x54y104 SB_BIG plane 11
00  // 91 x54y104 SB_DRIVE plane 12,11
00  // 92 x54y104 SB_BIG plane 12
00  // 93 x54y104 SB_BIG plane 12
00  // 94 x53y103 SB_SML plane 1
00  // 95 x53y103 SB_SML plane 2,1
00  // 96 x53y103 SB_SML plane 2
00  // 97 x53y103 SB_SML plane 3
00  // 98 x53y103 SB_SML plane 4,3
00  // 99 x53y103 SB_SML plane 4
86  // 100 x53y103 SB_SML plane 5
75 // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x161y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE13     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
34 // y_sel: 103
56 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE1B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y103
00  // 14 right_edge_EN1 at x163y103
00  // 15 right_edge_EN2 at x163y103
00  // 16 right_edge_EN0 at x163y104
00  // 17 right_edge_EN1 at x163y104
00  // 18 right_edge_EN2 at x163y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y104 SB_BIG plane 1
12  // 65 x162y104 SB_BIG plane 1
00  // 66 x162y104 SB_DRIVE plane 2,1
48  // 67 x162y104 SB_BIG plane 2
12  // 68 x162y104 SB_BIG plane 2
48  // 69 x162y104 SB_BIG plane 3
12  // 70 x162y104 SB_BIG plane 3
00  // 71 x162y104 SB_DRIVE plane 4,3
48  // 72 x162y104 SB_BIG plane 4
12  // 73 x162y104 SB_BIG plane 4
48  // 74 x162y104 SB_BIG plane 5
12  // 75 x162y104 SB_BIG plane 5
00  // 76 x162y104 SB_DRIVE plane 6,5
48  // 77 x162y104 SB_BIG plane 6
12  // 78 x162y104 SB_BIG plane 6
48  // 79 x162y104 SB_BIG plane 7
12  // 80 x162y104 SB_BIG plane 7
00  // 81 x162y104 SB_DRIVE plane 8,7
48  // 82 x162y104 SB_BIG plane 8
12  // 83 x162y104 SB_BIG plane 8
48  // 84 x162y104 SB_BIG plane 9
12  // 85 x162y104 SB_BIG plane 9
00  // 86 x162y104 SB_DRIVE plane 10,9
48  // 87 x162y104 SB_BIG plane 10
12  // 88 x162y104 SB_BIG plane 10
48  // 89 x162y104 SB_BIG plane 11
12  // 90 x162y104 SB_BIG plane 11
00  // 91 x162y104 SB_DRIVE plane 12,11
48  // 92 x162y104 SB_BIG plane 12
12  // 93 x162y104 SB_BIG plane 12
A8  // 94 x161y103 SB_SML plane 1
82  // 95 x161y103 SB_SML plane 2,1
2A  // 96 x161y103 SB_SML plane 2
A8  // 97 x161y103 SB_SML plane 3
82  // 98 x161y103 SB_SML plane 4,3
2A  // 99 x161y103 SB_SML plane 4
A8  // 100 x161y103 SB_SML plane 5
82  // 101 x161y103 SB_SML plane 6,5
2A  // 102 x161y103 SB_SML plane 6
A8  // 103 x161y103 SB_SML plane 7
82  // 104 x161y103 SB_SML plane 8,7
2A  // 105 x161y103 SB_SML plane 8
A8  // 106 x161y103 SB_SML plane 9
82  // 107 x161y103 SB_SML plane 10,9
2A  // 108 x161y103 SB_SML plane 10
A8  // 109 x161y103 SB_SML plane 11
82  // 110 x161y103 SB_SML plane 12,11
2A  // 111 x161y103 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE91     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
35 // y_sel: 105
F0 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE99
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y105
00  // 14 left_edge_EN1 at x-2y105
00  // 15 left_edge_EN2 at x-2y105
00  // 16 left_edge_EN0 at x-2y106
00  // 17 left_edge_EN1 at x-2y106
00  // 18 left_edge_EN2 at x-2y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y106 SB_BIG plane 1
12  // 65 x0y106 SB_BIG plane 1
00  // 66 x0y106 SB_DRIVE plane 2,1
48  // 67 x0y106 SB_BIG plane 2
12  // 68 x0y106 SB_BIG plane 2
48  // 69 x0y106 SB_BIG plane 3
12  // 70 x0y106 SB_BIG plane 3
00  // 71 x0y106 SB_DRIVE plane 4,3
48  // 72 x0y106 SB_BIG plane 4
12  // 73 x0y106 SB_BIG plane 4
48  // 74 x0y106 SB_BIG plane 5
12  // 75 x0y106 SB_BIG plane 5
00  // 76 x0y106 SB_DRIVE plane 6,5
48  // 77 x0y106 SB_BIG plane 6
12  // 78 x0y106 SB_BIG plane 6
48  // 79 x0y106 SB_BIG plane 7
12  // 80 x0y106 SB_BIG plane 7
00  // 81 x0y106 SB_DRIVE plane 8,7
48  // 82 x0y106 SB_BIG plane 8
12  // 83 x0y106 SB_BIG plane 8
48  // 84 x0y106 SB_BIG plane 9
12  // 85 x0y106 SB_BIG plane 9
00  // 86 x0y106 SB_DRIVE plane 10,9
48  // 87 x0y106 SB_BIG plane 10
12  // 88 x0y106 SB_BIG plane 10
48  // 89 x0y106 SB_BIG plane 11
12  // 90 x0y106 SB_BIG plane 11
00  // 91 x0y106 SB_DRIVE plane 12,11
48  // 92 x0y106 SB_BIG plane 12
12  // 93 x0y106 SB_BIG plane 12
A8  // 94 x-1y105 SB_SML plane 1
82  // 95 x-1y105 SB_SML plane 2,1
2A  // 96 x-1y105 SB_SML plane 2
A8  // 97 x-1y105 SB_SML plane 3
82  // 98 x-1y105 SB_SML plane 4,3
2A  // 99 x-1y105 SB_SML plane 4
A8  // 100 x-1y105 SB_SML plane 5
82  // 101 x-1y105 SB_SML plane 6,5
2A  // 102 x-1y105 SB_SML plane 6
A8  // 103 x-1y105 SB_SML plane 7
82  // 104 x-1y105 SB_SML plane 8,7
2A  // 105 x-1y105 SB_SML plane 8
A8  // 106 x-1y105 SB_SML plane 9
82  // 107 x-1y105 SB_SML plane 10,9
2A  // 108 x-1y105 SB_SML plane 10
A8  // 109 x-1y105 SB_SML plane 11
82  // 110 x-1y105 SB_SML plane 12,11
2A  // 111 x-1y105 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF0F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
35 // y_sel: 105
80 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF17
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x19y105 CPE[0]
00  //  1 x19y105 CPE[1]
00  //  2 x19y105 CPE[2]
00  //  3 x19y105 CPE[3]
00  //  4 x19y105 CPE[4]
00  //  5 x19y105 CPE[5]
00  //  6 x19y105 CPE[6]
00  //  7 x19y105 CPE[7]
00  //  8 x19y105 CPE[8]
00  //  9 x19y105 CPE[9]
00  // 10 x19y106 CPE[0]
00  // 11 x19y106 CPE[1]
00  // 12 x19y106 CPE[2]
00  // 13 x19y106 CPE[3]
00  // 14 x19y106 CPE[4]
00  // 15 x19y106 CPE[5]
00  // 16 x19y106 CPE[6]
00  // 17 x19y106 CPE[7]
00  // 18 x19y106 CPE[8]
00  // 19 x19y106 CPE[9]
00  // 20 x20y105 CPE[0]
00  // 21 x20y105 CPE[1]
00  // 22 x20y105 CPE[2]
00  // 23 x20y105 CPE[3]
00  // 24 x20y105 CPE[4]
00  // 25 x20y105 CPE[5]
00  // 26 x20y105 CPE[6]
00  // 27 x20y105 CPE[7]
00  // 28 x20y105 CPE[8]
00  // 29 x20y105 CPE[9]
00  // 30 x20y106 CPE[0]
00  // 31 x20y106 CPE[1]
00  // 32 x20y106 CPE[2]
00  // 33 x20y106 CPE[3]
00  // 34 x20y106 CPE[4]
00  // 35 x20y106 CPE[5]
00  // 36 x20y106 CPE[6]
00  // 37 x20y106 CPE[7]
00  // 38 x20y106 CPE[8]
00  // 39 x20y106 CPE[9]
00  // 40 x19y105 INMUX plane 2,1
00  // 41 x19y105 INMUX plane 4,3
00  // 42 x19y105 INMUX plane 6,5
00  // 43 x19y105 INMUX plane 8,7
00  // 44 x19y105 INMUX plane 10,9
00  // 45 x19y105 INMUX plane 12,11
00  // 46 x19y106 INMUX plane 2,1
00  // 47 x19y106 INMUX plane 4,3
00  // 48 x19y106 INMUX plane 6,5
00  // 49 x19y106 INMUX plane 8,7
00  // 50 x19y106 INMUX plane 10,9
00  // 51 x19y106 INMUX plane 12,11
00  // 52 x20y105 INMUX plane 2,1
00  // 53 x20y105 INMUX plane 4,3
00  // 54 x20y105 INMUX plane 6,5
00  // 55 x20y105 INMUX plane 8,7
00  // 56 x20y105 INMUX plane 10,9
00  // 57 x20y105 INMUX plane 12,11
00  // 58 x20y106 INMUX plane 2,1
00  // 59 x20y106 INMUX plane 4,3
00  // 60 x20y106 INMUX plane 6,5
00  // 61 x20y106 INMUX plane 8,7
00  // 62 x20y106 INMUX plane 10,9
10  // 63 x20y106 INMUX plane 12,11
D5 // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x21y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF5D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
35 // y_sel: 105
58 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF65
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x21y105 CPE[0]  net1 = net2: _a670  C_ADDF2///ADDF2/
00  //  1 x21y105 CPE[1]
00  //  2 x21y105 CPE[2]
00  //  3 x21y105 CPE[3]
00  //  4 x21y105 CPE[4]
00  //  5 x21y105 CPE[5]
00  //  6 x21y105 CPE[6]
00  //  7 x21y105 CPE[7]
00  //  8 x21y105 CPE[8]
00  //  9 x21y105 CPE[9]
00  // 10 x21y106 CPE[0]  net1 = net2: _a672  C_ADDF2///ADDF2/
00  // 11 x21y106 CPE[1]
00  // 12 x21y106 CPE[2]
00  // 13 x21y106 CPE[3]
00  // 14 x21y106 CPE[4]
00  // 15 x21y106 CPE[5]
00  // 16 x21y106 CPE[6]
00  // 17 x21y106 CPE[7]
00  // 18 x21y106 CPE[8]
00  // 19 x21y106 CPE[9]
00  // 20 x22y105 CPE[0]
00  // 21 x22y105 CPE[1]
00  // 22 x22y105 CPE[2]
00  // 23 x22y105 CPE[3]
00  // 24 x22y105 CPE[4]
00  // 25 x22y105 CPE[5]
00  // 26 x22y105 CPE[6]
00  // 27 x22y105 CPE[7]
00  // 28 x22y105 CPE[8]
00  // 29 x22y105 CPE[9]
00  // 30 x22y106 CPE[0]
00  // 31 x22y106 CPE[1]
00  // 32 x22y106 CPE[2]
00  // 33 x22y106 CPE[3]
00  // 34 x22y106 CPE[4]
00  // 35 x22y106 CPE[5]
00  // 36 x22y106 CPE[6]
00  // 37 x22y106 CPE[7]
00  // 38 x22y106 CPE[8]
00  // 39 x22y106 CPE[9]
00  // 40 x21y105 INMUX plane 2,1
18  // 41 x21y105 INMUX plane 4,3
00  // 42 x21y105 INMUX plane 6,5
18  // 43 x21y105 INMUX plane 8,7
10  // 44 x21y105 INMUX plane 10,9
10  // 45 x21y105 INMUX plane 12,11
00  // 46 x21y106 INMUX plane 2,1
02  // 47 x21y106 INMUX plane 4,3
00  // 48 x21y106 INMUX plane 6,5
02  // 49 x21y106 INMUX plane 8,7
00  // 50 x21y106 INMUX plane 10,9
00  // 51 x21y106 INMUX plane 12,11
09  // 52 x22y105 INMUX plane 2,1
10  // 53 x22y105 INMUX plane 4,3
88  // 54 x22y105 INMUX plane 6,5
80  // 55 x22y105 INMUX plane 8,7
80  // 56 x22y105 INMUX plane 10,9
80  // 57 x22y105 INMUX plane 12,11
00  // 58 x22y106 INMUX plane 2,1
00  // 59 x22y106 INMUX plane 4,3
80  // 60 x22y106 INMUX plane 6,5
80  // 61 x22y106 INMUX plane 8,7
A0  // 62 x22y106 INMUX plane 10,9
A0  // 63 x22y106 INMUX plane 12,11
8B  // 64 x21y105 SB_BIG plane 1
24  // 65 x21y105 SB_BIG plane 1
01  // 66 x21y105 SB_DRIVE plane 2,1
41  // 67 x21y105 SB_BIG plane 2
12  // 68 x21y105 SB_BIG plane 2
00  // 69 x21y105 SB_BIG plane 3
00  // 70 x21y105 SB_BIG plane 3
00  // 71 x21y105 SB_DRIVE plane 4,3
00  // 72 x21y105 SB_BIG plane 4
00  // 73 x21y105 SB_BIG plane 4
48  // 74 x21y105 SB_BIG plane 5
12  // 75 x21y105 SB_BIG plane 5
00  // 76 x21y105 SB_DRIVE plane 6,5
41  // 77 x21y105 SB_BIG plane 6
12  // 78 x21y105 SB_BIG plane 6
00  // 79 x21y105 SB_BIG plane 7
00  // 80 x21y105 SB_BIG plane 7
00  // 81 x21y105 SB_DRIVE plane 8,7
00  // 82 x21y105 SB_BIG plane 8
00  // 83 x21y105 SB_BIG plane 8
00  // 84 x21y105 SB_BIG plane 9
00  // 85 x21y105 SB_BIG plane 9
00  // 86 x21y105 SB_DRIVE plane 10,9
00  // 87 x21y105 SB_BIG plane 10
00  // 88 x21y105 SB_BIG plane 10
00  // 89 x21y105 SB_BIG plane 11
00  // 90 x21y105 SB_BIG plane 11
00  // 91 x21y105 SB_DRIVE plane 12,11
00  // 92 x21y105 SB_BIG plane 12
00  // 93 x21y105 SB_BIG plane 12
88  // 94 x22y106 SB_SML plane 1
82  // 95 x22y106 SB_SML plane 2,1
2A  // 96 x22y106 SB_SML plane 2
00  // 97 x22y106 SB_SML plane 3
21  // 98 x22y106 SB_SML plane 4,3
1A  // 99 x22y106 SB_SML plane 4
88  // 100 x22y106 SB_SML plane 5
82  // 101 x22y106 SB_SML plane 6,5
2A  // 102 x22y106 SB_SML plane 6
00  // 103 x22y106 SB_SML plane 7
01  // 104 x22y106 SB_SML plane 8,7
00  // 105 x22y106 SB_SML plane 8
00  // 106 x22y106 SB_SML plane 9
00  // 107 x22y106 SB_SML plane 10,9
00  // 108 x22y106 SB_SML plane 10
00  // 109 x22y106 SB_SML plane 11
00  // 110 x22y106 SB_SML plane 12,11
10  // 111 x22y106 SB_SML plane 12
6D // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x23y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CFDB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
35 // y_sel: 105
50 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CFE3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y105 CPE[0]
00  //  1 x23y105 CPE[1]
00  //  2 x23y105 CPE[2]
00  //  3 x23y105 CPE[3]
00  //  4 x23y105 CPE[4]
00  //  5 x23y105 CPE[5]
00  //  6 x23y105 CPE[6]
00  //  7 x23y105 CPE[7]
00  //  8 x23y105 CPE[8]
00  //  9 x23y105 CPE[9]
00  // 10 x23y106 CPE[0]
00  // 11 x23y106 CPE[1]
00  // 12 x23y106 CPE[2]
00  // 13 x23y106 CPE[3]
00  // 14 x23y106 CPE[4]
00  // 15 x23y106 CPE[5]
00  // 16 x23y106 CPE[6]
00  // 17 x23y106 CPE[7]
00  // 18 x23y106 CPE[8]
00  // 19 x23y106 CPE[9]
00  // 20 x24y105 CPE[0]  net1 = net2: _a513  C_AND/D//AND/D
00  // 21 x24y105 CPE[1]
00  // 22 x24y105 CPE[2]
00  // 23 x24y105 CPE[3]
00  // 24 x24y105 CPE[4]
00  // 25 x24y105 CPE[5]
00  // 26 x24y105 CPE[6]
00  // 27 x24y105 CPE[7]
00  // 28 x24y105 CPE[8]
00  // 29 x24y105 CPE[9]
00  // 30 x24y106 CPE[0]  net1 = net2: _a515  C_AND/D//AND/D
00  // 31 x24y106 CPE[1]
00  // 32 x24y106 CPE[2]
00  // 33 x24y106 CPE[3]
00  // 34 x24y106 CPE[4]
00  // 35 x24y106 CPE[5]
00  // 36 x24y106 CPE[6]
00  // 37 x24y106 CPE[7]
00  // 38 x24y106 CPE[8]
00  // 39 x24y106 CPE[9]
19  // 40 x23y105 INMUX plane 2,1
00  // 41 x23y105 INMUX plane 4,3
08  // 42 x23y105 INMUX plane 6,5
00  // 43 x23y105 INMUX plane 8,7
00  // 44 x23y105 INMUX plane 10,9
00  // 45 x23y105 INMUX plane 12,11
00  // 46 x23y106 INMUX plane 2,1
20  // 47 x23y106 INMUX plane 4,3
00  // 48 x23y106 INMUX plane 6,5
03  // 49 x23y106 INMUX plane 8,7
00  // 50 x23y106 INMUX plane 10,9
00  // 51 x23y106 INMUX plane 12,11
06  // 52 x24y105 INMUX plane 2,1
00  // 53 x24y105 INMUX plane 4,3
05  // 54 x24y105 INMUX plane 6,5
01  // 55 x24y105 INMUX plane 8,7
1B  // 56 x24y105 INMUX plane 10,9
18  // 57 x24y105 INMUX plane 12,11
25  // 58 x24y106 INMUX plane 2,1
10  // 59 x24y106 INMUX plane 4,3
35  // 60 x24y106 INMUX plane 6,5
00  // 61 x24y106 INMUX plane 8,7
1B  // 62 x24y106 INMUX plane 10,9
C0  // 63 x24y106 INMUX plane 12,11
00  // 64 x24y106 SB_BIG plane 1
00  // 65 x24y106 SB_BIG plane 1
00  // 66 x24y106 SB_DRIVE plane 2,1
00  // 67 x24y106 SB_BIG plane 2
00  // 68 x24y106 SB_BIG plane 2
48  // 69 x24y106 SB_BIG plane 3
10  // 70 x24y106 SB_BIG plane 3
00  // 71 x24y106 SB_DRIVE plane 4,3
48  // 72 x24y106 SB_BIG plane 4
12  // 73 x24y106 SB_BIG plane 4
0B  // 74 x24y106 SB_BIG plane 5
40  // 75 x24y106 SB_BIG plane 5
00  // 76 x24y106 SB_DRIVE plane 6,5
00  // 77 x24y106 SB_BIG plane 6
00  // 78 x24y106 SB_BIG plane 6
48  // 79 x24y106 SB_BIG plane 7
10  // 80 x24y106 SB_BIG plane 7
00  // 81 x24y106 SB_DRIVE plane 8,7
48  // 82 x24y106 SB_BIG plane 8
12  // 83 x24y106 SB_BIG plane 8
00  // 84 x24y106 SB_BIG plane 9
50  // 85 x24y106 SB_BIG plane 9
00  // 86 x24y106 SB_DRIVE plane 10,9
0B  // 87 x24y106 SB_BIG plane 10
50  // 88 x24y106 SB_BIG plane 10
00  // 89 x24y106 SB_BIG plane 11
00  // 90 x24y106 SB_BIG plane 11
00  // 91 x24y106 SB_DRIVE plane 12,11
00  // 92 x24y106 SB_BIG plane 12
20  // 93 x24y106 SB_BIG plane 12
00  // 94 x23y105 SB_SML plane 1
10  // 95 x23y105 SB_SML plane 2,1
01  // 96 x23y105 SB_SML plane 2
A8  // 97 x23y105 SB_SML plane 3
22  // 98 x23y105 SB_SML plane 4,3
5B  // 99 x23y105 SB_SML plane 4
00  // 100 x23y105 SB_SML plane 5
10  // 101 x23y105 SB_SML plane 6,5
01  // 102 x23y105 SB_SML plane 6
A8  // 103 x23y105 SB_SML plane 7
82  // 104 x23y105 SB_SML plane 8,7
28  // 105 x23y105 SB_SML plane 8
00  // 106 x23y105 SB_SML plane 9
00  // 107 x23y105 SB_SML plane 10,9
10  // 108 x23y105 SB_SML plane 10
00  // 109 x23y105 SB_SML plane 11
00  // 110 x23y105 SB_SML plane 12,11
18  // 111 x23y105 SB_SML plane 12
57 // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x25y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D059     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
35 // y_sel: 105
88 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D061
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x25y105 CPE[0]
00  //  1 x25y105 CPE[1]
00  //  2 x25y105 CPE[2]
00  //  3 x25y105 CPE[3]
00  //  4 x25y105 CPE[4]
00  //  5 x25y105 CPE[5]
00  //  6 x25y105 CPE[6]
00  //  7 x25y105 CPE[7]
00  //  8 x25y105 CPE[8]
00  //  9 x25y105 CPE[9]
00  // 10 x25y106 CPE[0]  net1 = net2: _a316  C_AND/D//AND/D
00  // 11 x25y106 CPE[1]
00  // 12 x25y106 CPE[2]
00  // 13 x25y106 CPE[3]
00  // 14 x25y106 CPE[4]
00  // 15 x25y106 CPE[5]
00  // 16 x25y106 CPE[6]
00  // 17 x25y106 CPE[7]
00  // 18 x25y106 CPE[8]
00  // 19 x25y106 CPE[9]
00  // 20 x26y105 CPE[0]  _a762  C_/C_0_1///    
00  // 21 x26y105 CPE[1]
00  // 22 x26y105 CPE[2]
00  // 23 x26y105 CPE[3]
00  // 24 x26y105 CPE[4]
00  // 25 x26y105 CPE[5]
00  // 26 x26y105 CPE[6]
00  // 27 x26y105 CPE[7]
00  // 28 x26y105 CPE[8]
00  // 29 x26y105 CPE[9]
00  // 30 x26y106 CPE[0]  net1 = net2: _a748  C_ADDF2/D//ADDF2/
00  // 31 x26y106 CPE[1]
00  // 32 x26y106 CPE[2]
00  // 33 x26y106 CPE[3]
00  // 34 x26y106 CPE[4]
00  // 35 x26y106 CPE[5]
00  // 36 x26y106 CPE[6]
00  // 37 x26y106 CPE[7]
00  // 38 x26y106 CPE[8]
00  // 39 x26y106 CPE[9]
08  // 40 x25y105 INMUX plane 2,1
00  // 41 x25y105 INMUX plane 4,3
08  // 42 x25y105 INMUX plane 6,5
01  // 43 x25y105 INMUX plane 8,7
20  // 44 x25y105 INMUX plane 10,9
20  // 45 x25y105 INMUX plane 12,11
18  // 46 x25y106 INMUX plane 2,1
06  // 47 x25y106 INMUX plane 4,3
05  // 48 x25y106 INMUX plane 6,5
3C  // 49 x25y106 INMUX plane 8,7
23  // 50 x25y106 INMUX plane 10,9
20  // 51 x25y106 INMUX plane 12,11
00  // 52 x26y105 INMUX plane 2,1
28  // 53 x26y105 INMUX plane 4,3
15  // 54 x26y105 INMUX plane 6,5
40  // 55 x26y105 INMUX plane 8,7
00  // 56 x26y105 INMUX plane 10,9
00  // 57 x26y105 INMUX plane 12,11
00  // 58 x26y106 INMUX plane 2,1
28  // 59 x26y106 INMUX plane 4,3
00  // 60 x26y106 INMUX plane 6,5
3C  // 61 x26y106 INMUX plane 8,7
23  // 62 x26y106 INMUX plane 10,9
E0  // 63 x26y106 INMUX plane 12,11
00  // 64 x25y105 SB_BIG plane 1
00  // 65 x25y105 SB_BIG plane 1
00  // 66 x25y105 SB_DRIVE plane 2,1
48  // 67 x25y105 SB_BIG plane 2
12  // 68 x25y105 SB_BIG plane 2
48  // 69 x25y105 SB_BIG plane 3
12  // 70 x25y105 SB_BIG plane 3
00  // 71 x25y105 SB_DRIVE plane 4,3
49  // 72 x25y105 SB_BIG plane 4
27  // 73 x25y105 SB_BIG plane 4
00  // 74 x25y105 SB_BIG plane 5
30  // 75 x25y105 SB_BIG plane 5
00  // 76 x25y105 SB_DRIVE plane 6,5
08  // 77 x25y105 SB_BIG plane 6
12  // 78 x25y105 SB_BIG plane 6
48  // 79 x25y105 SB_BIG plane 7
12  // 80 x25y105 SB_BIG plane 7
00  // 81 x25y105 SB_DRIVE plane 8,7
54  // 82 x25y105 SB_BIG plane 8
24  // 83 x25y105 SB_BIG plane 8
00  // 84 x25y105 SB_BIG plane 9
00  // 85 x25y105 SB_BIG plane 9
00  // 86 x25y105 SB_DRIVE plane 10,9
00  // 87 x25y105 SB_BIG plane 10
00  // 88 x25y105 SB_BIG plane 10
00  // 89 x25y105 SB_BIG plane 11
00  // 90 x25y105 SB_BIG plane 11
00  // 91 x25y105 SB_DRIVE plane 12,11
00  // 92 x25y105 SB_BIG plane 12
00  // 93 x25y105 SB_BIG plane 12
00  // 94 x26y106 SB_SML plane 1
10  // 95 x26y106 SB_SML plane 2,1
2A  // 96 x26y106 SB_SML plane 2
A8  // 97 x26y106 SB_SML plane 3
22  // 98 x26y106 SB_SML plane 4,3
34  // 99 x26y106 SB_SML plane 4
00  // 100 x26y106 SB_SML plane 5
80  // 101 x26y106 SB_SML plane 6,5
08  // 102 x26y106 SB_SML plane 6
A8  // 103 x26y106 SB_SML plane 7
22  // 104 x26y106 SB_SML plane 8,7
45  // 105 x26y106 SB_SML plane 8
00  // 106 x26y106 SB_SML plane 9
10  // 107 x26y106 SB_SML plane 10,9
01  // 108 x26y106 SB_SML plane 10
CA // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x27y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D0D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
35 // y_sel: 105
E0 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D0DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y105 CPE[0]  _a332  C_///AND/
00  //  1 x27y105 CPE[1]
00  //  2 x27y105 CPE[2]
00  //  3 x27y105 CPE[3]
00  //  4 x27y105 CPE[4]
00  //  5 x27y105 CPE[5]
00  //  6 x27y105 CPE[6]
00  //  7 x27y105 CPE[7]
00  //  8 x27y105 CPE[8]
00  //  9 x27y105 CPE[9]
00  // 10 x27y106 CPE[0]  _a339  C_AND////    _a1621  C_////Bridge
00  // 11 x27y106 CPE[1]
00  // 12 x27y106 CPE[2]
00  // 13 x27y106 CPE[3]
00  // 14 x27y106 CPE[4]
00  // 15 x27y106 CPE[5]
00  // 16 x27y106 CPE[6]
00  // 17 x27y106 CPE[7]
00  // 18 x27y106 CPE[8]
00  // 19 x27y106 CPE[9]
00  // 20 x28y105 CPE[0]  _a1555  C_////Bridge
00  // 21 x28y105 CPE[1]
00  // 22 x28y105 CPE[2]
00  // 23 x28y105 CPE[3]
00  // 24 x28y105 CPE[4]
00  // 25 x28y105 CPE[5]
00  // 26 x28y105 CPE[6]
00  // 27 x28y105 CPE[7]
00  // 28 x28y105 CPE[8]
00  // 29 x28y105 CPE[9]
00  // 30 x28y106 CPE[0]  net1 = net2: _a318  C_AND/D//AND/D
00  // 31 x28y106 CPE[1]
00  // 32 x28y106 CPE[2]
00  // 33 x28y106 CPE[3]
00  // 34 x28y106 CPE[4]
00  // 35 x28y106 CPE[5]
00  // 36 x28y106 CPE[6]
00  // 37 x28y106 CPE[7]
00  // 38 x28y106 CPE[8]
00  // 39 x28y106 CPE[9]
10  // 40 x27y105 INMUX plane 2,1
27  // 41 x27y105 INMUX plane 4,3
00  // 42 x27y105 INMUX plane 6,5
03  // 43 x27y105 INMUX plane 8,7
00  // 44 x27y105 INMUX plane 10,9
13  // 45 x27y105 INMUX plane 12,11
00  // 46 x27y106 INMUX plane 2,1
08  // 47 x27y106 INMUX plane 4,3
32  // 48 x27y106 INMUX plane 6,5
07  // 49 x27y106 INMUX plane 8,7
10  // 50 x27y106 INMUX plane 10,9
05  // 51 x27y106 INMUX plane 12,11
02  // 52 x28y105 INMUX plane 2,1
00  // 53 x28y105 INMUX plane 4,3
2B  // 54 x28y105 INMUX plane 6,5
28  // 55 x28y105 INMUX plane 8,7
03  // 56 x28y105 INMUX plane 10,9
C0  // 57 x28y105 INMUX plane 12,11
0D  // 58 x28y106 INMUX plane 2,1
07  // 59 x28y106 INMUX plane 4,3
02  // 60 x28y106 INMUX plane 6,5
44  // 61 x28y106 INMUX plane 8,7
03  // 62 x28y106 INMUX plane 10,9
05  // 63 x28y106 INMUX plane 12,11
48  // 64 x28y106 SB_BIG plane 1
12  // 65 x28y106 SB_BIG plane 1
00  // 66 x28y106 SB_DRIVE plane 2,1
09  // 67 x28y106 SB_BIG plane 2
05  // 68 x28y106 SB_BIG plane 2
48  // 69 x28y106 SB_BIG plane 3
12  // 70 x28y106 SB_BIG plane 3
00  // 71 x28y106 SB_DRIVE plane 4,3
48  // 72 x28y106 SB_BIG plane 4
10  // 73 x28y106 SB_BIG plane 4
48  // 74 x28y106 SB_BIG plane 5
40  // 75 x28y106 SB_BIG plane 5
00  // 76 x28y106 SB_DRIVE plane 6,5
48  // 77 x28y106 SB_BIG plane 6
02  // 78 x28y106 SB_BIG plane 6
48  // 79 x28y106 SB_BIG plane 7
02  // 80 x28y106 SB_BIG plane 7
20  // 81 x28y106 SB_DRIVE plane 8,7
48  // 82 x28y106 SB_BIG plane 8
12  // 83 x28y106 SB_BIG plane 8
48  // 84 x28y106 SB_BIG plane 9
42  // 85 x28y106 SB_BIG plane 9
00  // 86 x28y106 SB_DRIVE plane 10,9
08  // 87 x28y106 SB_BIG plane 10
02  // 88 x28y106 SB_BIG plane 10
48  // 89 x28y106 SB_BIG plane 11
42  // 90 x28y106 SB_BIG plane 11
00  // 91 x28y106 SB_DRIVE plane 12,11
48  // 92 x28y106 SB_BIG plane 12
12  // 93 x28y106 SB_BIG plane 12
A8  // 94 x27y105 SB_SML plane 1
82  // 95 x27y105 SB_SML plane 2,1
2A  // 96 x27y105 SB_SML plane 2
A8  // 97 x27y105 SB_SML plane 3
82  // 98 x27y105 SB_SML plane 4,3
26  // 99 x27y105 SB_SML plane 4
A8  // 100 x27y105 SB_SML plane 5
12  // 101 x27y105 SB_SML plane 6,5
32  // 102 x27y105 SB_SML plane 6
A8  // 103 x27y105 SB_SML plane 7
82  // 104 x27y105 SB_SML plane 8,7
2A  // 105 x27y105 SB_SML plane 8
A8  // 106 x27y105 SB_SML plane 9
22  // 107 x27y105 SB_SML plane 10,9
5B  // 108 x27y105 SB_SML plane 10
A8  // 109 x27y105 SB_SML plane 11
82  // 110 x27y105 SB_SML plane 12,11
22  // 111 x27y105 SB_SML plane 12
FA // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x29y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D152     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
35 // y_sel: 105
38 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D15A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y105 CPE[0]  _a363  C_///AND/
00  //  1 x29y105 CPE[1]
00  //  2 x29y105 CPE[2]
00  //  3 x29y105 CPE[3]
00  //  4 x29y105 CPE[4]
00  //  5 x29y105 CPE[5]
00  //  6 x29y105 CPE[6]
00  //  7 x29y105 CPE[7]
00  //  8 x29y105 CPE[8]
00  //  9 x29y105 CPE[9]
00  // 10 x29y106 CPE[0]  _a357  C_AND////    _a333  C_///AND/
00  // 11 x29y106 CPE[1]
00  // 12 x29y106 CPE[2]
00  // 13 x29y106 CPE[3]
00  // 14 x29y106 CPE[4]
00  // 15 x29y106 CPE[5]
00  // 16 x29y106 CPE[6]
00  // 17 x29y106 CPE[7]
00  // 18 x29y106 CPE[8]
00  // 19 x29y106 CPE[9]
00  // 20 x30y105 CPE[0]  _a55  C_AND////    
00  // 21 x30y105 CPE[1]
00  // 22 x30y105 CPE[2]
00  // 23 x30y105 CPE[3]
00  // 24 x30y105 CPE[4]
00  // 25 x30y105 CPE[5]
00  // 26 x30y105 CPE[6]
00  // 27 x30y105 CPE[7]
00  // 28 x30y105 CPE[8]
00  // 29 x30y105 CPE[9]
00  // 30 x30y106 CPE[0]  _a1415  C_///AND/
00  // 31 x30y106 CPE[1]
00  // 32 x30y106 CPE[2]
00  // 33 x30y106 CPE[3]
00  // 34 x30y106 CPE[4]
00  // 35 x30y106 CPE[5]
00  // 36 x30y106 CPE[6]
00  // 37 x30y106 CPE[7]
00  // 38 x30y106 CPE[8]
00  // 39 x30y106 CPE[9]
03  // 40 x29y105 INMUX plane 2,1
07  // 41 x29y105 INMUX plane 4,3
0A  // 42 x29y105 INMUX plane 6,5
12  // 43 x29y105 INMUX plane 8,7
00  // 44 x29y105 INMUX plane 10,9
04  // 45 x29y105 INMUX plane 12,11
17  // 46 x29y106 INMUX plane 2,1
05  // 47 x29y106 INMUX plane 4,3
14  // 48 x29y106 INMUX plane 6,5
1E  // 49 x29y106 INMUX plane 8,7
04  // 50 x29y106 INMUX plane 10,9
00  // 51 x29y106 INMUX plane 12,11
00  // 52 x30y105 INMUX plane 2,1
21  // 53 x30y105 INMUX plane 4,3
06  // 54 x30y105 INMUX plane 6,5
70  // 55 x30y105 INMUX plane 8,7
A0  // 56 x30y105 INMUX plane 10,9
00  // 57 x30y105 INMUX plane 12,11
03  // 58 x30y106 INMUX plane 2,1
06  // 59 x30y106 INMUX plane 4,3
80  // 60 x30y106 INMUX plane 6,5
03  // 61 x30y106 INMUX plane 8,7
80  // 62 x30y106 INMUX plane 10,9
00  // 63 x30y106 INMUX plane 12,11
09  // 64 x29y105 SB_BIG plane 1
35  // 65 x29y105 SB_BIG plane 1
00  // 66 x29y105 SB_DRIVE plane 2,1
11  // 67 x29y105 SB_BIG plane 2
23  // 68 x29y105 SB_BIG plane 2
8C  // 69 x29y105 SB_BIG plane 3
24  // 70 x29y105 SB_BIG plane 3
43  // 71 x29y105 SB_DRIVE plane 4,3
48  // 72 x29y105 SB_BIG plane 4
12  // 73 x29y105 SB_BIG plane 4
48  // 74 x29y105 SB_BIG plane 5
22  // 75 x29y105 SB_BIG plane 5
00  // 76 x29y105 SB_DRIVE plane 6,5
51  // 77 x29y105 SB_BIG plane 6
10  // 78 x29y105 SB_BIG plane 6
CE  // 79 x29y105 SB_BIG plane 7
3A  // 80 x29y105 SB_BIG plane 7
00  // 81 x29y105 SB_DRIVE plane 8,7
08  // 82 x29y105 SB_BIG plane 8
12  // 83 x29y105 SB_BIG plane 8
92  // 84 x29y105 SB_BIG plane 9
50  // 85 x29y105 SB_BIG plane 9
00  // 86 x29y105 SB_DRIVE plane 10,9
41  // 87 x29y105 SB_BIG plane 10
12  // 88 x29y105 SB_BIG plane 10
48  // 89 x29y105 SB_BIG plane 11
02  // 90 x29y105 SB_BIG plane 11
00  // 91 x29y105 SB_DRIVE plane 12,11
92  // 92 x29y105 SB_BIG plane 12
24  // 93 x29y105 SB_BIG plane 12
A8  // 94 x30y106 SB_SML plane 1
86  // 95 x30y106 SB_SML plane 2,1
2A  // 96 x30y106 SB_SML plane 2
71  // 97 x30y106 SB_SML plane 3
87  // 98 x30y106 SB_SML plane 4,3
2A  // 99 x30y106 SB_SML plane 4
28  // 100 x30y106 SB_SML plane 5
13  // 101 x30y106 SB_SML plane 6,5
4F  // 102 x30y106 SB_SML plane 6
4C  // 103 x30y106 SB_SML plane 7
86  // 104 x30y106 SB_SML plane 8,7
2A  // 105 x30y106 SB_SML plane 8
A8  // 106 x30y106 SB_SML plane 9
22  // 107 x30y106 SB_SML plane 10,9
3D  // 108 x30y106 SB_SML plane 10
A8  // 109 x30y106 SB_SML plane 11
82  // 110 x30y106 SB_SML plane 12,11
2A  // 111 x30y106 SB_SML plane 12
79 // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x31y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D1D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
35 // y_sel: 105
61 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D1D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y105 CPE[0]  _a1153  C_MX4b////    
00  //  1 x31y105 CPE[1]
00  //  2 x31y105 CPE[2]
00  //  3 x31y105 CPE[3]
00  //  4 x31y105 CPE[4]
00  //  5 x31y105 CPE[5]
00  //  6 x31y105 CPE[6]
00  //  7 x31y105 CPE[7]
00  //  8 x31y105 CPE[8]
00  //  9 x31y105 CPE[9]
00  // 10 x31y106 CPE[0]  _a234  C_AND////    
00  // 11 x31y106 CPE[1]
00  // 12 x31y106 CPE[2]
00  // 13 x31y106 CPE[3]
00  // 14 x31y106 CPE[4]
00  // 15 x31y106 CPE[5]
00  // 16 x31y106 CPE[6]
00  // 17 x31y106 CPE[7]
00  // 18 x31y106 CPE[8]
00  // 19 x31y106 CPE[9]
00  // 20 x32y105 CPE[0]  _a241  C_OR/D///    
00  // 21 x32y105 CPE[1]
00  // 22 x32y105 CPE[2]
00  // 23 x32y105 CPE[3]
00  // 24 x32y105 CPE[4]
00  // 25 x32y105 CPE[5]
00  // 26 x32y105 CPE[6]
00  // 27 x32y105 CPE[7]
00  // 28 x32y105 CPE[8]
00  // 29 x32y105 CPE[9]
00  // 30 x32y106 CPE[0]  _a1  C_///OR/
00  // 31 x32y106 CPE[1]
00  // 32 x32y106 CPE[2]
00  // 33 x32y106 CPE[3]
00  // 34 x32y106 CPE[4]
00  // 35 x32y106 CPE[5]
00  // 36 x32y106 CPE[6]
00  // 37 x32y106 CPE[7]
00  // 38 x32y106 CPE[8]
00  // 39 x32y106 CPE[9]
01  // 40 x31y105 INMUX plane 2,1
2A  // 41 x31y105 INMUX plane 4,3
0B  // 42 x31y105 INMUX plane 6,5
3A  // 43 x31y105 INMUX plane 8,7
13  // 44 x31y105 INMUX plane 10,9
08  // 45 x31y105 INMUX plane 12,11
04  // 46 x31y106 INMUX plane 2,1
20  // 47 x31y106 INMUX plane 4,3
3E  // 48 x31y106 INMUX plane 6,5
32  // 49 x31y106 INMUX plane 8,7
20  // 50 x31y106 INMUX plane 10,9
00  // 51 x31y106 INMUX plane 12,11
00  // 52 x32y105 INMUX plane 2,1
18  // 53 x32y105 INMUX plane 4,3
10  // 54 x32y105 INMUX plane 6,5
64  // 55 x32y105 INMUX plane 8,7
86  // 56 x32y105 INMUX plane 10,9
C3  // 57 x32y105 INMUX plane 12,11
3D  // 58 x32y106 INMUX plane 2,1
08  // 59 x32y106 INMUX plane 4,3
10  // 60 x32y106 INMUX plane 6,5
C1  // 61 x32y106 INMUX plane 8,7
20  // 62 x32y106 INMUX plane 10,9
C0  // 63 x32y106 INMUX plane 12,11
48  // 64 x32y106 SB_BIG plane 1
12  // 65 x32y106 SB_BIG plane 1
82  // 66 x32y106 SB_DRIVE plane 2,1
96  // 67 x32y106 SB_BIG plane 2
14  // 68 x32y106 SB_BIG plane 2
41  // 69 x32y106 SB_BIG plane 3
02  // 70 x32y106 SB_BIG plane 3
88  // 71 x32y106 SB_DRIVE plane 4,3
01  // 72 x32y106 SB_BIG plane 4
04  // 73 x32y106 SB_BIG plane 4
11  // 74 x32y106 SB_BIG plane 5
23  // 75 x32y106 SB_BIG plane 5
00  // 76 x32y106 SB_DRIVE plane 6,5
48  // 77 x32y106 SB_BIG plane 6
12  // 78 x32y106 SB_BIG plane 6
5E  // 79 x32y106 SB_BIG plane 7
46  // 80 x32y106 SB_BIG plane 7
00  // 81 x32y106 SB_DRIVE plane 8,7
92  // 82 x32y106 SB_BIG plane 8
14  // 83 x32y106 SB_BIG plane 8
48  // 84 x32y106 SB_BIG plane 9
12  // 85 x32y106 SB_BIG plane 9
00  // 86 x32y106 SB_DRIVE plane 10,9
48  // 87 x32y106 SB_BIG plane 10
12  // 88 x32y106 SB_BIG plane 10
48  // 89 x32y106 SB_BIG plane 11
52  // 90 x32y106 SB_BIG plane 11
00  // 91 x32y106 SB_DRIVE plane 12,11
48  // 92 x32y106 SB_BIG plane 12
12  // 93 x32y106 SB_BIG plane 12
FE  // 94 x31y105 SB_SML plane 1
24  // 95 x31y105 SB_SML plane 2,1
59  // 96 x31y105 SB_SML plane 2
B1  // 97 x31y105 SB_SML plane 3
82  // 98 x31y105 SB_SML plane 4,3
2A  // 99 x31y105 SB_SML plane 4
68  // 100 x31y105 SB_SML plane 5
82  // 101 x31y105 SB_SML plane 6,5
35  // 102 x31y105 SB_SML plane 6
02  // 103 x31y105 SB_SML plane 7
30  // 104 x31y105 SB_SML plane 8,7
68  // 105 x31y105 SB_SML plane 8
A8  // 106 x31y105 SB_SML plane 9
82  // 107 x31y105 SB_SML plane 10,9
38  // 108 x31y105 SB_SML plane 10
52  // 109 x31y105 SB_SML plane 11
84  // 110 x31y105 SB_SML plane 12,11
22  // 111 x31y105 SB_SML plane 12
7E // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x33y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D24E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
35 // y_sel: 105
B9 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D256
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y105 CPE[0]  _a8  C_///ORAND/
00  //  1 x33y105 CPE[1]
00  //  2 x33y105 CPE[2]
00  //  3 x33y105 CPE[3]
00  //  4 x33y105 CPE[4]
00  //  5 x33y105 CPE[5]
00  //  6 x33y105 CPE[6]
00  //  7 x33y105 CPE[7]
00  //  8 x33y105 CPE[8]
00  //  9 x33y105 CPE[9]
00  // 10 x33y106 CPE[0]  _a779  C_/C_0_1///    _a1381  C_///ORAND/
00  // 11 x33y106 CPE[1]
00  // 12 x33y106 CPE[2]
00  // 13 x33y106 CPE[3]
00  // 14 x33y106 CPE[4]
00  // 15 x33y106 CPE[5]
00  // 16 x33y106 CPE[6]
00  // 17 x33y106 CPE[7]
00  // 18 x33y106 CPE[8]
00  // 19 x33y106 CPE[9]
00  // 20 x34y105 CPE[0]  net1 = net2: _a847  C_ADDF2/D//ADDF2/
00  // 21 x34y105 CPE[1]
00  // 22 x34y105 CPE[2]
00  // 23 x34y105 CPE[3]
00  // 24 x34y105 CPE[4]
00  // 25 x34y105 CPE[5]
00  // 26 x34y105 CPE[6]
00  // 27 x34y105 CPE[7]
00  // 28 x34y105 CPE[8]
00  // 29 x34y105 CPE[9]
00  // 30 x34y106 CPE[0]  net1 = net2: _a849  C_ADDF2/D//ADDF2/
00  // 31 x34y106 CPE[1]
00  // 32 x34y106 CPE[2]
00  // 33 x34y106 CPE[3]
00  // 34 x34y106 CPE[4]
00  // 35 x34y106 CPE[5]
00  // 36 x34y106 CPE[6]
00  // 37 x34y106 CPE[7]
00  // 38 x34y106 CPE[8]
00  // 39 x34y106 CPE[9]
07  // 40 x33y105 INMUX plane 2,1
20  // 41 x33y105 INMUX plane 4,3
08  // 42 x33y105 INMUX plane 6,5
21  // 43 x33y105 INMUX plane 8,7
02  // 44 x33y105 INMUX plane 10,9
00  // 45 x33y105 INMUX plane 12,11
1A  // 46 x33y106 INMUX plane 2,1
04  // 47 x33y106 INMUX plane 4,3
00  // 48 x33y106 INMUX plane 6,5
00  // 49 x33y106 INMUX plane 8,7
00  // 50 x33y106 INMUX plane 10,9
00  // 51 x33y106 INMUX plane 12,11
05  // 52 x34y105 INMUX plane 2,1
03  // 53 x34y105 INMUX plane 4,3
18  // 54 x34y105 INMUX plane 6,5
16  // 55 x34y105 INMUX plane 8,7
2E  // 56 x34y105 INMUX plane 10,9
C0  // 57 x34y105 INMUX plane 12,11
06  // 58 x34y106 INMUX plane 2,1
09  // 59 x34y106 INMUX plane 4,3
05  // 60 x34y106 INMUX plane 6,5
60  // 61 x34y106 INMUX plane 8,7
AB  // 62 x34y106 INMUX plane 10,9
D8  // 63 x34y106 INMUX plane 12,11
0B  // 64 x33y105 SB_BIG plane 1
24  // 65 x33y105 SB_BIG plane 1
20  // 66 x33y105 SB_DRIVE plane 2,1
48  // 67 x33y105 SB_BIG plane 2
12  // 68 x33y105 SB_BIG plane 2
48  // 69 x33y105 SB_BIG plane 3
12  // 70 x33y105 SB_BIG plane 3
00  // 71 x33y105 SB_DRIVE plane 4,3
61  // 72 x33y105 SB_BIG plane 4
12  // 73 x33y105 SB_BIG plane 4
48  // 74 x33y105 SB_BIG plane 5
12  // 75 x33y105 SB_BIG plane 5
00  // 76 x33y105 SB_DRIVE plane 6,5
48  // 77 x33y105 SB_BIG plane 6
12  // 78 x33y105 SB_BIG plane 6
90  // 79 x33y105 SB_BIG plane 7
24  // 80 x33y105 SB_BIG plane 7
00  // 81 x33y105 SB_DRIVE plane 8,7
90  // 82 x33y105 SB_BIG plane 8
26  // 83 x33y105 SB_BIG plane 8
48  // 84 x33y105 SB_BIG plane 9
12  // 85 x33y105 SB_BIG plane 9
00  // 86 x33y105 SB_DRIVE plane 10,9
18  // 87 x33y105 SB_BIG plane 10
27  // 88 x33y105 SB_BIG plane 10
8B  // 89 x33y105 SB_BIG plane 11
54  // 90 x33y105 SB_BIG plane 11
00  // 91 x33y105 SB_DRIVE plane 12,11
08  // 92 x33y105 SB_BIG plane 12
12  // 93 x33y105 SB_BIG plane 12
68  // 94 x34y106 SB_SML plane 1
83  // 95 x34y106 SB_SML plane 2,1
2A  // 96 x34y106 SB_SML plane 2
10  // 97 x34y106 SB_SML plane 3
81  // 98 x34y106 SB_SML plane 4,3
2A  // 99 x34y106 SB_SML plane 4
A8  // 100 x34y106 SB_SML plane 5
82  // 101 x34y106 SB_SML plane 6,5
72  // 102 x34y106 SB_SML plane 6
3E  // 103 x34y106 SB_SML plane 7
15  // 104 x34y106 SB_SML plane 8,7
25  // 105 x34y106 SB_SML plane 8
A8  // 106 x34y106 SB_SML plane 9
82  // 107 x34y106 SB_SML plane 10,9
22  // 108 x34y106 SB_SML plane 10
A1  // 109 x34y106 SB_SML plane 11
22  // 110 x34y106 SB_SML plane 12,11
2C  // 111 x34y106 SB_SML plane 12
B8 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x35y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D2CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
35 // y_sel: 105
D1 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D2D4
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x35y105 CPE[0]  _a1168  C_MX4b////    
00  //  1 x35y105 CPE[1]
00  //  2 x35y105 CPE[2]
00  //  3 x35y105 CPE[3]
00  //  4 x35y105 CPE[4]
00  //  5 x35y105 CPE[5]
00  //  6 x35y105 CPE[6]
00  //  7 x35y105 CPE[7]
00  //  8 x35y105 CPE[8]
00  //  9 x35y105 CPE[9]
00  // 10 x35y106 CPE[0]  net1 = net2: _a219  C_AND/D//AND/D
00  // 11 x35y106 CPE[1]
00  // 12 x35y106 CPE[2]
00  // 13 x35y106 CPE[3]
00  // 14 x35y106 CPE[4]
00  // 15 x35y106 CPE[5]
00  // 16 x35y106 CPE[6]
00  // 17 x35y106 CPE[7]
00  // 18 x35y106 CPE[8]
00  // 19 x35y106 CPE[9]
00  // 20 x36y105 CPE[0]
00  // 21 x36y105 CPE[1]
00  // 22 x36y105 CPE[2]
00  // 23 x36y105 CPE[3]
00  // 24 x36y105 CPE[4]
00  // 25 x36y105 CPE[5]
00  // 26 x36y105 CPE[6]
00  // 27 x36y105 CPE[7]
00  // 28 x36y105 CPE[8]
00  // 29 x36y105 CPE[9]
00  // 30 x36y106 CPE[0]  _a12  C_MX2b////    
00  // 31 x36y106 CPE[1]
00  // 32 x36y106 CPE[2]
00  // 33 x36y106 CPE[3]
00  // 34 x36y106 CPE[4]
00  // 35 x36y106 CPE[5]
00  // 36 x36y106 CPE[6]
00  // 37 x36y106 CPE[7]
00  // 38 x36y106 CPE[8]
00  // 39 x36y106 CPE[9]
11  // 40 x35y105 INMUX plane 2,1
0C  // 41 x35y105 INMUX plane 4,3
2A  // 42 x35y105 INMUX plane 6,5
39  // 43 x35y105 INMUX plane 8,7
18  // 44 x35y105 INMUX plane 10,9
2A  // 45 x35y105 INMUX plane 12,11
2D  // 46 x35y106 INMUX plane 2,1
1E  // 47 x35y106 INMUX plane 4,3
22  // 48 x35y106 INMUX plane 6,5
00  // 49 x35y106 INMUX plane 8,7
1B  // 50 x35y106 INMUX plane 10,9
09  // 51 x35y106 INMUX plane 12,11
08  // 52 x36y105 INMUX plane 2,1
08  // 53 x36y105 INMUX plane 4,3
08  // 54 x36y105 INMUX plane 6,5
58  // 55 x36y105 INMUX plane 8,7
20  // 56 x36y105 INMUX plane 10,9
A4  // 57 x36y105 INMUX plane 12,11
00  // 58 x36y106 INMUX plane 2,1
20  // 59 x36y106 INMUX plane 4,3
14  // 60 x36y106 INMUX plane 6,5
41  // 61 x36y106 INMUX plane 8,7
00  // 62 x36y106 INMUX plane 10,9
A9  // 63 x36y106 INMUX plane 12,11
84  // 64 x36y106 SB_BIG plane 1
32  // 65 x36y106 SB_BIG plane 1
00  // 66 x36y106 SB_DRIVE plane 2,1
48  // 67 x36y106 SB_BIG plane 2
12  // 68 x36y106 SB_BIG plane 2
00  // 69 x36y106 SB_BIG plane 3
00  // 70 x36y106 SB_BIG plane 3
00  // 71 x36y106 SB_DRIVE plane 4,3
48  // 72 x36y106 SB_BIG plane 4
12  // 73 x36y106 SB_BIG plane 4
94  // 74 x36y106 SB_BIG plane 5
22  // 75 x36y106 SB_BIG plane 5
00  // 76 x36y106 SB_DRIVE plane 6,5
48  // 77 x36y106 SB_BIG plane 6
10  // 78 x36y106 SB_BIG plane 6
00  // 79 x36y106 SB_BIG plane 7
00  // 80 x36y106 SB_BIG plane 7
00  // 81 x36y106 SB_DRIVE plane 8,7
94  // 82 x36y106 SB_BIG plane 8
16  // 83 x36y106 SB_BIG plane 8
00  // 84 x36y106 SB_BIG plane 9
00  // 85 x36y106 SB_BIG plane 9
02  // 86 x36y106 SB_DRIVE plane 10,9
00  // 87 x36y106 SB_BIG plane 10
00  // 88 x36y106 SB_BIG plane 10
50  // 89 x36y106 SB_BIG plane 11
00  // 90 x36y106 SB_BIG plane 11
00  // 91 x36y106 SB_DRIVE plane 12,11
50  // 92 x36y106 SB_BIG plane 12
00  // 93 x36y106 SB_BIG plane 12
A8  // 94 x35y105 SB_SML plane 1
32  // 95 x35y105 SB_SML plane 2,1
24  // 96 x35y105 SB_SML plane 2
00  // 97 x35y105 SB_SML plane 3
10  // 98 x35y105 SB_SML plane 4,3
2A  // 99 x35y105 SB_SML plane 4
A8  // 100 x35y105 SB_SML plane 5
22  // 101 x35y105 SB_SML plane 6,5
28  // 102 x35y105 SB_SML plane 6
00  // 103 x35y105 SB_SML plane 7
64  // 104 x35y105 SB_SML plane 8,7
72  // 105 x35y105 SB_SML plane 8
00  // 106 x35y105 SB_SML plane 9
11  // 107 x35y105 SB_SML plane 10,9
60 // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x37y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D346     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
35 // y_sel: 105
09 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D34E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y105 CPE[0]  _a10  C_AND////    
00  //  1 x37y105 CPE[1]
00  //  2 x37y105 CPE[2]
00  //  3 x37y105 CPE[3]
00  //  4 x37y105 CPE[4]
00  //  5 x37y105 CPE[5]
00  //  6 x37y105 CPE[6]
00  //  7 x37y105 CPE[7]
00  //  8 x37y105 CPE[8]
00  //  9 x37y105 CPE[9]
00  // 10 x37y106 CPE[0]  _a1193  C_AND////    
00  // 11 x37y106 CPE[1]
00  // 12 x37y106 CPE[2]
00  // 13 x37y106 CPE[3]
00  // 14 x37y106 CPE[4]
00  // 15 x37y106 CPE[5]
00  // 16 x37y106 CPE[6]
00  // 17 x37y106 CPE[7]
00  // 18 x37y106 CPE[8]
00  // 19 x37y106 CPE[9]
00  // 20 x38y105 CPE[0]  net1 = net2: _a691  C_ADDF2///ADDF2/
00  // 21 x38y105 CPE[1]
00  // 22 x38y105 CPE[2]
00  // 23 x38y105 CPE[3]
00  // 24 x38y105 CPE[4]
00  // 25 x38y105 CPE[5]
00  // 26 x38y105 CPE[6]
00  // 27 x38y105 CPE[7]
00  // 28 x38y105 CPE[8]
00  // 29 x38y105 CPE[9]
00  // 30 x38y106 CPE[0]  net1 = net2: _a693  C_ADDF2///ADDF2/
00  // 31 x38y106 CPE[1]
00  // 32 x38y106 CPE[2]
00  // 33 x38y106 CPE[3]
00  // 34 x38y106 CPE[4]
00  // 35 x38y106 CPE[5]
00  // 36 x38y106 CPE[6]
00  // 37 x38y106 CPE[7]
00  // 38 x38y106 CPE[8]
00  // 39 x38y106 CPE[9]
2C  // 40 x37y105 INMUX plane 2,1
25  // 41 x37y105 INMUX plane 4,3
3F  // 42 x37y105 INMUX plane 6,5
2C  // 43 x37y105 INMUX plane 8,7
25  // 44 x37y105 INMUX plane 10,9
00  // 45 x37y105 INMUX plane 12,11
3D  // 46 x37y106 INMUX plane 2,1
3D  // 47 x37y106 INMUX plane 4,3
0F  // 48 x37y106 INMUX plane 6,5
2F  // 49 x37y106 INMUX plane 8,7
25  // 50 x37y106 INMUX plane 10,9
24  // 51 x37y106 INMUX plane 12,11
00  // 52 x38y105 INMUX plane 2,1
08  // 53 x38y105 INMUX plane 4,3
0F  // 54 x38y105 INMUX plane 6,5
78  // 55 x38y105 INMUX plane 8,7
8D  // 56 x38y105 INMUX plane 10,9
18  // 57 x38y105 INMUX plane 12,11
13  // 58 x38y106 INMUX plane 2,1
01  // 59 x38y106 INMUX plane 4,3
02  // 60 x38y106 INMUX plane 6,5
28  // 61 x38y106 INMUX plane 8,7
85  // 62 x38y106 INMUX plane 10,9
C9  // 63 x38y106 INMUX plane 12,11
9A  // 64 x37y105 SB_BIG plane 1
12  // 65 x37y105 SB_BIG plane 1
80  // 66 x37y105 SB_DRIVE plane 2,1
9A  // 67 x37y105 SB_BIG plane 2
16  // 68 x37y105 SB_BIG plane 2
61  // 69 x37y105 SB_BIG plane 3
12  // 70 x37y105 SB_BIG plane 3
00  // 71 x37y105 SB_DRIVE plane 4,3
51  // 72 x37y105 SB_BIG plane 4
12  // 73 x37y105 SB_BIG plane 4
48  // 74 x37y105 SB_BIG plane 5
16  // 75 x37y105 SB_BIG plane 5
00  // 76 x37y105 SB_DRIVE plane 6,5
D0  // 77 x37y105 SB_BIG plane 6
16  // 78 x37y105 SB_BIG plane 6
8B  // 79 x37y105 SB_BIG plane 7
24  // 80 x37y105 SB_BIG plane 7
00  // 81 x37y105 SB_DRIVE plane 8,7
41  // 82 x37y105 SB_BIG plane 8
12  // 83 x37y105 SB_BIG plane 8
94  // 84 x37y105 SB_BIG plane 9
52  // 85 x37y105 SB_BIG plane 9
00  // 86 x37y105 SB_DRIVE plane 10,9
50  // 87 x37y105 SB_BIG plane 10
20  // 88 x37y105 SB_BIG plane 10
41  // 89 x37y105 SB_BIG plane 11
12  // 90 x37y105 SB_BIG plane 11
00  // 91 x37y105 SB_DRIVE plane 12,11
C8  // 92 x37y105 SB_BIG plane 12
12  // 93 x37y105 SB_BIG plane 12
C8  // 94 x38y106 SB_SML plane 1
82  // 95 x38y106 SB_SML plane 2,1
2A  // 96 x38y106 SB_SML plane 2
C8  // 97 x38y106 SB_SML plane 3
82  // 98 x38y106 SB_SML plane 4,3
2A  // 99 x38y106 SB_SML plane 4
A8  // 100 x38y106 SB_SML plane 5
12  // 101 x38y106 SB_SML plane 6,5
4F  // 102 x38y106 SB_SML plane 6
A8  // 103 x38y106 SB_SML plane 7
B2  // 104 x38y106 SB_SML plane 8,7
54  // 105 x38y106 SB_SML plane 8
53  // 106 x38y106 SB_SML plane 9
B1  // 107 x38y106 SB_SML plane 10,9
74  // 108 x38y106 SB_SML plane 10
A1  // 109 x38y106 SB_SML plane 11
12  // 110 x38y106 SB_SML plane 12,11
6A  // 111 x38y106 SB_SML plane 12
12 // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x39y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D3C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
35 // y_sel: 105
01 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D3CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y105 CPE[0]  net1 = net2: _a640  C_ADDF2///ADDF2/
00  //  1 x39y105 CPE[1]
00  //  2 x39y105 CPE[2]
00  //  3 x39y105 CPE[3]
00  //  4 x39y105 CPE[4]
00  //  5 x39y105 CPE[5]
00  //  6 x39y105 CPE[6]
00  //  7 x39y105 CPE[7]
00  //  8 x39y105 CPE[8]
00  //  9 x39y105 CPE[9]
00  // 10 x39y106 CPE[0]  _a642  C_Route1////    _a1618  C_////Bridge
00  // 11 x39y106 CPE[1]
00  // 12 x39y106 CPE[2]
00  // 13 x39y106 CPE[3]
00  // 14 x39y106 CPE[4]
00  // 15 x39y106 CPE[5]
00  // 16 x39y106 CPE[6]
00  // 17 x39y106 CPE[7]
00  // 18 x39y106 CPE[8]
00  // 19 x39y106 CPE[9]
00  // 20 x40y105 CPE[0]  _a1675  C_////Bridge
00  // 21 x40y105 CPE[1]
00  // 22 x40y105 CPE[2]
00  // 23 x40y105 CPE[3]
00  // 24 x40y105 CPE[4]
00  // 25 x40y105 CPE[5]
00  // 26 x40y105 CPE[6]
00  // 27 x40y105 CPE[7]
00  // 28 x40y105 CPE[8]
00  // 29 x40y105 CPE[9]
00  // 30 x40y106 CPE[0]
00  // 31 x40y106 CPE[1]
00  // 32 x40y106 CPE[2]
00  // 33 x40y106 CPE[3]
00  // 34 x40y106 CPE[4]
00  // 35 x40y106 CPE[5]
00  // 36 x40y106 CPE[6]
00  // 37 x40y106 CPE[7]
00  // 38 x40y106 CPE[8]
00  // 39 x40y106 CPE[9]
06  // 40 x39y105 INMUX plane 2,1
0E  // 41 x39y105 INMUX plane 4,3
29  // 42 x39y105 INMUX plane 6,5
04  // 43 x39y105 INMUX plane 8,7
08  // 44 x39y105 INMUX plane 10,9
01  // 45 x39y105 INMUX plane 12,11
01  // 46 x39y106 INMUX plane 2,1
04  // 47 x39y106 INMUX plane 4,3
09  // 48 x39y106 INMUX plane 6,5
14  // 49 x39y106 INMUX plane 8,7
0B  // 50 x39y106 INMUX plane 10,9
04  // 51 x39y106 INMUX plane 12,11
0A  // 52 x40y105 INMUX plane 2,1
00  // 53 x40y105 INMUX plane 4,3
D1  // 54 x40y105 INMUX plane 6,5
48  // 55 x40y105 INMUX plane 8,7
C8  // 56 x40y105 INMUX plane 10,9
9D  // 57 x40y105 INMUX plane 12,11
00  // 58 x40y106 INMUX plane 2,1
00  // 59 x40y106 INMUX plane 4,3
CB  // 60 x40y106 INMUX plane 6,5
80  // 61 x40y106 INMUX plane 8,7
C0  // 62 x40y106 INMUX plane 10,9
89  // 63 x40y106 INMUX plane 12,11
58  // 64 x40y106 SB_BIG plane 1
15  // 65 x40y106 SB_BIG plane 1
02  // 66 x40y106 SB_DRIVE plane 2,1
48  // 67 x40y106 SB_BIG plane 2
10  // 68 x40y106 SB_BIG plane 2
56  // 69 x40y106 SB_BIG plane 3
26  // 70 x40y106 SB_BIG plane 3
00  // 71 x40y106 SB_DRIVE plane 4,3
00  // 72 x40y106 SB_BIG plane 4
00  // 73 x40y106 SB_BIG plane 4
D1  // 74 x40y106 SB_BIG plane 5
64  // 75 x40y106 SB_BIG plane 5
02  // 76 x40y106 SB_DRIVE plane 6,5
0B  // 77 x40y106 SB_BIG plane 6
35  // 78 x40y106 SB_BIG plane 6
48  // 79 x40y106 SB_BIG plane 7
12  // 80 x40y106 SB_BIG plane 7
20  // 81 x40y106 SB_DRIVE plane 8,7
46  // 82 x40y106 SB_BIG plane 8
00  // 83 x40y106 SB_BIG plane 8
C0  // 84 x40y106 SB_BIG plane 9
00  // 85 x40y106 SB_BIG plane 9
80  // 86 x40y106 SB_DRIVE plane 10,9
00  // 87 x40y106 SB_BIG plane 10
20  // 88 x40y106 SB_BIG plane 10
50  // 89 x40y106 SB_BIG plane 11
00  // 90 x40y106 SB_BIG plane 11
00  // 91 x40y106 SB_DRIVE plane 12,11
10  // 92 x40y106 SB_BIG plane 12
20  // 93 x40y106 SB_BIG plane 12
C8  // 94 x39y105 SB_SML plane 1
82  // 95 x39y105 SB_SML plane 2,1
3D  // 96 x39y105 SB_SML plane 2
1B  // 97 x39y105 SB_SML plane 3
05  // 98 x39y105 SB_SML plane 4,3
00  // 99 x39y105 SB_SML plane 4
C8  // 100 x39y105 SB_SML plane 5
66  // 101 x39y105 SB_SML plane 6,5
12  // 102 x39y105 SB_SML plane 6
A8  // 103 x39y105 SB_SML plane 7
02  // 104 x39y105 SB_SML plane 8,7
07  // 105 x39y105 SB_SML plane 8
60  // 106 x39y105 SB_SML plane 9
10  // 107 x39y105 SB_SML plane 10,9
00  // 108 x39y105 SB_SML plane 10
11  // 109 x39y105 SB_SML plane 11
40  // 110 x39y105 SB_SML plane 12,11
20  // 111 x39y105 SB_SML plane 12
D6 // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x41y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D442     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
35 // y_sel: 105
D9 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D44A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y105 CPE[0]  net1 = net2: _a683  C_ADDF2///ADDF2/
00  //  1 x41y105 CPE[1]
00  //  2 x41y105 CPE[2]
00  //  3 x41y105 CPE[3]
00  //  4 x41y105 CPE[4]
00  //  5 x41y105 CPE[5]
00  //  6 x41y105 CPE[6]
00  //  7 x41y105 CPE[7]
00  //  8 x41y105 CPE[8]
00  //  9 x41y105 CPE[9]
00  // 10 x41y106 CPE[0]  _a29  C_MX2b////    
00  // 11 x41y106 CPE[1]
00  // 12 x41y106 CPE[2]
00  // 13 x41y106 CPE[3]
00  // 14 x41y106 CPE[4]
00  // 15 x41y106 CPE[5]
00  // 16 x41y106 CPE[6]
00  // 17 x41y106 CPE[7]
00  // 18 x41y106 CPE[8]
00  // 19 x41y106 CPE[9]
00  // 20 x42y105 CPE[0]  _a419  C_MX2b////    
00  // 21 x42y105 CPE[1]
00  // 22 x42y105 CPE[2]
00  // 23 x42y105 CPE[3]
00  // 24 x42y105 CPE[4]
00  // 25 x42y105 CPE[5]
00  // 26 x42y105 CPE[6]
00  // 27 x42y105 CPE[7]
00  // 28 x42y105 CPE[8]
00  // 29 x42y105 CPE[9]
00  // 30 x42y106 CPE[0]  _a1037  C_AND/D///    
00  // 31 x42y106 CPE[1]
00  // 32 x42y106 CPE[2]
00  // 33 x42y106 CPE[3]
00  // 34 x42y106 CPE[4]
00  // 35 x42y106 CPE[5]
00  // 36 x42y106 CPE[6]
00  // 37 x42y106 CPE[7]
00  // 38 x42y106 CPE[8]
00  // 39 x42y106 CPE[9]
01  // 40 x41y105 INMUX plane 2,1
28  // 41 x41y105 INMUX plane 4,3
08  // 42 x41y105 INMUX plane 6,5
1D  // 43 x41y105 INMUX plane 8,7
18  // 44 x41y105 INMUX plane 10,9
00  // 45 x41y105 INMUX plane 12,11
05  // 46 x41y106 INMUX plane 2,1
02  // 47 x41y106 INMUX plane 4,3
08  // 48 x41y106 INMUX plane 6,5
3E  // 49 x41y106 INMUX plane 8,7
00  // 50 x41y106 INMUX plane 10,9
20  // 51 x41y106 INMUX plane 12,11
0A  // 52 x42y105 INMUX plane 2,1
08  // 53 x42y105 INMUX plane 4,3
50  // 54 x42y105 INMUX plane 6,5
17  // 55 x42y105 INMUX plane 8,7
50  // 56 x42y105 INMUX plane 10,9
05  // 57 x42y105 INMUX plane 12,11
01  // 58 x42y106 INMUX plane 2,1
19  // 59 x42y106 INMUX plane 4,3
43  // 60 x42y106 INMUX plane 6,5
01  // 61 x42y106 INMUX plane 8,7
6B  // 62 x42y106 INMUX plane 10,9
C9  // 63 x42y106 INMUX plane 12,11
38  // 64 x41y105 SB_BIG plane 1
22  // 65 x41y105 SB_BIG plane 1
80  // 66 x41y105 SB_DRIVE plane 2,1
41  // 67 x41y105 SB_BIG plane 2
00  // 68 x41y105 SB_BIG plane 2
48  // 69 x41y105 SB_BIG plane 3
12  // 70 x41y105 SB_BIG plane 3
00  // 71 x41y105 SB_DRIVE plane 4,3
98  // 72 x41y105 SB_BIG plane 4
26  // 73 x41y105 SB_BIG plane 4
88  // 74 x41y105 SB_BIG plane 5
10  // 75 x41y105 SB_BIG plane 5
00  // 76 x41y105 SB_DRIVE plane 6,5
59  // 77 x41y105 SB_BIG plane 6
12  // 78 x41y105 SB_BIG plane 6
41  // 79 x41y105 SB_BIG plane 7
12  // 80 x41y105 SB_BIG plane 7
00  // 81 x41y105 SB_DRIVE plane 8,7
48  // 82 x41y105 SB_BIG plane 8
12  // 83 x41y105 SB_BIG plane 8
48  // 84 x41y105 SB_BIG plane 9
12  // 85 x41y105 SB_BIG plane 9
02  // 86 x41y105 SB_DRIVE plane 10,9
90  // 87 x41y105 SB_BIG plane 10
1A  // 88 x41y105 SB_BIG plane 10
48  // 89 x41y105 SB_BIG plane 11
42  // 90 x41y105 SB_BIG plane 11
00  // 91 x41y105 SB_DRIVE plane 12,11
48  // 92 x41y105 SB_BIG plane 12
12  // 93 x41y105 SB_BIG plane 12
E8  // 94 x42y106 SB_SML plane 1
82  // 95 x42y106 SB_SML plane 2,1
2A  // 96 x42y106 SB_SML plane 2
F1  // 97 x42y106 SB_SML plane 3
64  // 98 x42y106 SB_SML plane 4,3
73  // 99 x42y106 SB_SML plane 4
E3  // 100 x42y106 SB_SML plane 5
86  // 101 x42y106 SB_SML plane 6,5
2A  // 102 x42y106 SB_SML plane 6
A8  // 103 x42y106 SB_SML plane 7
82  // 104 x42y106 SB_SML plane 8,7
2A  // 105 x42y106 SB_SML plane 8
A8  // 106 x42y106 SB_SML plane 9
82  // 107 x42y106 SB_SML plane 10,9
2C  // 108 x42y106 SB_SML plane 10
A8  // 109 x42y106 SB_SML plane 11
82  // 110 x42y106 SB_SML plane 12,11
0A  // 111 x42y106 SB_SML plane 12
C9 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x43y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D4C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
35 // y_sel: 105
B1 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D4C8
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x43y105 CPE[0]  _a1165  C_MX4b////    
00  //  1 x43y105 CPE[1]
00  //  2 x43y105 CPE[2]
00  //  3 x43y105 CPE[3]
00  //  4 x43y105 CPE[4]
00  //  5 x43y105 CPE[5]
00  //  6 x43y105 CPE[6]
00  //  7 x43y105 CPE[7]
00  //  8 x43y105 CPE[8]
00  //  9 x43y105 CPE[9]
00  // 10 x43y106 CPE[0]
00  // 11 x43y106 CPE[1]
00  // 12 x43y106 CPE[2]
00  // 13 x43y106 CPE[3]
00  // 14 x43y106 CPE[4]
00  // 15 x43y106 CPE[5]
00  // 16 x43y106 CPE[6]
00  // 17 x43y106 CPE[7]
00  // 18 x43y106 CPE[8]
00  // 19 x43y106 CPE[9]
00  // 20 x44y105 CPE[0]  _a1504  C_MX2b////    
00  // 21 x44y105 CPE[1]
00  // 22 x44y105 CPE[2]
00  // 23 x44y105 CPE[3]
00  // 24 x44y105 CPE[4]
00  // 25 x44y105 CPE[5]
00  // 26 x44y105 CPE[6]
00  // 27 x44y105 CPE[7]
00  // 28 x44y105 CPE[8]
00  // 29 x44y105 CPE[9]
00  // 30 x44y106 CPE[0]  _a1696  C_////Bridge
00  // 31 x44y106 CPE[1]
00  // 32 x44y106 CPE[2]
00  // 33 x44y106 CPE[3]
00  // 34 x44y106 CPE[4]
00  // 35 x44y106 CPE[5]
00  // 36 x44y106 CPE[6]
00  // 37 x44y106 CPE[7]
00  // 38 x44y106 CPE[8]
00  // 39 x44y106 CPE[9]
01  // 40 x43y105 INMUX plane 2,1
11  // 41 x43y105 INMUX plane 4,3
06  // 42 x43y105 INMUX plane 6,5
04  // 43 x43y105 INMUX plane 8,7
18  // 44 x43y105 INMUX plane 10,9
00  // 45 x43y105 INMUX plane 12,11
08  // 46 x43y106 INMUX plane 2,1
08  // 47 x43y106 INMUX plane 4,3
01  // 48 x43y106 INMUX plane 6,5
00  // 49 x43y106 INMUX plane 8,7
20  // 50 x43y106 INMUX plane 10,9
03  // 51 x43y106 INMUX plane 12,11
2B  // 52 x44y105 INMUX plane 2,1
28  // 53 x44y105 INMUX plane 4,3
3B  // 54 x44y105 INMUX plane 6,5
40  // 55 x44y105 INMUX plane 8,7
10  // 56 x44y105 INMUX plane 10,9
40  // 57 x44y105 INMUX plane 12,11
00  // 58 x44y106 INMUX plane 2,1
03  // 59 x44y106 INMUX plane 4,3
01  // 60 x44y106 INMUX plane 6,5
40  // 61 x44y106 INMUX plane 8,7
08  // 62 x44y106 INMUX plane 10,9
40  // 63 x44y106 INMUX plane 12,11
8B  // 64 x44y106 SB_BIG plane 1
34  // 65 x44y106 SB_BIG plane 1
00  // 66 x44y106 SB_DRIVE plane 2,1
03  // 67 x44y106 SB_BIG plane 2
21  // 68 x44y106 SB_BIG plane 2
48  // 69 x44y106 SB_BIG plane 3
02  // 70 x44y106 SB_BIG plane 3
00  // 71 x44y106 SB_DRIVE plane 4,3
08  // 72 x44y106 SB_BIG plane 4
12  // 73 x44y106 SB_BIG plane 4
D2  // 74 x44y106 SB_BIG plane 5
32  // 75 x44y106 SB_BIG plane 5
00  // 76 x44y106 SB_DRIVE plane 6,5
00  // 77 x44y106 SB_BIG plane 6
00  // 78 x44y106 SB_BIG plane 6
48  // 79 x44y106 SB_BIG plane 7
12  // 80 x44y106 SB_BIG plane 7
80  // 81 x44y106 SB_DRIVE plane 8,7
48  // 82 x44y106 SB_BIG plane 8
22  // 83 x44y106 SB_BIG plane 8
00  // 84 x44y106 SB_BIG plane 9
00  // 85 x44y106 SB_BIG plane 9
00  // 86 x44y106 SB_DRIVE plane 10,9
C0  // 87 x44y106 SB_BIG plane 10
00  // 88 x44y106 SB_BIG plane 10
00  // 89 x44y106 SB_BIG plane 11
00  // 90 x44y106 SB_BIG plane 11
02  // 91 x44y106 SB_DRIVE plane 12,11
00  // 92 x44y106 SB_BIG plane 12
00  // 93 x44y106 SB_BIG plane 12
FC  // 94 x43y105 SB_SML plane 1
04  // 95 x43y105 SB_SML plane 2,1
04  // 96 x43y105 SB_SML plane 2
A8  // 97 x43y105 SB_SML plane 3
B2  // 98 x43y105 SB_SML plane 4,3
74  // 99 x43y105 SB_SML plane 4
A8  // 100 x43y105 SB_SML plane 5
00  // 101 x43y105 SB_SML plane 6,5
00  // 102 x43y105 SB_SML plane 6
A8  // 103 x43y105 SB_SML plane 7
86  // 104 x43y105 SB_SML plane 8,7
32  // 105 x43y105 SB_SML plane 8
00  // 106 x43y105 SB_SML plane 9
00  // 107 x43y105 SB_SML plane 10,9
18  // 108 x43y105 SB_SML plane 10
01 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x45y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D53B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
35 // y_sel: 105
69 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D543
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y105 CPE[0]  _a1495  C_MX2b////    
00  //  1 x45y105 CPE[1]
00  //  2 x45y105 CPE[2]
00  //  3 x45y105 CPE[3]
00  //  4 x45y105 CPE[4]
00  //  5 x45y105 CPE[5]
00  //  6 x45y105 CPE[6]
00  //  7 x45y105 CPE[7]
00  //  8 x45y105 CPE[8]
00  //  9 x45y105 CPE[9]
00  // 10 x45y106 CPE[0]  _a1538  C_MX2b////    
00  // 11 x45y106 CPE[1]
00  // 12 x45y106 CPE[2]
00  // 13 x45y106 CPE[3]
00  // 14 x45y106 CPE[4]
00  // 15 x45y106 CPE[5]
00  // 16 x45y106 CPE[6]
00  // 17 x45y106 CPE[7]
00  // 18 x45y106 CPE[8]
00  // 19 x45y106 CPE[9]
00  // 20 x46y105 CPE[0]  net1 = net2: _a432  C_AND/D//AND/D
00  // 21 x46y105 CPE[1]
00  // 22 x46y105 CPE[2]
00  // 23 x46y105 CPE[3]
00  // 24 x46y105 CPE[4]
00  // 25 x46y105 CPE[5]
00  // 26 x46y105 CPE[6]
00  // 27 x46y105 CPE[7]
00  // 28 x46y105 CPE[8]
00  // 29 x46y105 CPE[9]
00  // 30 x46y106 CPE[0]  _a1491  C_MX2b////    
00  // 31 x46y106 CPE[1]
00  // 32 x46y106 CPE[2]
00  // 33 x46y106 CPE[3]
00  // 34 x46y106 CPE[4]
00  // 35 x46y106 CPE[5]
00  // 36 x46y106 CPE[6]
00  // 37 x46y106 CPE[7]
00  // 38 x46y106 CPE[8]
00  // 39 x46y106 CPE[9]
28  // 40 x45y105 INMUX plane 2,1
08  // 41 x45y105 INMUX plane 4,3
3D  // 42 x45y105 INMUX plane 6,5
00  // 43 x45y105 INMUX plane 8,7
08  // 44 x45y105 INMUX plane 10,9
01  // 45 x45y105 INMUX plane 12,11
2C  // 46 x45y106 INMUX plane 2,1
18  // 47 x45y106 INMUX plane 4,3
3B  // 48 x45y106 INMUX plane 6,5
02  // 49 x45y106 INMUX plane 8,7
08  // 50 x45y106 INMUX plane 10,9
00  // 51 x45y106 INMUX plane 12,11
28  // 52 x46y105 INMUX plane 2,1
01  // 53 x46y105 INMUX plane 4,3
20  // 54 x46y105 INMUX plane 6,5
19  // 55 x46y105 INMUX plane 8,7
03  // 56 x46y105 INMUX plane 10,9
00  // 57 x46y105 INMUX plane 12,11
08  // 58 x46y106 INMUX plane 2,1
05  // 59 x46y106 INMUX plane 4,3
0D  // 60 x46y106 INMUX plane 6,5
3E  // 61 x46y106 INMUX plane 8,7
88  // 62 x46y106 INMUX plane 10,9
1C  // 63 x46y106 INMUX plane 12,11
48  // 64 x45y105 SB_BIG plane 1
12  // 65 x45y105 SB_BIG plane 1
00  // 66 x45y105 SB_DRIVE plane 2,1
D3  // 67 x45y105 SB_BIG plane 2
44  // 68 x45y105 SB_BIG plane 2
48  // 69 x45y105 SB_BIG plane 3
12  // 70 x45y105 SB_BIG plane 3
02  // 71 x45y105 SB_DRIVE plane 4,3
51  // 72 x45y105 SB_BIG plane 4
12  // 73 x45y105 SB_BIG plane 4
48  // 74 x45y105 SB_BIG plane 5
02  // 75 x45y105 SB_BIG plane 5
00  // 76 x45y105 SB_DRIVE plane 6,5
48  // 77 x45y105 SB_BIG plane 6
12  // 78 x45y105 SB_BIG plane 6
59  // 79 x45y105 SB_BIG plane 7
12  // 80 x45y105 SB_BIG plane 7
00  // 81 x45y105 SB_DRIVE plane 8,7
11  // 82 x45y105 SB_BIG plane 8
23  // 83 x45y105 SB_BIG plane 8
48  // 84 x45y105 SB_BIG plane 9
12  // 85 x45y105 SB_BIG plane 9
00  // 86 x45y105 SB_DRIVE plane 10,9
D4  // 87 x45y105 SB_BIG plane 10
22  // 88 x45y105 SB_BIG plane 10
48  // 89 x45y105 SB_BIG plane 11
12  // 90 x45y105 SB_BIG plane 11
00  // 91 x45y105 SB_DRIVE plane 12,11
48  // 92 x45y105 SB_BIG plane 12
12  // 93 x45y105 SB_BIG plane 12
A8  // 94 x46y106 SB_SML plane 1
82  // 95 x46y106 SB_SML plane 2,1
2C  // 96 x46y106 SB_SML plane 2
82  // 97 x46y106 SB_SML plane 3
82  // 98 x46y106 SB_SML plane 4,3
2A  // 99 x46y106 SB_SML plane 4
A8  // 100 x46y106 SB_SML plane 5
82  // 101 x46y106 SB_SML plane 6,5
0A  // 102 x46y106 SB_SML plane 6
28  // 103 x46y106 SB_SML plane 7
83  // 104 x46y106 SB_SML plane 8,7
0A  // 105 x46y106 SB_SML plane 8
A8  // 106 x46y106 SB_SML plane 9
14  // 107 x46y106 SB_SML plane 10,9
57  // 108 x46y106 SB_SML plane 10
88  // 109 x46y106 SB_SML plane 11
82  // 110 x46y106 SB_SML plane 12,11
2A  // 111 x46y106 SB_SML plane 12
BD // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x47y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D5B9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
35 // y_sel: 105
A1 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D5C1
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x47y105 CPE[0]
00  //  1 x47y105 CPE[1]
00  //  2 x47y105 CPE[2]
00  //  3 x47y105 CPE[3]
00  //  4 x47y105 CPE[4]
00  //  5 x47y105 CPE[5]
00  //  6 x47y105 CPE[6]
00  //  7 x47y105 CPE[7]
00  //  8 x47y105 CPE[8]
00  //  9 x47y105 CPE[9]
00  // 10 x47y106 CPE[0]  _a394  C_MX2b////    
00  // 11 x47y106 CPE[1]
00  // 12 x47y106 CPE[2]
00  // 13 x47y106 CPE[3]
00  // 14 x47y106 CPE[4]
00  // 15 x47y106 CPE[5]
00  // 16 x47y106 CPE[6]
00  // 17 x47y106 CPE[7]
00  // 18 x47y106 CPE[8]
00  // 19 x47y106 CPE[9]
00  // 20 x48y105 CPE[0]  net1 = net2: _a713  C_ADDF2///ADDF2/
00  // 21 x48y105 CPE[1]
00  // 22 x48y105 CPE[2]
00  // 23 x48y105 CPE[3]
00  // 24 x48y105 CPE[4]
00  // 25 x48y105 CPE[5]
00  // 26 x48y105 CPE[6]
00  // 27 x48y105 CPE[7]
00  // 28 x48y105 CPE[8]
00  // 29 x48y105 CPE[9]
00  // 30 x48y106 CPE[0]  net1 = net2: _a715  C_ADDF2///ADDF2/
00  // 31 x48y106 CPE[1]
00  // 32 x48y106 CPE[2]
00  // 33 x48y106 CPE[3]
00  // 34 x48y106 CPE[4]
00  // 35 x48y106 CPE[5]
00  // 36 x48y106 CPE[6]
00  // 37 x48y106 CPE[7]
00  // 38 x48y106 CPE[8]
00  // 39 x48y106 CPE[9]
20  // 40 x47y105 INMUX plane 2,1
08  // 41 x47y105 INMUX plane 4,3
20  // 42 x47y105 INMUX plane 6,5
00  // 43 x47y105 INMUX plane 8,7
00  // 44 x47y105 INMUX plane 10,9
00  // 45 x47y105 INMUX plane 12,11
2B  // 46 x47y106 INMUX plane 2,1
01  // 47 x47y106 INMUX plane 4,3
00  // 48 x47y106 INMUX plane 6,5
1D  // 49 x47y106 INMUX plane 8,7
00  // 50 x47y106 INMUX plane 10,9
00  // 51 x47y106 INMUX plane 12,11
2D  // 52 x48y105 INMUX plane 2,1
01  // 53 x48y105 INMUX plane 4,3
20  // 54 x48y105 INMUX plane 6,5
1A  // 55 x48y105 INMUX plane 8,7
00  // 56 x48y105 INMUX plane 10,9
C8  // 57 x48y105 INMUX plane 12,11
20  // 58 x48y106 INMUX plane 2,1
01  // 59 x48y106 INMUX plane 4,3
20  // 60 x48y106 INMUX plane 6,5
01  // 61 x48y106 INMUX plane 8,7
00  // 62 x48y106 INMUX plane 10,9
18  // 63 x48y106 INMUX plane 12,11
80  // 64 x48y106 SB_BIG plane 1
00  // 65 x48y106 SB_BIG plane 1
00  // 66 x48y106 SB_DRIVE plane 2,1
48  // 67 x48y106 SB_BIG plane 2
12  // 68 x48y106 SB_BIG plane 2
50  // 69 x48y106 SB_BIG plane 3
24  // 70 x48y106 SB_BIG plane 3
00  // 71 x48y106 SB_DRIVE plane 4,3
48  // 72 x48y106 SB_BIG plane 4
12  // 73 x48y106 SB_BIG plane 4
58  // 74 x48y106 SB_BIG plane 5
00  // 75 x48y106 SB_BIG plane 5
00  // 76 x48y106 SB_DRIVE plane 6,5
48  // 77 x48y106 SB_BIG plane 6
02  // 78 x48y106 SB_BIG plane 6
13  // 79 x48y106 SB_BIG plane 7
43  // 80 x48y106 SB_BIG plane 7
00  // 81 x48y106 SB_DRIVE plane 8,7
48  // 82 x48y106 SB_BIG plane 8
42  // 83 x48y106 SB_BIG plane 8
00  // 84 x48y106 SB_BIG plane 9
40  // 85 x48y106 SB_BIG plane 9
00  // 86 x48y106 SB_DRIVE plane 10,9
00  // 87 x48y106 SB_BIG plane 10
00  // 88 x48y106 SB_BIG plane 10
80  // 89 x48y106 SB_BIG plane 11
00  // 90 x48y106 SB_BIG plane 11
00  // 91 x48y106 SB_DRIVE plane 12,11
C1  // 92 x48y106 SB_BIG plane 12
00  // 93 x48y106 SB_BIG plane 12
00  // 94 x47y105 SB_SML plane 1
80  // 95 x47y105 SB_SML plane 2,1
2A  // 96 x47y105 SB_SML plane 2
A1  // 97 x47y105 SB_SML plane 3
82  // 98 x47y105 SB_SML plane 4,3
28  // 99 x47y105 SB_SML plane 4
00  // 100 x47y105 SB_SML plane 5
80  // 101 x47y105 SB_SML plane 6,5
6A  // 102 x47y105 SB_SML plane 6
A1  // 103 x47y105 SB_SML plane 7
82  // 104 x47y105 SB_SML plane 8,7
2A  // 105 x47y105 SB_SML plane 8
00  // 106 x47y105 SB_SML plane 9
00  // 107 x47y105 SB_SML plane 10,9
10  // 108 x47y105 SB_SML plane 10
B3 // -- CRC low byte
3A // -- CRC high byte


// Config Latches on x49y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D634     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
35 // y_sel: 105
79 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D63C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y105 CPE[0]
00  //  1 x49y105 CPE[1]
00  //  2 x49y105 CPE[2]
00  //  3 x49y105 CPE[3]
00  //  4 x49y105 CPE[4]
00  //  5 x49y105 CPE[5]
00  //  6 x49y105 CPE[6]
00  //  7 x49y105 CPE[7]
00  //  8 x49y105 CPE[8]
00  //  9 x49y105 CPE[9]
00  // 10 x49y106 CPE[0]  _a386  C_MX2b////    
00  // 11 x49y106 CPE[1]
00  // 12 x49y106 CPE[2]
00  // 13 x49y106 CPE[3]
00  // 14 x49y106 CPE[4]
00  // 15 x49y106 CPE[5]
00  // 16 x49y106 CPE[6]
00  // 17 x49y106 CPE[7]
00  // 18 x49y106 CPE[8]
00  // 19 x49y106 CPE[9]
00  // 20 x50y105 CPE[0]  _a1501  C_MX2b////    
00  // 21 x50y105 CPE[1]
00  // 22 x50y105 CPE[2]
00  // 23 x50y105 CPE[3]
00  // 24 x50y105 CPE[4]
00  // 25 x50y105 CPE[5]
00  // 26 x50y105 CPE[6]
00  // 27 x50y105 CPE[7]
00  // 28 x50y105 CPE[8]
00  // 29 x50y105 CPE[9]
00  // 30 x50y106 CPE[0]  _a109  C_MX2b////    
00  // 31 x50y106 CPE[1]
00  // 32 x50y106 CPE[2]
00  // 33 x50y106 CPE[3]
00  // 34 x50y106 CPE[4]
00  // 35 x50y106 CPE[5]
00  // 36 x50y106 CPE[6]
00  // 37 x50y106 CPE[7]
00  // 38 x50y106 CPE[8]
00  // 39 x50y106 CPE[9]
00  // 40 x49y105 INMUX plane 2,1
04  // 41 x49y105 INMUX plane 4,3
05  // 42 x49y105 INMUX plane 6,5
01  // 43 x49y105 INMUX plane 8,7
00  // 44 x49y105 INMUX plane 10,9
18  // 45 x49y105 INMUX plane 12,11
0D  // 46 x49y106 INMUX plane 2,1
01  // 47 x49y106 INMUX plane 4,3
01  // 48 x49y106 INMUX plane 6,5
3A  // 49 x49y106 INMUX plane 8,7
00  // 50 x49y106 INMUX plane 10,9
20  // 51 x49y106 INMUX plane 12,11
0D  // 52 x50y105 INMUX plane 2,1
00  // 53 x50y105 INMUX plane 4,3
2F  // 54 x50y105 INMUX plane 6,5
29  // 55 x50y105 INMUX plane 8,7
04  // 56 x50y105 INMUX plane 10,9
00  // 57 x50y105 INMUX plane 12,11
05  // 58 x50y106 INMUX plane 2,1
04  // 59 x50y106 INMUX plane 4,3
01  // 60 x50y106 INMUX plane 6,5
3E  // 61 x50y106 INMUX plane 8,7
00  // 62 x50y106 INMUX plane 10,9
20  // 63 x50y106 INMUX plane 12,11
00  // 64 x49y105 SB_BIG plane 1
00  // 65 x49y105 SB_BIG plane 1
00  // 66 x49y105 SB_DRIVE plane 2,1
08  // 67 x49y105 SB_BIG plane 2
13  // 68 x49y105 SB_BIG plane 2
48  // 69 x49y105 SB_BIG plane 3
12  // 70 x49y105 SB_BIG plane 3
00  // 71 x49y105 SB_DRIVE plane 4,3
48  // 72 x49y105 SB_BIG plane 4
12  // 73 x49y105 SB_BIG plane 4
00  // 74 x49y105 SB_BIG plane 5
00  // 75 x49y105 SB_BIG plane 5
00  // 76 x49y105 SB_DRIVE plane 6,5
48  // 77 x49y105 SB_BIG plane 6
12  // 78 x49y105 SB_BIG plane 6
51  // 79 x49y105 SB_BIG plane 7
12  // 80 x49y105 SB_BIG plane 7
00  // 81 x49y105 SB_DRIVE plane 8,7
48  // 82 x49y105 SB_BIG plane 8
12  // 83 x49y105 SB_BIG plane 8
00  // 84 x49y105 SB_BIG plane 9
40  // 85 x49y105 SB_BIG plane 9
00  // 86 x49y105 SB_DRIVE plane 10,9
06  // 87 x49y105 SB_BIG plane 10
22  // 88 x49y105 SB_BIG plane 10
00  // 89 x49y105 SB_BIG plane 11
00  // 90 x49y105 SB_BIG plane 11
00  // 91 x49y105 SB_DRIVE plane 12,11
00  // 92 x49y105 SB_BIG plane 12
00  // 93 x49y105 SB_BIG plane 12
00  // 94 x50y106 SB_SML plane 1
80  // 95 x50y106 SB_SML plane 2,1
2A  // 96 x50y106 SB_SML plane 2
A8  // 97 x50y106 SB_SML plane 3
80  // 98 x50y106 SB_SML plane 4,3
2A  // 99 x50y106 SB_SML plane 4
00  // 100 x50y106 SB_SML plane 5
80  // 101 x50y106 SB_SML plane 6,5
0A  // 102 x50y106 SB_SML plane 6
D3  // 103 x50y106 SB_SML plane 7
84  // 104 x50y106 SB_SML plane 8,7
0A  // 105 x50y106 SB_SML plane 8
00  // 106 x50y106 SB_SML plane 9
00  // 107 x50y106 SB_SML plane 10,9
00  // 108 x50y106 SB_SML plane 10
00  // 109 x50y106 SB_SML plane 11
00  // 110 x50y106 SB_SML plane 12,11
40  // 111 x50y106 SB_SML plane 12
DE // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x51y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D6B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
35 // y_sel: 105
11 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D6BA
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x51y105 CPE[0]
00  //  1 x51y105 CPE[1]
00  //  2 x51y105 CPE[2]
00  //  3 x51y105 CPE[3]
00  //  4 x51y105 CPE[4]
00  //  5 x51y105 CPE[5]
00  //  6 x51y105 CPE[6]
00  //  7 x51y105 CPE[7]
00  //  8 x51y105 CPE[8]
00  //  9 x51y105 CPE[9]
00  // 10 x51y106 CPE[0]
00  // 11 x51y106 CPE[1]
00  // 12 x51y106 CPE[2]
00  // 13 x51y106 CPE[3]
00  // 14 x51y106 CPE[4]
00  // 15 x51y106 CPE[5]
00  // 16 x51y106 CPE[6]
00  // 17 x51y106 CPE[7]
00  // 18 x51y106 CPE[8]
00  // 19 x51y106 CPE[9]
00  // 20 x52y105 CPE[0]  _a1386  C_MX2b////    
00  // 21 x52y105 CPE[1]
00  // 22 x52y105 CPE[2]
00  // 23 x52y105 CPE[3]
00  // 24 x52y105 CPE[4]
00  // 25 x52y105 CPE[5]
00  // 26 x52y105 CPE[6]
00  // 27 x52y105 CPE[7]
00  // 28 x52y105 CPE[8]
00  // 29 x52y105 CPE[9]
00  // 30 x52y106 CPE[0]
00  // 31 x52y106 CPE[1]
00  // 32 x52y106 CPE[2]
00  // 33 x52y106 CPE[3]
00  // 34 x52y106 CPE[4]
00  // 35 x52y106 CPE[5]
00  // 36 x52y106 CPE[6]
00  // 37 x52y106 CPE[7]
00  // 38 x52y106 CPE[8]
00  // 39 x52y106 CPE[9]
00  // 40 x51y105 INMUX plane 2,1
00  // 41 x51y105 INMUX plane 4,3
00  // 42 x51y105 INMUX plane 6,5
01  // 43 x51y105 INMUX plane 8,7
08  // 44 x51y105 INMUX plane 10,9
00  // 45 x51y105 INMUX plane 12,11
03  // 46 x51y106 INMUX plane 2,1
08  // 47 x51y106 INMUX plane 4,3
08  // 48 x51y106 INMUX plane 6,5
18  // 49 x51y106 INMUX plane 8,7
00  // 50 x51y106 INMUX plane 10,9
00  // 51 x51y106 INMUX plane 12,11
20  // 52 x52y105 INMUX plane 2,1
00  // 53 x52y105 INMUX plane 4,3
00  // 54 x52y105 INMUX plane 6,5
2F  // 55 x52y105 INMUX plane 8,7
00  // 56 x52y105 INMUX plane 10,9
01  // 57 x52y105 INMUX plane 12,11
00  // 58 x52y106 INMUX plane 2,1
00  // 59 x52y106 INMUX plane 4,3
00  // 60 x52y106 INMUX plane 6,5
00  // 61 x52y106 INMUX plane 8,7
00  // 62 x52y106 INMUX plane 10,9
00  // 63 x52y106 INMUX plane 12,11
00  // 64 x52y106 SB_BIG plane 1
00  // 65 x52y106 SB_BIG plane 1
00  // 66 x52y106 SB_DRIVE plane 2,1
00  // 67 x52y106 SB_BIG plane 2
01  // 68 x52y106 SB_BIG plane 2
48  // 69 x52y106 SB_BIG plane 3
02  // 70 x52y106 SB_BIG plane 3
00  // 71 x52y106 SB_DRIVE plane 4,3
00  // 72 x52y106 SB_BIG plane 4
00  // 73 x52y106 SB_BIG plane 4
00  // 74 x52y106 SB_BIG plane 5
00  // 75 x52y106 SB_BIG plane 5
00  // 76 x52y106 SB_DRIVE plane 6,5
00  // 77 x52y106 SB_BIG plane 6
00  // 78 x52y106 SB_BIG plane 6
48  // 79 x52y106 SB_BIG plane 7
12  // 80 x52y106 SB_BIG plane 7
00  // 81 x52y106 SB_DRIVE plane 8,7
00  // 82 x52y106 SB_BIG plane 8
00  // 83 x52y106 SB_BIG plane 8
00  // 84 x52y106 SB_BIG plane 9
00  // 85 x52y106 SB_BIG plane 9
00  // 86 x52y106 SB_DRIVE plane 10,9
00  // 87 x52y106 SB_BIG plane 10
31  // 88 x52y106 SB_BIG plane 10
00  // 89 x52y106 SB_BIG plane 11
00  // 90 x52y106 SB_BIG plane 11
00  // 91 x52y106 SB_DRIVE plane 12,11
00  // 92 x52y106 SB_BIG plane 12
00  // 93 x52y106 SB_BIG plane 12
06  // 94 x51y105 SB_SML plane 1
02  // 95 x51y105 SB_SML plane 2,1
00  // 96 x51y105 SB_SML plane 2
B9  // 97 x51y105 SB_SML plane 3
02  // 98 x51y105 SB_SML plane 4,3
06  // 99 x51y105 SB_SML plane 4
00  // 100 x51y105 SB_SML plane 5
00  // 101 x51y105 SB_SML plane 6,5
06  // 102 x51y105 SB_SML plane 6
A8  // 103 x51y105 SB_SML plane 7
02  // 104 x51y105 SB_SML plane 8,7
00  // 105 x51y105 SB_SML plane 8
00  // 106 x51y105 SB_SML plane 9
04  // 107 x51y105 SB_SML plane 10,9
34 // -- CRC low byte
D5 // -- CRC high byte


// Config Latches on x53y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D72C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
35 // y_sel: 105
C9 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D734
50 // Length: 80
18 // -- CRC low byte
6A // -- CRC high byte
00  //  0 x53y105 CPE[0]
00  //  1 x53y105 CPE[1]
00  //  2 x53y105 CPE[2]
00  //  3 x53y105 CPE[3]
00  //  4 x53y105 CPE[4]
00  //  5 x53y105 CPE[5]
00  //  6 x53y105 CPE[6]
00  //  7 x53y105 CPE[7]
00  //  8 x53y105 CPE[8]
00  //  9 x53y105 CPE[9]
00  // 10 x53y106 CPE[0]
00  // 11 x53y106 CPE[1]
00  // 12 x53y106 CPE[2]
00  // 13 x53y106 CPE[3]
00  // 14 x53y106 CPE[4]
00  // 15 x53y106 CPE[5]
00  // 16 x53y106 CPE[6]
00  // 17 x53y106 CPE[7]
00  // 18 x53y106 CPE[8]
00  // 19 x53y106 CPE[9]
00  // 20 x54y105 CPE[0]
00  // 21 x54y105 CPE[1]
00  // 22 x54y105 CPE[2]
00  // 23 x54y105 CPE[3]
00  // 24 x54y105 CPE[4]
00  // 25 x54y105 CPE[5]
00  // 26 x54y105 CPE[6]
00  // 27 x54y105 CPE[7]
00  // 28 x54y105 CPE[8]
00  // 29 x54y105 CPE[9]
00  // 30 x54y106 CPE[0]
00  // 31 x54y106 CPE[1]
00  // 32 x54y106 CPE[2]
00  // 33 x54y106 CPE[3]
00  // 34 x54y106 CPE[4]
00  // 35 x54y106 CPE[5]
00  // 36 x54y106 CPE[6]
00  // 37 x54y106 CPE[7]
00  // 38 x54y106 CPE[8]
00  // 39 x54y106 CPE[9]
00  // 40 x53y105 INMUX plane 2,1
01  // 41 x53y105 INMUX plane 4,3
00  // 42 x53y105 INMUX plane 6,5
00  // 43 x53y105 INMUX plane 8,7
00  // 44 x53y105 INMUX plane 10,9
00  // 45 x53y105 INMUX plane 12,11
00  // 46 x53y106 INMUX plane 2,1
00  // 47 x53y106 INMUX plane 4,3
00  // 48 x53y106 INMUX plane 6,5
28  // 49 x53y106 INMUX plane 8,7
00  // 50 x53y106 INMUX plane 10,9
00  // 51 x53y106 INMUX plane 12,11
00  // 52 x54y105 INMUX plane 2,1
00  // 53 x54y105 INMUX plane 4,3
00  // 54 x54y105 INMUX plane 6,5
01  // 55 x54y105 INMUX plane 8,7
00  // 56 x54y105 INMUX plane 10,9
00  // 57 x54y105 INMUX plane 12,11
00  // 58 x54y106 INMUX plane 2,1
00  // 59 x54y106 INMUX plane 4,3
00  // 60 x54y106 INMUX plane 6,5
00  // 61 x54y106 INMUX plane 8,7
00  // 62 x54y106 INMUX plane 10,9
00  // 63 x54y106 INMUX plane 12,11
00  // 64 x53y105 SB_BIG plane 1
00  // 65 x53y105 SB_BIG plane 1
00  // 66 x53y105 SB_DRIVE plane 2,1
00  // 67 x53y105 SB_BIG plane 2
01  // 68 x53y105 SB_BIG plane 2
00  // 69 x53y105 SB_BIG plane 3
00  // 70 x53y105 SB_BIG plane 3
00  // 71 x53y105 SB_DRIVE plane 4,3
00  // 72 x53y105 SB_BIG plane 4
00  // 73 x53y105 SB_BIG plane 4
00  // 74 x53y105 SB_BIG plane 5
00  // 75 x53y105 SB_BIG plane 5
00  // 76 x53y105 SB_DRIVE plane 6,5
00  // 77 x53y105 SB_BIG plane 6
00  // 78 x53y105 SB_BIG plane 6
58  // 79 x53y105 SB_BIG plane 7
57 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x55y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D78A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
35 // y_sel: 105
C1 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D792
2C // Length: 44
F3 // -- CRC low byte
D3 // -- CRC high byte
00  //  0 x55y105 CPE[0]
00  //  1 x55y105 CPE[1]
00  //  2 x55y105 CPE[2]
00  //  3 x55y105 CPE[3]
00  //  4 x55y105 CPE[4]
00  //  5 x55y105 CPE[5]
00  //  6 x55y105 CPE[6]
00  //  7 x55y105 CPE[7]
00  //  8 x55y105 CPE[8]
00  //  9 x55y105 CPE[9]
00  // 10 x55y106 CPE[0]
00  // 11 x55y106 CPE[1]
00  // 12 x55y106 CPE[2]
00  // 13 x55y106 CPE[3]
00  // 14 x55y106 CPE[4]
00  // 15 x55y106 CPE[5]
00  // 16 x55y106 CPE[6]
00  // 17 x55y106 CPE[7]
00  // 18 x55y106 CPE[8]
00  // 19 x55y106 CPE[9]
00  // 20 x56y105 CPE[0]
00  // 21 x56y105 CPE[1]
00  // 22 x56y105 CPE[2]
00  // 23 x56y105 CPE[3]
00  // 24 x56y105 CPE[4]
00  // 25 x56y105 CPE[5]
00  // 26 x56y105 CPE[6]
00  // 27 x56y105 CPE[7]
00  // 28 x56y105 CPE[8]
00  // 29 x56y105 CPE[9]
00  // 30 x56y106 CPE[0]
00  // 31 x56y106 CPE[1]
00  // 32 x56y106 CPE[2]
00  // 33 x56y106 CPE[3]
00  // 34 x56y106 CPE[4]
00  // 35 x56y106 CPE[5]
00  // 36 x56y106 CPE[6]
00  // 37 x56y106 CPE[7]
00  // 38 x56y106 CPE[8]
00  // 39 x56y106 CPE[9]
00  // 40 x55y105 INMUX plane 2,1
00  // 41 x55y105 INMUX plane 4,3
00  // 42 x55y105 INMUX plane 6,5
01  // 43 x55y105 INMUX plane 8,7
66 // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x161y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D7C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
35 // y_sel: 105
DF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D7CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y105
00  // 14 right_edge_EN1 at x163y105
00  // 15 right_edge_EN2 at x163y105
00  // 16 right_edge_EN0 at x163y106
00  // 17 right_edge_EN1 at x163y106
00  // 18 right_edge_EN2 at x163y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y105 SB_BIG plane 1
12  // 65 x161y105 SB_BIG plane 1
00  // 66 x161y105 SB_DRIVE plane 2,1
48  // 67 x161y105 SB_BIG plane 2
12  // 68 x161y105 SB_BIG plane 2
48  // 69 x161y105 SB_BIG plane 3
12  // 70 x161y105 SB_BIG plane 3
00  // 71 x161y105 SB_DRIVE plane 4,3
48  // 72 x161y105 SB_BIG plane 4
12  // 73 x161y105 SB_BIG plane 4
48  // 74 x161y105 SB_BIG plane 5
12  // 75 x161y105 SB_BIG plane 5
00  // 76 x161y105 SB_DRIVE plane 6,5
48  // 77 x161y105 SB_BIG plane 6
12  // 78 x161y105 SB_BIG plane 6
48  // 79 x161y105 SB_BIG plane 7
12  // 80 x161y105 SB_BIG plane 7
00  // 81 x161y105 SB_DRIVE plane 8,7
48  // 82 x161y105 SB_BIG plane 8
12  // 83 x161y105 SB_BIG plane 8
48  // 84 x161y105 SB_BIG plane 9
12  // 85 x161y105 SB_BIG plane 9
00  // 86 x161y105 SB_DRIVE plane 10,9
48  // 87 x161y105 SB_BIG plane 10
12  // 88 x161y105 SB_BIG plane 10
48  // 89 x161y105 SB_BIG plane 11
12  // 90 x161y105 SB_BIG plane 11
00  // 91 x161y105 SB_DRIVE plane 12,11
48  // 92 x161y105 SB_BIG plane 12
12  // 93 x161y105 SB_BIG plane 12
A8  // 94 x162y106 SB_SML plane 1
82  // 95 x162y106 SB_SML plane 2,1
2A  // 96 x162y106 SB_SML plane 2
A8  // 97 x162y106 SB_SML plane 3
82  // 98 x162y106 SB_SML plane 4,3
2A  // 99 x162y106 SB_SML plane 4
A8  // 100 x162y106 SB_SML plane 5
82  // 101 x162y106 SB_SML plane 6,5
2A  // 102 x162y106 SB_SML plane 6
A8  // 103 x162y106 SB_SML plane 7
82  // 104 x162y106 SB_SML plane 8,7
2A  // 105 x162y106 SB_SML plane 8
A8  // 106 x162y106 SB_SML plane 9
82  // 107 x162y106 SB_SML plane 10,9
2A  // 108 x162y106 SB_SML plane 10
A8  // 109 x162y106 SB_SML plane 11
82  // 110 x162y106 SB_SML plane 12,11
2A  // 111 x162y106 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D842     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
36 // y_sel: 107
6B // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D84A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y107
00  // 14 left_edge_EN1 at x-2y107
00  // 15 left_edge_EN2 at x-2y107
00  // 16 left_edge_EN0 at x-2y108
00  // 17 left_edge_EN1 at x-2y108
00  // 18 left_edge_EN2 at x-2y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y107 SB_BIG plane 1
12  // 65 x-1y107 SB_BIG plane 1
10  // 66 x-1y107 SB_DRIVE plane 2,1
09  // 67 x-1y107 SB_BIG plane 2
25  // 68 x-1y107 SB_BIG plane 2
48  // 69 x-1y107 SB_BIG plane 3
12  // 70 x-1y107 SB_BIG plane 3
00  // 71 x-1y107 SB_DRIVE plane 4,3
48  // 72 x-1y107 SB_BIG plane 4
12  // 73 x-1y107 SB_BIG plane 4
09  // 74 x-1y107 SB_BIG plane 5
25  // 75 x-1y107 SB_BIG plane 5
01  // 76 x-1y107 SB_DRIVE plane 6,5
48  // 77 x-1y107 SB_BIG plane 6
12  // 78 x-1y107 SB_BIG plane 6
48  // 79 x-1y107 SB_BIG plane 7
12  // 80 x-1y107 SB_BIG plane 7
00  // 81 x-1y107 SB_DRIVE plane 8,7
48  // 82 x-1y107 SB_BIG plane 8
12  // 83 x-1y107 SB_BIG plane 8
48  // 84 x-1y107 SB_BIG plane 9
12  // 85 x-1y107 SB_BIG plane 9
00  // 86 x-1y107 SB_DRIVE plane 10,9
48  // 87 x-1y107 SB_BIG plane 10
12  // 88 x-1y107 SB_BIG plane 10
48  // 89 x-1y107 SB_BIG plane 11
12  // 90 x-1y107 SB_BIG plane 11
00  // 91 x-1y107 SB_DRIVE plane 12,11
48  // 92 x-1y107 SB_BIG plane 12
12  // 93 x-1y107 SB_BIG plane 12
A8  // 94 x0y108 SB_SML plane 1
82  // 95 x0y108 SB_SML plane 2,1
2A  // 96 x0y108 SB_SML plane 2
A8  // 97 x0y108 SB_SML plane 3
82  // 98 x0y108 SB_SML plane 4,3
2A  // 99 x0y108 SB_SML plane 4
A8  // 100 x0y108 SB_SML plane 5
82  // 101 x0y108 SB_SML plane 6,5
2A  // 102 x0y108 SB_SML plane 6
A8  // 103 x0y108 SB_SML plane 7
82  // 104 x0y108 SB_SML plane 8,7
2A  // 105 x0y108 SB_SML plane 8
A8  // 106 x0y108 SB_SML plane 9
82  // 107 x0y108 SB_SML plane 10,9
2A  // 108 x0y108 SB_SML plane 10
A8  // 109 x0y108 SB_SML plane 11
82  // 110 x0y108 SB_SML plane 12,11
2A  // 111 x0y108 SB_SML plane 12
44 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D8C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
36 // y_sel: 107
B3 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D8C8
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x1y107 CPE[0]
00  //  1 x1y107 CPE[1]
00  //  2 x1y107 CPE[2]
00  //  3 x1y107 CPE[3]
00  //  4 x1y107 CPE[4]
00  //  5 x1y107 CPE[5]
00  //  6 x1y107 CPE[6]
00  //  7 x1y107 CPE[7]
00  //  8 x1y107 CPE[8]
00  //  9 x1y107 CPE[9]
00  // 10 x1y108 CPE[0]
00  // 11 x1y108 CPE[1]
00  // 12 x1y108 CPE[2]
00  // 13 x1y108 CPE[3]
00  // 14 x1y108 CPE[4]
00  // 15 x1y108 CPE[5]
00  // 16 x1y108 CPE[6]
00  // 17 x1y108 CPE[7]
00  // 18 x1y108 CPE[8]
00  // 19 x1y108 CPE[9]
00  // 20 x2y107 CPE[0]
00  // 21 x2y107 CPE[1]
00  // 22 x2y107 CPE[2]
00  // 23 x2y107 CPE[3]
00  // 24 x2y107 CPE[4]
00  // 25 x2y107 CPE[5]
00  // 26 x2y107 CPE[6]
00  // 27 x2y107 CPE[7]
00  // 28 x2y107 CPE[8]
00  // 29 x2y107 CPE[9]
00  // 30 x2y108 CPE[0]
00  // 31 x2y108 CPE[1]
00  // 32 x2y108 CPE[2]
00  // 33 x2y108 CPE[3]
00  // 34 x2y108 CPE[4]
00  // 35 x2y108 CPE[5]
00  // 36 x2y108 CPE[6]
00  // 37 x2y108 CPE[7]
00  // 38 x2y108 CPE[8]
00  // 39 x2y108 CPE[9]
08  // 40 x1y107 INMUX plane 2,1
00  // 41 x1y107 INMUX plane 4,3
01  // 42 x1y107 INMUX plane 6,5
EE // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x19y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D8F9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
36 // y_sel: 107
1B // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D901
68 // Length: 104
D3 // -- CRC low byte
D7 // -- CRC high byte
00  //  0 x19y107 CPE[0]
00  //  1 x19y107 CPE[1]
00  //  2 x19y107 CPE[2]
00  //  3 x19y107 CPE[3]
00  //  4 x19y107 CPE[4]
00  //  5 x19y107 CPE[5]
00  //  6 x19y107 CPE[6]
00  //  7 x19y107 CPE[7]
00  //  8 x19y107 CPE[8]
00  //  9 x19y107 CPE[9]
00  // 10 x19y108 CPE[0]
00  // 11 x19y108 CPE[1]
00  // 12 x19y108 CPE[2]
00  // 13 x19y108 CPE[3]
00  // 14 x19y108 CPE[4]
00  // 15 x19y108 CPE[5]
00  // 16 x19y108 CPE[6]
00  // 17 x19y108 CPE[7]
00  // 18 x19y108 CPE[8]
00  // 19 x19y108 CPE[9]
00  // 20 x20y107 CPE[0]
00  // 21 x20y107 CPE[1]
00  // 22 x20y107 CPE[2]
00  // 23 x20y107 CPE[3]
00  // 24 x20y107 CPE[4]
00  // 25 x20y107 CPE[5]
00  // 26 x20y107 CPE[6]
00  // 27 x20y107 CPE[7]
00  // 28 x20y107 CPE[8]
00  // 29 x20y107 CPE[9]
00  // 30 x20y108 CPE[0]
00  // 31 x20y108 CPE[1]
00  // 32 x20y108 CPE[2]
00  // 33 x20y108 CPE[3]
00  // 34 x20y108 CPE[4]
00  // 35 x20y108 CPE[5]
00  // 36 x20y108 CPE[6]
00  // 37 x20y108 CPE[7]
00  // 38 x20y108 CPE[8]
00  // 39 x20y108 CPE[9]
00  // 40 x19y107 INMUX plane 2,1
00  // 41 x19y107 INMUX plane 4,3
00  // 42 x19y107 INMUX plane 6,5
00  // 43 x19y107 INMUX plane 8,7
00  // 44 x19y107 INMUX plane 10,9
00  // 45 x19y107 INMUX plane 12,11
02  // 46 x19y108 INMUX plane 2,1
00  // 47 x19y108 INMUX plane 4,3
00  // 48 x19y108 INMUX plane 6,5
00  // 49 x19y108 INMUX plane 8,7
00  // 50 x19y108 INMUX plane 10,9
00  // 51 x19y108 INMUX plane 12,11
08  // 52 x20y107 INMUX plane 2,1
00  // 53 x20y107 INMUX plane 4,3
01  // 54 x20y107 INMUX plane 6,5
00  // 55 x20y107 INMUX plane 8,7
00  // 56 x20y107 INMUX plane 10,9
01  // 57 x20y107 INMUX plane 12,11
00  // 58 x20y108 INMUX plane 2,1
00  // 59 x20y108 INMUX plane 4,3
00  // 60 x20y108 INMUX plane 6,5
02  // 61 x20y108 INMUX plane 8,7
03  // 62 x20y108 INMUX plane 10,9
00  // 63 x20y108 INMUX plane 12,11
00  // 64 x19y107 SB_BIG plane 1
00  // 65 x19y107 SB_BIG plane 1
00  // 66 x19y107 SB_DRIVE plane 2,1
39  // 67 x19y107 SB_BIG plane 2
00  // 68 x19y107 SB_BIG plane 2
00  // 69 x19y107 SB_BIG plane 3
00  // 70 x19y107 SB_BIG plane 3
00  // 71 x19y107 SB_DRIVE plane 4,3
00  // 72 x19y107 SB_BIG plane 4
00  // 73 x19y107 SB_BIG plane 4
39  // 74 x19y107 SB_BIG plane 5
00  // 75 x19y107 SB_BIG plane 5
00  // 76 x19y107 SB_DRIVE plane 6,5
00  // 77 x19y107 SB_BIG plane 6
00  // 78 x19y107 SB_BIG plane 6
02  // 79 x19y107 SB_BIG plane 7
0A  // 80 x19y107 SB_BIG plane 7
00  // 81 x19y107 SB_DRIVE plane 8,7
00  // 82 x19y107 SB_BIG plane 8
00  // 83 x19y107 SB_BIG plane 8
00  // 84 x19y107 SB_BIG plane 9
00  // 85 x19y107 SB_BIG plane 9
00  // 86 x19y107 SB_DRIVE plane 10,9
00  // 87 x19y107 SB_BIG plane 10
00  // 88 x19y107 SB_BIG plane 10
0B  // 89 x19y107 SB_BIG plane 11
20  // 90 x19y107 SB_BIG plane 11
00  // 91 x19y107 SB_DRIVE plane 12,11
00  // 92 x19y107 SB_BIG plane 12
00  // 93 x19y107 SB_BIG plane 12
80  // 94 x20y108 SB_SML plane 1
01  // 95 x20y108 SB_SML plane 2,1
00  // 96 x20y108 SB_SML plane 2
00  // 97 x20y108 SB_SML plane 3
00  // 98 x20y108 SB_SML plane 4,3
00  // 99 x20y108 SB_SML plane 4
00  // 100 x20y108 SB_SML plane 5
00  // 101 x20y108 SB_SML plane 6,5
00  // 102 x20y108 SB_SML plane 6
26  // 103 x20y108 SB_SML plane 7
1A // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x21y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D96F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
36 // y_sel: 107
C3 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D977
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x21y107 CPE[0]  net1 = net2: _a648  C_ADDF2///ADDF2/
00  //  1 x21y107 CPE[1]
00  //  2 x21y107 CPE[2]
00  //  3 x21y107 CPE[3]
00  //  4 x21y107 CPE[4]
00  //  5 x21y107 CPE[5]
00  //  6 x21y107 CPE[6]
00  //  7 x21y107 CPE[7]
00  //  8 x21y107 CPE[8]
00  //  9 x21y107 CPE[9]
00  // 10 x21y108 CPE[0]  net1 = net2: _a650  C_ADDF2///ADDF2/
00  // 11 x21y108 CPE[1]
00  // 12 x21y108 CPE[2]
00  // 13 x21y108 CPE[3]
00  // 14 x21y108 CPE[4]
00  // 15 x21y108 CPE[5]
00  // 16 x21y108 CPE[6]
00  // 17 x21y108 CPE[7]
00  // 18 x21y108 CPE[8]
00  // 19 x21y108 CPE[9]
00  // 20 x22y107 CPE[0]
00  // 21 x22y107 CPE[1]
00  // 22 x22y107 CPE[2]
00  // 23 x22y107 CPE[3]
00  // 24 x22y107 CPE[4]
00  // 25 x22y107 CPE[5]
00  // 26 x22y107 CPE[6]
00  // 27 x22y107 CPE[7]
00  // 28 x22y107 CPE[8]
00  // 29 x22y107 CPE[9]
00  // 30 x22y108 CPE[0]  net1 = net2: _a511  C_AND/D//AND/D
00  // 31 x22y108 CPE[1]
00  // 32 x22y108 CPE[2]
00  // 33 x22y108 CPE[3]
00  // 34 x22y108 CPE[4]
00  // 35 x22y108 CPE[5]
00  // 36 x22y108 CPE[6]
00  // 37 x22y108 CPE[7]
00  // 38 x22y108 CPE[8]
00  // 39 x22y108 CPE[9]
00  // 40 x21y107 INMUX plane 2,1
38  // 41 x21y107 INMUX plane 4,3
01  // 42 x21y107 INMUX plane 6,5
28  // 43 x21y107 INMUX plane 8,7
00  // 44 x21y107 INMUX plane 10,9
21  // 45 x21y107 INMUX plane 12,11
00  // 46 x21y108 INMUX plane 2,1
05  // 47 x21y108 INMUX plane 4,3
00  // 48 x21y108 INMUX plane 6,5
05  // 49 x21y108 INMUX plane 8,7
00  // 50 x21y108 INMUX plane 10,9
00  // 51 x21y108 INMUX plane 12,11
00  // 52 x22y107 INMUX plane 2,1
00  // 53 x22y107 INMUX plane 4,3
80  // 54 x22y107 INMUX plane 6,5
80  // 55 x22y107 INMUX plane 8,7
80  // 56 x22y107 INMUX plane 10,9
80  // 57 x22y107 INMUX plane 12,11
21  // 58 x22y108 INMUX plane 2,1
03  // 59 x22y108 INMUX plane 4,3
B1  // 60 x22y108 INMUX plane 6,5
A8  // 61 x22y108 INMUX plane 8,7
83  // 62 x22y108 INMUX plane 10,9
80  // 63 x22y108 INMUX plane 12,11
C2  // 64 x22y108 SB_BIG plane 1
2A  // 65 x22y108 SB_BIG plane 1
00  // 66 x22y108 SB_DRIVE plane 2,1
48  // 67 x22y108 SB_BIG plane 2
12  // 68 x22y108 SB_BIG plane 2
00  // 69 x22y108 SB_BIG plane 3
00  // 70 x22y108 SB_BIG plane 3
00  // 71 x22y108 SB_DRIVE plane 4,3
48  // 72 x22y108 SB_BIG plane 4
12  // 73 x22y108 SB_BIG plane 4
41  // 74 x22y108 SB_BIG plane 5
12  // 75 x22y108 SB_BIG plane 5
00  // 76 x22y108 SB_DRIVE plane 6,5
48  // 77 x22y108 SB_BIG plane 6
12  // 78 x22y108 SB_BIG plane 6
00  // 79 x22y108 SB_BIG plane 7
08  // 80 x22y108 SB_BIG plane 7
00  // 81 x22y108 SB_DRIVE plane 8,7
48  // 82 x22y108 SB_BIG plane 8
12  // 83 x22y108 SB_BIG plane 8
42  // 84 x22y108 SB_BIG plane 9
06  // 85 x22y108 SB_BIG plane 9
00  // 86 x22y108 SB_DRIVE plane 10,9
00  // 87 x22y108 SB_BIG plane 10
00  // 88 x22y108 SB_BIG plane 10
00  // 89 x22y108 SB_BIG plane 11
00  // 90 x22y108 SB_BIG plane 11
00  // 91 x22y108 SB_DRIVE plane 12,11
00  // 92 x22y108 SB_BIG plane 12
00  // 93 x22y108 SB_BIG plane 12
54  // 94 x21y107 SB_SML plane 1
13  // 95 x21y107 SB_SML plane 2,1
2A  // 96 x21y107 SB_SML plane 2
00  // 97 x21y107 SB_SML plane 3
80  // 98 x21y107 SB_SML plane 4,3
0A  // 99 x21y107 SB_SML plane 4
B1  // 100 x21y107 SB_SML plane 5
12  // 101 x21y107 SB_SML plane 6,5
2A  // 102 x21y107 SB_SML plane 6
00  // 103 x21y107 SB_SML plane 7
80  // 104 x21y107 SB_SML plane 8,7
0A  // 105 x21y107 SB_SML plane 8
41 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x23y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 D9E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
36 // y_sel: 107
CB // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 D9EF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y107 CPE[0]  _a238  C_AND////    
00  //  1 x23y107 CPE[1]
00  //  2 x23y107 CPE[2]
00  //  3 x23y107 CPE[3]
00  //  4 x23y107 CPE[4]
00  //  5 x23y107 CPE[5]
00  //  6 x23y107 CPE[6]
00  //  7 x23y107 CPE[7]
00  //  8 x23y107 CPE[8]
00  //  9 x23y107 CPE[9]
00  // 10 x23y108 CPE[0]
00  // 11 x23y108 CPE[1]
00  // 12 x23y108 CPE[2]
00  // 13 x23y108 CPE[3]
00  // 14 x23y108 CPE[4]
00  // 15 x23y108 CPE[5]
00  // 16 x23y108 CPE[6]
00  // 17 x23y108 CPE[7]
00  // 18 x23y108 CPE[8]
00  // 19 x23y108 CPE[9]
00  // 20 x24y107 CPE[0]  _a319  C_MX2b////    
00  // 21 x24y107 CPE[1]
00  // 22 x24y107 CPE[2]
00  // 23 x24y107 CPE[3]
00  // 24 x24y107 CPE[4]
00  // 25 x24y107 CPE[5]
00  // 26 x24y107 CPE[6]
00  // 27 x24y107 CPE[7]
00  // 28 x24y107 CPE[8]
00  // 29 x24y107 CPE[9]
00  // 30 x24y108 CPE[0]  _a317  C_MX2b////    
00  // 31 x24y108 CPE[1]
00  // 32 x24y108 CPE[2]
00  // 33 x24y108 CPE[3]
00  // 34 x24y108 CPE[4]
00  // 35 x24y108 CPE[5]
00  // 36 x24y108 CPE[6]
00  // 37 x24y108 CPE[7]
00  // 38 x24y108 CPE[8]
00  // 39 x24y108 CPE[9]
3A  // 40 x23y107 INMUX plane 2,1
0D  // 41 x23y107 INMUX plane 4,3
17  // 42 x23y107 INMUX plane 6,5
3D  // 43 x23y107 INMUX plane 8,7
22  // 44 x23y107 INMUX plane 10,9
20  // 45 x23y107 INMUX plane 12,11
21  // 46 x23y108 INMUX plane 2,1
00  // 47 x23y108 INMUX plane 4,3
24  // 48 x23y108 INMUX plane 6,5
00  // 49 x23y108 INMUX plane 8,7
00  // 50 x23y108 INMUX plane 10,9
00  // 51 x23y108 INMUX plane 12,11
28  // 52 x24y107 INMUX plane 2,1
20  // 53 x24y107 INMUX plane 4,3
00  // 54 x24y107 INMUX plane 6,5
74  // 55 x24y107 INMUX plane 8,7
18  // 56 x24y107 INMUX plane 10,9
41  // 57 x24y107 INMUX plane 12,11
2B  // 58 x24y108 INMUX plane 2,1
02  // 59 x24y108 INMUX plane 4,3
2B  // 60 x24y108 INMUX plane 6,5
42  // 61 x24y108 INMUX plane 8,7
1A  // 62 x24y108 INMUX plane 10,9
C0  // 63 x24y108 INMUX plane 12,11
48  // 64 x23y107 SB_BIG plane 1
12  // 65 x23y107 SB_BIG plane 1
00  // 66 x23y107 SB_DRIVE plane 2,1
18  // 67 x23y107 SB_BIG plane 2
10  // 68 x23y107 SB_BIG plane 2
48  // 69 x23y107 SB_BIG plane 3
12  // 70 x23y107 SB_BIG plane 3
00  // 71 x23y107 SB_DRIVE plane 4,3
48  // 72 x23y107 SB_BIG plane 4
12  // 73 x23y107 SB_BIG plane 4
08  // 74 x23y107 SB_BIG plane 5
12  // 75 x23y107 SB_BIG plane 5
00  // 76 x23y107 SB_DRIVE plane 6,5
00  // 77 x23y107 SB_BIG plane 6
00  // 78 x23y107 SB_BIG plane 6
41  // 79 x23y107 SB_BIG plane 7
32  // 80 x23y107 SB_BIG plane 7
00  // 81 x23y107 SB_DRIVE plane 8,7
88  // 82 x23y107 SB_BIG plane 8
12  // 83 x23y107 SB_BIG plane 8
00  // 84 x23y107 SB_BIG plane 9
00  // 85 x23y107 SB_BIG plane 9
00  // 86 x23y107 SB_DRIVE plane 10,9
00  // 87 x23y107 SB_BIG plane 10
00  // 88 x23y107 SB_BIG plane 10
19  // 89 x23y107 SB_BIG plane 11
00  // 90 x23y107 SB_BIG plane 11
00  // 91 x23y107 SB_DRIVE plane 12,11
00  // 92 x23y107 SB_BIG plane 12
00  // 93 x23y107 SB_BIG plane 12
13  // 94 x24y108 SB_SML plane 1
04  // 95 x24y108 SB_SML plane 2,1
00  // 96 x24y108 SB_SML plane 2
A8  // 97 x24y108 SB_SML plane 3
82  // 98 x24y108 SB_SML plane 4,3
2A  // 99 x24y108 SB_SML plane 4
B1  // 100 x24y108 SB_SML plane 5
02  // 101 x24y108 SB_SML plane 6,5
00  // 102 x24y108 SB_SML plane 6
A8  // 103 x24y108 SB_SML plane 7
82  // 104 x24y108 SB_SML plane 8,7
2A  // 105 x24y108 SB_SML plane 8
0B  // 106 x24y108 SB_SML plane 9
04  // 107 x24y108 SB_SML plane 10,9
40  // 108 x24y108 SB_SML plane 10
00  // 109 x24y108 SB_SML plane 11
20  // 110 x24y108 SB_SML plane 12,11
10  // 111 x24y108 SB_SML plane 12
C5 // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x25y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DA65     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
36 // y_sel: 107
13 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DA6D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y107 CPE[0]  _a308  C_MX2b////    
00  //  1 x25y107 CPE[1]
00  //  2 x25y107 CPE[2]
00  //  3 x25y107 CPE[3]
00  //  4 x25y107 CPE[4]
00  //  5 x25y107 CPE[5]
00  //  6 x25y107 CPE[6]
00  //  7 x25y107 CPE[7]
00  //  8 x25y107 CPE[8]
00  //  9 x25y107 CPE[9]
00  // 10 x25y108 CPE[0]  _a306  C_MX2b////    
00  // 11 x25y108 CPE[1]
00  // 12 x25y108 CPE[2]
00  // 13 x25y108 CPE[3]
00  // 14 x25y108 CPE[4]
00  // 15 x25y108 CPE[5]
00  // 16 x25y108 CPE[6]
00  // 17 x25y108 CPE[7]
00  // 18 x25y108 CPE[8]
00  // 19 x25y108 CPE[9]
00  // 20 x26y107 CPE[0]  net1 = net2: _a755  C_ADDF2/D//ADDF2/
00  // 21 x26y107 CPE[1]
00  // 22 x26y107 CPE[2]
00  // 23 x26y107 CPE[3]
00  // 24 x26y107 CPE[4]
00  // 25 x26y107 CPE[5]
00  // 26 x26y107 CPE[6]
00  // 27 x26y107 CPE[7]
00  // 28 x26y107 CPE[8]
00  // 29 x26y107 CPE[9]
00  // 30 x26y108 CPE[0]  net1 = net2: _a757  C_ADDF2/D//ADDF2/
00  // 31 x26y108 CPE[1]
00  // 32 x26y108 CPE[2]
00  // 33 x26y108 CPE[3]
00  // 34 x26y108 CPE[4]
00  // 35 x26y108 CPE[5]
00  // 36 x26y108 CPE[6]
00  // 37 x26y108 CPE[7]
00  // 38 x26y108 CPE[8]
00  // 39 x26y108 CPE[9]
1D  // 40 x25y107 INMUX plane 2,1
20  // 41 x25y107 INMUX plane 4,3
05  // 42 x25y107 INMUX plane 6,5
37  // 43 x25y107 INMUX plane 8,7
20  // 44 x25y107 INMUX plane 10,9
18  // 45 x25y107 INMUX plane 12,11
1D  // 46 x25y108 INMUX plane 2,1
00  // 47 x25y108 INMUX plane 4,3
0E  // 48 x25y108 INMUX plane 6,5
00  // 49 x25y108 INMUX plane 8,7
21  // 50 x25y108 INMUX plane 10,9
00  // 51 x25y108 INMUX plane 12,11
28  // 52 x26y107 INMUX plane 2,1
03  // 53 x26y107 INMUX plane 4,3
00  // 54 x26y107 INMUX plane 6,5
06  // 55 x26y107 INMUX plane 8,7
A3  // 56 x26y107 INMUX plane 10,9
00  // 57 x26y107 INMUX plane 12,11
28  // 58 x26y108 INMUX plane 2,1
00  // 59 x26y108 INMUX plane 4,3
00  // 60 x26y108 INMUX plane 6,5
38  // 61 x26y108 INMUX plane 8,7
A0  // 62 x26y108 INMUX plane 10,9
E0  // 63 x26y108 INMUX plane 12,11
41  // 64 x26y108 SB_BIG plane 1
12  // 65 x26y108 SB_BIG plane 1
00  // 66 x26y108 SB_DRIVE plane 2,1
48  // 67 x26y108 SB_BIG plane 2
12  // 68 x26y108 SB_BIG plane 2
48  // 69 x26y108 SB_BIG plane 3
06  // 70 x26y108 SB_BIG plane 3
00  // 71 x26y108 SB_DRIVE plane 4,3
08  // 72 x26y108 SB_BIG plane 4
12  // 73 x26y108 SB_BIG plane 4
48  // 74 x26y108 SB_BIG plane 5
12  // 75 x26y108 SB_BIG plane 5
00  // 76 x26y108 SB_DRIVE plane 6,5
8B  // 77 x26y108 SB_BIG plane 6
44  // 78 x26y108 SB_BIG plane 6
48  // 79 x26y108 SB_BIG plane 7
16  // 80 x26y108 SB_BIG plane 7
01  // 81 x26y108 SB_DRIVE plane 8,7
48  // 82 x26y108 SB_BIG plane 8
12  // 83 x26y108 SB_BIG plane 8
48  // 84 x26y108 SB_BIG plane 9
74  // 85 x26y108 SB_BIG plane 9
00  // 86 x26y108 SB_DRIVE plane 10,9
48  // 87 x26y108 SB_BIG plane 10
12  // 88 x26y108 SB_BIG plane 10
08  // 89 x26y108 SB_BIG plane 11
12  // 90 x26y108 SB_BIG plane 11
00  // 91 x26y108 SB_DRIVE plane 12,11
11  // 92 x26y108 SB_BIG plane 12
30  // 93 x26y108 SB_BIG plane 12
28  // 94 x25y107 SB_SML plane 1
83  // 95 x25y107 SB_SML plane 2,1
0A  // 96 x25y107 SB_SML plane 2
A8  // 97 x25y107 SB_SML plane 3
82  // 98 x25y107 SB_SML plane 4,3
2A  // 99 x25y107 SB_SML plane 4
B9  // 100 x25y107 SB_SML plane 5
12  // 101 x25y107 SB_SML plane 6,5
6D  // 102 x25y107 SB_SML plane 6
A8  // 103 x25y107 SB_SML plane 7
82  // 104 x25y107 SB_SML plane 8,7
2A  // 105 x25y107 SB_SML plane 8
4B  // 106 x25y107 SB_SML plane 9
85  // 107 x25y107 SB_SML plane 10,9
2A  // 108 x25y107 SB_SML plane 10
88  // 109 x25y107 SB_SML plane 11
82  // 110 x25y107 SB_SML plane 12,11
2A  // 111 x25y107 SB_SML plane 12
2B // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x27y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DAE3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
36 // y_sel: 107
7B // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DAEB
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x27y107 CPE[0]  net1 = net2: _a231  C_AND/D//AND/D
00  //  1 x27y107 CPE[1]
00  //  2 x27y107 CPE[2]
00  //  3 x27y107 CPE[3]
00  //  4 x27y107 CPE[4]
00  //  5 x27y107 CPE[5]
00  //  6 x27y107 CPE[6]
00  //  7 x27y107 CPE[7]
00  //  8 x27y107 CPE[8]
00  //  9 x27y107 CPE[9]
00  // 10 x27y108 CPE[0]
00  // 11 x27y108 CPE[1]
00  // 12 x27y108 CPE[2]
00  // 13 x27y108 CPE[3]
00  // 14 x27y108 CPE[4]
00  // 15 x27y108 CPE[5]
00  // 16 x27y108 CPE[6]
00  // 17 x27y108 CPE[7]
00  // 18 x27y108 CPE[8]
00  // 19 x27y108 CPE[9]
00  // 20 x28y107 CPE[0]  _a246  C_AND////    
00  // 21 x28y107 CPE[1]
00  // 22 x28y107 CPE[2]
00  // 23 x28y107 CPE[3]
00  // 24 x28y107 CPE[4]
00  // 25 x28y107 CPE[5]
00  // 26 x28y107 CPE[6]
00  // 27 x28y107 CPE[7]
00  // 28 x28y107 CPE[8]
00  // 29 x28y107 CPE[9]
00  // 30 x28y108 CPE[0]  _a315  C_MX2b////    _a1685  C_////Bridge
00  // 31 x28y108 CPE[1]
00  // 32 x28y108 CPE[2]
00  // 33 x28y108 CPE[3]
00  // 34 x28y108 CPE[4]
00  // 35 x28y108 CPE[5]
00  // 36 x28y108 CPE[6]
00  // 37 x28y108 CPE[7]
00  // 38 x28y108 CPE[8]
00  // 39 x28y108 CPE[9]
30  // 40 x27y107 INMUX plane 2,1
2E  // 41 x27y107 INMUX plane 4,3
2D  // 42 x27y107 INMUX plane 6,5
14  // 43 x27y107 INMUX plane 8,7
08  // 44 x27y107 INMUX plane 10,9
10  // 45 x27y107 INMUX plane 12,11
19  // 46 x27y108 INMUX plane 2,1
00  // 47 x27y108 INMUX plane 4,3
08  // 48 x27y108 INMUX plane 6,5
00  // 49 x27y108 INMUX plane 8,7
10  // 50 x27y108 INMUX plane 10,9
00  // 51 x27y108 INMUX plane 12,11
05  // 52 x28y107 INMUX plane 2,1
15  // 53 x28y107 INMUX plane 4,3
3E  // 54 x28y107 INMUX plane 6,5
76  // 55 x28y107 INMUX plane 8,7
49  // 56 x28y107 INMUX plane 10,9
42  // 57 x28y107 INMUX plane 12,11
19  // 58 x28y108 INMUX plane 2,1
13  // 59 x28y108 INMUX plane 4,3
1D  // 60 x28y108 INMUX plane 6,5
65  // 61 x28y108 INMUX plane 8,7
60  // 62 x28y108 INMUX plane 10,9
60  // 63 x28y108 INMUX plane 12,11
94  // 64 x27y107 SB_BIG plane 1
22  // 65 x27y107 SB_BIG plane 1
00  // 66 x27y107 SB_DRIVE plane 2,1
00  // 67 x27y107 SB_BIG plane 2
00  // 68 x27y107 SB_BIG plane 2
48  // 69 x27y107 SB_BIG plane 3
12  // 70 x27y107 SB_BIG plane 3
00  // 71 x27y107 SB_DRIVE plane 4,3
48  // 72 x27y107 SB_BIG plane 4
12  // 73 x27y107 SB_BIG plane 4
48  // 74 x27y107 SB_BIG plane 5
12  // 75 x27y107 SB_BIG plane 5
00  // 76 x27y107 SB_DRIVE plane 6,5
00  // 77 x27y107 SB_BIG plane 6
00  // 78 x27y107 SB_BIG plane 6
98  // 79 x27y107 SB_BIG plane 7
18  // 80 x27y107 SB_BIG plane 7
01  // 81 x27y107 SB_DRIVE plane 8,7
48  // 82 x27y107 SB_BIG plane 8
12  // 83 x27y107 SB_BIG plane 8
03  // 84 x27y107 SB_BIG plane 9
00  // 85 x27y107 SB_BIG plane 9
00  // 86 x27y107 SB_DRIVE plane 10,9
00  // 87 x27y107 SB_BIG plane 10
00  // 88 x27y107 SB_BIG plane 10
02  // 89 x27y107 SB_BIG plane 11
14  // 90 x27y107 SB_BIG plane 11
00  // 91 x27y107 SB_DRIVE plane 12,11
03  // 92 x27y107 SB_BIG plane 12
40  // 93 x27y107 SB_BIG plane 12
53  // 94 x28y108 SB_SML plane 1
01  // 95 x28y108 SB_SML plane 2,1
00  // 96 x28y108 SB_SML plane 2
40  // 97 x28y108 SB_SML plane 3
86  // 98 x28y108 SB_SML plane 4,3
28  // 99 x28y108 SB_SML plane 4
88  // 100 x28y108 SB_SML plane 5
12  // 101 x28y108 SB_SML plane 6,5
01  // 102 x28y108 SB_SML plane 6
A8  // 103 x28y108 SB_SML plane 7
32  // 104 x28y108 SB_SML plane 8,7
74  // 105 x28y108 SB_SML plane 8
00  // 106 x28y108 SB_SML plane 9
04  // 107 x28y108 SB_SML plane 10,9
10  // 108 x28y108 SB_SML plane 10
0B  // 109 x28y108 SB_SML plane 11
E6  // 110 x28y108 SB_SML plane 12,11
6F // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x29y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DB60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
36 // y_sel: 107
A3 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DB68
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y107 CPE[0]  _a345  C_AND////    
00  //  1 x29y107 CPE[1]
00  //  2 x29y107 CPE[2]
00  //  3 x29y107 CPE[3]
00  //  4 x29y107 CPE[4]
00  //  5 x29y107 CPE[5]
00  //  6 x29y107 CPE[6]
00  //  7 x29y107 CPE[7]
00  //  8 x29y107 CPE[8]
00  //  9 x29y107 CPE[9]
00  // 10 x29y108 CPE[0]  _a321  C_MX2b////    
00  // 11 x29y108 CPE[1]
00  // 12 x29y108 CPE[2]
00  // 13 x29y108 CPE[3]
00  // 14 x29y108 CPE[4]
00  // 15 x29y108 CPE[5]
00  // 16 x29y108 CPE[6]
00  // 17 x29y108 CPE[7]
00  // 18 x29y108 CPE[8]
00  // 19 x29y108 CPE[9]
00  // 20 x30y107 CPE[0]  _a251  C_XOR////    
00  // 21 x30y107 CPE[1]
00  // 22 x30y107 CPE[2]
00  // 23 x30y107 CPE[3]
00  // 24 x30y107 CPE[4]
00  // 25 x30y107 CPE[5]
00  // 26 x30y107 CPE[6]
00  // 27 x30y107 CPE[7]
00  // 28 x30y107 CPE[8]
00  // 29 x30y107 CPE[9]
00  // 30 x30y108 CPE[0]  _a1010  C_///AND/D
00  // 31 x30y108 CPE[1]
00  // 32 x30y108 CPE[2]
00  // 33 x30y108 CPE[3]
00  // 34 x30y108 CPE[4]
00  // 35 x30y108 CPE[5]
00  // 36 x30y108 CPE[6]
00  // 37 x30y108 CPE[7]
00  // 38 x30y108 CPE[8]
00  // 39 x30y108 CPE[9]
05  // 40 x29y107 INMUX plane 2,1
21  // 41 x29y107 INMUX plane 4,3
05  // 42 x29y107 INMUX plane 6,5
02  // 43 x29y107 INMUX plane 8,7
21  // 44 x29y107 INMUX plane 10,9
02  // 45 x29y107 INMUX plane 12,11
2D  // 46 x29y108 INMUX plane 2,1
05  // 47 x29y108 INMUX plane 4,3
00  // 48 x29y108 INMUX plane 6,5
0A  // 49 x29y108 INMUX plane 8,7
00  // 50 x29y108 INMUX plane 10,9
00  // 51 x29y108 INMUX plane 12,11
08  // 52 x30y107 INMUX plane 2,1
03  // 53 x30y107 INMUX plane 4,3
07  // 54 x30y107 INMUX plane 6,5
C2  // 55 x30y107 INMUX plane 8,7
85  // 56 x30y107 INMUX plane 10,9
C8  // 57 x30y107 INMUX plane 12,11
00  // 58 x30y108 INMUX plane 2,1
24  // 59 x30y108 INMUX plane 4,3
15  // 60 x30y108 INMUX plane 6,5
C8  // 61 x30y108 INMUX plane 8,7
23  // 62 x30y108 INMUX plane 10,9
C9  // 63 x30y108 INMUX plane 12,11
48  // 64 x30y108 SB_BIG plane 1
32  // 65 x30y108 SB_BIG plane 1
00  // 66 x30y108 SB_DRIVE plane 2,1
93  // 67 x30y108 SB_BIG plane 2
44  // 68 x30y108 SB_BIG plane 2
88  // 69 x30y108 SB_BIG plane 3
04  // 70 x30y108 SB_BIG plane 3
00  // 71 x30y108 SB_DRIVE plane 4,3
48  // 72 x30y108 SB_BIG plane 4
10  // 73 x30y108 SB_BIG plane 4
48  // 74 x30y108 SB_BIG plane 5
12  // 75 x30y108 SB_BIG plane 5
00  // 76 x30y108 SB_DRIVE plane 6,5
48  // 77 x30y108 SB_BIG plane 6
12  // 78 x30y108 SB_BIG plane 6
92  // 79 x30y108 SB_BIG plane 7
14  // 80 x30y108 SB_BIG plane 7
00  // 81 x30y108 SB_DRIVE plane 8,7
48  // 82 x30y108 SB_BIG plane 8
12  // 83 x30y108 SB_BIG plane 8
48  // 84 x30y108 SB_BIG plane 9
12  // 85 x30y108 SB_BIG plane 9
00  // 86 x30y108 SB_DRIVE plane 10,9
94  // 87 x30y108 SB_BIG plane 10
22  // 88 x30y108 SB_BIG plane 10
48  // 89 x30y108 SB_BIG plane 11
12  // 90 x30y108 SB_BIG plane 11
00  // 91 x30y108 SB_DRIVE plane 12,11
48  // 92 x30y108 SB_BIG plane 12
12  // 93 x30y108 SB_BIG plane 12
72  // 94 x29y107 SB_SML plane 1
13  // 95 x29y107 SB_SML plane 2,1
2A  // 96 x29y107 SB_SML plane 2
E8  // 97 x29y107 SB_SML plane 3
82  // 98 x29y107 SB_SML plane 4,3
3A  // 99 x29y107 SB_SML plane 4
A8  // 100 x29y107 SB_SML plane 5
80  // 101 x29y107 SB_SML plane 6,5
2A  // 102 x29y107 SB_SML plane 6
3A  // 103 x29y107 SB_SML plane 7
85  // 104 x29y107 SB_SML plane 8,7
54  // 105 x29y107 SB_SML plane 8
A8  // 106 x29y107 SB_SML plane 9
22  // 107 x29y107 SB_SML plane 10,9
5B  // 108 x29y107 SB_SML plane 10
08  // 109 x29y107 SB_SML plane 11
12  // 110 x29y107 SB_SML plane 12,11
3A  // 111 x29y107 SB_SML plane 12
C5 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x31y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DBDE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
36 // y_sel: 107
FA // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DBE6
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x31y107 CPE[0]
00  //  1 x31y107 CPE[1]
00  //  2 x31y107 CPE[2]
00  //  3 x31y107 CPE[3]
00  //  4 x31y107 CPE[4]
00  //  5 x31y107 CPE[5]
00  //  6 x31y107 CPE[6]
00  //  7 x31y107 CPE[7]
00  //  8 x31y107 CPE[8]
00  //  9 x31y107 CPE[9]
00  // 10 x31y108 CPE[0]
00  // 11 x31y108 CPE[1]
00  // 12 x31y108 CPE[2]
00  // 13 x31y108 CPE[3]
00  // 14 x31y108 CPE[4]
00  // 15 x31y108 CPE[5]
00  // 16 x31y108 CPE[6]
00  // 17 x31y108 CPE[7]
00  // 18 x31y108 CPE[8]
00  // 19 x31y108 CPE[9]
00  // 20 x32y107 CPE[0]  net1 = net2: _a314  C_AND/D//AND/D
00  // 21 x32y107 CPE[1]
00  // 22 x32y107 CPE[2]
00  // 23 x32y107 CPE[3]
00  // 24 x32y107 CPE[4]
00  // 25 x32y107 CPE[5]
00  // 26 x32y107 CPE[6]
00  // 27 x32y107 CPE[7]
00  // 28 x32y107 CPE[8]
00  // 29 x32y107 CPE[9]
00  // 30 x32y108 CPE[0]  _a1218  C_///AND/
00  // 31 x32y108 CPE[1]
00  // 32 x32y108 CPE[2]
00  // 33 x32y108 CPE[3]
00  // 34 x32y108 CPE[4]
00  // 35 x32y108 CPE[5]
00  // 36 x32y108 CPE[6]
00  // 37 x32y108 CPE[7]
00  // 38 x32y108 CPE[8]
00  // 39 x32y108 CPE[9]
20  // 40 x31y107 INMUX plane 2,1
00  // 41 x31y107 INMUX plane 4,3
00  // 42 x31y107 INMUX plane 6,5
01  // 43 x31y107 INMUX plane 8,7
00  // 44 x31y107 INMUX plane 10,9
08  // 45 x31y107 INMUX plane 12,11
00  // 46 x31y108 INMUX plane 2,1
00  // 47 x31y108 INMUX plane 4,3
02  // 48 x31y108 INMUX plane 6,5
08  // 49 x31y108 INMUX plane 8,7
05  // 50 x31y108 INMUX plane 10,9
00  // 51 x31y108 INMUX plane 12,11
00  // 52 x32y107 INMUX plane 2,1
06  // 53 x32y107 INMUX plane 4,3
00  // 54 x32y107 INMUX plane 6,5
28  // 55 x32y107 INMUX plane 8,7
06  // 56 x32y107 INMUX plane 10,9
03  // 57 x32y107 INMUX plane 12,11
20  // 58 x32y108 INMUX plane 2,1
06  // 59 x32y108 INMUX plane 4,3
00  // 60 x32y108 INMUX plane 6,5
04  // 61 x32y108 INMUX plane 8,7
00  // 62 x32y108 INMUX plane 10,9
00  // 63 x32y108 INMUX plane 12,11
C1  // 64 x31y107 SB_BIG plane 1
02  // 65 x31y107 SB_BIG plane 1
00  // 66 x31y107 SB_DRIVE plane 2,1
92  // 67 x31y107 SB_BIG plane 2
00  // 68 x31y107 SB_BIG plane 2
8B  // 69 x31y107 SB_BIG plane 3
44  // 70 x31y107 SB_BIG plane 3
01  // 71 x31y107 SB_DRIVE plane 4,3
48  // 72 x31y107 SB_BIG plane 4
12  // 73 x31y107 SB_BIG plane 4
00  // 74 x31y107 SB_BIG plane 5
30  // 75 x31y107 SB_BIG plane 5
00  // 76 x31y107 SB_DRIVE plane 6,5
42  // 77 x31y107 SB_BIG plane 6
04  // 78 x31y107 SB_BIG plane 6
09  // 79 x31y107 SB_BIG plane 7
31  // 80 x31y107 SB_BIG plane 7
00  // 81 x31y107 SB_DRIVE plane 8,7
93  // 82 x31y107 SB_BIG plane 8
72  // 83 x31y107 SB_BIG plane 8
D8  // 84 x31y107 SB_BIG plane 9
10  // 85 x31y107 SB_BIG plane 9
00  // 86 x31y107 SB_DRIVE plane 10,9
42  // 87 x31y107 SB_BIG plane 10
06  // 88 x31y107 SB_BIG plane 10
01  // 89 x31y107 SB_BIG plane 11
03  // 90 x31y107 SB_BIG plane 11
00  // 91 x31y107 SB_DRIVE plane 12,11
00  // 92 x31y107 SB_BIG plane 12
00  // 93 x31y107 SB_BIG plane 12
00  // 94 x32y108 SB_SML plane 1
00  // 95 x32y108 SB_SML plane 2,1
00  // 96 x32y108 SB_SML plane 2
28  // 97 x32y108 SB_SML plane 3
92  // 98 x32y108 SB_SML plane 4,3
14  // 99 x32y108 SB_SML plane 4
00  // 100 x32y108 SB_SML plane 5
01  // 101 x32y108 SB_SML plane 6,5
00  // 102 x32y108 SB_SML plane 6
4E  // 103 x32y108 SB_SML plane 7
90  // 104 x32y108 SB_SML plane 8,7
2B  // 105 x32y108 SB_SML plane 8
00  // 106 x32y108 SB_SML plane 9
00  // 107 x32y108 SB_SML plane 10,9
00  // 108 x32y108 SB_SML plane 10
0B  // 109 x32y108 SB_SML plane 11
04  // 110 x32y108 SB_SML plane 12,11
AA // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x33y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DC5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
36 // y_sel: 107
22 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DC63
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y107 CPE[0]  net1 = net2: _a774  C_ADDF2///ADDF2/
00  //  1 x33y107 CPE[1]
00  //  2 x33y107 CPE[2]
00  //  3 x33y107 CPE[3]
00  //  4 x33y107 CPE[4]
00  //  5 x33y107 CPE[5]
00  //  6 x33y107 CPE[6]
00  //  7 x33y107 CPE[7]
00  //  8 x33y107 CPE[8]
00  //  9 x33y107 CPE[9]
00  // 10 x33y108 CPE[0]  net1 = net2: _a776  C_ADDF2///ADDF2/
00  // 11 x33y108 CPE[1]
00  // 12 x33y108 CPE[2]
00  // 13 x33y108 CPE[3]
00  // 14 x33y108 CPE[4]
00  // 15 x33y108 CPE[5]
00  // 16 x33y108 CPE[6]
00  // 17 x33y108 CPE[7]
00  // 18 x33y108 CPE[8]
00  // 19 x33y108 CPE[9]
00  // 20 x34y107 CPE[0]  net1 = net2: _a851  C_ADDF2/D//ADDF2/
00  // 21 x34y107 CPE[1]
00  // 22 x34y107 CPE[2]
00  // 23 x34y107 CPE[3]
00  // 24 x34y107 CPE[4]
00  // 25 x34y107 CPE[5]
00  // 26 x34y107 CPE[6]
00  // 27 x34y107 CPE[7]
00  // 28 x34y107 CPE[8]
00  // 29 x34y107 CPE[9]
00  // 30 x34y108 CPE[0]  net1 = net2: _a853  C_ADDF2/D//ADDF2/
00  // 31 x34y108 CPE[1]
00  // 32 x34y108 CPE[2]
00  // 33 x34y108 CPE[3]
00  // 34 x34y108 CPE[4]
00  // 35 x34y108 CPE[5]
00  // 36 x34y108 CPE[6]
00  // 37 x34y108 CPE[7]
00  // 38 x34y108 CPE[8]
00  // 39 x34y108 CPE[9]
0D  // 40 x33y107 INMUX plane 2,1
31  // 41 x33y107 INMUX plane 4,3
20  // 42 x33y107 INMUX plane 6,5
15  // 43 x33y107 INMUX plane 8,7
01  // 44 x33y107 INMUX plane 10,9
00  // 45 x33y107 INMUX plane 12,11
01  // 46 x33y108 INMUX plane 2,1
39  // 47 x33y108 INMUX plane 4,3
01  // 48 x33y108 INMUX plane 6,5
06  // 49 x33y108 INMUX plane 8,7
00  // 50 x33y108 INMUX plane 10,9
11  // 51 x33y108 INMUX plane 12,11
03  // 52 x34y107 INMUX plane 2,1
20  // 53 x34y107 INMUX plane 4,3
00  // 54 x34y107 INMUX plane 6,5
40  // 55 x34y107 INMUX plane 8,7
2B  // 56 x34y107 INMUX plane 10,9
20  // 57 x34y107 INMUX plane 12,11
29  // 58 x34y108 INMUX plane 2,1
00  // 59 x34y108 INMUX plane 4,3
00  // 60 x34y108 INMUX plane 6,5
79  // 61 x34y108 INMUX plane 8,7
AE  // 62 x34y108 INMUX plane 10,9
C8  // 63 x34y108 INMUX plane 12,11
CE  // 64 x34y108 SB_BIG plane 1
30  // 65 x34y108 SB_BIG plane 1
04  // 66 x34y108 SB_DRIVE plane 2,1
44  // 67 x34y108 SB_BIG plane 2
44  // 68 x34y108 SB_BIG plane 2
48  // 69 x34y108 SB_BIG plane 3
12  // 70 x34y108 SB_BIG plane 3
00  // 71 x34y108 SB_DRIVE plane 4,3
48  // 72 x34y108 SB_BIG plane 4
12  // 73 x34y108 SB_BIG plane 4
8C  // 74 x34y108 SB_BIG plane 5
20  // 75 x34y108 SB_BIG plane 5
02  // 76 x34y108 SB_DRIVE plane 6,5
0B  // 77 x34y108 SB_BIG plane 6
34  // 78 x34y108 SB_BIG plane 6
51  // 79 x34y108 SB_BIG plane 7
12  // 80 x34y108 SB_BIG plane 7
00  // 81 x34y108 SB_DRIVE plane 8,7
41  // 82 x34y108 SB_BIG plane 8
12  // 83 x34y108 SB_BIG plane 8
8B  // 84 x34y108 SB_BIG plane 9
74  // 85 x34y108 SB_BIG plane 9
00  // 86 x34y108 SB_DRIVE plane 10,9
08  // 87 x34y108 SB_BIG plane 10
12  // 88 x34y108 SB_BIG plane 10
41  // 89 x34y108 SB_BIG plane 11
12  // 90 x34y108 SB_BIG plane 11
00  // 91 x34y108 SB_DRIVE plane 12,11
12  // 92 x34y108 SB_BIG plane 12
14  // 93 x34y108 SB_BIG plane 12
51  // 94 x33y107 SB_SML plane 1
87  // 95 x33y107 SB_SML plane 2,1
4A  // 96 x33y107 SB_SML plane 2
E8  // 97 x33y107 SB_SML plane 3
62  // 98 x33y107 SB_SML plane 4,3
0D  // 99 x33y107 SB_SML plane 4
88  // 100 x33y107 SB_SML plane 5
82  // 101 x33y107 SB_SML plane 6,5
22  // 102 x33y107 SB_SML plane 6
A1  // 103 x33y107 SB_SML plane 7
22  // 104 x33y107 SB_SML plane 8,7
31  // 105 x33y107 SB_SML plane 8
88  // 106 x33y107 SB_SML plane 9
82  // 107 x33y107 SB_SML plane 10,9
22  // 108 x33y107 SB_SML plane 10
A8  // 109 x33y107 SB_SML plane 11
82  // 110 x33y107 SB_SML plane 12,11
73  // 111 x33y107 SB_SML plane 12
9B // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x35y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DCD9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
36 // y_sel: 107
4A // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DCE1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y107 CPE[0]  _a1372  C_MX2b////    
00  //  1 x35y107 CPE[1]
00  //  2 x35y107 CPE[2]
00  //  3 x35y107 CPE[3]
00  //  4 x35y107 CPE[4]
00  //  5 x35y107 CPE[5]
00  //  6 x35y107 CPE[6]
00  //  7 x35y107 CPE[7]
00  //  8 x35y107 CPE[8]
00  //  9 x35y107 CPE[9]
00  // 10 x35y108 CPE[0]  _a1152  C_MX4b////    
00  // 11 x35y108 CPE[1]
00  // 12 x35y108 CPE[2]
00  // 13 x35y108 CPE[3]
00  // 14 x35y108 CPE[4]
00  // 15 x35y108 CPE[5]
00  // 16 x35y108 CPE[6]
00  // 17 x35y108 CPE[7]
00  // 18 x35y108 CPE[8]
00  // 19 x35y108 CPE[9]
00  // 20 x36y107 CPE[0]  _a281  C_ORAND////    
00  // 21 x36y107 CPE[1]
00  // 22 x36y107 CPE[2]
00  // 23 x36y107 CPE[3]
00  // 24 x36y107 CPE[4]
00  // 25 x36y107 CPE[5]
00  // 26 x36y107 CPE[6]
00  // 27 x36y107 CPE[7]
00  // 28 x36y107 CPE[8]
00  // 29 x36y107 CPE[9]
00  // 30 x36y108 CPE[0]  net1 = net2: _a270  C_AND/D//AND/D
00  // 31 x36y108 CPE[1]
00  // 32 x36y108 CPE[2]
00  // 33 x36y108 CPE[3]
00  // 34 x36y108 CPE[4]
00  // 35 x36y108 CPE[5]
00  // 36 x36y108 CPE[6]
00  // 37 x36y108 CPE[7]
00  // 38 x36y108 CPE[8]
00  // 39 x36y108 CPE[9]
0A  // 40 x35y107 INMUX plane 2,1
18  // 41 x35y107 INMUX plane 4,3
03  // 42 x35y107 INMUX plane 6,5
3B  // 43 x35y107 INMUX plane 8,7
18  // 44 x35y107 INMUX plane 10,9
20  // 45 x35y107 INMUX plane 12,11
08  // 46 x35y108 INMUX plane 2,1
21  // 47 x35y108 INMUX plane 4,3
0A  // 48 x35y108 INMUX plane 6,5
1E  // 49 x35y108 INMUX plane 8,7
19  // 50 x35y108 INMUX plane 10,9
03  // 51 x35y108 INMUX plane 12,11
13  // 52 x36y107 INMUX plane 2,1
20  // 53 x36y107 INMUX plane 4,3
27  // 54 x36y107 INMUX plane 6,5
77  // 55 x36y107 INMUX plane 8,7
0D  // 56 x36y107 INMUX plane 10,9
C5  // 57 x36y107 INMUX plane 12,11
21  // 58 x36y108 INMUX plane 2,1
26  // 59 x36y108 INMUX plane 4,3
00  // 60 x36y108 INMUX plane 6,5
08  // 61 x36y108 INMUX plane 8,7
00  // 62 x36y108 INMUX plane 10,9
C9  // 63 x36y108 INMUX plane 12,11
48  // 64 x35y107 SB_BIG plane 1
12  // 65 x35y107 SB_BIG plane 1
00  // 66 x35y107 SB_DRIVE plane 2,1
48  // 67 x35y107 SB_BIG plane 2
12  // 68 x35y107 SB_BIG plane 2
56  // 69 x35y107 SB_BIG plane 3
24  // 70 x35y107 SB_BIG plane 3
00  // 71 x35y107 SB_DRIVE plane 4,3
8B  // 72 x35y107 SB_BIG plane 4
34  // 73 x35y107 SB_BIG plane 4
08  // 74 x35y107 SB_BIG plane 5
12  // 75 x35y107 SB_BIG plane 5
00  // 76 x35y107 SB_DRIVE plane 6,5
48  // 77 x35y107 SB_BIG plane 6
12  // 78 x35y107 SB_BIG plane 6
48  // 79 x35y107 SB_BIG plane 7
02  // 80 x35y107 SB_BIG plane 7
00  // 81 x35y107 SB_DRIVE plane 8,7
84  // 82 x35y107 SB_BIG plane 8
10  // 83 x35y107 SB_BIG plane 8
48  // 84 x35y107 SB_BIG plane 9
72  // 85 x35y107 SB_BIG plane 9
02  // 86 x35y107 SB_DRIVE plane 10,9
48  // 87 x35y107 SB_BIG plane 10
20  // 88 x35y107 SB_BIG plane 10
48  // 89 x35y107 SB_BIG plane 11
12  // 90 x35y107 SB_BIG plane 11
00  // 91 x35y107 SB_DRIVE plane 12,11
48  // 92 x35y107 SB_BIG plane 12
00  // 93 x35y107 SB_BIG plane 12
5C  // 94 x36y108 SB_SML plane 1
12  // 95 x36y108 SB_SML plane 2,1
2B  // 96 x36y108 SB_SML plane 2
A8  // 97 x36y108 SB_SML plane 3
82  // 98 x36y108 SB_SML plane 4,3
2A  // 99 x36y108 SB_SML plane 4
28  // 100 x36y108 SB_SML plane 5
83  // 101 x36y108 SB_SML plane 6,5
2A  // 102 x36y108 SB_SML plane 6
A8  // 103 x36y108 SB_SML plane 7
22  // 104 x36y108 SB_SML plane 8,7
44  // 105 x36y108 SB_SML plane 8
A8  // 106 x36y108 SB_SML plane 9
82  // 107 x36y108 SB_SML plane 10,9
2A  // 108 x36y108 SB_SML plane 10
30  // 109 x36y108 SB_SML plane 11
81  // 110 x36y108 SB_SML plane 12,11
22  // 111 x36y108 SB_SML plane 12
D6 // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x37y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DD57     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
36 // y_sel: 107
92 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DD5F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y107 CPE[0]  _a1340  C_MX2b////    _a1612  C_////Bridge
00  //  1 x37y107 CPE[1]
00  //  2 x37y107 CPE[2]
00  //  3 x37y107 CPE[3]
00  //  4 x37y107 CPE[4]
00  //  5 x37y107 CPE[5]
00  //  6 x37y107 CPE[6]
00  //  7 x37y107 CPE[7]
00  //  8 x37y107 CPE[8]
00  //  9 x37y107 CPE[9]
00  // 10 x37y108 CPE[0]  _a1214  C_MX2b////    
00  // 11 x37y108 CPE[1]
00  // 12 x37y108 CPE[2]
00  // 13 x37y108 CPE[3]
00  // 14 x37y108 CPE[4]
00  // 15 x37y108 CPE[5]
00  // 16 x37y108 CPE[6]
00  // 17 x37y108 CPE[7]
00  // 18 x37y108 CPE[8]
00  // 19 x37y108 CPE[9]
00  // 20 x38y107 CPE[0]  _a696  C_Route1////    
00  // 21 x38y107 CPE[1]
00  // 22 x38y107 CPE[2]
00  // 23 x38y107 CPE[3]
00  // 24 x38y107 CPE[4]
00  // 25 x38y107 CPE[5]
00  // 26 x38y107 CPE[6]
00  // 27 x38y107 CPE[7]
00  // 28 x38y107 CPE[8]
00  // 29 x38y107 CPE[9]
00  // 30 x38y108 CPE[0]  _a1592  C_////Bridge
00  // 31 x38y108 CPE[1]
00  // 32 x38y108 CPE[2]
00  // 33 x38y108 CPE[3]
00  // 34 x38y108 CPE[4]
00  // 35 x38y108 CPE[5]
00  // 36 x38y108 CPE[6]
00  // 37 x38y108 CPE[7]
00  // 38 x38y108 CPE[8]
00  // 39 x38y108 CPE[9]
01  // 40 x37y107 INMUX plane 2,1
0C  // 41 x37y107 INMUX plane 4,3
3D  // 42 x37y107 INMUX plane 6,5
08  // 43 x37y107 INMUX plane 8,7
08  // 44 x37y107 INMUX plane 10,9
08  // 45 x37y107 INMUX plane 12,11
09  // 46 x37y108 INMUX plane 2,1
00  // 47 x37y108 INMUX plane 4,3
3B  // 48 x37y108 INMUX plane 6,5
08  // 49 x37y108 INMUX plane 8,7
25  // 50 x37y108 INMUX plane 10,9
05  // 51 x37y108 INMUX plane 12,11
01  // 52 x38y107 INMUX plane 2,1
09  // 53 x38y107 INMUX plane 4,3
40  // 54 x38y107 INMUX plane 6,5
E9  // 55 x38y107 INMUX plane 8,7
45  // 56 x38y107 INMUX plane 10,9
C0  // 57 x38y107 INMUX plane 12,11
28  // 58 x38y108 INMUX plane 2,1
00  // 59 x38y108 INMUX plane 4,3
42  // 60 x38y108 INMUX plane 6,5
CB  // 61 x38y108 INMUX plane 8,7
40  // 62 x38y108 INMUX plane 10,9
C1  // 63 x38y108 INMUX plane 12,11
12  // 64 x38y108 SB_BIG plane 1
1D  // 65 x38y108 SB_BIG plane 1
00  // 66 x38y108 SB_DRIVE plane 2,1
48  // 67 x38y108 SB_BIG plane 2
12  // 68 x38y108 SB_BIG plane 2
48  // 69 x38y108 SB_BIG plane 3
12  // 70 x38y108 SB_BIG plane 3
00  // 71 x38y108 SB_DRIVE plane 4,3
08  // 72 x38y108 SB_BIG plane 4
12  // 73 x38y108 SB_BIG plane 4
48  // 74 x38y108 SB_BIG plane 5
20  // 75 x38y108 SB_BIG plane 5
08  // 76 x38y108 SB_DRIVE plane 6,5
48  // 77 x38y108 SB_BIG plane 6
12  // 78 x38y108 SB_BIG plane 6
56  // 79 x38y108 SB_BIG plane 7
54  // 80 x38y108 SB_BIG plane 7
20  // 81 x38y108 SB_DRIVE plane 8,7
58  // 82 x38y108 SB_BIG plane 8
44  // 83 x38y108 SB_BIG plane 8
48  // 84 x38y108 SB_BIG plane 9
12  // 85 x38y108 SB_BIG plane 9
02  // 86 x38y108 SB_DRIVE plane 10,9
48  // 87 x38y108 SB_BIG plane 10
12  // 88 x38y108 SB_BIG plane 10
48  // 89 x38y108 SB_BIG plane 11
12  // 90 x38y108 SB_BIG plane 11
00  // 91 x38y108 SB_DRIVE plane 12,11
48  // 92 x38y108 SB_BIG plane 12
12  // 93 x38y108 SB_BIG plane 12
F1  // 94 x37y107 SB_SML plane 1
86  // 95 x37y107 SB_SML plane 2,1
22  // 96 x37y107 SB_SML plane 2
A8  // 97 x37y107 SB_SML plane 3
12  // 98 x37y107 SB_SML plane 4,3
2B  // 99 x37y107 SB_SML plane 4
53  // 100 x37y107 SB_SML plane 5
81  // 101 x37y107 SB_SML plane 6,5
2A  // 102 x37y107 SB_SML plane 6
58  // 103 x37y107 SB_SML plane 7
01  // 104 x37y107 SB_SML plane 8,7
75  // 105 x37y107 SB_SML plane 8
A8  // 106 x37y107 SB_SML plane 9
82  // 107 x37y107 SB_SML plane 10,9
2A  // 108 x37y107 SB_SML plane 10
A8  // 109 x37y107 SB_SML plane 11
82  // 110 x37y107 SB_SML plane 12,11
2A  // 111 x37y107 SB_SML plane 12
C3 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x39y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DDD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
36 // y_sel: 107
9A // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DDDD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y107 CPE[0]  _a1212  C_XOR////    _a220  C_///ORAND/
00  //  1 x39y107 CPE[1]
00  //  2 x39y107 CPE[2]
00  //  3 x39y107 CPE[3]
00  //  4 x39y107 CPE[4]
00  //  5 x39y107 CPE[5]
00  //  6 x39y107 CPE[6]
00  //  7 x39y107 CPE[7]
00  //  8 x39y107 CPE[8]
00  //  9 x39y107 CPE[9]
00  // 10 x39y108 CPE[0]  _a400  C_///AND/
00  // 11 x39y108 CPE[1]
00  // 12 x39y108 CPE[2]
00  // 13 x39y108 CPE[3]
00  // 14 x39y108 CPE[4]
00  // 15 x39y108 CPE[5]
00  // 16 x39y108 CPE[6]
00  // 17 x39y108 CPE[7]
00  // 18 x39y108 CPE[8]
00  // 19 x39y108 CPE[9]
00  // 20 x40y107 CPE[0]  net1 = net2: _a1208  C_XOR///XOR/
00  // 21 x40y107 CPE[1]
00  // 22 x40y107 CPE[2]
00  // 23 x40y107 CPE[3]
00  // 24 x40y107 CPE[4]
00  // 25 x40y107 CPE[5]
00  // 26 x40y107 CPE[6]
00  // 27 x40y107 CPE[7]
00  // 28 x40y107 CPE[8]
00  // 29 x40y107 CPE[9]
00  // 30 x40y108 CPE[0]  _a30  C_AND////    
00  // 31 x40y108 CPE[1]
00  // 32 x40y108 CPE[2]
00  // 33 x40y108 CPE[3]
00  // 34 x40y108 CPE[4]
00  // 35 x40y108 CPE[5]
00  // 36 x40y108 CPE[6]
00  // 37 x40y108 CPE[7]
00  // 38 x40y108 CPE[8]
00  // 39 x40y108 CPE[9]
1B  // 40 x39y107 INMUX plane 2,1
01  // 41 x39y107 INMUX plane 4,3
02  // 42 x39y107 INMUX plane 6,5
0F  // 43 x39y107 INMUX plane 8,7
01  // 44 x39y107 INMUX plane 10,9
05  // 45 x39y107 INMUX plane 12,11
3D  // 46 x39y108 INMUX plane 2,1
17  // 47 x39y108 INMUX plane 4,3
00  // 48 x39y108 INMUX plane 6,5
08  // 49 x39y108 INMUX plane 8,7
29  // 50 x39y108 INMUX plane 10,9
02  // 51 x39y108 INMUX plane 12,11
04  // 52 x40y107 INMUX plane 2,1
07  // 53 x40y107 INMUX plane 4,3
E4  // 54 x40y107 INMUX plane 6,5
4C  // 55 x40y107 INMUX plane 8,7
C0  // 56 x40y107 INMUX plane 10,9
64  // 57 x40y107 INMUX plane 12,11
2F  // 58 x40y108 INMUX plane 2,1
01  // 59 x40y108 INMUX plane 4,3
ED  // 60 x40y108 INMUX plane 6,5
55  // 61 x40y108 INMUX plane 8,7
C1  // 62 x40y108 INMUX plane 10,9
C1  // 63 x40y108 INMUX plane 12,11
48  // 64 x39y107 SB_BIG plane 1
12  // 65 x39y107 SB_BIG plane 1
00  // 66 x39y107 SB_DRIVE plane 2,1
48  // 67 x39y107 SB_BIG plane 2
12  // 68 x39y107 SB_BIG plane 2
61  // 69 x39y107 SB_BIG plane 3
02  // 70 x39y107 SB_BIG plane 3
00  // 71 x39y107 SB_DRIVE plane 4,3
48  // 72 x39y107 SB_BIG plane 4
12  // 73 x39y107 SB_BIG plane 4
08  // 74 x39y107 SB_BIG plane 5
12  // 75 x39y107 SB_BIG plane 5
00  // 76 x39y107 SB_DRIVE plane 6,5
48  // 77 x39y107 SB_BIG plane 6
22  // 78 x39y107 SB_BIG plane 6
41  // 79 x39y107 SB_BIG plane 7
12  // 80 x39y107 SB_BIG plane 7
00  // 81 x39y107 SB_DRIVE plane 8,7
88  // 82 x39y107 SB_BIG plane 8
12  // 83 x39y107 SB_BIG plane 8
08  // 84 x39y107 SB_BIG plane 9
23  // 85 x39y107 SB_BIG plane 9
20  // 86 x39y107 SB_DRIVE plane 10,9
48  // 87 x39y107 SB_BIG plane 10
12  // 88 x39y107 SB_BIG plane 10
48  // 89 x39y107 SB_BIG plane 11
12  // 90 x39y107 SB_BIG plane 11
02  // 91 x39y107 SB_DRIVE plane 12,11
48  // 92 x39y107 SB_BIG plane 12
12  // 93 x39y107 SB_BIG plane 12
69  // 94 x40y108 SB_SML plane 1
81  // 95 x40y108 SB_SML plane 2,1
53  // 96 x40y108 SB_SML plane 2
A8  // 97 x40y108 SB_SML plane 3
82  // 98 x40y108 SB_SML plane 4,3
32  // 99 x40y108 SB_SML plane 4
28  // 100 x40y108 SB_SML plane 5
86  // 101 x40y108 SB_SML plane 6,5
2A  // 102 x40y108 SB_SML plane 6
A8  // 103 x40y108 SB_SML plane 7
82  // 104 x40y108 SB_SML plane 8,7
2A  // 105 x40y108 SB_SML plane 8
EC  // 106 x40y108 SB_SML plane 9
85  // 107 x40y108 SB_SML plane 10,9
08  // 108 x40y108 SB_SML plane 10
28  // 109 x40y108 SB_SML plane 11
83  // 110 x40y108 SB_SML plane 12,11
0A  // 111 x40y108 SB_SML plane 12
C5 // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x41y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DE53     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
36 // y_sel: 107
42 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DE5B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y107 CPE[0]  _a1147  C_MX4b/D///    
00  //  1 x41y107 CPE[1]
00  //  2 x41y107 CPE[2]
00  //  3 x41y107 CPE[3]
00  //  4 x41y107 CPE[4]
00  //  5 x41y107 CPE[5]
00  //  6 x41y107 CPE[6]
00  //  7 x41y107 CPE[7]
00  //  8 x41y107 CPE[8]
00  //  9 x41y107 CPE[9]
00  // 10 x41y108 CPE[0]  net1 = net2: _a1210  C_XOR///XOR/
00  // 11 x41y108 CPE[1]
00  // 12 x41y108 CPE[2]
00  // 13 x41y108 CPE[3]
00  // 14 x41y108 CPE[4]
00  // 15 x41y108 CPE[5]
00  // 16 x41y108 CPE[6]
00  // 17 x41y108 CPE[7]
00  // 18 x41y108 CPE[8]
00  // 19 x41y108 CPE[9]
00  // 20 x42y107 CPE[0]  _a1651  C_////Bridge
00  // 21 x42y107 CPE[1]
00  // 22 x42y107 CPE[2]
00  // 23 x42y107 CPE[3]
00  // 24 x42y107 CPE[4]
00  // 25 x42y107 CPE[5]
00  // 26 x42y107 CPE[6]
00  // 27 x42y107 CPE[7]
00  // 28 x42y107 CPE[8]
00  // 29 x42y107 CPE[9]
00  // 30 x42y108 CPE[0]  net1 = net2: _a11  C_AND////D
00  // 31 x42y108 CPE[1]
00  // 32 x42y108 CPE[2]
00  // 33 x42y108 CPE[3]
00  // 34 x42y108 CPE[4]
00  // 35 x42y108 CPE[5]
00  // 36 x42y108 CPE[6]
00  // 37 x42y108 CPE[7]
00  // 38 x42y108 CPE[8]
00  // 39 x42y108 CPE[9]
05  // 40 x41y107 INMUX plane 2,1
19  // 41 x41y107 INMUX plane 4,3
3C  // 42 x41y107 INMUX plane 6,5
27  // 43 x41y107 INMUX plane 8,7
23  // 44 x41y107 INMUX plane 10,9
03  // 45 x41y107 INMUX plane 12,11
10  // 46 x41y108 INMUX plane 2,1
38  // 47 x41y108 INMUX plane 4,3
20  // 48 x41y108 INMUX plane 6,5
20  // 49 x41y108 INMUX plane 8,7
01  // 50 x41y108 INMUX plane 10,9
20  // 51 x41y108 INMUX plane 12,11
29  // 52 x42y107 INMUX plane 2,1
00  // 53 x42y107 INMUX plane 4,3
00  // 54 x42y107 INMUX plane 6,5
81  // 55 x42y107 INMUX plane 8,7
01  // 56 x42y107 INMUX plane 10,9
C0  // 57 x42y107 INMUX plane 12,11
13  // 58 x42y108 INMUX plane 2,1
08  // 59 x42y108 INMUX plane 4,3
30  // 60 x42y108 INMUX plane 6,5
80  // 61 x42y108 INMUX plane 8,7
88  // 62 x42y108 INMUX plane 10,9
C0  // 63 x42y108 INMUX plane 12,11
08  // 64 x42y108 SB_BIG plane 1
02  // 65 x42y108 SB_BIG plane 1
08  // 66 x42y108 SB_DRIVE plane 2,1
48  // 67 x42y108 SB_BIG plane 2
12  // 68 x42y108 SB_BIG plane 2
48  // 69 x42y108 SB_BIG plane 3
12  // 70 x42y108 SB_BIG plane 3
00  // 71 x42y108 SB_DRIVE plane 4,3
51  // 72 x42y108 SB_BIG plane 4
33  // 73 x42y108 SB_BIG plane 4
48  // 74 x42y108 SB_BIG plane 5
42  // 75 x42y108 SB_BIG plane 5
00  // 76 x42y108 SB_DRIVE plane 6,5
CB  // 77 x42y108 SB_BIG plane 6
44  // 78 x42y108 SB_BIG plane 6
8B  // 79 x42y108 SB_BIG plane 7
38  // 80 x42y108 SB_BIG plane 7
00  // 81 x42y108 SB_DRIVE plane 8,7
48  // 82 x42y108 SB_BIG plane 8
12  // 83 x42y108 SB_BIG plane 8
0B  // 84 x42y108 SB_BIG plane 9
74  // 85 x42y108 SB_BIG plane 9
02  // 86 x42y108 SB_DRIVE plane 10,9
48  // 87 x42y108 SB_BIG plane 10
12  // 88 x42y108 SB_BIG plane 10
48  // 89 x42y108 SB_BIG plane 11
10  // 90 x42y108 SB_BIG plane 11
00  // 91 x42y108 SB_DRIVE plane 12,11
08  // 92 x42y108 SB_BIG plane 12
12  // 93 x42y108 SB_BIG plane 12
A8  // 94 x41y107 SB_SML plane 1
82  // 95 x41y107 SB_SML plane 2,1
28  // 96 x41y107 SB_SML plane 2
B1  // 97 x41y107 SB_SML plane 3
82  // 98 x41y107 SB_SML plane 4,3
2A  // 99 x41y107 SB_SML plane 4
96  // 100 x41y107 SB_SML plane 5
84  // 101 x41y107 SB_SML plane 6,5
28  // 102 x41y107 SB_SML plane 6
30  // 103 x41y107 SB_SML plane 7
85  // 104 x41y107 SB_SML plane 8,7
0A  // 105 x41y107 SB_SML plane 8
4C  // 106 x41y107 SB_SML plane 9
81  // 107 x41y107 SB_SML plane 10,9
2A  // 108 x41y107 SB_SML plane 10
A8  // 109 x41y107 SB_SML plane 11
82  // 110 x41y107 SB_SML plane 12,11
28  // 111 x41y107 SB_SML plane 12
9C // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x43y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DED1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
36 // y_sel: 107
2A // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DED9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y107 CPE[0]  _a1035  C_AND/D///    
00  //  1 x43y107 CPE[1]
00  //  2 x43y107 CPE[2]
00  //  3 x43y107 CPE[3]
00  //  4 x43y107 CPE[4]
00  //  5 x43y107 CPE[5]
00  //  6 x43y107 CPE[6]
00  //  7 x43y107 CPE[7]
00  //  8 x43y107 CPE[8]
00  //  9 x43y107 CPE[9]
00  // 10 x43y108 CPE[0]  _a1553  C_////Bridge
00  // 11 x43y108 CPE[1]
00  // 12 x43y108 CPE[2]
00  // 13 x43y108 CPE[3]
00  // 14 x43y108 CPE[4]
00  // 15 x43y108 CPE[5]
00  // 16 x43y108 CPE[6]
00  // 17 x43y108 CPE[7]
00  // 18 x43y108 CPE[8]
00  // 19 x43y108 CPE[9]
00  // 20 x44y107 CPE[0]  _a1203  C_OR////    _a1604  C_////Bridge
00  // 21 x44y107 CPE[1]
00  // 22 x44y107 CPE[2]
00  // 23 x44y107 CPE[3]
00  // 24 x44y107 CPE[4]
00  // 25 x44y107 CPE[5]
00  // 26 x44y107 CPE[6]
00  // 27 x44y107 CPE[7]
00  // 28 x44y107 CPE[8]
00  // 29 x44y107 CPE[9]
00  // 30 x44y108 CPE[0]  _a1033  C_AND/D///    _a472  C_///AND/
00  // 31 x44y108 CPE[1]
00  // 32 x44y108 CPE[2]
00  // 33 x44y108 CPE[3]
00  // 34 x44y108 CPE[4]
00  // 35 x44y108 CPE[5]
00  // 36 x44y108 CPE[6]
00  // 37 x44y108 CPE[7]
00  // 38 x44y108 CPE[8]
00  // 39 x44y108 CPE[9]
00  // 40 x43y107 INMUX plane 2,1
04  // 41 x43y107 INMUX plane 4,3
04  // 42 x43y107 INMUX plane 6,5
01  // 43 x43y107 INMUX plane 8,7
28  // 44 x43y107 INMUX plane 10,9
00  // 45 x43y107 INMUX plane 12,11
10  // 46 x43y108 INMUX plane 2,1
04  // 47 x43y108 INMUX plane 4,3
08  // 48 x43y108 INMUX plane 6,5
02  // 49 x43y108 INMUX plane 8,7
01  // 50 x43y108 INMUX plane 10,9
00  // 51 x43y108 INMUX plane 12,11
23  // 52 x44y107 INMUX plane 2,1
20  // 53 x44y107 INMUX plane 4,3
39  // 54 x44y107 INMUX plane 6,5
70  // 55 x44y107 INMUX plane 8,7
20  // 56 x44y107 INMUX plane 10,9
40  // 57 x44y107 INMUX plane 12,11
0B  // 58 x44y108 INMUX plane 2,1
0C  // 59 x44y108 INMUX plane 4,3
00  // 60 x44y108 INMUX plane 6,5
43  // 61 x44y108 INMUX plane 8,7
88  // 62 x44y108 INMUX plane 10,9
40  // 63 x44y108 INMUX plane 12,11
48  // 64 x43y107 SB_BIG plane 1
12  // 65 x43y107 SB_BIG plane 1
00  // 66 x43y107 SB_DRIVE plane 2,1
48  // 67 x43y107 SB_BIG plane 2
12  // 68 x43y107 SB_BIG plane 2
48  // 69 x43y107 SB_BIG plane 3
12  // 70 x43y107 SB_BIG plane 3
00  // 71 x43y107 SB_DRIVE plane 4,3
09  // 72 x43y107 SB_BIG plane 4
35  // 73 x43y107 SB_BIG plane 4
48  // 74 x43y107 SB_BIG plane 5
02  // 75 x43y107 SB_BIG plane 5
08  // 76 x43y107 SB_DRIVE plane 6,5
48  // 77 x43y107 SB_BIG plane 6
12  // 78 x43y107 SB_BIG plane 6
48  // 79 x43y107 SB_BIG plane 7
12  // 80 x43y107 SB_BIG plane 7
82  // 81 x43y107 SB_DRIVE plane 8,7
48  // 82 x43y107 SB_BIG plane 8
02  // 83 x43y107 SB_BIG plane 8
48  // 84 x43y107 SB_BIG plane 9
12  // 85 x43y107 SB_BIG plane 9
02  // 86 x43y107 SB_DRIVE plane 10,9
48  // 87 x43y107 SB_BIG plane 10
12  // 88 x43y107 SB_BIG plane 10
C8  // 89 x43y107 SB_BIG plane 11
32  // 90 x43y107 SB_BIG plane 11
00  // 91 x43y107 SB_DRIVE plane 12,11
48  // 92 x43y107 SB_BIG plane 12
12  // 93 x43y107 SB_BIG plane 12
A8  // 94 x44y108 SB_SML plane 1
16  // 95 x44y108 SB_SML plane 2,1
0D  // 96 x44y108 SB_SML plane 2
88  // 97 x44y108 SB_SML plane 3
84  // 98 x44y108 SB_SML plane 4,3
2A  // 99 x44y108 SB_SML plane 4
A8  // 100 x44y108 SB_SML plane 5
12  // 101 x44y108 SB_SML plane 6,5
2B  // 102 x44y108 SB_SML plane 6
28  // 103 x44y108 SB_SML plane 7
83  // 104 x44y108 SB_SML plane 8,7
0A  // 105 x44y108 SB_SML plane 8
A8  // 106 x44y108 SB_SML plane 9
82  // 107 x44y108 SB_SML plane 10,9
2A  // 108 x44y108 SB_SML plane 10
88  // 109 x44y108 SB_SML plane 11
82  // 110 x44y108 SB_SML plane 12,11
2A  // 111 x44y108 SB_SML plane 12
B4 // -- CRC low byte
61 // -- CRC high byte


// Config Latches on x45y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DF4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
36 // y_sel: 107
F2 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DF57
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y107 CPE[0]
00  //  1 x45y107 CPE[1]
00  //  2 x45y107 CPE[2]
00  //  3 x45y107 CPE[3]
00  //  4 x45y107 CPE[4]
00  //  5 x45y107 CPE[5]
00  //  6 x45y107 CPE[6]
00  //  7 x45y107 CPE[7]
00  //  8 x45y107 CPE[8]
00  //  9 x45y107 CPE[9]
00  // 10 x45y108 CPE[0]  _a389  C_///AND/
00  // 11 x45y108 CPE[1]
00  // 12 x45y108 CPE[2]
00  // 13 x45y108 CPE[3]
00  // 14 x45y108 CPE[4]
00  // 15 x45y108 CPE[5]
00  // 16 x45y108 CPE[6]
00  // 17 x45y108 CPE[7]
00  // 18 x45y108 CPE[8]
00  // 19 x45y108 CPE[9]
00  // 20 x46y107 CPE[0]  _a112  C_MX2b////    _a1657  C_////Bridge
00  // 21 x46y107 CPE[1]
00  // 22 x46y107 CPE[2]
00  // 23 x46y107 CPE[3]
00  // 24 x46y107 CPE[4]
00  // 25 x46y107 CPE[5]
00  // 26 x46y107 CPE[6]
00  // 27 x46y107 CPE[7]
00  // 28 x46y107 CPE[8]
00  // 29 x46y107 CPE[9]
00  // 30 x46y108 CPE[0]  _a1036  C_AND/D///    
00  // 31 x46y108 CPE[1]
00  // 32 x46y108 CPE[2]
00  // 33 x46y108 CPE[3]
00  // 34 x46y108 CPE[4]
00  // 35 x46y108 CPE[5]
00  // 36 x46y108 CPE[6]
00  // 37 x46y108 CPE[7]
00  // 38 x46y108 CPE[8]
00  // 39 x46y108 CPE[9]
00  // 40 x45y107 INMUX plane 2,1
08  // 41 x45y107 INMUX plane 4,3
00  // 42 x45y107 INMUX plane 6,5
00  // 43 x45y107 INMUX plane 8,7
20  // 44 x45y107 INMUX plane 10,9
00  // 45 x45y107 INMUX plane 12,11
26  // 46 x45y108 INMUX plane 2,1
00  // 47 x45y108 INMUX plane 4,3
04  // 48 x45y108 INMUX plane 6,5
00  // 49 x45y108 INMUX plane 8,7
00  // 50 x45y108 INMUX plane 10,9
00  // 51 x45y108 INMUX plane 12,11
0C  // 52 x46y107 INMUX plane 2,1
01  // 53 x46y107 INMUX plane 4,3
38  // 54 x46y107 INMUX plane 6,5
14  // 55 x46y107 INMUX plane 8,7
28  // 56 x46y107 INMUX plane 10,9
01  // 57 x46y107 INMUX plane 12,11
00  // 58 x46y108 INMUX plane 2,1
10  // 59 x46y108 INMUX plane 4,3
08  // 60 x46y108 INMUX plane 6,5
18  // 61 x46y108 INMUX plane 8,7
23  // 62 x46y108 INMUX plane 10,9
10  // 63 x46y108 INMUX plane 12,11
00  // 64 x46y108 SB_BIG plane 1
00  // 65 x46y108 SB_BIG plane 1
00  // 66 x46y108 SB_DRIVE plane 2,1
41  // 67 x46y108 SB_BIG plane 2
12  // 68 x46y108 SB_BIG plane 2
08  // 69 x46y108 SB_BIG plane 3
13  // 70 x46y108 SB_BIG plane 3
00  // 71 x46y108 SB_DRIVE plane 4,3
48  // 72 x46y108 SB_BIG plane 4
12  // 73 x46y108 SB_BIG plane 4
00  // 74 x46y108 SB_BIG plane 5
00  // 75 x46y108 SB_BIG plane 5
00  // 76 x46y108 SB_DRIVE plane 6,5
48  // 77 x46y108 SB_BIG plane 6
12  // 78 x46y108 SB_BIG plane 6
59  // 79 x46y108 SB_BIG plane 7
10  // 80 x46y108 SB_BIG plane 7
80  // 81 x46y108 SB_DRIVE plane 8,7
48  // 82 x46y108 SB_BIG plane 8
02  // 83 x46y108 SB_BIG plane 8
00  // 84 x46y108 SB_BIG plane 9
70  // 85 x46y108 SB_BIG plane 9
08  // 86 x46y108 SB_DRIVE plane 10,9
00  // 87 x46y108 SB_BIG plane 10
00  // 88 x46y108 SB_BIG plane 10
00  // 89 x46y108 SB_BIG plane 11
00  // 90 x46y108 SB_BIG plane 11
00  // 91 x46y108 SB_DRIVE plane 12,11
00  // 92 x46y108 SB_BIG plane 12
30  // 93 x46y108 SB_BIG plane 12
00  // 94 x45y107 SB_SML plane 1
60  // 95 x45y107 SB_SML plane 2,1
73  // 96 x45y107 SB_SML plane 2
A8  // 97 x45y107 SB_SML plane 3
82  // 98 x45y107 SB_SML plane 4,3
6A  // 99 x45y107 SB_SML plane 4
00  // 100 x45y107 SB_SML plane 5
84  // 101 x45y107 SB_SML plane 6,5
2A  // 102 x45y107 SB_SML plane 6
A8  // 103 x45y107 SB_SML plane 7
80  // 104 x45y107 SB_SML plane 8,7
2A  // 105 x45y107 SB_SML plane 8
28 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x47y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 DFC7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
36 // y_sel: 107
3A // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 DFCF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y107 CPE[0]  _a464  C_MX2b////    
00  //  1 x47y107 CPE[1]
00  //  2 x47y107 CPE[2]
00  //  3 x47y107 CPE[3]
00  //  4 x47y107 CPE[4]
00  //  5 x47y107 CPE[5]
00  //  6 x47y107 CPE[6]
00  //  7 x47y107 CPE[7]
00  //  8 x47y107 CPE[8]
00  //  9 x47y107 CPE[9]
00  // 10 x47y108 CPE[0]  _a460  C_MX2b////    
00  // 11 x47y108 CPE[1]
00  // 12 x47y108 CPE[2]
00  // 13 x47y108 CPE[3]
00  // 14 x47y108 CPE[4]
00  // 15 x47y108 CPE[5]
00  // 16 x47y108 CPE[6]
00  // 17 x47y108 CPE[7]
00  // 18 x47y108 CPE[8]
00  // 19 x47y108 CPE[9]
00  // 20 x48y107 CPE[0]  net1 = net2: _a717  C_ADDF2///ADDF2/
00  // 21 x48y107 CPE[1]
00  // 22 x48y107 CPE[2]
00  // 23 x48y107 CPE[3]
00  // 24 x48y107 CPE[4]
00  // 25 x48y107 CPE[5]
00  // 26 x48y107 CPE[6]
00  // 27 x48y107 CPE[7]
00  // 28 x48y107 CPE[8]
00  // 29 x48y107 CPE[9]
00  // 30 x48y108 CPE[0]  net1 = net2: _a719  C_ADDF2///ADDF2/
00  // 31 x48y108 CPE[1]
00  // 32 x48y108 CPE[2]
00  // 33 x48y108 CPE[3]
00  // 34 x48y108 CPE[4]
00  // 35 x48y108 CPE[5]
00  // 36 x48y108 CPE[6]
00  // 37 x48y108 CPE[7]
00  // 38 x48y108 CPE[8]
00  // 39 x48y108 CPE[9]
04  // 40 x47y107 INMUX plane 2,1
05  // 41 x47y107 INMUX plane 4,3
23  // 42 x47y107 INMUX plane 6,5
1F  // 43 x47y107 INMUX plane 8,7
20  // 44 x47y107 INMUX plane 10,9
04  // 45 x47y107 INMUX plane 12,11
0C  // 46 x47y108 INMUX plane 2,1
04  // 47 x47y108 INMUX plane 4,3
00  // 48 x47y108 INMUX plane 6,5
28  // 49 x47y108 INMUX plane 8,7
28  // 50 x47y108 INMUX plane 10,9
04  // 51 x47y108 INMUX plane 12,11
1C  // 52 x48y107 INMUX plane 2,1
07  // 53 x48y107 INMUX plane 4,3
28  // 54 x48y107 INMUX plane 6,5
40  // 55 x48y107 INMUX plane 8,7
00  // 56 x48y107 INMUX plane 10,9
01  // 57 x48y107 INMUX plane 12,11
38  // 58 x48y108 INMUX plane 2,1
01  // 59 x48y108 INMUX plane 4,3
20  // 60 x48y108 INMUX plane 6,5
01  // 61 x48y108 INMUX plane 8,7
20  // 62 x48y108 INMUX plane 10,9
C0  // 63 x48y108 INMUX plane 12,11
48  // 64 x47y107 SB_BIG plane 1
32  // 65 x47y107 SB_BIG plane 1
00  // 66 x47y107 SB_DRIVE plane 2,1
48  // 67 x47y107 SB_BIG plane 2
12  // 68 x47y107 SB_BIG plane 2
48  // 69 x47y107 SB_BIG plane 3
12  // 70 x47y107 SB_BIG plane 3
40  // 71 x47y107 SB_DRIVE plane 4,3
48  // 72 x47y107 SB_BIG plane 4
12  // 73 x47y107 SB_BIG plane 4
48  // 74 x47y107 SB_BIG plane 5
12  // 75 x47y107 SB_BIG plane 5
00  // 76 x47y107 SB_DRIVE plane 6,5
48  // 77 x47y107 SB_BIG plane 6
12  // 78 x47y107 SB_BIG plane 6
09  // 79 x47y107 SB_BIG plane 7
25  // 80 x47y107 SB_BIG plane 7
00  // 81 x47y107 SB_DRIVE plane 8,7
11  // 82 x47y107 SB_BIG plane 8
43  // 83 x47y107 SB_BIG plane 8
48  // 84 x47y107 SB_BIG plane 9
72  // 85 x47y107 SB_BIG plane 9
08  // 86 x47y107 SB_DRIVE plane 10,9
48  // 87 x47y107 SB_BIG plane 10
02  // 88 x47y107 SB_BIG plane 10
48  // 89 x47y107 SB_BIG plane 11
12  // 90 x47y107 SB_BIG plane 11
00  // 91 x47y107 SB_DRIVE plane 12,11
48  // 92 x47y107 SB_BIG plane 12
12  // 93 x47y107 SB_BIG plane 12
A8  // 94 x48y108 SB_SML plane 1
C0  // 95 x48y108 SB_SML plane 2,1
35  // 96 x48y108 SB_SML plane 2
88  // 97 x48y108 SB_SML plane 3
82  // 98 x48y108 SB_SML plane 4,3
22  // 99 x48y108 SB_SML plane 4
A8  // 100 x48y108 SB_SML plane 5
82  // 101 x48y108 SB_SML plane 6,5
2A  // 102 x48y108 SB_SML plane 6
A1  // 103 x48y108 SB_SML plane 7
82  // 104 x48y108 SB_SML plane 8,7
2E  // 105 x48y108 SB_SML plane 8
A8  // 106 x48y108 SB_SML plane 9
82  // 107 x48y108 SB_SML plane 10,9
2E  // 108 x48y108 SB_SML plane 10
A8  // 109 x48y108 SB_SML plane 11
82  // 110 x48y108 SB_SML plane 12,11
78  // 111 x48y108 SB_SML plane 12
A8 // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x49y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E045     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
36 // y_sel: 107
E2 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E04D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y107 CPE[0]
00  //  1 x49y107 CPE[1]
00  //  2 x49y107 CPE[2]
00  //  3 x49y107 CPE[3]
00  //  4 x49y107 CPE[4]
00  //  5 x49y107 CPE[5]
00  //  6 x49y107 CPE[6]
00  //  7 x49y107 CPE[7]
00  //  8 x49y107 CPE[8]
00  //  9 x49y107 CPE[9]
00  // 10 x49y108 CPE[0]  _a466  C_MX2b////    
00  // 11 x49y108 CPE[1]
00  // 12 x49y108 CPE[2]
00  // 13 x49y108 CPE[3]
00  // 14 x49y108 CPE[4]
00  // 15 x49y108 CPE[5]
00  // 16 x49y108 CPE[6]
00  // 17 x49y108 CPE[7]
00  // 18 x49y108 CPE[8]
00  // 19 x49y108 CPE[9]
00  // 20 x50y107 CPE[0]  _a72  C_MX2b////    
00  // 21 x50y107 CPE[1]
00  // 22 x50y107 CPE[2]
00  // 23 x50y107 CPE[3]
00  // 24 x50y107 CPE[4]
00  // 25 x50y107 CPE[5]
00  // 26 x50y107 CPE[6]
00  // 27 x50y107 CPE[7]
00  // 28 x50y107 CPE[8]
00  // 29 x50y107 CPE[9]
00  // 30 x50y108 CPE[0]  _a81  C_MX2b////    
00  // 31 x50y108 CPE[1]
00  // 32 x50y108 CPE[2]
00  // 33 x50y108 CPE[3]
00  // 34 x50y108 CPE[4]
00  // 35 x50y108 CPE[5]
00  // 36 x50y108 CPE[6]
00  // 37 x50y108 CPE[7]
00  // 38 x50y108 CPE[8]
00  // 39 x50y108 CPE[9]
00  // 40 x49y107 INMUX plane 2,1
00  // 41 x49y107 INMUX plane 4,3
00  // 42 x49y107 INMUX plane 6,5
04  // 43 x49y107 INMUX plane 8,7
00  // 44 x49y107 INMUX plane 10,9
20  // 45 x49y107 INMUX plane 12,11
04  // 46 x49y108 INMUX plane 2,1
00  // 47 x49y108 INMUX plane 4,3
28  // 48 x49y108 INMUX plane 6,5
3F  // 49 x49y108 INMUX plane 8,7
00  // 50 x49y108 INMUX plane 10,9
2D  // 51 x49y108 INMUX plane 12,11
05  // 52 x50y107 INMUX plane 2,1
00  // 53 x50y107 INMUX plane 4,3
00  // 54 x50y107 INMUX plane 6,5
7D  // 55 x50y107 INMUX plane 8,7
00  // 56 x50y107 INMUX plane 10,9
00  // 57 x50y107 INMUX plane 12,11
05  // 58 x50y108 INMUX plane 2,1
00  // 59 x50y108 INMUX plane 4,3
00  // 60 x50y108 INMUX plane 6,5
3C  // 61 x50y108 INMUX plane 8,7
00  // 62 x50y108 INMUX plane 10,9
E0  // 63 x50y108 INMUX plane 12,11
00  // 64 x50y108 SB_BIG plane 1
00  // 65 x50y108 SB_BIG plane 1
01  // 66 x50y108 SB_DRIVE plane 2,1
DA  // 67 x50y108 SB_BIG plane 2
12  // 68 x50y108 SB_BIG plane 2
48  // 69 x50y108 SB_BIG plane 3
12  // 70 x50y108 SB_BIG plane 3
00  // 71 x50y108 SB_DRIVE plane 4,3
48  // 72 x50y108 SB_BIG plane 4
12  // 73 x50y108 SB_BIG plane 4
00  // 74 x50y108 SB_BIG plane 5
00  // 75 x50y108 SB_BIG plane 5
00  // 76 x50y108 SB_DRIVE plane 6,5
48  // 77 x50y108 SB_BIG plane 6
12  // 78 x50y108 SB_BIG plane 6
48  // 79 x50y108 SB_BIG plane 7
42  // 80 x50y108 SB_BIG plane 7
00  // 81 x50y108 SB_DRIVE plane 8,7
52  // 82 x50y108 SB_BIG plane 8
24  // 83 x50y108 SB_BIG plane 8
0B  // 84 x50y108 SB_BIG plane 9
70  // 85 x50y108 SB_BIG plane 9
0A  // 86 x50y108 SB_DRIVE plane 10,9
00  // 87 x50y108 SB_BIG plane 10
00  // 88 x50y108 SB_BIG plane 10
00  // 89 x50y108 SB_BIG plane 11
00  // 90 x50y108 SB_BIG plane 11
00  // 91 x50y108 SB_DRIVE plane 12,11
00  // 92 x50y108 SB_BIG plane 12
01  // 93 x50y108 SB_BIG plane 12
00  // 94 x49y107 SB_SML plane 1
80  // 95 x49y107 SB_SML plane 2,1
2A  // 96 x49y107 SB_SML plane 2
A8  // 97 x49y107 SB_SML plane 3
82  // 98 x49y107 SB_SML plane 4,3
2A  // 99 x49y107 SB_SML plane 4
00  // 100 x49y107 SB_SML plane 5
80  // 101 x49y107 SB_SML plane 6,5
2A  // 102 x49y107 SB_SML plane 6
A8  // 103 x49y107 SB_SML plane 7
80  // 104 x49y107 SB_SML plane 8,7
2A  // 105 x49y107 SB_SML plane 8
00  // 106 x49y107 SB_SML plane 9
00  // 107 x49y107 SB_SML plane 10,9
00  // 108 x49y107 SB_SML plane 10
00  // 109 x49y107 SB_SML plane 11
E0  // 110 x49y107 SB_SML plane 12,11
60  // 111 x49y107 SB_SML plane 12
BC // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x51y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E0C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
36 // y_sel: 107
8A // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E0CB
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x51y107 CPE[0]
00  //  1 x51y107 CPE[1]
00  //  2 x51y107 CPE[2]
00  //  3 x51y107 CPE[3]
00  //  4 x51y107 CPE[4]
00  //  5 x51y107 CPE[5]
00  //  6 x51y107 CPE[6]
00  //  7 x51y107 CPE[7]
00  //  8 x51y107 CPE[8]
00  //  9 x51y107 CPE[9]
00  // 10 x51y108 CPE[0]
00  // 11 x51y108 CPE[1]
00  // 12 x51y108 CPE[2]
00  // 13 x51y108 CPE[3]
00  // 14 x51y108 CPE[4]
00  // 15 x51y108 CPE[5]
00  // 16 x51y108 CPE[6]
00  // 17 x51y108 CPE[7]
00  // 18 x51y108 CPE[8]
00  // 19 x51y108 CPE[9]
00  // 20 x52y107 CPE[0]  _a468  C_ORAND/D///    
00  // 21 x52y107 CPE[1]
00  // 22 x52y107 CPE[2]
00  // 23 x52y107 CPE[3]
00  // 24 x52y107 CPE[4]
00  // 25 x52y107 CPE[5]
00  // 26 x52y107 CPE[6]
00  // 27 x52y107 CPE[7]
00  // 28 x52y107 CPE[8]
00  // 29 x52y107 CPE[9]
00  // 30 x52y108 CPE[0]  net1 = net2: _a427  C_AND/D//AND/D
00  // 31 x52y108 CPE[1]
00  // 32 x52y108 CPE[2]
00  // 33 x52y108 CPE[3]
00  // 34 x52y108 CPE[4]
00  // 35 x52y108 CPE[5]
00  // 36 x52y108 CPE[6]
00  // 37 x52y108 CPE[7]
00  // 38 x52y108 CPE[8]
00  // 39 x52y108 CPE[9]
03  // 40 x51y107 INMUX plane 2,1
00  // 41 x51y107 INMUX plane 4,3
00  // 42 x51y107 INMUX plane 6,5
00  // 43 x51y107 INMUX plane 8,7
00  // 44 x51y107 INMUX plane 10,9
08  // 45 x51y107 INMUX plane 12,11
03  // 46 x51y108 INMUX plane 2,1
00  // 47 x51y108 INMUX plane 4,3
18  // 48 x51y108 INMUX plane 6,5
03  // 49 x51y108 INMUX plane 8,7
01  // 50 x51y108 INMUX plane 10,9
00  // 51 x51y108 INMUX plane 12,11
2A  // 52 x52y107 INMUX plane 2,1
23  // 53 x52y107 INMUX plane 4,3
38  // 54 x52y107 INMUX plane 6,5
00  // 55 x52y107 INMUX plane 8,7
08  // 56 x52y107 INMUX plane 10,9
C0  // 57 x52y107 INMUX plane 12,11
0E  // 58 x52y108 INMUX plane 2,1
05  // 59 x52y108 INMUX plane 4,3
35  // 60 x52y108 INMUX plane 6,5
06  // 61 x52y108 INMUX plane 8,7
00  // 62 x52y108 INMUX plane 10,9
C0  // 63 x52y108 INMUX plane 12,11
00  // 64 x51y107 SB_BIG plane 1
20  // 65 x51y107 SB_BIG plane 1
00  // 66 x51y107 SB_DRIVE plane 2,1
00  // 67 x51y107 SB_BIG plane 2
00  // 68 x51y107 SB_BIG plane 2
48  // 69 x51y107 SB_BIG plane 3
12  // 70 x51y107 SB_BIG plane 3
20  // 71 x51y107 SB_DRIVE plane 4,3
61  // 72 x51y107 SB_BIG plane 4
12  // 73 x51y107 SB_BIG plane 4
00  // 74 x51y107 SB_BIG plane 5
00  // 75 x51y107 SB_BIG plane 5
00  // 76 x51y107 SB_DRIVE plane 6,5
00  // 77 x51y107 SB_BIG plane 6
00  // 78 x51y107 SB_BIG plane 6
48  // 79 x51y107 SB_BIG plane 7
12  // 80 x51y107 SB_BIG plane 7
00  // 81 x51y107 SB_DRIVE plane 8,7
08  // 82 x51y107 SB_BIG plane 8
42  // 83 x51y107 SB_BIG plane 8
0B  // 84 x51y107 SB_BIG plane 9
70  // 85 x51y107 SB_BIG plane 9
02  // 86 x51y107 SB_DRIVE plane 10,9
00  // 87 x51y107 SB_BIG plane 10
00  // 88 x51y107 SB_BIG plane 10
00  // 89 x51y107 SB_BIG plane 11
00  // 90 x51y107 SB_BIG plane 11
00  // 91 x51y107 SB_DRIVE plane 12,11
00  // 92 x51y107 SB_BIG plane 12
00  // 93 x51y107 SB_BIG plane 12
00  // 94 x52y108 SB_SML plane 1
00  // 95 x52y108 SB_SML plane 2,1
00  // 96 x52y108 SB_SML plane 2
A1  // 97 x52y108 SB_SML plane 3
80  // 98 x52y108 SB_SML plane 4,3
2A  // 99 x52y108 SB_SML plane 4
00  // 100 x52y108 SB_SML plane 5
00  // 101 x52y108 SB_SML plane 6,5
00  // 102 x52y108 SB_SML plane 6
38  // 103 x52y108 SB_SML plane 7
85  // 104 x52y108 SB_SML plane 8,7
22  // 105 x52y108 SB_SML plane 8
99 // -- CRC low byte
CD // -- CRC high byte


// Config Latches on x53y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E13B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
36 // y_sel: 107
52 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E143
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x53y107 CPE[0]  _a1562  C_////Bridge
00  //  1 x53y107 CPE[1]
00  //  2 x53y107 CPE[2]
00  //  3 x53y107 CPE[3]
00  //  4 x53y107 CPE[4]
00  //  5 x53y107 CPE[5]
00  //  6 x53y107 CPE[6]
00  //  7 x53y107 CPE[7]
00  //  8 x53y107 CPE[8]
00  //  9 x53y107 CPE[9]
00  // 10 x53y108 CPE[0]
00  // 11 x53y108 CPE[1]
00  // 12 x53y108 CPE[2]
00  // 13 x53y108 CPE[3]
00  // 14 x53y108 CPE[4]
00  // 15 x53y108 CPE[5]
00  // 16 x53y108 CPE[6]
00  // 17 x53y108 CPE[7]
00  // 18 x53y108 CPE[8]
00  // 19 x53y108 CPE[9]
00  // 20 x54y107 CPE[0]
00  // 21 x54y107 CPE[1]
00  // 22 x54y107 CPE[2]
00  // 23 x54y107 CPE[3]
00  // 24 x54y107 CPE[4]
00  // 25 x54y107 CPE[5]
00  // 26 x54y107 CPE[6]
00  // 27 x54y107 CPE[7]
00  // 28 x54y107 CPE[8]
00  // 29 x54y107 CPE[9]
00  // 30 x54y108 CPE[0]
00  // 31 x54y108 CPE[1]
00  // 32 x54y108 CPE[2]
00  // 33 x54y108 CPE[3]
00  // 34 x54y108 CPE[4]
00  // 35 x54y108 CPE[5]
00  // 36 x54y108 CPE[6]
00  // 37 x54y108 CPE[7]
00  // 38 x54y108 CPE[8]
00  // 39 x54y108 CPE[9]
00  // 40 x53y107 INMUX plane 2,1
00  // 41 x53y107 INMUX plane 4,3
00  // 42 x53y107 INMUX plane 6,5
00  // 43 x53y107 INMUX plane 8,7
01  // 44 x53y107 INMUX plane 10,9
00  // 45 x53y107 INMUX plane 12,11
08  // 46 x53y108 INMUX plane 2,1
01  // 47 x53y108 INMUX plane 4,3
00  // 48 x53y108 INMUX plane 6,5
01  // 49 x53y108 INMUX plane 8,7
00  // 50 x53y108 INMUX plane 10,9
00  // 51 x53y108 INMUX plane 12,11
00  // 52 x54y107 INMUX plane 2,1
00  // 53 x54y107 INMUX plane 4,3
40  // 54 x54y107 INMUX plane 6,5
18  // 55 x54y107 INMUX plane 8,7
40  // 56 x54y107 INMUX plane 10,9
00  // 57 x54y107 INMUX plane 12,11
00  // 58 x54y108 INMUX plane 2,1
01  // 59 x54y108 INMUX plane 4,3
40  // 60 x54y108 INMUX plane 6,5
01  // 61 x54y108 INMUX plane 8,7
40  // 62 x54y108 INMUX plane 10,9
00  // 63 x54y108 INMUX plane 12,11
93  // 64 x54y108 SB_BIG plane 1
32  // 65 x54y108 SB_BIG plane 1
00  // 66 x54y108 SB_DRIVE plane 2,1
00  // 67 x54y108 SB_BIG plane 2
00  // 68 x54y108 SB_BIG plane 2
11  // 69 x54y108 SB_BIG plane 3
00  // 70 x54y108 SB_BIG plane 3
01  // 71 x54y108 SB_DRIVE plane 4,3
00  // 72 x54y108 SB_BIG plane 4
00  // 73 x54y108 SB_BIG plane 4
48  // 74 x54y108 SB_BIG plane 5
12  // 75 x54y108 SB_BIG plane 5
00  // 76 x54y108 SB_DRIVE plane 6,5
00  // 77 x54y108 SB_BIG plane 6
00  // 78 x54y108 SB_BIG plane 6
00  // 79 x54y108 SB_BIG plane 7
00  // 80 x54y108 SB_BIG plane 7
00  // 81 x54y108 SB_DRIVE plane 8,7
00  // 82 x54y108 SB_BIG plane 8
30  // 83 x54y108 SB_BIG plane 8
00  // 84 x54y108 SB_BIG plane 9
00  // 85 x54y108 SB_BIG plane 9
00  // 86 x54y108 SB_DRIVE plane 10,9
00  // 87 x54y108 SB_BIG plane 10
00  // 88 x54y108 SB_BIG plane 10
00  // 89 x54y108 SB_BIG plane 11
00  // 90 x54y108 SB_BIG plane 11
00  // 91 x54y108 SB_DRIVE plane 12,11
00  // 92 x54y108 SB_BIG plane 12
00  // 93 x54y108 SB_BIG plane 12
28  // 94 x53y107 SB_SML plane 1
02  // 95 x53y107 SB_SML plane 2,1
04  // 96 x53y107 SB_SML plane 2
00  // 97 x53y107 SB_SML plane 3
00  // 98 x53y107 SB_SML plane 4,3
00  // 99 x53y107 SB_SML plane 4
A8  // 100 x53y107 SB_SML plane 5
02  // 101 x53y107 SB_SML plane 6,5
EB // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x55y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E1AF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
36 // y_sel: 107
5A // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E1B7
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x55y107 CPE[0]
00  //  1 x55y107 CPE[1]
00  //  2 x55y107 CPE[2]
00  //  3 x55y107 CPE[3]
00  //  4 x55y107 CPE[4]
00  //  5 x55y107 CPE[5]
00  //  6 x55y107 CPE[6]
00  //  7 x55y107 CPE[7]
00  //  8 x55y107 CPE[8]
00  //  9 x55y107 CPE[9]
00  // 10 x55y108 CPE[0]
00  // 11 x55y108 CPE[1]
00  // 12 x55y108 CPE[2]
00  // 13 x55y108 CPE[3]
00  // 14 x55y108 CPE[4]
00  // 15 x55y108 CPE[5]
00  // 16 x55y108 CPE[6]
00  // 17 x55y108 CPE[7]
00  // 18 x55y108 CPE[8]
00  // 19 x55y108 CPE[9]
00  // 20 x56y107 CPE[0]
00  // 21 x56y107 CPE[1]
00  // 22 x56y107 CPE[2]
00  // 23 x56y107 CPE[3]
00  // 24 x56y107 CPE[4]
00  // 25 x56y107 CPE[5]
00  // 26 x56y107 CPE[6]
00  // 27 x56y107 CPE[7]
00  // 28 x56y107 CPE[8]
00  // 29 x56y107 CPE[9]
00  // 30 x56y108 CPE[0]
00  // 31 x56y108 CPE[1]
00  // 32 x56y108 CPE[2]
00  // 33 x56y108 CPE[3]
00  // 34 x56y108 CPE[4]
00  // 35 x56y108 CPE[5]
00  // 36 x56y108 CPE[6]
00  // 37 x56y108 CPE[7]
00  // 38 x56y108 CPE[8]
00  // 39 x56y108 CPE[9]
00  // 40 x55y107 INMUX plane 2,1
00  // 41 x55y107 INMUX plane 4,3
00  // 42 x55y107 INMUX plane 6,5
00  // 43 x55y107 INMUX plane 8,7
00  // 44 x55y107 INMUX plane 10,9
00  // 45 x55y107 INMUX plane 12,11
00  // 46 x55y108 INMUX plane 2,1
01  // 47 x55y108 INMUX plane 4,3
00  // 48 x55y108 INMUX plane 6,5
00  // 49 x55y108 INMUX plane 8,7
00  // 50 x55y108 INMUX plane 10,9
00  // 51 x55y108 INMUX plane 12,11
00  // 52 x56y107 INMUX plane 2,1
00  // 53 x56y107 INMUX plane 4,3
00  // 54 x56y107 INMUX plane 6,5
00  // 55 x56y107 INMUX plane 8,7
00  // 56 x56y107 INMUX plane 10,9
00  // 57 x56y107 INMUX plane 12,11
00  // 58 x56y108 INMUX plane 2,1
01  // 59 x56y108 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x69y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E1F9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
36 // y_sel: 107
30 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E201
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x69y107 CPE[0]
00  //  1 x69y107 CPE[1]
00  //  2 x69y107 CPE[2]
00  //  3 x69y107 CPE[3]
00  //  4 x69y107 CPE[4]
00  //  5 x69y107 CPE[5]
00  //  6 x69y107 CPE[6]
00  //  7 x69y107 CPE[7]
00  //  8 x69y107 CPE[8]
00  //  9 x69y107 CPE[9]
00  // 10 x69y108 CPE[0]
00  // 11 x69y108 CPE[1]
00  // 12 x69y108 CPE[2]
00  // 13 x69y108 CPE[3]
00  // 14 x69y108 CPE[4]
00  // 15 x69y108 CPE[5]
00  // 16 x69y108 CPE[6]
00  // 17 x69y108 CPE[7]
00  // 18 x69y108 CPE[8]
00  // 19 x69y108 CPE[9]
00  // 20 x70y107 CPE[0]
00  // 21 x70y107 CPE[1]
00  // 22 x70y107 CPE[2]
00  // 23 x70y107 CPE[3]
00  // 24 x70y107 CPE[4]
00  // 25 x70y107 CPE[5]
00  // 26 x70y107 CPE[6]
00  // 27 x70y107 CPE[7]
00  // 28 x70y107 CPE[8]
00  // 29 x70y107 CPE[9]
00  // 30 x70y108 CPE[0]
00  // 31 x70y108 CPE[1]
00  // 32 x70y108 CPE[2]
00  // 33 x70y108 CPE[3]
00  // 34 x70y108 CPE[4]
00  // 35 x70y108 CPE[5]
00  // 36 x70y108 CPE[6]
00  // 37 x70y108 CPE[7]
00  // 38 x70y108 CPE[8]
00  // 39 x70y108 CPE[9]
00  // 40 x69y107 INMUX plane 2,1
00  // 41 x69y107 INMUX plane 4,3
00  // 42 x69y107 INMUX plane 6,5
00  // 43 x69y107 INMUX plane 8,7
00  // 44 x69y107 INMUX plane 10,9
00  // 45 x69y107 INMUX plane 12,11
00  // 46 x69y108 INMUX plane 2,1
00  // 47 x69y108 INMUX plane 4,3
00  // 48 x69y108 INMUX plane 6,5
00  // 49 x69y108 INMUX plane 8,7
00  // 50 x69y108 INMUX plane 10,9
00  // 51 x69y108 INMUX plane 12,11
00  // 52 x70y107 INMUX plane 2,1
00  // 53 x70y107 INMUX plane 4,3
00  // 54 x70y107 INMUX plane 6,5
00  // 55 x70y107 INMUX plane 8,7
00  // 56 x70y107 INMUX plane 10,9
00  // 57 x70y107 INMUX plane 12,11
00  // 58 x70y108 INMUX plane 2,1
00  // 59 x70y108 INMUX plane 4,3
00  // 60 x70y108 INMUX plane 6,5
00  // 61 x70y108 INMUX plane 8,7
00  // 62 x70y108 INMUX plane 10,9
00  // 63 x70y108 INMUX plane 12,11
00  // 64 x70y108 SB_BIG plane 1
00  // 65 x70y108 SB_BIG plane 1
00  // 66 x70y108 SB_DRIVE plane 2,1
00  // 67 x70y108 SB_BIG plane 2
00  // 68 x70y108 SB_BIG plane 2
31  // 69 x70y108 SB_BIG plane 3
00  // 70 x70y108 SB_BIG plane 3
01  // 71 x70y108 SB_DRIVE plane 4,3
B0 // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x71y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E24F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
36 // y_sel: 107
38 // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E257
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x71y107 CPE[0]
00  //  1 x71y107 CPE[1]
00  //  2 x71y107 CPE[2]
00  //  3 x71y107 CPE[3]
00  //  4 x71y107 CPE[4]
00  //  5 x71y107 CPE[5]
00  //  6 x71y107 CPE[6]
00  //  7 x71y107 CPE[7]
00  //  8 x71y107 CPE[8]
00  //  9 x71y107 CPE[9]
00  // 10 x71y108 CPE[0]
00  // 11 x71y108 CPE[1]
00  // 12 x71y108 CPE[2]
00  // 13 x71y108 CPE[3]
00  // 14 x71y108 CPE[4]
00  // 15 x71y108 CPE[5]
00  // 16 x71y108 CPE[6]
00  // 17 x71y108 CPE[7]
00  // 18 x71y108 CPE[8]
00  // 19 x71y108 CPE[9]
00  // 20 x72y107 CPE[0]
00  // 21 x72y107 CPE[1]
00  // 22 x72y107 CPE[2]
00  // 23 x72y107 CPE[3]
00  // 24 x72y107 CPE[4]
00  // 25 x72y107 CPE[5]
00  // 26 x72y107 CPE[6]
00  // 27 x72y107 CPE[7]
00  // 28 x72y107 CPE[8]
00  // 29 x72y107 CPE[9]
00  // 30 x72y108 CPE[0]
00  // 31 x72y108 CPE[1]
00  // 32 x72y108 CPE[2]
00  // 33 x72y108 CPE[3]
00  // 34 x72y108 CPE[4]
00  // 35 x72y108 CPE[5]
00  // 36 x72y108 CPE[6]
00  // 37 x72y108 CPE[7]
00  // 38 x72y108 CPE[8]
00  // 39 x72y108 CPE[9]
00  // 40 x71y107 INMUX plane 2,1
00  // 41 x71y107 INMUX plane 4,3
00  // 42 x71y107 INMUX plane 6,5
00  // 43 x71y107 INMUX plane 8,7
00  // 44 x71y107 INMUX plane 10,9
00  // 45 x71y107 INMUX plane 12,11
00  // 46 x71y108 INMUX plane 2,1
01  // 47 x71y108 INMUX plane 4,3
00  // 48 x71y108 INMUX plane 6,5
00  // 49 x71y108 INMUX plane 8,7
00  // 50 x71y108 INMUX plane 10,9
00  // 51 x71y108 INMUX plane 12,11
00  // 52 x72y107 INMUX plane 2,1
00  // 53 x72y107 INMUX plane 4,3
00  // 54 x72y107 INMUX plane 6,5
00  // 55 x72y107 INMUX plane 8,7
00  // 56 x72y107 INMUX plane 10,9
00  // 57 x72y107 INMUX plane 12,11
00  // 58 x72y108 INMUX plane 2,1
01  // 59 x72y108 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x81y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E299     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
36 // y_sel: 107
40 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E2A1
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x81y107 CPE[0]
00  //  1 x81y107 CPE[1]
00  //  2 x81y107 CPE[2]
00  //  3 x81y107 CPE[3]
00  //  4 x81y107 CPE[4]
00  //  5 x81y107 CPE[5]
00  //  6 x81y107 CPE[6]
00  //  7 x81y107 CPE[7]
00  //  8 x81y107 CPE[8]
00  //  9 x81y107 CPE[9]
00  // 10 x81y108 CPE[0]
00  // 11 x81y108 CPE[1]
00  // 12 x81y108 CPE[2]
00  // 13 x81y108 CPE[3]
00  // 14 x81y108 CPE[4]
00  // 15 x81y108 CPE[5]
00  // 16 x81y108 CPE[6]
00  // 17 x81y108 CPE[7]
00  // 18 x81y108 CPE[8]
00  // 19 x81y108 CPE[9]
00  // 20 x82y107 CPE[0]
00  // 21 x82y107 CPE[1]
00  // 22 x82y107 CPE[2]
00  // 23 x82y107 CPE[3]
00  // 24 x82y107 CPE[4]
00  // 25 x82y107 CPE[5]
00  // 26 x82y107 CPE[6]
00  // 27 x82y107 CPE[7]
00  // 28 x82y107 CPE[8]
00  // 29 x82y107 CPE[9]
00  // 30 x82y108 CPE[0]
00  // 31 x82y108 CPE[1]
00  // 32 x82y108 CPE[2]
00  // 33 x82y108 CPE[3]
00  // 34 x82y108 CPE[4]
00  // 35 x82y108 CPE[5]
00  // 36 x82y108 CPE[6]
00  // 37 x82y108 CPE[7]
00  // 38 x82y108 CPE[8]
00  // 39 x82y108 CPE[9]
00  // 40 x81y107 INMUX plane 2,1
00  // 41 x81y107 INMUX plane 4,3
00  // 42 x81y107 INMUX plane 6,5
00  // 43 x81y107 INMUX plane 8,7
00  // 44 x81y107 INMUX plane 10,9
00  // 45 x81y107 INMUX plane 12,11
00  // 46 x81y108 INMUX plane 2,1
00  // 47 x81y108 INMUX plane 4,3
00  // 48 x81y108 INMUX plane 6,5
00  // 49 x81y108 INMUX plane 8,7
00  // 50 x81y108 INMUX plane 10,9
00  // 51 x81y108 INMUX plane 12,11
00  // 52 x82y107 INMUX plane 2,1
00  // 53 x82y107 INMUX plane 4,3
00  // 54 x82y107 INMUX plane 6,5
00  // 55 x82y107 INMUX plane 8,7
00  // 56 x82y107 INMUX plane 10,9
00  // 57 x82y107 INMUX plane 12,11
00  // 58 x82y108 INMUX plane 2,1
00  // 59 x82y108 INMUX plane 4,3
00  // 60 x82y108 INMUX plane 6,5
00  // 61 x82y108 INMUX plane 8,7
00  // 62 x82y108 INMUX plane 10,9
00  // 63 x82y108 INMUX plane 12,11
00  // 64 x82y108 SB_BIG plane 1
00  // 65 x82y108 SB_BIG plane 1
00  // 66 x82y108 SB_DRIVE plane 2,1
00  // 67 x82y108 SB_BIG plane 2
00  // 68 x82y108 SB_BIG plane 2
29  // 69 x82y108 SB_BIG plane 3
1C // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x83y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E2ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
36 // y_sel: 107
28 // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E2F5
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x83y107 CPE[0]
00  //  1 x83y107 CPE[1]
00  //  2 x83y107 CPE[2]
00  //  3 x83y107 CPE[3]
00  //  4 x83y107 CPE[4]
00  //  5 x83y107 CPE[5]
00  //  6 x83y107 CPE[6]
00  //  7 x83y107 CPE[7]
00  //  8 x83y107 CPE[8]
00  //  9 x83y107 CPE[9]
00  // 10 x83y108 CPE[0]
00  // 11 x83y108 CPE[1]
00  // 12 x83y108 CPE[2]
00  // 13 x83y108 CPE[3]
00  // 14 x83y108 CPE[4]
00  // 15 x83y108 CPE[5]
00  // 16 x83y108 CPE[6]
00  // 17 x83y108 CPE[7]
00  // 18 x83y108 CPE[8]
00  // 19 x83y108 CPE[9]
00  // 20 x84y107 CPE[0]
00  // 21 x84y107 CPE[1]
00  // 22 x84y107 CPE[2]
00  // 23 x84y107 CPE[3]
00  // 24 x84y107 CPE[4]
00  // 25 x84y107 CPE[5]
00  // 26 x84y107 CPE[6]
00  // 27 x84y107 CPE[7]
00  // 28 x84y107 CPE[8]
00  // 29 x84y107 CPE[9]
00  // 30 x84y108 CPE[0]
00  // 31 x84y108 CPE[1]
00  // 32 x84y108 CPE[2]
00  // 33 x84y108 CPE[3]
00  // 34 x84y108 CPE[4]
00  // 35 x84y108 CPE[5]
00  // 36 x84y108 CPE[6]
00  // 37 x84y108 CPE[7]
00  // 38 x84y108 CPE[8]
00  // 39 x84y108 CPE[9]
00  // 40 x83y107 INMUX plane 2,1
00  // 41 x83y107 INMUX plane 4,3
00  // 42 x83y107 INMUX plane 6,5
00  // 43 x83y107 INMUX plane 8,7
00  // 44 x83y107 INMUX plane 10,9
00  // 45 x83y107 INMUX plane 12,11
00  // 46 x83y108 INMUX plane 2,1
01  // 47 x83y108 INMUX plane 4,3
00  // 48 x83y108 INMUX plane 6,5
00  // 49 x83y108 INMUX plane 8,7
00  // 50 x83y108 INMUX plane 10,9
00  // 51 x83y108 INMUX plane 12,11
00  // 52 x84y107 INMUX plane 2,1
00  // 53 x84y107 INMUX plane 4,3
00  // 54 x84y107 INMUX plane 6,5
00  // 55 x84y107 INMUX plane 8,7
00  // 56 x84y107 INMUX plane 10,9
00  // 57 x84y107 INMUX plane 12,11
00  // 58 x84y108 INMUX plane 2,1
01  // 59 x84y108 INMUX plane 4,3
00  // 60 x84y108 INMUX plane 6,5
00  // 61 x84y108 INMUX plane 8,7
00  // 62 x84y108 INMUX plane 10,9
00  // 63 x84y108 INMUX plane 12,11
00  // 64 x83y107 SB_BIG plane 1
00  // 65 x83y107 SB_BIG plane 1
00  // 66 x83y107 SB_DRIVE plane 2,1
00  // 67 x83y107 SB_BIG plane 2
00  // 68 x83y107 SB_BIG plane 2
00  // 69 x83y107 SB_BIG plane 3
00  // 70 x83y107 SB_BIG plane 3
00  // 71 x83y107 SB_DRIVE plane 4,3
00  // 72 x83y107 SB_BIG plane 4
00  // 73 x83y107 SB_BIG plane 4
00  // 74 x83y107 SB_BIG plane 5
00  // 75 x83y107 SB_BIG plane 5
00  // 76 x83y107 SB_DRIVE plane 6,5
00  // 77 x83y107 SB_BIG plane 6
00  // 78 x83y107 SB_BIG plane 6
00  // 79 x83y107 SB_BIG plane 7
00  // 80 x83y107 SB_BIG plane 7
00  // 81 x83y107 SB_DRIVE plane 8,7
00  // 82 x83y107 SB_BIG plane 8
00  // 83 x83y107 SB_BIG plane 8
00  // 84 x83y107 SB_BIG plane 9
00  // 85 x83y107 SB_BIG plane 9
00  // 86 x83y107 SB_DRIVE plane 10,9
00  // 87 x83y107 SB_BIG plane 10
00  // 88 x83y107 SB_BIG plane 10
00  // 89 x83y107 SB_BIG plane 11
00  // 90 x83y107 SB_BIG plane 11
00  // 91 x83y107 SB_DRIVE plane 12,11
00  // 92 x83y107 SB_BIG plane 12
00  // 93 x83y107 SB_BIG plane 12
00  // 94 x84y108 SB_SML plane 1
00  // 95 x84y108 SB_SML plane 2,1
00  // 96 x84y108 SB_SML plane 2
30  // 97 x84y108 SB_SML plane 3
4C // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x85y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E35D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
36 // y_sel: 107
F0 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E365
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x85y107 CPE[0]
00  //  1 x85y107 CPE[1]
00  //  2 x85y107 CPE[2]
00  //  3 x85y107 CPE[3]
00  //  4 x85y107 CPE[4]
00  //  5 x85y107 CPE[5]
00  //  6 x85y107 CPE[6]
00  //  7 x85y107 CPE[7]
00  //  8 x85y107 CPE[8]
00  //  9 x85y107 CPE[9]
00  // 10 x85y108 CPE[0]
00  // 11 x85y108 CPE[1]
00  // 12 x85y108 CPE[2]
00  // 13 x85y108 CPE[3]
00  // 14 x85y108 CPE[4]
00  // 15 x85y108 CPE[5]
00  // 16 x85y108 CPE[6]
00  // 17 x85y108 CPE[7]
00  // 18 x85y108 CPE[8]
00  // 19 x85y108 CPE[9]
00  // 20 x86y107 CPE[0]
00  // 21 x86y107 CPE[1]
00  // 22 x86y107 CPE[2]
00  // 23 x86y107 CPE[3]
00  // 24 x86y107 CPE[4]
00  // 25 x86y107 CPE[5]
00  // 26 x86y107 CPE[6]
00  // 27 x86y107 CPE[7]
00  // 28 x86y107 CPE[8]
00  // 29 x86y107 CPE[9]
00  // 30 x86y108 CPE[0]
00  // 31 x86y108 CPE[1]
00  // 32 x86y108 CPE[2]
00  // 33 x86y108 CPE[3]
00  // 34 x86y108 CPE[4]
00  // 35 x86y108 CPE[5]
00  // 36 x86y108 CPE[6]
00  // 37 x86y108 CPE[7]
00  // 38 x86y108 CPE[8]
00  // 39 x86y108 CPE[9]
00  // 40 x85y107 INMUX plane 2,1
00  // 41 x85y107 INMUX plane 4,3
00  // 42 x85y107 INMUX plane 6,5
00  // 43 x85y107 INMUX plane 8,7
00  // 44 x85y107 INMUX plane 10,9
00  // 45 x85y107 INMUX plane 12,11
00  // 46 x85y108 INMUX plane 2,1
01  // 47 x85y108 INMUX plane 4,3
00  // 48 x85y108 INMUX plane 6,5
00  // 49 x85y108 INMUX plane 8,7
00  // 50 x85y108 INMUX plane 10,9
00  // 51 x85y108 INMUX plane 12,11
00  // 52 x86y107 INMUX plane 2,1
00  // 53 x86y107 INMUX plane 4,3
00  // 54 x86y107 INMUX plane 6,5
00  // 55 x86y107 INMUX plane 8,7
00  // 56 x86y107 INMUX plane 10,9
00  // 57 x86y107 INMUX plane 12,11
00  // 58 x86y108 INMUX plane 2,1
01  // 59 x86y108 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x161y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E3A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
36 // y_sel: 107
44 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E3AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y107
00  // 14 right_edge_EN1 at x163y107
00  // 15 right_edge_EN2 at x163y107
00  // 16 right_edge_EN0 at x163y108
00  // 17 right_edge_EN1 at x163y108
00  // 18 right_edge_EN2 at x163y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y108 SB_BIG plane 1
12  // 65 x162y108 SB_BIG plane 1
00  // 66 x162y108 SB_DRIVE plane 2,1
48  // 67 x162y108 SB_BIG plane 2
12  // 68 x162y108 SB_BIG plane 2
48  // 69 x162y108 SB_BIG plane 3
12  // 70 x162y108 SB_BIG plane 3
00  // 71 x162y108 SB_DRIVE plane 4,3
48  // 72 x162y108 SB_BIG plane 4
12  // 73 x162y108 SB_BIG plane 4
48  // 74 x162y108 SB_BIG plane 5
12  // 75 x162y108 SB_BIG plane 5
00  // 76 x162y108 SB_DRIVE plane 6,5
48  // 77 x162y108 SB_BIG plane 6
12  // 78 x162y108 SB_BIG plane 6
48  // 79 x162y108 SB_BIG plane 7
12  // 80 x162y108 SB_BIG plane 7
00  // 81 x162y108 SB_DRIVE plane 8,7
48  // 82 x162y108 SB_BIG plane 8
12  // 83 x162y108 SB_BIG plane 8
48  // 84 x162y108 SB_BIG plane 9
12  // 85 x162y108 SB_BIG plane 9
00  // 86 x162y108 SB_DRIVE plane 10,9
48  // 87 x162y108 SB_BIG plane 10
12  // 88 x162y108 SB_BIG plane 10
48  // 89 x162y108 SB_BIG plane 11
12  // 90 x162y108 SB_BIG plane 11
00  // 91 x162y108 SB_DRIVE plane 12,11
48  // 92 x162y108 SB_BIG plane 12
12  // 93 x162y108 SB_BIG plane 12
A8  // 94 x161y107 SB_SML plane 1
82  // 95 x161y107 SB_SML plane 2,1
2A  // 96 x161y107 SB_SML plane 2
A8  // 97 x161y107 SB_SML plane 3
82  // 98 x161y107 SB_SML plane 4,3
2A  // 99 x161y107 SB_SML plane 4
A8  // 100 x161y107 SB_SML plane 5
82  // 101 x161y107 SB_SML plane 6,5
2A  // 102 x161y107 SB_SML plane 6
A8  // 103 x161y107 SB_SML plane 7
82  // 104 x161y107 SB_SML plane 8,7
2A  // 105 x161y107 SB_SML plane 8
A8  // 106 x161y107 SB_SML plane 9
82  // 107 x161y107 SB_SML plane 10,9
2A  // 108 x161y107 SB_SML plane 10
A8  // 109 x161y107 SB_SML plane 11
82  // 110 x161y107 SB_SML plane 12,11
2A  // 111 x161y107 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E425     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
37 // y_sel: 109
E2 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E42D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y109
00  // 14 left_edge_EN1 at x-2y109
00  // 15 left_edge_EN2 at x-2y109
00  // 16 left_edge_EN0 at x-2y110
00  // 17 left_edge_EN1 at x-2y110
00  // 18 left_edge_EN2 at x-2y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y110 SB_BIG plane 1
12  // 65 x0y110 SB_BIG plane 1
00  // 66 x0y110 SB_DRIVE plane 2,1
48  // 67 x0y110 SB_BIG plane 2
12  // 68 x0y110 SB_BIG plane 2
48  // 69 x0y110 SB_BIG plane 3
12  // 70 x0y110 SB_BIG plane 3
00  // 71 x0y110 SB_DRIVE plane 4,3
48  // 72 x0y110 SB_BIG plane 4
12  // 73 x0y110 SB_BIG plane 4
48  // 74 x0y110 SB_BIG plane 5
12  // 75 x0y110 SB_BIG plane 5
00  // 76 x0y110 SB_DRIVE plane 6,5
48  // 77 x0y110 SB_BIG plane 6
12  // 78 x0y110 SB_BIG plane 6
48  // 79 x0y110 SB_BIG plane 7
12  // 80 x0y110 SB_BIG plane 7
00  // 81 x0y110 SB_DRIVE plane 8,7
48  // 82 x0y110 SB_BIG plane 8
12  // 83 x0y110 SB_BIG plane 8
48  // 84 x0y110 SB_BIG plane 9
12  // 85 x0y110 SB_BIG plane 9
00  // 86 x0y110 SB_DRIVE plane 10,9
48  // 87 x0y110 SB_BIG plane 10
12  // 88 x0y110 SB_BIG plane 10
48  // 89 x0y110 SB_BIG plane 11
12  // 90 x0y110 SB_BIG plane 11
00  // 91 x0y110 SB_DRIVE plane 12,11
48  // 92 x0y110 SB_BIG plane 12
12  // 93 x0y110 SB_BIG plane 12
A8  // 94 x-1y109 SB_SML plane 1
82  // 95 x-1y109 SB_SML plane 2,1
2A  // 96 x-1y109 SB_SML plane 2
A8  // 97 x-1y109 SB_SML plane 3
82  // 98 x-1y109 SB_SML plane 4,3
2A  // 99 x-1y109 SB_SML plane 4
A8  // 100 x-1y109 SB_SML plane 5
82  // 101 x-1y109 SB_SML plane 6,5
2A  // 102 x-1y109 SB_SML plane 6
A8  // 103 x-1y109 SB_SML plane 7
82  // 104 x-1y109 SB_SML plane 8,7
2A  // 105 x-1y109 SB_SML plane 8
A8  // 106 x-1y109 SB_SML plane 9
82  // 107 x-1y109 SB_SML plane 10,9
2A  // 108 x-1y109 SB_SML plane 10
A8  // 109 x-1y109 SB_SML plane 11
82  // 110 x-1y109 SB_SML plane 12,11
2A  // 111 x-1y109 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E4A3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
37 // y_sel: 109
92 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E4AB
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x19y109 CPE[0]
00  //  1 x19y109 CPE[1]
00  //  2 x19y109 CPE[2]
00  //  3 x19y109 CPE[3]
00  //  4 x19y109 CPE[4]
00  //  5 x19y109 CPE[5]
00  //  6 x19y109 CPE[6]
00  //  7 x19y109 CPE[7]
00  //  8 x19y109 CPE[8]
00  //  9 x19y109 CPE[9]
00  // 10 x19y110 CPE[0]
00  // 11 x19y110 CPE[1]
00  // 12 x19y110 CPE[2]
00  // 13 x19y110 CPE[3]
00  // 14 x19y110 CPE[4]
00  // 15 x19y110 CPE[5]
00  // 16 x19y110 CPE[6]
00  // 17 x19y110 CPE[7]
00  // 18 x19y110 CPE[8]
00  // 19 x19y110 CPE[9]
00  // 20 x20y109 CPE[0]  _a1410  C_AND////    
00  // 21 x20y109 CPE[1]
00  // 22 x20y109 CPE[2]
00  // 23 x20y109 CPE[3]
00  // 24 x20y109 CPE[4]
00  // 25 x20y109 CPE[5]
00  // 26 x20y109 CPE[6]
00  // 27 x20y109 CPE[7]
00  // 28 x20y109 CPE[8]
00  // 29 x20y109 CPE[9]
00  // 30 x20y110 CPE[0]
00  // 31 x20y110 CPE[1]
00  // 32 x20y110 CPE[2]
00  // 33 x20y110 CPE[3]
00  // 34 x20y110 CPE[4]
00  // 35 x20y110 CPE[5]
00  // 36 x20y110 CPE[6]
00  // 37 x20y110 CPE[7]
00  // 38 x20y110 CPE[8]
00  // 39 x20y110 CPE[9]
00  // 40 x19y109 INMUX plane 2,1
00  // 41 x19y109 INMUX plane 4,3
00  // 42 x19y109 INMUX plane 6,5
00  // 43 x19y109 INMUX plane 8,7
00  // 44 x19y109 INMUX plane 10,9
00  // 45 x19y109 INMUX plane 12,11
00  // 46 x19y110 INMUX plane 2,1
00  // 47 x19y110 INMUX plane 4,3
00  // 48 x19y110 INMUX plane 6,5
00  // 49 x19y110 INMUX plane 8,7
00  // 50 x19y110 INMUX plane 10,9
00  // 51 x19y110 INMUX plane 12,11
04  // 52 x20y109 INMUX plane 2,1
00  // 53 x20y109 INMUX plane 4,3
06  // 54 x20y109 INMUX plane 6,5
29  // 55 x20y109 INMUX plane 8,7
80  // 56 x20y109 INMUX plane 10,9
00  // 57 x20y109 INMUX plane 12,11
00  // 58 x20y110 INMUX plane 2,1
00  // 59 x20y110 INMUX plane 4,3
00  // 60 x20y110 INMUX plane 6,5
00  // 61 x20y110 INMUX plane 8,7
00  // 62 x20y110 INMUX plane 10,9
00  // 63 x20y110 INMUX plane 12,11
00  // 64 x20y110 SB_BIG plane 1
00  // 65 x20y110 SB_BIG plane 1
00  // 66 x20y110 SB_DRIVE plane 2,1
00  // 67 x20y110 SB_BIG plane 2
00  // 68 x20y110 SB_BIG plane 2
48  // 69 x20y110 SB_BIG plane 3
12  // 70 x20y110 SB_BIG plane 3
00  // 71 x20y110 SB_DRIVE plane 4,3
00  // 72 x20y110 SB_BIG plane 4
00  // 73 x20y110 SB_BIG plane 4
00  // 74 x20y110 SB_BIG plane 5
00  // 75 x20y110 SB_BIG plane 5
00  // 76 x20y110 SB_DRIVE plane 6,5
00  // 77 x20y110 SB_BIG plane 6
00  // 78 x20y110 SB_BIG plane 6
48  // 79 x20y110 SB_BIG plane 7
12  // 80 x20y110 SB_BIG plane 7
00  // 81 x20y110 SB_DRIVE plane 8,7
00  // 82 x20y110 SB_BIG plane 8
00  // 83 x20y110 SB_BIG plane 8
00  // 84 x20y110 SB_BIG plane 9
20  // 85 x20y110 SB_BIG plane 9
00  // 86 x20y110 SB_DRIVE plane 10,9
00  // 87 x20y110 SB_BIG plane 10
00  // 88 x20y110 SB_BIG plane 10
00  // 89 x20y110 SB_BIG plane 11
00  // 90 x20y110 SB_BIG plane 11
00  // 91 x20y110 SB_DRIVE plane 12,11
00  // 92 x20y110 SB_BIG plane 12
00  // 93 x20y110 SB_BIG plane 12
00  // 94 x19y109 SB_SML plane 1
00  // 95 x19y109 SB_SML plane 2,1
00  // 96 x19y109 SB_SML plane 2
A8  // 97 x19y109 SB_SML plane 3
02  // 98 x19y109 SB_SML plane 4,3
00  // 99 x19y109 SB_SML plane 4
00  // 100 x19y109 SB_SML plane 5
00  // 101 x19y109 SB_SML plane 6,5
00  // 102 x19y109 SB_SML plane 6
A8  // 103 x19y109 SB_SML plane 7
02  // 104 x19y109 SB_SML plane 8,7
90 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x21y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E51A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
37 // y_sel: 109
4A // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E522
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x21y109 CPE[0]  net1 = net2: _a652  C_ADDF2///ADDF2/
00  //  1 x21y109 CPE[1]
00  //  2 x21y109 CPE[2]
00  //  3 x21y109 CPE[3]
00  //  4 x21y109 CPE[4]
00  //  5 x21y109 CPE[5]
00  //  6 x21y109 CPE[6]
00  //  7 x21y109 CPE[7]
00  //  8 x21y109 CPE[8]
00  //  9 x21y109 CPE[9]
00  // 10 x21y110 CPE[0]  net1 = net2: _a654  C_ADDF2///ADDF2/
00  // 11 x21y110 CPE[1]
00  // 12 x21y110 CPE[2]
00  // 13 x21y110 CPE[3]
00  // 14 x21y110 CPE[4]
00  // 15 x21y110 CPE[5]
00  // 16 x21y110 CPE[6]
00  // 17 x21y110 CPE[7]
00  // 18 x21y110 CPE[8]
00  // 19 x21y110 CPE[9]
00  // 20 x22y109 CPE[0]  _a793  C_/C_0_1///    
00  // 21 x22y109 CPE[1]
00  // 22 x22y109 CPE[2]
00  // 23 x22y109 CPE[3]
00  // 24 x22y109 CPE[4]
00  // 25 x22y109 CPE[5]
00  // 26 x22y109 CPE[6]
00  // 27 x22y109 CPE[7]
00  // 28 x22y109 CPE[8]
00  // 29 x22y109 CPE[9]
00  // 30 x22y110 CPE[0]  net1 = net2: _a786  C_ADDF2///ADDF2/
00  // 31 x22y110 CPE[1]
00  // 32 x22y110 CPE[2]
00  // 33 x22y110 CPE[3]
00  // 34 x22y110 CPE[4]
00  // 35 x22y110 CPE[5]
00  // 36 x22y110 CPE[6]
00  // 37 x22y110 CPE[7]
00  // 38 x22y110 CPE[8]
00  // 39 x22y110 CPE[9]
07  // 40 x21y109 INMUX plane 2,1
00  // 41 x21y109 INMUX plane 4,3
03  // 42 x21y109 INMUX plane 6,5
04  // 43 x21y109 INMUX plane 8,7
04  // 44 x21y109 INMUX plane 10,9
00  // 45 x21y109 INMUX plane 12,11
28  // 46 x21y110 INMUX plane 2,1
00  // 47 x21y110 INMUX plane 4,3
38  // 48 x21y110 INMUX plane 6,5
1C  // 49 x21y110 INMUX plane 8,7
28  // 50 x21y110 INMUX plane 10,9
00  // 51 x21y110 INMUX plane 12,11
00  // 52 x22y109 INMUX plane 2,1
05  // 53 x22y109 INMUX plane 4,3
80  // 54 x22y109 INMUX plane 6,5
05  // 55 x22y109 INMUX plane 8,7
80  // 56 x22y109 INMUX plane 10,9
00  // 57 x22y109 INMUX plane 12,11
00  // 58 x22y110 INMUX plane 2,1
28  // 59 x22y110 INMUX plane 4,3
87  // 60 x22y110 INMUX plane 6,5
04  // 61 x22y110 INMUX plane 8,7
81  // 62 x22y110 INMUX plane 10,9
00  // 63 x22y110 INMUX plane 12,11
48  // 64 x21y109 SB_BIG plane 1
12  // 65 x21y109 SB_BIG plane 1
00  // 66 x21y109 SB_DRIVE plane 2,1
08  // 67 x21y109 SB_BIG plane 2
12  // 68 x21y109 SB_BIG plane 2
48  // 69 x21y109 SB_BIG plane 3
12  // 70 x21y109 SB_BIG plane 3
00  // 71 x21y109 SB_DRIVE plane 4,3
41  // 72 x21y109 SB_BIG plane 4
12  // 73 x21y109 SB_BIG plane 4
48  // 74 x21y109 SB_BIG plane 5
12  // 75 x21y109 SB_BIG plane 5
00  // 76 x21y109 SB_DRIVE plane 6,5
08  // 77 x21y109 SB_BIG plane 6
12  // 78 x21y109 SB_BIG plane 6
48  // 79 x21y109 SB_BIG plane 7
12  // 80 x21y109 SB_BIG plane 7
00  // 81 x21y109 SB_DRIVE plane 8,7
41  // 82 x21y109 SB_BIG plane 8
12  // 83 x21y109 SB_BIG plane 8
48  // 84 x21y109 SB_BIG plane 9
12  // 85 x21y109 SB_BIG plane 9
00  // 86 x21y109 SB_DRIVE plane 10,9
48  // 87 x21y109 SB_BIG plane 10
12  // 88 x21y109 SB_BIG plane 10
48  // 89 x21y109 SB_BIG plane 11
12  // 90 x21y109 SB_BIG plane 11
00  // 91 x21y109 SB_DRIVE plane 12,11
48  // 92 x21y109 SB_BIG plane 12
12  // 93 x21y109 SB_BIG plane 12
A1  // 94 x22y110 SB_SML plane 1
82  // 95 x22y110 SB_SML plane 2,1
2A  // 96 x22y110 SB_SML plane 2
A8  // 97 x22y110 SB_SML plane 3
84  // 98 x22y110 SB_SML plane 4,3
2E  // 99 x22y110 SB_SML plane 4
A1  // 100 x22y110 SB_SML plane 5
82  // 101 x22y110 SB_SML plane 6,5
2A  // 102 x22y110 SB_SML plane 6
A8  // 103 x22y110 SB_SML plane 7
82  // 104 x22y110 SB_SML plane 8,7
2A  // 105 x22y110 SB_SML plane 8
A8  // 106 x22y110 SB_SML plane 9
84  // 107 x22y110 SB_SML plane 10,9
2A  // 108 x22y110 SB_SML plane 10
A8  // 109 x22y110 SB_SML plane 11
82  // 110 x22y110 SB_SML plane 12,11
2A  // 111 x22y110 SB_SML plane 12
5F // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x23y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E598     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
37 // y_sel: 109
42 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E5A0
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x23y109 CPE[0]  _a1413  C_///AND/
00  //  1 x23y109 CPE[1]
00  //  2 x23y109 CPE[2]
00  //  3 x23y109 CPE[3]
00  //  4 x23y109 CPE[4]
00  //  5 x23y109 CPE[5]
00  //  6 x23y109 CPE[6]
00  //  7 x23y109 CPE[7]
00  //  8 x23y109 CPE[8]
00  //  9 x23y109 CPE[9]
00  // 10 x23y110 CPE[0]
00  // 11 x23y110 CPE[1]
00  // 12 x23y110 CPE[2]
00  // 13 x23y110 CPE[3]
00  // 14 x23y110 CPE[4]
00  // 15 x23y110 CPE[5]
00  // 16 x23y110 CPE[6]
00  // 17 x23y110 CPE[7]
00  // 18 x23y110 CPE[8]
00  // 19 x23y110 CPE[9]
00  // 20 x24y109 CPE[0]  net1 = net2: _a517  C_AND/D//AND/D
00  // 21 x24y109 CPE[1]
00  // 22 x24y109 CPE[2]
00  // 23 x24y109 CPE[3]
00  // 24 x24y109 CPE[4]
00  // 25 x24y109 CPE[5]
00  // 26 x24y109 CPE[6]
00  // 27 x24y109 CPE[7]
00  // 28 x24y109 CPE[8]
00  // 29 x24y109 CPE[9]
00  // 30 x24y110 CPE[0]  _a1610  C_////Bridge
00  // 31 x24y110 CPE[1]
00  // 32 x24y110 CPE[2]
00  // 33 x24y110 CPE[3]
00  // 34 x24y110 CPE[4]
00  // 35 x24y110 CPE[5]
00  // 36 x24y110 CPE[6]
00  // 37 x24y110 CPE[7]
00  // 38 x24y110 CPE[8]
00  // 39 x24y110 CPE[9]
16  // 40 x23y109 INMUX plane 2,1
0C  // 41 x23y109 INMUX plane 4,3
01  // 42 x23y109 INMUX plane 6,5
08  // 43 x23y109 INMUX plane 8,7
00  // 44 x23y109 INMUX plane 10,9
03  // 45 x23y109 INMUX plane 12,11
01  // 46 x23y110 INMUX plane 2,1
22  // 47 x23y110 INMUX plane 4,3
01  // 48 x23y110 INMUX plane 6,5
22  // 49 x23y110 INMUX plane 8,7
00  // 50 x23y110 INMUX plane 10,9
00  // 51 x23y110 INMUX plane 12,11
26  // 52 x24y109 INMUX plane 2,1
00  // 53 x24y109 INMUX plane 4,3
64  // 54 x24y109 INMUX plane 6,5
08  // 55 x24y109 INMUX plane 8,7
5B  // 56 x24y109 INMUX plane 10,9
00  // 57 x24y109 INMUX plane 12,11
23  // 58 x24y110 INMUX plane 2,1
10  // 59 x24y110 INMUX plane 4,3
41  // 60 x24y110 INMUX plane 6,5
00  // 61 x24y110 INMUX plane 8,7
58  // 62 x24y110 INMUX plane 10,9
04  // 63 x24y110 INMUX plane 12,11
50  // 64 x24y110 SB_BIG plane 1
36  // 65 x24y110 SB_BIG plane 1
00  // 66 x24y110 SB_DRIVE plane 2,1
00  // 67 x24y110 SB_BIG plane 2
00  // 68 x24y110 SB_BIG plane 2
48  // 69 x24y110 SB_BIG plane 3
10  // 70 x24y110 SB_BIG plane 3
10  // 71 x24y110 SB_DRIVE plane 4,3
8B  // 72 x24y110 SB_BIG plane 4
36  // 73 x24y110 SB_BIG plane 4
50  // 74 x24y110 SB_BIG plane 5
06  // 75 x24y110 SB_BIG plane 5
00  // 76 x24y110 SB_DRIVE plane 6,5
42  // 77 x24y110 SB_BIG plane 6
06  // 78 x24y110 SB_BIG plane 6
48  // 79 x24y110 SB_BIG plane 7
10  // 80 x24y110 SB_BIG plane 7
00  // 81 x24y110 SB_DRIVE plane 8,7
48  // 82 x24y110 SB_BIG plane 8
12  // 83 x24y110 SB_BIG plane 8
00  // 84 x24y110 SB_BIG plane 9
70  // 85 x24y110 SB_BIG plane 9
00  // 86 x24y110 SB_DRIVE plane 10,9
00  // 87 x24y110 SB_BIG plane 10
40  // 88 x24y110 SB_BIG plane 10
00  // 89 x24y110 SB_BIG plane 11
00  // 90 x24y110 SB_BIG plane 11
00  // 91 x24y110 SB_DRIVE plane 12,11
00  // 92 x24y110 SB_BIG plane 12
00  // 93 x24y110 SB_BIG plane 12
A8  // 94 x23y109 SB_SML plane 1
02  // 95 x23y109 SB_SML plane 2,1
00  // 96 x23y109 SB_SML plane 2
A8  // 97 x23y109 SB_SML plane 3
82  // 98 x23y109 SB_SML plane 4,3
2E  // 99 x23y109 SB_SML plane 4
A8  // 100 x23y109 SB_SML plane 5
22  // 101 x23y109 SB_SML plane 6,5
1A  // 102 x23y109 SB_SML plane 6
A8  // 103 x23y109 SB_SML plane 7
12  // 104 x23y109 SB_SML plane 8,7
2A  // 105 x23y109 SB_SML plane 8
0B  // 106 x23y109 SB_SML plane 9
06  // 107 x23y109 SB_SML plane 10,9
8C // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x25y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E612     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
37 // y_sel: 109
9A // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E61A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y109 CPE[0]  _a232  C_MX2b////    
00  //  1 x25y109 CPE[1]
00  //  2 x25y109 CPE[2]
00  //  3 x25y109 CPE[3]
00  //  4 x25y109 CPE[4]
00  //  5 x25y109 CPE[5]
00  //  6 x25y109 CPE[6]
00  //  7 x25y109 CPE[7]
00  //  8 x25y109 CPE[8]
00  //  9 x25y109 CPE[9]
00  // 10 x25y110 CPE[0]  _a304  C_MX2b////    
00  // 11 x25y110 CPE[1]
00  // 12 x25y110 CPE[2]
00  // 13 x25y110 CPE[3]
00  // 14 x25y110 CPE[4]
00  // 15 x25y110 CPE[5]
00  // 16 x25y110 CPE[6]
00  // 17 x25y110 CPE[7]
00  // 18 x25y110 CPE[8]
00  // 19 x25y110 CPE[9]
00  // 20 x26y109 CPE[0]  net1 = net2: _a759  C_ADDF2/D//ADDF2/
00  // 21 x26y109 CPE[1]
00  // 22 x26y109 CPE[2]
00  // 23 x26y109 CPE[3]
00  // 24 x26y109 CPE[4]
00  // 25 x26y109 CPE[5]
00  // 26 x26y109 CPE[6]
00  // 27 x26y109 CPE[7]
00  // 28 x26y109 CPE[8]
00  // 29 x26y109 CPE[9]
00  // 30 x26y110 CPE[0]  net1 = net2: _a761  C_ADDF2/D//ADDF2/
00  // 31 x26y110 CPE[1]
00  // 32 x26y110 CPE[2]
00  // 33 x26y110 CPE[3]
00  // 34 x26y110 CPE[4]
00  // 35 x26y110 CPE[5]
00  // 36 x26y110 CPE[6]
00  // 37 x26y110 CPE[7]
00  // 38 x26y110 CPE[8]
00  // 39 x26y110 CPE[9]
14  // 40 x25y109 INMUX plane 2,1
35  // 41 x25y109 INMUX plane 4,3
2F  // 42 x25y109 INMUX plane 6,5
06  // 43 x25y109 INMUX plane 8,7
24  // 44 x25y109 INMUX plane 10,9
00  // 45 x25y109 INMUX plane 12,11
09  // 46 x25y110 INMUX plane 2,1
08  // 47 x25y110 INMUX plane 4,3
2D  // 48 x25y110 INMUX plane 6,5
00  // 49 x25y110 INMUX plane 8,7
20  // 50 x25y110 INMUX plane 10,9
00  // 51 x25y110 INMUX plane 12,11
2B  // 52 x26y109 INMUX plane 2,1
00  // 53 x26y109 INMUX plane 4,3
01  // 54 x26y109 INMUX plane 6,5
00  // 55 x26y109 INMUX plane 8,7
23  // 56 x26y109 INMUX plane 10,9
C1  // 57 x26y109 INMUX plane 12,11
04  // 58 x26y110 INMUX plane 2,1
15  // 59 x26y110 INMUX plane 4,3
09  // 60 x26y110 INMUX plane 6,5
38  // 61 x26y110 INMUX plane 8,7
A3  // 62 x26y110 INMUX plane 10,9
E8  // 63 x26y110 INMUX plane 12,11
8E  // 64 x25y109 SB_BIG plane 1
24  // 65 x25y109 SB_BIG plane 1
00  // 66 x25y109 SB_DRIVE plane 2,1
52  // 67 x25y109 SB_BIG plane 2
14  // 68 x25y109 SB_BIG plane 2
48  // 69 x25y109 SB_BIG plane 3
12  // 70 x25y109 SB_BIG plane 3
00  // 71 x25y109 SB_DRIVE plane 4,3
93  // 72 x25y109 SB_BIG plane 4
24  // 73 x25y109 SB_BIG plane 4
82  // 74 x25y109 SB_BIG plane 5
16  // 75 x25y109 SB_BIG plane 5
80  // 76 x25y109 SB_DRIVE plane 6,5
52  // 77 x25y109 SB_BIG plane 6
26  // 78 x25y109 SB_BIG plane 6
42  // 79 x25y109 SB_BIG plane 7
26  // 80 x25y109 SB_BIG plane 7
80  // 81 x25y109 SB_DRIVE plane 8,7
48  // 82 x25y109 SB_BIG plane 8
12  // 83 x25y109 SB_BIG plane 8
48  // 84 x25y109 SB_BIG plane 9
72  // 85 x25y109 SB_BIG plane 9
00  // 86 x25y109 SB_DRIVE plane 10,9
48  // 87 x25y109 SB_BIG plane 10
12  // 88 x25y109 SB_BIG plane 10
89  // 89 x25y109 SB_BIG plane 11
24  // 90 x25y109 SB_BIG plane 11
00  // 91 x25y109 SB_DRIVE plane 12,11
16  // 92 x25y109 SB_BIG plane 12
14  // 93 x25y109 SB_BIG plane 12
44  // 94 x26y110 SB_SML plane 1
83  // 95 x26y110 SB_SML plane 2,1
2A  // 96 x26y110 SB_SML plane 2
A8  // 97 x26y110 SB_SML plane 3
E2  // 98 x26y110 SB_SML plane 4,3
4D  // 99 x26y110 SB_SML plane 4
43  // 100 x26y110 SB_SML plane 5
15  // 101 x26y110 SB_SML plane 6,5
66  // 102 x26y110 SB_SML plane 6
A8  // 103 x26y110 SB_SML plane 7
12  // 104 x26y110 SB_SML plane 8,7
2A  // 105 x26y110 SB_SML plane 8
A8  // 106 x26y110 SB_SML plane 9
84  // 107 x26y110 SB_SML plane 10,9
2A  // 108 x26y110 SB_SML plane 10
88  // 109 x26y110 SB_SML plane 11
22  // 110 x26y110 SB_SML plane 12,11
5E  // 111 x26y110 SB_SML plane 12
D6 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x27y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E690     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
37 // y_sel: 109
F2 // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E698
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x27y109 CPE[0]
00  //  1 x27y109 CPE[1]
00  //  2 x27y109 CPE[2]
00  //  3 x27y109 CPE[3]
00  //  4 x27y109 CPE[4]
00  //  5 x27y109 CPE[5]
00  //  6 x27y109 CPE[6]
00  //  7 x27y109 CPE[7]
00  //  8 x27y109 CPE[8]
00  //  9 x27y109 CPE[9]
00  // 10 x27y110 CPE[0]  _a1012  C_AND/D///    
00  // 11 x27y110 CPE[1]
00  // 12 x27y110 CPE[2]
00  // 13 x27y110 CPE[3]
00  // 14 x27y110 CPE[4]
00  // 15 x27y110 CPE[5]
00  // 16 x27y110 CPE[6]
00  // 17 x27y110 CPE[7]
00  // 18 x27y110 CPE[8]
00  // 19 x27y110 CPE[9]
00  // 20 x28y109 CPE[0]  _a801  C_/C_0_1///    
00  // 21 x28y109 CPE[1]
00  // 22 x28y109 CPE[2]
00  // 23 x28y109 CPE[3]
00  // 24 x28y109 CPE[4]
00  // 25 x28y109 CPE[5]
00  // 26 x28y109 CPE[6]
00  // 27 x28y109 CPE[7]
00  // 28 x28y109 CPE[8]
00  // 29 x28y109 CPE[9]
00  // 30 x28y110 CPE[0]  net1 = net2: _a794  C_ADDF2///ADDF2/
00  // 31 x28y110 CPE[1]
00  // 32 x28y110 CPE[2]
00  // 33 x28y110 CPE[3]
00  // 34 x28y110 CPE[4]
00  // 35 x28y110 CPE[5]
00  // 36 x28y110 CPE[6]
00  // 37 x28y110 CPE[7]
00  // 38 x28y110 CPE[8]
00  // 39 x28y110 CPE[9]
2B  // 40 x27y109 INMUX plane 2,1
18  // 41 x27y109 INMUX plane 4,3
01  // 42 x27y109 INMUX plane 6,5
01  // 43 x27y109 INMUX plane 8,7
00  // 44 x27y109 INMUX plane 10,9
19  // 45 x27y109 INMUX plane 12,11
29  // 46 x27y110 INMUX plane 2,1
00  // 47 x27y110 INMUX plane 4,3
09  // 48 x27y110 INMUX plane 6,5
1F  // 49 x27y110 INMUX plane 8,7
23  // 50 x27y110 INMUX plane 10,9
0C  // 51 x27y110 INMUX plane 12,11
00  // 52 x28y109 INMUX plane 2,1
00  // 53 x28y109 INMUX plane 4,3
03  // 54 x28y109 INMUX plane 6,5
00  // 55 x28y109 INMUX plane 8,7
20  // 56 x28y109 INMUX plane 10,9
00  // 57 x28y109 INMUX plane 12,11
1C  // 58 x28y110 INMUX plane 2,1
20  // 59 x28y110 INMUX plane 4,3
0E  // 60 x28y110 INMUX plane 6,5
38  // 61 x28y110 INMUX plane 8,7
00  // 62 x28y110 INMUX plane 10,9
20  // 63 x28y110 INMUX plane 12,11
00  // 64 x28y110 SB_BIG plane 1
00  // 65 x28y110 SB_BIG plane 1
00  // 66 x28y110 SB_DRIVE plane 2,1
96  // 67 x28y110 SB_BIG plane 2
14  // 68 x28y110 SB_BIG plane 2
48  // 69 x28y110 SB_BIG plane 3
32  // 70 x28y110 SB_BIG plane 3
00  // 71 x28y110 SB_DRIVE plane 4,3
88  // 72 x28y110 SB_BIG plane 4
12  // 73 x28y110 SB_BIG plane 4
00  // 74 x28y110 SB_BIG plane 5
00  // 75 x28y110 SB_BIG plane 5
00  // 76 x28y110 SB_DRIVE plane 6,5
90  // 77 x28y110 SB_BIG plane 6
10  // 78 x28y110 SB_BIG plane 6
48  // 79 x28y110 SB_BIG plane 7
12  // 80 x28y110 SB_BIG plane 7
00  // 81 x28y110 SB_DRIVE plane 8,7
92  // 82 x28y110 SB_BIG plane 8
18  // 83 x28y110 SB_BIG plane 8
00  // 84 x28y110 SB_BIG plane 9
70  // 85 x28y110 SB_BIG plane 9
00  // 86 x28y110 SB_DRIVE plane 10,9
46  // 87 x28y110 SB_BIG plane 10
00  // 88 x28y110 SB_BIG plane 10
00  // 89 x28y110 SB_BIG plane 11
00  // 90 x28y110 SB_BIG plane 11
00  // 91 x28y110 SB_DRIVE plane 12,11
50  // 92 x28y110 SB_BIG plane 12
00  // 93 x28y110 SB_BIG plane 12
11  // 94 x27y109 SB_SML plane 1
20  // 95 x27y109 SB_SML plane 2,1
1D  // 96 x27y109 SB_SML plane 2
A8  // 97 x27y109 SB_SML plane 3
82  // 98 x27y109 SB_SML plane 4,3
28  // 99 x27y109 SB_SML plane 4
11  // 100 x27y109 SB_SML plane 5
80  // 101 x27y109 SB_SML plane 6,5
32  // 102 x27y109 SB_SML plane 6
B1  // 103 x27y109 SB_SML plane 7
82  // 104 x27y109 SB_SML plane 8,7
28  // 105 x27y109 SB_SML plane 8
5A  // 106 x27y109 SB_SML plane 9
20  // 107 x27y109 SB_SML plane 10,9
1A  // 108 x27y109 SB_SML plane 10
00  // 109 x27y109 SB_SML plane 11
E0  // 110 x27y109 SB_SML plane 12,11
47 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x29y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E70D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
37 // y_sel: 109
2A // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E715
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y109 CPE[0]  _a23  C_AND////    
00  //  1 x29y109 CPE[1]
00  //  2 x29y109 CPE[2]
00  //  3 x29y109 CPE[3]
00  //  4 x29y109 CPE[4]
00  //  5 x29y109 CPE[5]
00  //  6 x29y109 CPE[6]
00  //  7 x29y109 CPE[7]
00  //  8 x29y109 CPE[8]
00  //  9 x29y109 CPE[9]
00  // 10 x29y110 CPE[0]  _a294  C_///AND/
00  // 11 x29y110 CPE[1]
00  // 12 x29y110 CPE[2]
00  // 13 x29y110 CPE[3]
00  // 14 x29y110 CPE[4]
00  // 15 x29y110 CPE[5]
00  // 16 x29y110 CPE[6]
00  // 17 x29y110 CPE[7]
00  // 18 x29y110 CPE[8]
00  // 19 x29y110 CPE[9]
00  // 20 x30y109 CPE[0]  _a295  C_AND////    
00  // 21 x30y109 CPE[1]
00  // 22 x30y109 CPE[2]
00  // 23 x30y109 CPE[3]
00  // 24 x30y109 CPE[4]
00  // 25 x30y109 CPE[5]
00  // 26 x30y109 CPE[6]
00  // 27 x30y109 CPE[7]
00  // 28 x30y109 CPE[8]
00  // 29 x30y109 CPE[9]
00  // 30 x30y110 CPE[0]  _a252  C_///AND/
00  // 31 x30y110 CPE[1]
00  // 32 x30y110 CPE[2]
00  // 33 x30y110 CPE[3]
00  // 34 x30y110 CPE[4]
00  // 35 x30y110 CPE[5]
00  // 36 x30y110 CPE[6]
00  // 37 x30y110 CPE[7]
00  // 38 x30y110 CPE[8]
00  // 39 x30y110 CPE[9]
39  // 40 x29y109 INMUX plane 2,1
39  // 41 x29y109 INMUX plane 4,3
10  // 42 x29y109 INMUX plane 6,5
11  // 43 x29y109 INMUX plane 8,7
21  // 44 x29y109 INMUX plane 10,9
21  // 45 x29y109 INMUX plane 12,11
3C  // 46 x29y110 INMUX plane 2,1
07  // 47 x29y110 INMUX plane 4,3
10  // 48 x29y110 INMUX plane 6,5
04  // 49 x29y110 INMUX plane 8,7
24  // 50 x29y110 INMUX plane 10,9
25  // 51 x29y110 INMUX plane 12,11
13  // 52 x30y109 INMUX plane 2,1
01  // 53 x30y109 INMUX plane 4,3
27  // 54 x30y109 INMUX plane 6,5
42  // 55 x30y109 INMUX plane 8,7
82  // 56 x30y109 INMUX plane 10,9
64  // 57 x30y109 INMUX plane 12,11
30  // 58 x30y110 INMUX plane 2,1
07  // 59 x30y110 INMUX plane 4,3
28  // 60 x30y110 INMUX plane 6,5
48  // 61 x30y110 INMUX plane 8,7
00  // 62 x30y110 INMUX plane 10,9
4C  // 63 x30y110 INMUX plane 12,11
48  // 64 x29y109 SB_BIG plane 1
12  // 65 x29y109 SB_BIG plane 1
00  // 66 x29y109 SB_DRIVE plane 2,1
48  // 67 x29y109 SB_BIG plane 2
12  // 68 x29y109 SB_BIG plane 2
16  // 69 x29y109 SB_BIG plane 3
15  // 70 x29y109 SB_BIG plane 3
00  // 71 x29y109 SB_DRIVE plane 4,3
48  // 72 x29y109 SB_BIG plane 4
12  // 73 x29y109 SB_BIG plane 4
48  // 74 x29y109 SB_BIG plane 5
10  // 75 x29y109 SB_BIG plane 5
10  // 76 x29y109 SB_DRIVE plane 6,5
0C  // 77 x29y109 SB_BIG plane 6
20  // 78 x29y109 SB_BIG plane 6
48  // 79 x29y109 SB_BIG plane 7
10  // 80 x29y109 SB_BIG plane 7
00  // 81 x29y109 SB_DRIVE plane 8,7
0E  // 82 x29y109 SB_BIG plane 8
0B  // 83 x29y109 SB_BIG plane 8
48  // 84 x29y109 SB_BIG plane 9
12  // 85 x29y109 SB_BIG plane 9
00  // 86 x29y109 SB_DRIVE plane 10,9
48  // 87 x29y109 SB_BIG plane 10
12  // 88 x29y109 SB_BIG plane 10
1A  // 89 x29y109 SB_BIG plane 11
12  // 90 x29y109 SB_BIG plane 11
00  // 91 x29y109 SB_DRIVE plane 12,11
48  // 92 x29y109 SB_BIG plane 12
12  // 93 x29y109 SB_BIG plane 12
82  // 94 x30y110 SB_SML plane 1
80  // 95 x30y110 SB_SML plane 2,1
28  // 96 x30y110 SB_SML plane 2
88  // 97 x30y110 SB_SML plane 3
82  // 98 x30y110 SB_SML plane 4,3
2A  // 99 x30y110 SB_SML plane 4
A8  // 100 x30y110 SB_SML plane 5
32  // 101 x30y110 SB_SML plane 6,5
74  // 102 x30y110 SB_SML plane 6
A8  // 103 x30y110 SB_SML plane 7
82  // 104 x30y110 SB_SML plane 8,7
2A  // 105 x30y110 SB_SML plane 8
03  // 106 x30y110 SB_SML plane 9
85  // 107 x30y110 SB_SML plane 10,9
28  // 108 x30y110 SB_SML plane 10
A8  // 109 x30y110 SB_SML plane 11
82  // 110 x30y110 SB_SML plane 12,11
3A  // 111 x30y110 SB_SML plane 12
75 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x31y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E78B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
37 // y_sel: 109
73 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E793
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y109 CPE[0]  _a1375  C_MX2b////    _a1611  C_////Bridge
00  //  1 x31y109 CPE[1]
00  //  2 x31y109 CPE[2]
00  //  3 x31y109 CPE[3]
00  //  4 x31y109 CPE[4]
00  //  5 x31y109 CPE[5]
00  //  6 x31y109 CPE[6]
00  //  7 x31y109 CPE[7]
00  //  8 x31y109 CPE[8]
00  //  9 x31y109 CPE[9]
00  // 10 x31y110 CPE[0]  _a233  C_AND////    
00  // 11 x31y110 CPE[1]
00  // 12 x31y110 CPE[2]
00  // 13 x31y110 CPE[3]
00  // 14 x31y110 CPE[4]
00  // 15 x31y110 CPE[5]
00  // 16 x31y110 CPE[6]
00  // 17 x31y110 CPE[7]
00  // 18 x31y110 CPE[8]
00  // 19 x31y110 CPE[9]
00  // 20 x32y109 CPE[0]  _a1676  C_////Bridge
00  // 21 x32y109 CPE[1]
00  // 22 x32y109 CPE[2]
00  // 23 x32y109 CPE[3]
00  // 24 x32y109 CPE[4]
00  // 25 x32y109 CPE[5]
00  // 26 x32y109 CPE[6]
00  // 27 x32y109 CPE[7]
00  // 28 x32y109 CPE[8]
00  // 29 x32y109 CPE[9]
00  // 30 x32y110 CPE[0]  _a242  C_///ORAND/
00  // 31 x32y110 CPE[1]
00  // 32 x32y110 CPE[2]
00  // 33 x32y110 CPE[3]
00  // 34 x32y110 CPE[4]
00  // 35 x32y110 CPE[5]
00  // 36 x32y110 CPE[6]
00  // 37 x32y110 CPE[7]
00  // 38 x32y110 CPE[8]
00  // 39 x32y110 CPE[9]
0F  // 40 x31y109 INMUX plane 2,1
04  // 41 x31y109 INMUX plane 4,3
33  // 42 x31y109 INMUX plane 6,5
3E  // 43 x31y109 INMUX plane 8,7
09  // 44 x31y109 INMUX plane 10,9
28  // 45 x31y109 INMUX plane 12,11
0B  // 46 x31y110 INMUX plane 2,1
38  // 47 x31y110 INMUX plane 4,3
37  // 48 x31y110 INMUX plane 6,5
27  // 49 x31y110 INMUX plane 8,7
13  // 50 x31y110 INMUX plane 10,9
24  // 51 x31y110 INMUX plane 12,11
06  // 52 x32y109 INMUX plane 2,1
00  // 53 x32y109 INMUX plane 4,3
04  // 54 x32y109 INMUX plane 6,5
A1  // 55 x32y109 INMUX plane 8,7
43  // 56 x32y109 INMUX plane 10,9
80  // 57 x32y109 INMUX plane 12,11
38  // 58 x32y110 INMUX plane 2,1
2E  // 59 x32y110 INMUX plane 4,3
48  // 60 x32y110 INMUX plane 6,5
81  // 61 x32y110 INMUX plane 8,7
A1  // 62 x32y110 INMUX plane 10,9
AC  // 63 x32y110 INMUX plane 12,11
92  // 64 x32y110 SB_BIG plane 1
08  // 65 x32y110 SB_BIG plane 1
01  // 66 x32y110 SB_DRIVE plane 2,1
48  // 67 x32y110 SB_BIG plane 2
12  // 68 x32y110 SB_BIG plane 2
48  // 69 x32y110 SB_BIG plane 3
12  // 70 x32y110 SB_BIG plane 3
80  // 71 x32y110 SB_DRIVE plane 4,3
22  // 72 x32y110 SB_BIG plane 4
13  // 73 x32y110 SB_BIG plane 4
8E  // 74 x32y110 SB_BIG plane 5
26  // 75 x32y110 SB_BIG plane 5
00  // 76 x32y110 SB_DRIVE plane 6,5
48  // 77 x32y110 SB_BIG plane 6
12  // 78 x32y110 SB_BIG plane 6
12  // 79 x32y110 SB_BIG plane 7
37  // 80 x32y110 SB_BIG plane 7
00  // 81 x32y110 SB_DRIVE plane 8,7
48  // 82 x32y110 SB_BIG plane 8
12  // 83 x32y110 SB_BIG plane 8
48  // 84 x32y110 SB_BIG plane 9
22  // 85 x32y110 SB_BIG plane 9
00  // 86 x32y110 SB_DRIVE plane 10,9
48  // 87 x32y110 SB_BIG plane 10
14  // 88 x32y110 SB_BIG plane 10
41  // 89 x32y110 SB_BIG plane 11
72  // 90 x32y110 SB_BIG plane 11
00  // 91 x32y110 SB_DRIVE plane 12,11
48  // 92 x32y110 SB_BIG plane 12
12  // 93 x32y110 SB_BIG plane 12
A8  // 94 x31y109 SB_SML plane 1
E2  // 95 x31y109 SB_SML plane 2,1
46  // 96 x31y109 SB_SML plane 2
A8  // 97 x31y109 SB_SML plane 3
82  // 98 x31y109 SB_SML plane 4,3
2A  // 99 x31y109 SB_SML plane 4
71  // 100 x31y109 SB_SML plane 5
87  // 101 x31y109 SB_SML plane 6,5
3A  // 102 x31y109 SB_SML plane 6
D1  // 103 x31y109 SB_SML plane 7
84  // 104 x31y109 SB_SML plane 8,7
1A  // 105 x31y109 SB_SML plane 8
28  // 106 x31y109 SB_SML plane 9
12  // 107 x31y109 SB_SML plane 10,9
1F  // 108 x31y109 SB_SML plane 10
A8  // 109 x31y109 SB_SML plane 11
82  // 110 x31y109 SB_SML plane 12,11
2A  // 111 x31y109 SB_SML plane 12
D3 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x33y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E809     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
37 // y_sel: 109
AB // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E811
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y109 CPE[0]  _a778  C_ADDF////    
00  //  1 x33y109 CPE[1]
00  //  2 x33y109 CPE[2]
00  //  3 x33y109 CPE[3]
00  //  4 x33y109 CPE[4]
00  //  5 x33y109 CPE[5]
00  //  6 x33y109 CPE[6]
00  //  7 x33y109 CPE[7]
00  //  8 x33y109 CPE[8]
00  //  9 x33y109 CPE[9]
00  // 10 x33y110 CPE[0]  _a1382  C_MX2b////    _a1654  C_////Bridge
00  // 11 x33y110 CPE[1]
00  // 12 x33y110 CPE[2]
00  // 13 x33y110 CPE[3]
00  // 14 x33y110 CPE[4]
00  // 15 x33y110 CPE[5]
00  // 16 x33y110 CPE[6]
00  // 17 x33y110 CPE[7]
00  // 18 x33y110 CPE[8]
00  // 19 x33y110 CPE[9]
00  // 20 x34y109 CPE[0]  net1 = net2: _a831  C_ADDF2/D//ADDF2/
00  // 21 x34y109 CPE[1]
00  // 22 x34y109 CPE[2]
00  // 23 x34y109 CPE[3]
00  // 24 x34y109 CPE[4]
00  // 25 x34y109 CPE[5]
00  // 26 x34y109 CPE[6]
00  // 27 x34y109 CPE[7]
00  // 28 x34y109 CPE[8]
00  // 29 x34y109 CPE[9]
00  // 30 x34y110 CPE[0]  net1 = net2: _a833  C_ADDF2/D//ADDF2/
00  // 31 x34y110 CPE[1]
00  // 32 x34y110 CPE[2]
00  // 33 x34y110 CPE[3]
00  // 34 x34y110 CPE[4]
00  // 35 x34y110 CPE[5]
00  // 36 x34y110 CPE[6]
00  // 37 x34y110 CPE[7]
00  // 38 x34y110 CPE[8]
00  // 39 x34y110 CPE[9]
30  // 40 x33y109 INMUX plane 2,1
00  // 41 x33y109 INMUX plane 4,3
28  // 42 x33y109 INMUX plane 6,5
00  // 43 x33y109 INMUX plane 8,7
10  // 44 x33y109 INMUX plane 10,9
00  // 45 x33y109 INMUX plane 12,11
20  // 46 x33y110 INMUX plane 2,1
00  // 47 x33y110 INMUX plane 4,3
02  // 48 x33y110 INMUX plane 6,5
24  // 49 x33y110 INMUX plane 8,7
00  // 50 x33y110 INMUX plane 10,9
03  // 51 x33y110 INMUX plane 12,11
1C  // 52 x34y109 INMUX plane 2,1
02  // 53 x34y109 INMUX plane 4,3
0C  // 54 x34y109 INMUX plane 6,5
0F  // 55 x34y109 INMUX plane 8,7
93  // 56 x34y109 INMUX plane 10,9
10  // 57 x34y109 INMUX plane 12,11
09  // 58 x34y110 INMUX plane 2,1
28  // 59 x34y110 INMUX plane 4,3
28  // 60 x34y110 INMUX plane 6,5
70  // 61 x34y110 INMUX plane 8,7
23  // 62 x34y110 INMUX plane 10,9
C1  // 63 x34y110 INMUX plane 12,11
48  // 64 x33y109 SB_BIG plane 1
12  // 65 x33y109 SB_BIG plane 1
08  // 66 x33y109 SB_DRIVE plane 2,1
48  // 67 x33y109 SB_BIG plane 2
02  // 68 x33y109 SB_BIG plane 2
41  // 69 x33y109 SB_BIG plane 3
12  // 70 x33y109 SB_BIG plane 3
00  // 71 x33y109 SB_DRIVE plane 4,3
0E  // 72 x33y109 SB_BIG plane 4
34  // 73 x33y109 SB_BIG plane 4
02  // 74 x33y109 SB_BIG plane 5
12  // 75 x33y109 SB_BIG plane 5
00  // 76 x33y109 SB_DRIVE plane 6,5
48  // 77 x33y109 SB_BIG plane 6
12  // 78 x33y109 SB_BIG plane 6
48  // 79 x33y109 SB_BIG plane 7
12  // 80 x33y109 SB_BIG plane 7
00  // 81 x33y109 SB_DRIVE plane 8,7
81  // 82 x33y109 SB_BIG plane 8
28  // 83 x33y109 SB_BIG plane 8
88  // 84 x33y109 SB_BIG plane 9
12  // 85 x33y109 SB_BIG plane 9
00  // 86 x33y109 SB_DRIVE plane 10,9
48  // 87 x33y109 SB_BIG plane 10
12  // 88 x33y109 SB_BIG plane 10
44  // 89 x33y109 SB_BIG plane 11
34  // 90 x33y109 SB_BIG plane 11
00  // 91 x33y109 SB_DRIVE plane 12,11
C9  // 92 x33y109 SB_BIG plane 12
24  // 93 x33y109 SB_BIG plane 12
3A  // 94 x34y110 SB_SML plane 1
81  // 95 x34y110 SB_SML plane 2,1
4A  // 96 x34y110 SB_SML plane 2
61  // 97 x34y110 SB_SML plane 3
C1  // 98 x34y110 SB_SML plane 4,3
73  // 99 x34y110 SB_SML plane 4
A8  // 100 x34y110 SB_SML plane 5
83  // 101 x34y110 SB_SML plane 6,5
6A  // 102 x34y110 SB_SML plane 6
A8  // 103 x34y110 SB_SML plane 7
E2  // 104 x34y110 SB_SML plane 8,7
1E  // 105 x34y110 SB_SML plane 8
B9  // 106 x34y110 SB_SML plane 9
84  // 107 x34y110 SB_SML plane 10,9
22  // 108 x34y110 SB_SML plane 10
50  // 109 x34y110 SB_SML plane 11
44  // 110 x34y110 SB_SML plane 12,11
43  // 111 x34y110 SB_SML plane 12
65 // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x35y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E887     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
37 // y_sel: 109
C3 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E88F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y109 CPE[0]  _a900  C_AND/D///    _a1653  C_////Bridge
00  //  1 x35y109 CPE[1]
00  //  2 x35y109 CPE[2]
00  //  3 x35y109 CPE[3]
00  //  4 x35y109 CPE[4]
00  //  5 x35y109 CPE[5]
00  //  6 x35y109 CPE[6]
00  //  7 x35y109 CPE[7]
00  //  8 x35y109 CPE[8]
00  //  9 x35y109 CPE[9]
00  // 10 x35y110 CPE[0]  _a1151  C_MX4b////    
00  // 11 x35y110 CPE[1]
00  // 12 x35y110 CPE[2]
00  // 13 x35y110 CPE[3]
00  // 14 x35y110 CPE[4]
00  // 15 x35y110 CPE[5]
00  // 16 x35y110 CPE[6]
00  // 17 x35y110 CPE[7]
00  // 18 x35y110 CPE[8]
00  // 19 x35y110 CPE[9]
00  // 20 x36y109 CPE[0]  _a498  C_///AND/D
00  // 21 x36y109 CPE[1]
00  // 22 x36y109 CPE[2]
00  // 23 x36y109 CPE[3]
00  // 24 x36y109 CPE[4]
00  // 25 x36y109 CPE[5]
00  // 26 x36y109 CPE[6]
00  // 27 x36y109 CPE[7]
00  // 28 x36y109 CPE[8]
00  // 29 x36y109 CPE[9]
00  // 30 x36y110 CPE[0]  _a1365  C_MX2b////    
00  // 31 x36y110 CPE[1]
00  // 32 x36y110 CPE[2]
00  // 33 x36y110 CPE[3]
00  // 34 x36y110 CPE[4]
00  // 35 x36y110 CPE[5]
00  // 36 x36y110 CPE[6]
00  // 37 x36y110 CPE[7]
00  // 38 x36y110 CPE[8]
00  // 39 x36y110 CPE[9]
18  // 40 x35y109 INMUX plane 2,1
23  // 41 x35y109 INMUX plane 4,3
04  // 42 x35y109 INMUX plane 6,5
0C  // 43 x35y109 INMUX plane 8,7
2B  // 44 x35y109 INMUX plane 10,9
01  // 45 x35y109 INMUX plane 12,11
04  // 46 x35y110 INMUX plane 2,1
24  // 47 x35y110 INMUX plane 4,3
24  // 48 x35y110 INMUX plane 6,5
06  // 49 x35y110 INMUX plane 8,7
09  // 50 x35y110 INMUX plane 10,9
01  // 51 x35y110 INMUX plane 12,11
10  // 52 x36y109 INMUX plane 2,1
07  // 53 x36y109 INMUX plane 4,3
40  // 54 x36y109 INMUX plane 6,5
80  // 55 x36y109 INMUX plane 8,7
4B  // 56 x36y109 INMUX plane 10,9
84  // 57 x36y109 INMUX plane 12,11
00  // 58 x36y110 INMUX plane 2,1
21  // 59 x36y110 INMUX plane 4,3
40  // 60 x36y110 INMUX plane 6,5
B4  // 61 x36y110 INMUX plane 8,7
69  // 62 x36y110 INMUX plane 10,9
A1  // 63 x36y110 INMUX plane 12,11
41  // 64 x36y110 SB_BIG plane 1
08  // 65 x36y110 SB_BIG plane 1
01  // 66 x36y110 SB_DRIVE plane 2,1
48  // 67 x36y110 SB_BIG plane 2
12  // 68 x36y110 SB_BIG plane 2
52  // 69 x36y110 SB_BIG plane 3
13  // 70 x36y110 SB_BIG plane 3
00  // 71 x36y110 SB_DRIVE plane 4,3
48  // 72 x36y110 SB_BIG plane 4
12  // 73 x36y110 SB_BIG plane 4
48  // 74 x36y110 SB_BIG plane 5
12  // 75 x36y110 SB_BIG plane 5
00  // 76 x36y110 SB_DRIVE plane 6,5
48  // 77 x36y110 SB_BIG plane 6
12  // 78 x36y110 SB_BIG plane 6
12  // 79 x36y110 SB_BIG plane 7
34  // 80 x36y110 SB_BIG plane 7
40  // 81 x36y110 SB_DRIVE plane 8,7
48  // 82 x36y110 SB_BIG plane 8
10  // 83 x36y110 SB_BIG plane 8
9B  // 84 x36y110 SB_BIG plane 9
76  // 85 x36y110 SB_BIG plane 9
00  // 86 x36y110 SB_DRIVE plane 10,9
48  // 87 x36y110 SB_BIG plane 10
12  // 88 x36y110 SB_BIG plane 10
62  // 89 x36y110 SB_BIG plane 11
36  // 90 x36y110 SB_BIG plane 11
00  // 91 x36y110 SB_DRIVE plane 12,11
48  // 92 x36y110 SB_BIG plane 12
12  // 93 x36y110 SB_BIG plane 12
A1  // 94 x35y109 SB_SML plane 1
22  // 95 x35y109 SB_SML plane 2,1
1A  // 96 x35y109 SB_SML plane 2
88  // 97 x35y109 SB_SML plane 3
83  // 98 x35y109 SB_SML plane 4,3
4A  // 99 x35y109 SB_SML plane 4
59  // 100 x35y109 SB_SML plane 5
14  // 101 x35y109 SB_SML plane 6,5
4F  // 102 x35y109 SB_SML plane 6
A8  // 103 x35y109 SB_SML plane 7
86  // 104 x35y109 SB_SML plane 8,7
32  // 105 x35y109 SB_SML plane 8
4C  // 106 x35y109 SB_SML plane 9
07  // 107 x35y109 SB_SML plane 10,9
00  // 108 x35y109 SB_SML plane 10
A8  // 109 x35y109 SB_SML plane 11
86  // 110 x35y109 SB_SML plane 12,11
2A  // 111 x35y109 SB_SML plane 12
76 // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x37y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E905     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
37 // y_sel: 109
1B // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E90D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y109 CPE[0]  _a35  C_ORAND////    _a902  C_///AND/D
00  //  1 x37y109 CPE[1]
00  //  2 x37y109 CPE[2]
00  //  3 x37y109 CPE[3]
00  //  4 x37y109 CPE[4]
00  //  5 x37y109 CPE[5]
00  //  6 x37y109 CPE[6]
00  //  7 x37y109 CPE[7]
00  //  8 x37y109 CPE[8]
00  //  9 x37y109 CPE[9]
00  // 10 x37y110 CPE[0]  _a187  C_///ORAND/
00  // 11 x37y110 CPE[1]
00  // 12 x37y110 CPE[2]
00  // 13 x37y110 CPE[3]
00  // 14 x37y110 CPE[4]
00  // 15 x37y110 CPE[5]
00  // 16 x37y110 CPE[6]
00  // 17 x37y110 CPE[7]
00  // 18 x37y110 CPE[8]
00  // 19 x37y110 CPE[9]
00  // 20 x38y109 CPE[0]  _a1681  C_////Bridge
00  // 21 x38y109 CPE[1]
00  // 22 x38y109 CPE[2]
00  // 23 x38y109 CPE[3]
00  // 24 x38y109 CPE[4]
00  // 25 x38y109 CPE[5]
00  // 26 x38y109 CPE[6]
00  // 27 x38y109 CPE[7]
00  // 28 x38y109 CPE[8]
00  // 29 x38y109 CPE[9]
00  // 30 x38y110 CPE[0]  net1 = net2: _a544  C_AND///AND/
00  // 31 x38y110 CPE[1]
00  // 32 x38y110 CPE[2]
00  // 33 x38y110 CPE[3]
00  // 34 x38y110 CPE[4]
00  // 35 x38y110 CPE[5]
00  // 36 x38y110 CPE[6]
00  // 37 x38y110 CPE[7]
00  // 38 x38y110 CPE[8]
00  // 39 x38y110 CPE[9]
0A  // 40 x37y109 INMUX plane 2,1
27  // 41 x37y109 INMUX plane 4,3
26  // 42 x37y109 INMUX plane 6,5
33  // 43 x37y109 INMUX plane 8,7
00  // 44 x37y109 INMUX plane 10,9
24  // 45 x37y109 INMUX plane 12,11
26  // 46 x37y110 INMUX plane 2,1
2A  // 47 x37y110 INMUX plane 4,3
05  // 48 x37y110 INMUX plane 6,5
00  // 49 x37y110 INMUX plane 8,7
00  // 50 x37y110 INMUX plane 10,9
00  // 51 x37y110 INMUX plane 12,11
06  // 52 x38y109 INMUX plane 2,1
01  // 53 x38y109 INMUX plane 4,3
08  // 54 x38y109 INMUX plane 6,5
40  // 55 x38y109 INMUX plane 8,7
03  // 56 x38y109 INMUX plane 10,9
43  // 57 x38y109 INMUX plane 12,11
2B  // 58 x38y110 INMUX plane 2,1
38  // 59 x38y110 INMUX plane 4,3
3B  // 60 x38y110 INMUX plane 6,5
49  // 61 x38y110 INMUX plane 8,7
18  // 62 x38y110 INMUX plane 10,9
E0  // 63 x38y110 INMUX plane 12,11
9A  // 64 x37y109 SB_BIG plane 1
21  // 65 x37y109 SB_BIG plane 1
00  // 66 x37y109 SB_DRIVE plane 2,1
48  // 67 x37y109 SB_BIG plane 2
18  // 68 x37y109 SB_BIG plane 2
58  // 69 x37y109 SB_BIG plane 3
26  // 70 x37y109 SB_BIG plane 3
00  // 71 x37y109 SB_DRIVE plane 4,3
48  // 72 x37y109 SB_BIG plane 4
12  // 73 x37y109 SB_BIG plane 4
9A  // 74 x37y109 SB_BIG plane 5
04  // 75 x37y109 SB_BIG plane 5
00  // 76 x37y109 SB_DRIVE plane 6,5
61  // 77 x37y109 SB_BIG plane 6
12  // 78 x37y109 SB_BIG plane 6
48  // 79 x37y109 SB_BIG plane 7
12  // 80 x37y109 SB_BIG plane 7
00  // 81 x37y109 SB_DRIVE plane 8,7
1E  // 82 x37y109 SB_BIG plane 8
22  // 83 x37y109 SB_BIG plane 8
48  // 84 x37y109 SB_BIG plane 9
12  // 85 x37y109 SB_BIG plane 9
00  // 86 x37y109 SB_DRIVE plane 10,9
50  // 87 x37y109 SB_BIG plane 10
24  // 88 x37y109 SB_BIG plane 10
48  // 89 x37y109 SB_BIG plane 11
12  // 90 x37y109 SB_BIG plane 11
00  // 91 x37y109 SB_DRIVE plane 12,11
48  // 92 x37y109 SB_BIG plane 12
12  // 93 x37y109 SB_BIG plane 12
30  // 94 x38y110 SB_SML plane 1
80  // 95 x38y110 SB_SML plane 2,1
2A  // 96 x38y110 SB_SML plane 2
A8  // 97 x38y110 SB_SML plane 3
82  // 98 x38y110 SB_SML plane 4,3
2C  // 99 x38y110 SB_SML plane 4
56  // 100 x38y110 SB_SML plane 5
82  // 101 x38y110 SB_SML plane 6,5
2A  // 102 x38y110 SB_SML plane 6
28  // 103 x38y110 SB_SML plane 7
86  // 104 x38y110 SB_SML plane 8,7
2A  // 105 x38y110 SB_SML plane 8
58  // 106 x38y110 SB_SML plane 9
83  // 107 x38y110 SB_SML plane 10,9
08  // 108 x38y110 SB_SML plane 10
D8  // 109 x38y110 SB_SML plane 11
23  // 110 x38y110 SB_SML plane 12,11
39  // 111 x38y110 SB_SML plane 12
58 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x39y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 E983     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
37 // y_sel: 109
13 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 E98B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y109 CPE[0]  _a1150  C_MX4b/D///    
00  //  1 x39y109 CPE[1]
00  //  2 x39y109 CPE[2]
00  //  3 x39y109 CPE[3]
00  //  4 x39y109 CPE[4]
00  //  5 x39y109 CPE[5]
00  //  6 x39y109 CPE[6]
00  //  7 x39y109 CPE[7]
00  //  8 x39y109 CPE[8]
00  //  9 x39y109 CPE[9]
00  // 10 x39y110 CPE[0]  net1 = net2: _a912  C_AND/D//AND/D
00  // 11 x39y110 CPE[1]
00  // 12 x39y110 CPE[2]
00  // 13 x39y110 CPE[3]
00  // 14 x39y110 CPE[4]
00  // 15 x39y110 CPE[5]
00  // 16 x39y110 CPE[6]
00  // 17 x39y110 CPE[7]
00  // 18 x39y110 CPE[8]
00  // 19 x39y110 CPE[9]
00  // 20 x40y109 CPE[0]  _a1679  C_////Bridge
00  // 21 x40y109 CPE[1]
00  // 22 x40y109 CPE[2]
00  // 23 x40y109 CPE[3]
00  // 24 x40y109 CPE[4]
00  // 25 x40y109 CPE[5]
00  // 26 x40y109 CPE[6]
00  // 27 x40y109 CPE[7]
00  // 28 x40y109 CPE[8]
00  // 29 x40y109 CPE[9]
00  // 30 x40y110 CPE[0]  _a214  C_///ORAND/
00  // 31 x40y110 CPE[1]
00  // 32 x40y110 CPE[2]
00  // 33 x40y110 CPE[3]
00  // 34 x40y110 CPE[4]
00  // 35 x40y110 CPE[5]
00  // 36 x40y110 CPE[6]
00  // 37 x40y110 CPE[7]
00  // 38 x40y110 CPE[8]
00  // 39 x40y110 CPE[9]
1A  // 40 x39y109 INMUX plane 2,1
11  // 41 x39y109 INMUX plane 4,3
03  // 42 x39y109 INMUX plane 6,5
3C  // 43 x39y109 INMUX plane 8,7
0B  // 44 x39y109 INMUX plane 10,9
28  // 45 x39y109 INMUX plane 12,11
33  // 46 x39y110 INMUX plane 2,1
00  // 47 x39y110 INMUX plane 4,3
08  // 48 x39y110 INMUX plane 6,5
20  // 49 x39y110 INMUX plane 8,7
26  // 50 x39y110 INMUX plane 10,9
03  // 51 x39y110 INMUX plane 12,11
0D  // 52 x40y109 INMUX plane 2,1
00  // 53 x40y109 INMUX plane 4,3
00  // 54 x40y109 INMUX plane 6,5
80  // 55 x40y109 INMUX plane 8,7
28  // 56 x40y109 INMUX plane 10,9
C8  // 57 x40y109 INMUX plane 12,11
23  // 58 x40y110 INMUX plane 2,1
07  // 59 x40y110 INMUX plane 4,3
00  // 60 x40y110 INMUX plane 6,5
80  // 61 x40y110 INMUX plane 8,7
89  // 62 x40y110 INMUX plane 10,9
AD  // 63 x40y110 INMUX plane 12,11
E0  // 64 x40y110 SB_BIG plane 1
04  // 65 x40y110 SB_BIG plane 1
00  // 66 x40y110 SB_DRIVE plane 2,1
48  // 67 x40y110 SB_BIG plane 2
12  // 68 x40y110 SB_BIG plane 2
48  // 69 x40y110 SB_BIG plane 3
12  // 70 x40y110 SB_BIG plane 3
00  // 71 x40y110 SB_DRIVE plane 4,3
48  // 72 x40y110 SB_BIG plane 4
12  // 73 x40y110 SB_BIG plane 4
92  // 74 x40y110 SB_BIG plane 5
14  // 75 x40y110 SB_BIG plane 5
00  // 76 x40y110 SB_DRIVE plane 6,5
48  // 77 x40y110 SB_BIG plane 6
22  // 78 x40y110 SB_BIG plane 6
48  // 79 x40y110 SB_BIG plane 7
12  // 80 x40y110 SB_BIG plane 7
00  // 81 x40y110 SB_DRIVE plane 8,7
48  // 82 x40y110 SB_BIG plane 8
22  // 83 x40y110 SB_BIG plane 8
08  // 84 x40y110 SB_BIG plane 9
12  // 85 x40y110 SB_BIG plane 9
00  // 86 x40y110 SB_DRIVE plane 10,9
89  // 87 x40y110 SB_BIG plane 10
24  // 88 x40y110 SB_BIG plane 10
48  // 89 x40y110 SB_BIG plane 11
10  // 90 x40y110 SB_BIG plane 11
00  // 91 x40y110 SB_DRIVE plane 12,11
48  // 92 x40y110 SB_BIG plane 12
12  // 93 x40y110 SB_BIG plane 12
B4  // 94 x39y109 SB_SML plane 1
82  // 95 x39y109 SB_SML plane 2,1
25  // 96 x39y109 SB_SML plane 2
F9  // 97 x39y109 SB_SML plane 3
84  // 98 x39y109 SB_SML plane 4,3
2A  // 99 x39y109 SB_SML plane 4
1C  // 100 x39y109 SB_SML plane 5
82  // 101 x39y109 SB_SML plane 6,5
08  // 102 x39y109 SB_SML plane 6
A8  // 103 x39y109 SB_SML plane 7
82  // 104 x39y109 SB_SML plane 8,7
2A  // 105 x39y109 SB_SML plane 8
12  // 106 x39y109 SB_SML plane 9
83  // 107 x39y109 SB_SML plane 10,9
2A  // 108 x39y109 SB_SML plane 10
A8  // 109 x39y109 SB_SML plane 11
12  // 110 x39y109 SB_SML plane 12,11
2A  // 111 x39y109 SB_SML plane 12
79 // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x41y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA01     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
37 // y_sel: 109
CB // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA09
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y109 CPE[0]  net1 = net2: _a994  C_AND/D//AND/D
00  //  1 x41y109 CPE[1]
00  //  2 x41y109 CPE[2]
00  //  3 x41y109 CPE[3]
00  //  4 x41y109 CPE[4]
00  //  5 x41y109 CPE[5]
00  //  6 x41y109 CPE[6]
00  //  7 x41y109 CPE[7]
00  //  8 x41y109 CPE[8]
00  //  9 x41y109 CPE[9]
00  // 10 x41y110 CPE[0]
00  // 11 x41y110 CPE[1]
00  // 12 x41y110 CPE[2]
00  // 13 x41y110 CPE[3]
00  // 14 x41y110 CPE[4]
00  // 15 x41y110 CPE[5]
00  // 16 x41y110 CPE[6]
00  // 17 x41y110 CPE[7]
00  // 18 x41y110 CPE[8]
00  // 19 x41y110 CPE[9]
00  // 20 x42y109 CPE[0]  _a1656  C_////Bridge
00  // 21 x42y109 CPE[1]
00  // 22 x42y109 CPE[2]
00  // 23 x42y109 CPE[3]
00  // 24 x42y109 CPE[4]
00  // 25 x42y109 CPE[5]
00  // 26 x42y109 CPE[6]
00  // 27 x42y109 CPE[7]
00  // 28 x42y109 CPE[8]
00  // 29 x42y109 CPE[9]
00  // 30 x42y110 CPE[0]  _a993  C_AND/D///    
00  // 31 x42y110 CPE[1]
00  // 32 x42y110 CPE[2]
00  // 33 x42y110 CPE[3]
00  // 34 x42y110 CPE[4]
00  // 35 x42y110 CPE[5]
00  // 36 x42y110 CPE[6]
00  // 37 x42y110 CPE[7]
00  // 38 x42y110 CPE[8]
00  // 39 x42y110 CPE[9]
08  // 40 x41y109 INMUX plane 2,1
05  // 41 x41y109 INMUX plane 4,3
0B  // 42 x41y109 INMUX plane 6,5
39  // 43 x41y109 INMUX plane 8,7
2B  // 44 x41y109 INMUX plane 10,9
28  // 45 x41y109 INMUX plane 12,11
01  // 46 x41y110 INMUX plane 2,1
00  // 47 x41y110 INMUX plane 4,3
00  // 48 x41y110 INMUX plane 6,5
00  // 49 x41y110 INMUX plane 8,7
08  // 50 x41y110 INMUX plane 10,9
00  // 51 x41y110 INMUX plane 12,11
02  // 52 x42y109 INMUX plane 2,1
00  // 53 x42y109 INMUX plane 4,3
08  // 54 x42y109 INMUX plane 6,5
40  // 55 x42y109 INMUX plane 8,7
42  // 56 x42y109 INMUX plane 10,9
50  // 57 x42y109 INMUX plane 12,11
04  // 58 x42y110 INMUX plane 2,1
02  // 59 x42y110 INMUX plane 4,3
58  // 60 x42y110 INMUX plane 6,5
40  // 61 x42y110 INMUX plane 8,7
83  // 62 x42y110 INMUX plane 10,9
D0  // 63 x42y110 INMUX plane 12,11
94  // 64 x41y109 SB_BIG plane 1
23  // 65 x41y109 SB_BIG plane 1
18  // 66 x41y109 SB_DRIVE plane 2,1
00  // 67 x41y109 SB_BIG plane 2
00  // 68 x41y109 SB_BIG plane 2
48  // 69 x41y109 SB_BIG plane 3
12  // 70 x41y109 SB_BIG plane 3
00  // 71 x41y109 SB_DRIVE plane 4,3
93  // 72 x41y109 SB_BIG plane 4
22  // 73 x41y109 SB_BIG plane 4
48  // 74 x41y109 SB_BIG plane 5
12  // 75 x41y109 SB_BIG plane 5
08  // 76 x41y109 SB_DRIVE plane 6,5
00  // 77 x41y109 SB_BIG plane 6
00  // 78 x41y109 SB_BIG plane 6
48  // 79 x41y109 SB_BIG plane 7
12  // 80 x41y109 SB_BIG plane 7
00  // 81 x41y109 SB_DRIVE plane 8,7
48  // 82 x41y109 SB_BIG plane 8
12  // 83 x41y109 SB_BIG plane 8
0B  // 84 x41y109 SB_BIG plane 9
70  // 85 x41y109 SB_BIG plane 9
00  // 86 x41y109 SB_DRIVE plane 10,9
C0  // 87 x41y109 SB_BIG plane 10
00  // 88 x41y109 SB_BIG plane 10
02  // 89 x41y109 SB_BIG plane 11
14  // 90 x41y109 SB_BIG plane 11
00  // 91 x41y109 SB_DRIVE plane 12,11
50  // 92 x41y109 SB_BIG plane 12
00  // 93 x41y109 SB_BIG plane 12
03  // 94 x42y110 SB_SML plane 1
06  // 95 x42y110 SB_SML plane 2,1
00  // 96 x42y110 SB_SML plane 2
A8  // 97 x42y110 SB_SML plane 3
82  // 98 x42y110 SB_SML plane 4,3
2A  // 99 x42y110 SB_SML plane 4
28  // 100 x42y110 SB_SML plane 5
04  // 101 x42y110 SB_SML plane 6,5
00  // 102 x42y110 SB_SML plane 6
A8  // 103 x42y110 SB_SML plane 7
82  // 104 x42y110 SB_SML plane 8,7
2A  // 105 x42y110 SB_SML plane 8
26  // 106 x42y110 SB_SML plane 9
A3 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x43y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EA7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
37 // y_sel: 109
A3 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EA82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y109 CPE[0]  _a265  C_ORAND/D///    
00  //  1 x43y109 CPE[1]
00  //  2 x43y109 CPE[2]
00  //  3 x43y109 CPE[3]
00  //  4 x43y109 CPE[4]
00  //  5 x43y109 CPE[5]
00  //  6 x43y109 CPE[6]
00  //  7 x43y109 CPE[7]
00  //  8 x43y109 CPE[8]
00  //  9 x43y109 CPE[9]
00  // 10 x43y110 CPE[0]  _a453  C_///AND/D
00  // 11 x43y110 CPE[1]
00  // 12 x43y110 CPE[2]
00  // 13 x43y110 CPE[3]
00  // 14 x43y110 CPE[4]
00  // 15 x43y110 CPE[5]
00  // 16 x43y110 CPE[6]
00  // 17 x43y110 CPE[7]
00  // 18 x43y110 CPE[8]
00  // 19 x43y110 CPE[9]
00  // 20 x44y109 CPE[0]  _a212  C_ORAND////    
00  // 21 x44y109 CPE[1]
00  // 22 x44y109 CPE[2]
00  // 23 x44y109 CPE[3]
00  // 24 x44y109 CPE[4]
00  // 25 x44y109 CPE[5]
00  // 26 x44y109 CPE[6]
00  // 27 x44y109 CPE[7]
00  // 28 x44y109 CPE[8]
00  // 29 x44y109 CPE[9]
00  // 30 x44y110 CPE[0]  _a1497  C_MX2b////    
00  // 31 x44y110 CPE[1]
00  // 32 x44y110 CPE[2]
00  // 33 x44y110 CPE[3]
00  // 34 x44y110 CPE[4]
00  // 35 x44y110 CPE[5]
00  // 36 x44y110 CPE[6]
00  // 37 x44y110 CPE[7]
00  // 38 x44y110 CPE[8]
00  // 39 x44y110 CPE[9]
22  // 40 x43y109 INMUX plane 2,1
07  // 41 x43y109 INMUX plane 4,3
16  // 42 x43y109 INMUX plane 6,5
00  // 43 x43y109 INMUX plane 8,7
20  // 44 x43y109 INMUX plane 10,9
09  // 45 x43y109 INMUX plane 12,11
2C  // 46 x43y110 INMUX plane 2,1
08  // 47 x43y110 INMUX plane 4,3
00  // 48 x43y110 INMUX plane 6,5
00  // 49 x43y110 INMUX plane 8,7
01  // 50 x43y110 INMUX plane 10,9
00  // 51 x43y110 INMUX plane 12,11
2B  // 52 x44y109 INMUX plane 2,1
07  // 53 x44y109 INMUX plane 4,3
38  // 54 x44y109 INMUX plane 6,5
74  // 55 x44y109 INMUX plane 8,7
A8  // 56 x44y109 INMUX plane 10,9
41  // 57 x44y109 INMUX plane 12,11
29  // 58 x44y110 INMUX plane 2,1
00  // 59 x44y110 INMUX plane 4,3
3F  // 60 x44y110 INMUX plane 6,5
42  // 61 x44y110 INMUX plane 8,7
23  // 62 x44y110 INMUX plane 10,9
40  // 63 x44y110 INMUX plane 12,11
01  // 64 x44y110 SB_BIG plane 1
00  // 65 x44y110 SB_BIG plane 1
06  // 66 x44y110 SB_DRIVE plane 2,1
48  // 67 x44y110 SB_BIG plane 2
13  // 68 x44y110 SB_BIG plane 2
93  // 69 x44y110 SB_BIG plane 3
42  // 70 x44y110 SB_BIG plane 3
00  // 71 x44y110 SB_DRIVE plane 4,3
48  // 72 x44y110 SB_BIG plane 4
12  // 73 x44y110 SB_BIG plane 4
48  // 74 x44y110 SB_BIG plane 5
22  // 75 x44y110 SB_BIG plane 5
00  // 76 x44y110 SB_DRIVE plane 6,5
48  // 77 x44y110 SB_BIG plane 6
12  // 78 x44y110 SB_BIG plane 6
96  // 79 x44y110 SB_BIG plane 7
18  // 80 x44y110 SB_BIG plane 7
00  // 81 x44y110 SB_DRIVE plane 8,7
48  // 82 x44y110 SB_BIG plane 8
12  // 83 x44y110 SB_BIG plane 8
48  // 84 x44y110 SB_BIG plane 9
12  // 85 x44y110 SB_BIG plane 9
00  // 86 x44y110 SB_DRIVE plane 10,9
08  // 87 x44y110 SB_BIG plane 10
13  // 88 x44y110 SB_BIG plane 10
48  // 89 x44y110 SB_BIG plane 11
72  // 90 x44y110 SB_BIG plane 11
00  // 91 x44y110 SB_DRIVE plane 12,11
93  // 92 x44y110 SB_BIG plane 12
42  // 93 x44y110 SB_BIG plane 12
A8  // 94 x43y109 SB_SML plane 1
83  // 95 x43y109 SB_SML plane 2,1
2A  // 96 x43y109 SB_SML plane 2
A8  // 97 x43y109 SB_SML plane 3
92  // 98 x43y109 SB_SML plane 4,3
16  // 99 x43y109 SB_SML plane 4
88  // 100 x43y109 SB_SML plane 5
12  // 101 x43y109 SB_SML plane 6,5
2A  // 102 x43y109 SB_SML plane 6
52  // 103 x43y109 SB_SML plane 7
85  // 104 x43y109 SB_SML plane 8,7
2A  // 105 x43y109 SB_SML plane 8
3E  // 106 x43y109 SB_SML plane 9
87  // 107 x43y109 SB_SML plane 10,9
2A  // 108 x43y109 SB_SML plane 10
28  // 109 x43y109 SB_SML plane 11
82  // 110 x43y109 SB_SML plane 12,11
2A  // 111 x43y109 SB_SML plane 12
DD // -- CRC low byte
FD // -- CRC high byte


// Config Latches on x45y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EAF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
37 // y_sel: 109
7B // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y109 CPE[0]  _a580  C_MX2b////    
00  //  1 x45y109 CPE[1]
00  //  2 x45y109 CPE[2]
00  //  3 x45y109 CPE[3]
00  //  4 x45y109 CPE[4]
00  //  5 x45y109 CPE[5]
00  //  6 x45y109 CPE[6]
00  //  7 x45y109 CPE[7]
00  //  8 x45y109 CPE[8]
00  //  9 x45y109 CPE[9]
00  // 10 x45y110 CPE[0]  _a1671  C_////Bridge
00  // 11 x45y110 CPE[1]
00  // 12 x45y110 CPE[2]
00  // 13 x45y110 CPE[3]
00  // 14 x45y110 CPE[4]
00  // 15 x45y110 CPE[5]
00  // 16 x45y110 CPE[6]
00  // 17 x45y110 CPE[7]
00  // 18 x45y110 CPE[8]
00  // 19 x45y110 CPE[9]
00  // 20 x46y109 CPE[0]  _a1537  C_AND////    _a1478  C_///AND/
00  // 21 x46y109 CPE[1]
00  // 22 x46y109 CPE[2]
00  // 23 x46y109 CPE[3]
00  // 24 x46y109 CPE[4]
00  // 25 x46y109 CPE[5]
00  // 26 x46y109 CPE[6]
00  // 27 x46y109 CPE[7]
00  // 28 x46y109 CPE[8]
00  // 29 x46y109 CPE[9]
00  // 30 x46y110 CPE[0]  net1 = net2: _a421  C_AND/D//AND/D
00  // 31 x46y110 CPE[1]
00  // 32 x46y110 CPE[2]
00  // 33 x46y110 CPE[3]
00  // 34 x46y110 CPE[4]
00  // 35 x46y110 CPE[5]
00  // 36 x46y110 CPE[6]
00  // 37 x46y110 CPE[7]
00  // 38 x46y110 CPE[8]
00  // 39 x46y110 CPE[9]
24  // 40 x45y109 INMUX plane 2,1
08  // 41 x45y109 INMUX plane 4,3
08  // 42 x45y109 INMUX plane 6,5
3C  // 43 x45y109 INMUX plane 8,7
00  // 44 x45y109 INMUX plane 10,9
10  // 45 x45y109 INMUX plane 12,11
09  // 46 x45y110 INMUX plane 2,1
28  // 47 x45y110 INMUX plane 4,3
00  // 48 x45y110 INMUX plane 6,5
30  // 49 x45y110 INMUX plane 8,7
28  // 50 x45y110 INMUX plane 10,9
00  // 51 x45y110 INMUX plane 12,11
05  // 52 x46y109 INMUX plane 2,1
06  // 53 x46y109 INMUX plane 4,3
25  // 54 x46y109 INMUX plane 6,5
43  // 55 x46y109 INMUX plane 8,7
00  // 56 x46y109 INMUX plane 10,9
C0  // 57 x46y109 INMUX plane 12,11
23  // 58 x46y110 INMUX plane 2,1
01  // 59 x46y110 INMUX plane 4,3
10  // 60 x46y110 INMUX plane 6,5
46  // 61 x46y110 INMUX plane 8,7
03  // 62 x46y110 INMUX plane 10,9
40  // 63 x46y110 INMUX plane 12,11
94  // 64 x45y109 SB_BIG plane 1
42  // 65 x45y109 SB_BIG plane 1
00  // 66 x45y109 SB_DRIVE plane 2,1
96  // 67 x45y109 SB_BIG plane 2
22  // 68 x45y109 SB_BIG plane 2
48  // 69 x45y109 SB_BIG plane 3
02  // 70 x45y109 SB_BIG plane 3
00  // 71 x45y109 SB_DRIVE plane 4,3
41  // 72 x45y109 SB_BIG plane 4
12  // 73 x45y109 SB_BIG plane 4
48  // 74 x45y109 SB_BIG plane 5
02  // 75 x45y109 SB_BIG plane 5
00  // 76 x45y109 SB_DRIVE plane 6,5
48  // 77 x45y109 SB_BIG plane 6
10  // 78 x45y109 SB_BIG plane 6
48  // 79 x45y109 SB_BIG plane 7
10  // 80 x45y109 SB_BIG plane 7
00  // 81 x45y109 SB_DRIVE plane 8,7
48  // 82 x45y109 SB_BIG plane 8
12  // 83 x45y109 SB_BIG plane 8
48  // 84 x45y109 SB_BIG plane 9
12  // 85 x45y109 SB_BIG plane 9
00  // 86 x45y109 SB_DRIVE plane 10,9
48  // 87 x45y109 SB_BIG plane 10
12  // 88 x45y109 SB_BIG plane 10
48  // 89 x45y109 SB_BIG plane 11
12  // 90 x45y109 SB_BIG plane 11
00  // 91 x45y109 SB_DRIVE plane 12,11
41  // 92 x45y109 SB_BIG plane 12
12  // 93 x45y109 SB_BIG plane 12
B0  // 94 x46y110 SB_SML plane 1
87  // 95 x46y110 SB_SML plane 2,1
2A  // 96 x46y110 SB_SML plane 2
A8  // 97 x46y110 SB_SML plane 3
12  // 98 x46y110 SB_SML plane 4,3
2A  // 99 x46y110 SB_SML plane 4
A8  // 100 x46y110 SB_SML plane 5
82  // 101 x46y110 SB_SML plane 6,5
2A  // 102 x46y110 SB_SML plane 6
54  // 103 x46y110 SB_SML plane 7
83  // 104 x46y110 SB_SML plane 8,7
4A  // 105 x46y110 SB_SML plane 8
A8  // 106 x46y110 SB_SML plane 9
84  // 107 x46y110 SB_SML plane 10,9
2A  // 108 x46y110 SB_SML plane 10
A8  // 109 x46y110 SB_SML plane 11
B2  // 110 x46y110 SB_SML plane 12,11
74  // 111 x46y110 SB_SML plane 12
58 // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x47y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EB76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
37 // y_sel: 109
B3 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EB7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y109 CPE[0]  _a437  C_MX2b////    
00  //  1 x47y109 CPE[1]
00  //  2 x47y109 CPE[2]
00  //  3 x47y109 CPE[3]
00  //  4 x47y109 CPE[4]
00  //  5 x47y109 CPE[5]
00  //  6 x47y109 CPE[6]
00  //  7 x47y109 CPE[7]
00  //  8 x47y109 CPE[8]
00  //  9 x47y109 CPE[9]
00  // 10 x47y110 CPE[0]  _a1479  C_MX2b////    
00  // 11 x47y110 CPE[1]
00  // 12 x47y110 CPE[2]
00  // 13 x47y110 CPE[3]
00  // 14 x47y110 CPE[4]
00  // 15 x47y110 CPE[5]
00  // 16 x47y110 CPE[6]
00  // 17 x47y110 CPE[7]
00  // 18 x47y110 CPE[8]
00  // 19 x47y110 CPE[9]
00  // 20 x48y109 CPE[0]  net1 = net2: _a722  C_ADDF2///ADDF2/
00  // 21 x48y109 CPE[1]
00  // 22 x48y109 CPE[2]
00  // 23 x48y109 CPE[3]
00  // 24 x48y109 CPE[4]
00  // 25 x48y109 CPE[5]
00  // 26 x48y109 CPE[6]
00  // 27 x48y109 CPE[7]
00  // 28 x48y109 CPE[8]
00  // 29 x48y109 CPE[9]
00  // 30 x48y110 CPE[0]  net1 = net2: _a724  C_ADDF2///ADDF2/
00  // 31 x48y110 CPE[1]
00  // 32 x48y110 CPE[2]
00  // 33 x48y110 CPE[3]
00  // 34 x48y110 CPE[4]
00  // 35 x48y110 CPE[5]
00  // 36 x48y110 CPE[6]
00  // 37 x48y110 CPE[7]
00  // 38 x48y110 CPE[8]
00  // 39 x48y110 CPE[9]
05  // 40 x47y109 INMUX plane 2,1
20  // 41 x47y109 INMUX plane 4,3
00  // 42 x47y109 INMUX plane 6,5
33  // 43 x47y109 INMUX plane 8,7
00  // 44 x47y109 INMUX plane 10,9
20  // 45 x47y109 INMUX plane 12,11
2D  // 46 x47y110 INMUX plane 2,1
25  // 47 x47y110 INMUX plane 4,3
03  // 48 x47y110 INMUX plane 6,5
36  // 49 x47y110 INMUX plane 8,7
00  // 50 x47y110 INMUX plane 10,9
20  // 51 x47y110 INMUX plane 12,11
00  // 52 x48y109 INMUX plane 2,1
04  // 53 x48y109 INMUX plane 4,3
08  // 54 x48y109 INMUX plane 6,5
0F  // 55 x48y109 INMUX plane 8,7
08  // 56 x48y109 INMUX plane 10,9
04  // 57 x48y109 INMUX plane 12,11
05  // 58 x48y110 INMUX plane 2,1
39  // 59 x48y110 INMUX plane 4,3
00  // 60 x48y110 INMUX plane 6,5
10  // 61 x48y110 INMUX plane 8,7
00  // 62 x48y110 INMUX plane 10,9
E0  // 63 x48y110 INMUX plane 12,11
F9  // 64 x48y110 SB_BIG plane 1
24  // 65 x48y110 SB_BIG plane 1
04  // 66 x48y110 SB_DRIVE plane 2,1
48  // 67 x48y110 SB_BIG plane 2
12  // 68 x48y110 SB_BIG plane 2
48  // 69 x48y110 SB_BIG plane 3
12  // 70 x48y110 SB_BIG plane 3
00  // 71 x48y110 SB_DRIVE plane 4,3
50  // 72 x48y110 SB_BIG plane 4
24  // 73 x48y110 SB_BIG plane 4
48  // 74 x48y110 SB_BIG plane 5
12  // 75 x48y110 SB_BIG plane 5
08  // 76 x48y110 SB_DRIVE plane 6,5
48  // 77 x48y110 SB_BIG plane 6
10  // 78 x48y110 SB_BIG plane 6
48  // 79 x48y110 SB_BIG plane 7
10  // 80 x48y110 SB_BIG plane 7
00  // 81 x48y110 SB_DRIVE plane 8,7
48  // 82 x48y110 SB_BIG plane 8
12  // 83 x48y110 SB_BIG plane 8
48  // 84 x48y110 SB_BIG plane 9
12  // 85 x48y110 SB_BIG plane 9
00  // 86 x48y110 SB_DRIVE plane 10,9
48  // 87 x48y110 SB_BIG plane 10
12  // 88 x48y110 SB_BIG plane 10
48  // 89 x48y110 SB_BIG plane 11
12  // 90 x48y110 SB_BIG plane 11
00  // 91 x48y110 SB_DRIVE plane 12,11
12  // 92 x48y110 SB_BIG plane 12
12  // 93 x48y110 SB_BIG plane 12
D4  // 94 x47y109 SB_SML plane 1
86  // 95 x47y109 SB_SML plane 2,1
2A  // 96 x47y109 SB_SML plane 2
A8  // 97 x47y109 SB_SML plane 3
82  // 98 x47y109 SB_SML plane 4,3
2E  // 99 x47y109 SB_SML plane 4
A8  // 100 x47y109 SB_SML plane 5
80  // 101 x47y109 SB_SML plane 6,5
35  // 102 x47y109 SB_SML plane 6
88  // 103 x47y109 SB_SML plane 7
12  // 104 x47y109 SB_SML plane 8,7
6A  // 105 x47y109 SB_SML plane 8
A8  // 106 x47y109 SB_SML plane 9
82  // 107 x47y109 SB_SML plane 10,9
2A  // 108 x47y109 SB_SML plane 10
A8  // 109 x47y109 SB_SML plane 11
92  // 110 x47y109 SB_SML plane 12,11
4F  // 111 x47y109 SB_SML plane 12
5B // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x49y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EBF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
37 // y_sel: 109
6B // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EBFC
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x49y109 CPE[0]  _a1489  C_MX2b////    
00  //  1 x49y109 CPE[1]
00  //  2 x49y109 CPE[2]
00  //  3 x49y109 CPE[3]
00  //  4 x49y109 CPE[4]
00  //  5 x49y109 CPE[5]
00  //  6 x49y109 CPE[6]
00  //  7 x49y109 CPE[7]
00  //  8 x49y109 CPE[8]
00  //  9 x49y109 CPE[9]
00  // 10 x49y110 CPE[0]  _a1493  C_MX2b////    
00  // 11 x49y110 CPE[1]
00  // 12 x49y110 CPE[2]
00  // 13 x49y110 CPE[3]
00  // 14 x49y110 CPE[4]
00  // 15 x49y110 CPE[5]
00  // 16 x49y110 CPE[6]
00  // 17 x49y110 CPE[7]
00  // 18 x49y110 CPE[8]
00  // 19 x49y110 CPE[9]
00  // 20 x50y109 CPE[0]  _a1486  C_MX2b////    
00  // 21 x50y109 CPE[1]
00  // 22 x50y109 CPE[2]
00  // 23 x50y109 CPE[3]
00  // 24 x50y109 CPE[4]
00  // 25 x50y109 CPE[5]
00  // 26 x50y109 CPE[6]
00  // 27 x50y109 CPE[7]
00  // 28 x50y109 CPE[8]
00  // 29 x50y109 CPE[9]
00  // 30 x50y110 CPE[0]
00  // 31 x50y110 CPE[1]
00  // 32 x50y110 CPE[2]
00  // 33 x50y110 CPE[3]
00  // 34 x50y110 CPE[4]
00  // 35 x50y110 CPE[5]
00  // 36 x50y110 CPE[6]
00  // 37 x50y110 CPE[7]
00  // 38 x50y110 CPE[8]
00  // 39 x50y110 CPE[9]
28  // 40 x49y109 INMUX plane 2,1
00  // 41 x49y109 INMUX plane 4,3
08  // 42 x49y109 INMUX plane 6,5
3B  // 43 x49y109 INMUX plane 8,7
00  // 44 x49y109 INMUX plane 10,9
28  // 45 x49y109 INMUX plane 12,11
18  // 46 x49y110 INMUX plane 2,1
08  // 47 x49y110 INMUX plane 4,3
00  // 48 x49y110 INMUX plane 6,5
3F  // 49 x49y110 INMUX plane 8,7
00  // 50 x49y110 INMUX plane 10,9
04  // 51 x49y110 INMUX plane 12,11
08  // 52 x50y109 INMUX plane 2,1
00  // 53 x50y109 INMUX plane 4,3
11  // 54 x50y109 INMUX plane 6,5
CD  // 55 x50y109 INMUX plane 8,7
00  // 56 x50y109 INMUX plane 10,9
CD  // 57 x50y109 INMUX plane 12,11
08  // 58 x50y110 INMUX plane 2,1
08  // 59 x50y110 INMUX plane 4,3
00  // 60 x50y110 INMUX plane 6,5
C0  // 61 x50y110 INMUX plane 8,7
00  // 62 x50y110 INMUX plane 10,9
E8  // 63 x50y110 INMUX plane 12,11
48  // 64 x49y109 SB_BIG plane 1
12  // 65 x49y109 SB_BIG plane 1
00  // 66 x49y109 SB_DRIVE plane 2,1
92  // 67 x49y109 SB_BIG plane 2
30  // 68 x49y109 SB_BIG plane 2
48  // 69 x49y109 SB_BIG plane 3
12  // 70 x49y109 SB_BIG plane 3
00  // 71 x49y109 SB_DRIVE plane 4,3
00  // 72 x49y109 SB_BIG plane 4
00  // 73 x49y109 SB_BIG plane 4
41  // 74 x49y109 SB_BIG plane 5
12  // 75 x49y109 SB_BIG plane 5
00  // 76 x49y109 SB_DRIVE plane 6,5
48  // 77 x49y109 SB_BIG plane 6
12  // 78 x49y109 SB_BIG plane 6
48  // 79 x49y109 SB_BIG plane 7
12  // 80 x49y109 SB_BIG plane 7
00  // 81 x49y109 SB_DRIVE plane 8,7
00  // 82 x49y109 SB_BIG plane 8
00  // 83 x49y109 SB_BIG plane 8
00  // 84 x49y109 SB_BIG plane 9
00  // 85 x49y109 SB_BIG plane 9
00  // 86 x49y109 SB_DRIVE plane 10,9
00  // 87 x49y109 SB_BIG plane 10
00  // 88 x49y109 SB_BIG plane 10
00  // 89 x49y109 SB_BIG plane 11
00  // 90 x49y109 SB_BIG plane 11
00  // 91 x49y109 SB_DRIVE plane 12,11
00  // 92 x49y109 SB_BIG plane 12
00  // 93 x49y109 SB_BIG plane 12
B9  // 94 x50y110 SB_SML plane 1
82  // 95 x50y110 SB_SML plane 2,1
2A  // 96 x50y110 SB_SML plane 2
A1  // 97 x50y110 SB_SML plane 3
02  // 98 x50y110 SB_SML plane 4,3
00  // 99 x50y110 SB_SML plane 4
A8  // 100 x50y110 SB_SML plane 5
82  // 101 x50y110 SB_SML plane 6,5
2A  // 102 x50y110 SB_SML plane 6
A8  // 103 x50y110 SB_SML plane 7
42  // 104 x50y110 SB_SML plane 8,7
08  // 105 x50y110 SB_SML plane 8
54 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x51y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EC6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
37 // y_sel: 109
03 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EC74
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y109 CPE[0]
00  //  1 x51y109 CPE[1]
00  //  2 x51y109 CPE[2]
00  //  3 x51y109 CPE[3]
00  //  4 x51y109 CPE[4]
00  //  5 x51y109 CPE[5]
00  //  6 x51y109 CPE[6]
00  //  7 x51y109 CPE[7]
00  //  8 x51y109 CPE[8]
00  //  9 x51y109 CPE[9]
00  // 10 x51y110 CPE[0]
00  // 11 x51y110 CPE[1]
00  // 12 x51y110 CPE[2]
00  // 13 x51y110 CPE[3]
00  // 14 x51y110 CPE[4]
00  // 15 x51y110 CPE[5]
00  // 16 x51y110 CPE[6]
00  // 17 x51y110 CPE[7]
00  // 18 x51y110 CPE[8]
00  // 19 x51y110 CPE[9]
00  // 20 x52y109 CPE[0]  _a1447  C_MX2b////    
00  // 21 x52y109 CPE[1]
00  // 22 x52y109 CPE[2]
00  // 23 x52y109 CPE[3]
00  // 24 x52y109 CPE[4]
00  // 25 x52y109 CPE[5]
00  // 26 x52y109 CPE[6]
00  // 27 x52y109 CPE[7]
00  // 28 x52y109 CPE[8]
00  // 29 x52y109 CPE[9]
00  // 30 x52y110 CPE[0]
00  // 31 x52y110 CPE[1]
00  // 32 x52y110 CPE[2]
00  // 33 x52y110 CPE[3]
00  // 34 x52y110 CPE[4]
00  // 35 x52y110 CPE[5]
00  // 36 x52y110 CPE[6]
00  // 37 x52y110 CPE[7]
00  // 38 x52y110 CPE[8]
00  // 39 x52y110 CPE[9]
05  // 40 x51y109 INMUX plane 2,1
00  // 41 x51y109 INMUX plane 4,3
01  // 42 x51y109 INMUX plane 6,5
00  // 43 x51y109 INMUX plane 8,7
00  // 44 x51y109 INMUX plane 10,9
00  // 45 x51y109 INMUX plane 12,11
01  // 46 x51y110 INMUX plane 2,1
01  // 47 x51y110 INMUX plane 4,3
00  // 48 x51y110 INMUX plane 6,5
0B  // 49 x51y110 INMUX plane 8,7
00  // 50 x51y110 INMUX plane 10,9
02  // 51 x51y110 INMUX plane 12,11
20  // 52 x52y109 INMUX plane 2,1
00  // 53 x52y109 INMUX plane 4,3
25  // 54 x52y109 INMUX plane 6,5
08  // 55 x52y109 INMUX plane 8,7
00  // 56 x52y109 INMUX plane 10,9
00  // 57 x52y109 INMUX plane 12,11
00  // 58 x52y110 INMUX plane 2,1
01  // 59 x52y110 INMUX plane 4,3
00  // 60 x52y110 INMUX plane 6,5
19  // 61 x52y110 INMUX plane 8,7
00  // 62 x52y110 INMUX plane 10,9
00  // 63 x52y110 INMUX plane 12,11
20  // 64 x52y110 SB_BIG plane 1
00  // 65 x52y110 SB_BIG plane 1
00  // 66 x52y110 SB_DRIVE plane 2,1
40  // 67 x52y110 SB_BIG plane 2
01  // 68 x52y110 SB_BIG plane 2
12  // 69 x52y110 SB_BIG plane 3
12  // 70 x52y110 SB_BIG plane 3
02  // 71 x52y110 SB_DRIVE plane 4,3
00  // 72 x52y110 SB_BIG plane 4
00  // 73 x52y110 SB_BIG plane 4
00  // 74 x52y110 SB_BIG plane 5
00  // 75 x52y110 SB_BIG plane 5
00  // 76 x52y110 SB_DRIVE plane 6,5
00  // 77 x52y110 SB_BIG plane 6
00  // 78 x52y110 SB_BIG plane 6
48  // 79 x52y110 SB_BIG plane 7
12  // 80 x52y110 SB_BIG plane 7
00  // 81 x52y110 SB_DRIVE plane 8,7
00  // 82 x52y110 SB_BIG plane 8
01  // 83 x52y110 SB_BIG plane 8
00  // 84 x52y110 SB_BIG plane 9
00  // 85 x52y110 SB_BIG plane 9
00  // 86 x52y110 SB_DRIVE plane 10,9
00  // 87 x52y110 SB_BIG plane 10
20  // 88 x52y110 SB_BIG plane 10
04  // 89 x52y110 SB_BIG plane 11
02  // 90 x52y110 SB_BIG plane 11
00  // 91 x52y110 SB_DRIVE plane 12,11
00  // 92 x52y110 SB_BIG plane 12
00  // 93 x52y110 SB_BIG plane 12
04  // 94 x51y109 SB_SML plane 1
02  // 95 x51y109 SB_SML plane 2,1
00  // 96 x51y109 SB_SML plane 2
A8  // 97 x51y109 SB_SML plane 3
02  // 98 x51y109 SB_SML plane 4,3
00  // 99 x51y109 SB_SML plane 4
11  // 100 x51y109 SB_SML plane 5
10  // 101 x51y109 SB_SML plane 6,5
6E  // 102 x51y109 SB_SML plane 6
A8  // 103 x51y109 SB_SML plane 7
86  // 104 x51y109 SB_SML plane 8,7
03  // 105 x51y109 SB_SML plane 8
00  // 106 x51y109 SB_SML plane 9
00  // 107 x51y109 SB_SML plane 10,9
00  // 108 x51y109 SB_SML plane 10
00  // 109 x51y109 SB_SML plane 11
00  // 110 x51y109 SB_SML plane 12,11
04  // 111 x51y109 SB_SML plane 12
8C // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x53y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ECEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
37 // y_sel: 109
DB // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ECF2
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x53y109 CPE[0]
00  //  1 x53y109 CPE[1]
00  //  2 x53y109 CPE[2]
00  //  3 x53y109 CPE[3]
00  //  4 x53y109 CPE[4]
00  //  5 x53y109 CPE[5]
00  //  6 x53y109 CPE[6]
00  //  7 x53y109 CPE[7]
00  //  8 x53y109 CPE[8]
00  //  9 x53y109 CPE[9]
00  // 10 x53y110 CPE[0]
00  // 11 x53y110 CPE[1]
00  // 12 x53y110 CPE[2]
00  // 13 x53y110 CPE[3]
00  // 14 x53y110 CPE[4]
00  // 15 x53y110 CPE[5]
00  // 16 x53y110 CPE[6]
00  // 17 x53y110 CPE[7]
00  // 18 x53y110 CPE[8]
00  // 19 x53y110 CPE[9]
00  // 20 x54y109 CPE[0]
00  // 21 x54y109 CPE[1]
00  // 22 x54y109 CPE[2]
00  // 23 x54y109 CPE[3]
00  // 24 x54y109 CPE[4]
00  // 25 x54y109 CPE[5]
00  // 26 x54y109 CPE[6]
00  // 27 x54y109 CPE[7]
00  // 28 x54y109 CPE[8]
00  // 29 x54y109 CPE[9]
00  // 30 x54y110 CPE[0]
00  // 31 x54y110 CPE[1]
00  // 32 x54y110 CPE[2]
00  // 33 x54y110 CPE[3]
00  // 34 x54y110 CPE[4]
00  // 35 x54y110 CPE[5]
00  // 36 x54y110 CPE[6]
00  // 37 x54y110 CPE[7]
00  // 38 x54y110 CPE[8]
00  // 39 x54y110 CPE[9]
00  // 40 x53y109 INMUX plane 2,1
05  // 41 x53y109 INMUX plane 4,3
00  // 42 x53y109 INMUX plane 6,5
08  // 43 x53y109 INMUX plane 8,7
00  // 44 x53y109 INMUX plane 10,9
00  // 45 x53y109 INMUX plane 12,11
01  // 46 x53y110 INMUX plane 2,1
01  // 47 x53y110 INMUX plane 4,3
01  // 48 x53y110 INMUX plane 6,5
00  // 49 x53y110 INMUX plane 8,7
00  // 50 x53y110 INMUX plane 10,9
00  // 51 x53y110 INMUX plane 12,11
00  // 52 x54y109 INMUX plane 2,1
00  // 53 x54y109 INMUX plane 4,3
00  // 54 x54y109 INMUX plane 6,5
00  // 55 x54y109 INMUX plane 8,7
00  // 56 x54y109 INMUX plane 10,9
00  // 57 x54y109 INMUX plane 12,11
01  // 58 x54y110 INMUX plane 2,1
00  // 59 x54y110 INMUX plane 4,3
00  // 60 x54y110 INMUX plane 6,5
00  // 61 x54y110 INMUX plane 8,7
00  // 62 x54y110 INMUX plane 10,9
00  // 63 x54y110 INMUX plane 12,11
00  // 64 x53y109 SB_BIG plane 1
00  // 65 x53y109 SB_BIG plane 1
00  // 66 x53y109 SB_DRIVE plane 2,1
00  // 67 x53y109 SB_BIG plane 2
00  // 68 x53y109 SB_BIG plane 2
00  // 69 x53y109 SB_BIG plane 3
00  // 70 x53y109 SB_BIG plane 3
00  // 71 x53y109 SB_DRIVE plane 4,3
00  // 72 x53y109 SB_BIG plane 4
00  // 73 x53y109 SB_BIG plane 4
40  // 74 x53y109 SB_BIG plane 5
01  // 75 x53y109 SB_BIG plane 5
00  // 76 x53y109 SB_DRIVE plane 6,5
00  // 77 x53y109 SB_BIG plane 6
00  // 78 x53y109 SB_BIG plane 6
00  // 79 x53y109 SB_BIG plane 7
00  // 80 x53y109 SB_BIG plane 7
08  // 81 x53y109 SB_DRIVE plane 8,7
FD // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x83y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ED4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
37 // y_sel: 109
A1 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ED52
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x83y109 CPE[0]
00  //  1 x83y109 CPE[1]
00  //  2 x83y109 CPE[2]
00  //  3 x83y109 CPE[3]
00  //  4 x83y109 CPE[4]
00  //  5 x83y109 CPE[5]
00  //  6 x83y109 CPE[6]
00  //  7 x83y109 CPE[7]
00  //  8 x83y109 CPE[8]
00  //  9 x83y109 CPE[9]
00  // 10 x83y110 CPE[0]
00  // 11 x83y110 CPE[1]
00  // 12 x83y110 CPE[2]
00  // 13 x83y110 CPE[3]
00  // 14 x83y110 CPE[4]
00  // 15 x83y110 CPE[5]
00  // 16 x83y110 CPE[6]
00  // 17 x83y110 CPE[7]
00  // 18 x83y110 CPE[8]
00  // 19 x83y110 CPE[9]
00  // 20 x84y109 CPE[0]
00  // 21 x84y109 CPE[1]
00  // 22 x84y109 CPE[2]
00  // 23 x84y109 CPE[3]
00  // 24 x84y109 CPE[4]
00  // 25 x84y109 CPE[5]
00  // 26 x84y109 CPE[6]
00  // 27 x84y109 CPE[7]
00  // 28 x84y109 CPE[8]
00  // 29 x84y109 CPE[9]
00  // 30 x84y110 CPE[0]
00  // 31 x84y110 CPE[1]
00  // 32 x84y110 CPE[2]
00  // 33 x84y110 CPE[3]
00  // 34 x84y110 CPE[4]
00  // 35 x84y110 CPE[5]
00  // 36 x84y110 CPE[6]
00  // 37 x84y110 CPE[7]
00  // 38 x84y110 CPE[8]
00  // 39 x84y110 CPE[9]
00  // 40 x83y109 INMUX plane 2,1
00  // 41 x83y109 INMUX plane 4,3
00  // 42 x83y109 INMUX plane 6,5
00  // 43 x83y109 INMUX plane 8,7
00  // 44 x83y109 INMUX plane 10,9
00  // 45 x83y109 INMUX plane 12,11
00  // 46 x83y110 INMUX plane 2,1
00  // 47 x83y110 INMUX plane 4,3
00  // 48 x83y110 INMUX plane 6,5
00  // 49 x83y110 INMUX plane 8,7
00  // 50 x83y110 INMUX plane 10,9
00  // 51 x83y110 INMUX plane 12,11
00  // 52 x84y109 INMUX plane 2,1
00  // 53 x84y109 INMUX plane 4,3
00  // 54 x84y109 INMUX plane 6,5
00  // 55 x84y109 INMUX plane 8,7
00  // 56 x84y109 INMUX plane 10,9
00  // 57 x84y109 INMUX plane 12,11
00  // 58 x84y110 INMUX plane 2,1
00  // 59 x84y110 INMUX plane 4,3
00  // 60 x84y110 INMUX plane 6,5
00  // 61 x84y110 INMUX plane 8,7
00  // 62 x84y110 INMUX plane 10,9
00  // 63 x84y110 INMUX plane 12,11
00  // 64 x84y110 SB_BIG plane 1
00  // 65 x84y110 SB_BIG plane 1
00  // 66 x84y110 SB_DRIVE plane 2,1
00  // 67 x84y110 SB_BIG plane 2
00  // 68 x84y110 SB_BIG plane 2
80  // 69 x84y110 SB_BIG plane 3
00  // 70 x84y110 SB_BIG plane 3
02  // 71 x84y110 SB_DRIVE plane 4,3
B5 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x161y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EDA0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
37 // y_sel: 109
CD // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EDA8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y109
00  // 14 right_edge_EN1 at x163y109
00  // 15 right_edge_EN2 at x163y109
00  // 16 right_edge_EN0 at x163y110
00  // 17 right_edge_EN1 at x163y110
00  // 18 right_edge_EN2 at x163y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y109 SB_BIG plane 1
12  // 65 x161y109 SB_BIG plane 1
00  // 66 x161y109 SB_DRIVE plane 2,1
48  // 67 x161y109 SB_BIG plane 2
12  // 68 x161y109 SB_BIG plane 2
48  // 69 x161y109 SB_BIG plane 3
12  // 70 x161y109 SB_BIG plane 3
00  // 71 x161y109 SB_DRIVE plane 4,3
48  // 72 x161y109 SB_BIG plane 4
12  // 73 x161y109 SB_BIG plane 4
48  // 74 x161y109 SB_BIG plane 5
12  // 75 x161y109 SB_BIG plane 5
00  // 76 x161y109 SB_DRIVE plane 6,5
48  // 77 x161y109 SB_BIG plane 6
12  // 78 x161y109 SB_BIG plane 6
48  // 79 x161y109 SB_BIG plane 7
12  // 80 x161y109 SB_BIG plane 7
00  // 81 x161y109 SB_DRIVE plane 8,7
48  // 82 x161y109 SB_BIG plane 8
12  // 83 x161y109 SB_BIG plane 8
48  // 84 x161y109 SB_BIG plane 9
12  // 85 x161y109 SB_BIG plane 9
00  // 86 x161y109 SB_DRIVE plane 10,9
48  // 87 x161y109 SB_BIG plane 10
12  // 88 x161y109 SB_BIG plane 10
48  // 89 x161y109 SB_BIG plane 11
12  // 90 x161y109 SB_BIG plane 11
00  // 91 x161y109 SB_DRIVE plane 12,11
48  // 92 x161y109 SB_BIG plane 12
12  // 93 x161y109 SB_BIG plane 12
A8  // 94 x162y110 SB_SML plane 1
82  // 95 x162y110 SB_SML plane 2,1
2A  // 96 x162y110 SB_SML plane 2
A8  // 97 x162y110 SB_SML plane 3
82  // 98 x162y110 SB_SML plane 4,3
2A  // 99 x162y110 SB_SML plane 4
A8  // 100 x162y110 SB_SML plane 5
82  // 101 x162y110 SB_SML plane 6,5
2A  // 102 x162y110 SB_SML plane 6
A8  // 103 x162y110 SB_SML plane 7
82  // 104 x162y110 SB_SML plane 8,7
2A  // 105 x162y110 SB_SML plane 8
A8  // 106 x162y110 SB_SML plane 9
82  // 107 x162y110 SB_SML plane 10,9
2A  // 108 x162y110 SB_SML plane 10
A8  // 109 x162y110 SB_SML plane 11
82  // 110 x162y110 SB_SML plane 12,11
2A  // 111 x162y110 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EE1E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
38 // y_sel: 111
15 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EE26
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y111
00  // 14 left_edge_EN1 at x-2y111
00  // 15 left_edge_EN2 at x-2y111
00  // 16 left_edge_EN0 at x-2y112
00  // 17 left_edge_EN1 at x-2y112
00  // 18 left_edge_EN2 at x-2y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y111 SB_BIG plane 1
12  // 65 x-1y111 SB_BIG plane 1
10  // 66 x-1y111 SB_DRIVE plane 2,1
49  // 67 x-1y111 SB_BIG plane 2
25  // 68 x-1y111 SB_BIG plane 2
48  // 69 x-1y111 SB_BIG plane 3
12  // 70 x-1y111 SB_BIG plane 3
00  // 71 x-1y111 SB_DRIVE plane 4,3
48  // 72 x-1y111 SB_BIG plane 4
12  // 73 x-1y111 SB_BIG plane 4
48  // 74 x-1y111 SB_BIG plane 5
12  // 75 x-1y111 SB_BIG plane 5
00  // 76 x-1y111 SB_DRIVE plane 6,5
48  // 77 x-1y111 SB_BIG plane 6
12  // 78 x-1y111 SB_BIG plane 6
48  // 79 x-1y111 SB_BIG plane 7
12  // 80 x-1y111 SB_BIG plane 7
00  // 81 x-1y111 SB_DRIVE plane 8,7
48  // 82 x-1y111 SB_BIG plane 8
12  // 83 x-1y111 SB_BIG plane 8
48  // 84 x-1y111 SB_BIG plane 9
12  // 85 x-1y111 SB_BIG plane 9
00  // 86 x-1y111 SB_DRIVE plane 10,9
48  // 87 x-1y111 SB_BIG plane 10
12  // 88 x-1y111 SB_BIG plane 10
48  // 89 x-1y111 SB_BIG plane 11
12  // 90 x-1y111 SB_BIG plane 11
00  // 91 x-1y111 SB_DRIVE plane 12,11
48  // 92 x-1y111 SB_BIG plane 12
12  // 93 x-1y111 SB_BIG plane 12
A8  // 94 x0y112 SB_SML plane 1
82  // 95 x0y112 SB_SML plane 2,1
2A  // 96 x0y112 SB_SML plane 2
A8  // 97 x0y112 SB_SML plane 3
82  // 98 x0y112 SB_SML plane 4,3
2A  // 99 x0y112 SB_SML plane 4
A8  // 100 x0y112 SB_SML plane 5
82  // 101 x0y112 SB_SML plane 6,5
2A  // 102 x0y112 SB_SML plane 6
A8  // 103 x0y112 SB_SML plane 7
82  // 104 x0y112 SB_SML plane 8,7
2A  // 105 x0y112 SB_SML plane 8
A8  // 106 x0y112 SB_SML plane 9
82  // 107 x0y112 SB_SML plane 10,9
2A  // 108 x0y112 SB_SML plane 10
A8  // 109 x0y112 SB_SML plane 11
82  // 110 x0y112 SB_SML plane 12,11
2A  // 111 x0y112 SB_SML plane 12
27 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EE9C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
38 // y_sel: 111
CD // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EEA4
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x1y111 CPE[0]
00  //  1 x1y111 CPE[1]
00  //  2 x1y111 CPE[2]
00  //  3 x1y111 CPE[3]
00  //  4 x1y111 CPE[4]
00  //  5 x1y111 CPE[5]
00  //  6 x1y111 CPE[6]
00  //  7 x1y111 CPE[7]
00  //  8 x1y111 CPE[8]
00  //  9 x1y111 CPE[9]
00  // 10 x1y112 CPE[0]
00  // 11 x1y112 CPE[1]
00  // 12 x1y112 CPE[2]
00  // 13 x1y112 CPE[3]
00  // 14 x1y112 CPE[4]
00  // 15 x1y112 CPE[5]
00  // 16 x1y112 CPE[6]
00  // 17 x1y112 CPE[7]
00  // 18 x1y112 CPE[8]
00  // 19 x1y112 CPE[9]
00  // 20 x2y111 CPE[0]
00  // 21 x2y111 CPE[1]
00  // 22 x2y111 CPE[2]
00  // 23 x2y111 CPE[3]
00  // 24 x2y111 CPE[4]
00  // 25 x2y111 CPE[5]
00  // 26 x2y111 CPE[6]
00  // 27 x2y111 CPE[7]
00  // 28 x2y111 CPE[8]
00  // 29 x2y111 CPE[9]
00  // 30 x2y112 CPE[0]
00  // 31 x2y112 CPE[1]
00  // 32 x2y112 CPE[2]
00  // 33 x2y112 CPE[3]
00  // 34 x2y112 CPE[4]
00  // 35 x2y112 CPE[5]
00  // 36 x2y112 CPE[6]
00  // 37 x2y112 CPE[7]
00  // 38 x2y112 CPE[8]
00  // 39 x2y112 CPE[9]
08  // 40 x1y111 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x19y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EED3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
38 // y_sel: 111
65 // -- CRC low byte
BC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EEDB
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x19y111 CPE[0]
00  //  1 x19y111 CPE[1]
00  //  2 x19y111 CPE[2]
00  //  3 x19y111 CPE[3]
00  //  4 x19y111 CPE[4]
00  //  5 x19y111 CPE[5]
00  //  6 x19y111 CPE[6]
00  //  7 x19y111 CPE[7]
00  //  8 x19y111 CPE[8]
00  //  9 x19y111 CPE[9]
00  // 10 x19y112 CPE[0]
00  // 11 x19y112 CPE[1]
00  // 12 x19y112 CPE[2]
00  // 13 x19y112 CPE[3]
00  // 14 x19y112 CPE[4]
00  // 15 x19y112 CPE[5]
00  // 16 x19y112 CPE[6]
00  // 17 x19y112 CPE[7]
00  // 18 x19y112 CPE[8]
00  // 19 x19y112 CPE[9]
00  // 20 x20y111 CPE[0]
00  // 21 x20y111 CPE[1]
00  // 22 x20y111 CPE[2]
00  // 23 x20y111 CPE[3]
00  // 24 x20y111 CPE[4]
00  // 25 x20y111 CPE[5]
00  // 26 x20y111 CPE[6]
00  // 27 x20y111 CPE[7]
00  // 28 x20y111 CPE[8]
00  // 29 x20y111 CPE[9]
00  // 30 x20y112 CPE[0]
00  // 31 x20y112 CPE[1]
00  // 32 x20y112 CPE[2]
00  // 33 x20y112 CPE[3]
00  // 34 x20y112 CPE[4]
00  // 35 x20y112 CPE[5]
00  // 36 x20y112 CPE[6]
00  // 37 x20y112 CPE[7]
00  // 38 x20y112 CPE[8]
00  // 39 x20y112 CPE[9]
00  // 40 x19y111 INMUX plane 2,1
00  // 41 x19y111 INMUX plane 4,3
00  // 42 x19y111 INMUX plane 6,5
00  // 43 x19y111 INMUX plane 8,7
00  // 44 x19y111 INMUX plane 10,9
00  // 45 x19y111 INMUX plane 12,11
00  // 46 x19y112 INMUX plane 2,1
00  // 47 x19y112 INMUX plane 4,3
00  // 48 x19y112 INMUX plane 6,5
00  // 49 x19y112 INMUX plane 8,7
00  // 50 x19y112 INMUX plane 10,9
00  // 51 x19y112 INMUX plane 12,11
08  // 52 x20y111 INMUX plane 2,1
00  // 53 x20y111 INMUX plane 4,3
00  // 54 x20y111 INMUX plane 6,5
00  // 55 x20y111 INMUX plane 8,7
00  // 56 x20y111 INMUX plane 10,9
00  // 57 x20y111 INMUX plane 12,11
00  // 58 x20y112 INMUX plane 2,1
00  // 59 x20y112 INMUX plane 4,3
00  // 60 x20y112 INMUX plane 6,5
00  // 61 x20y112 INMUX plane 8,7
00  // 62 x20y112 INMUX plane 10,9
00  // 63 x20y112 INMUX plane 12,11
00  // 64 x19y111 SB_BIG plane 1
00  // 65 x19y111 SB_BIG plane 1
00  // 66 x19y111 SB_DRIVE plane 2,1
39  // 67 x19y111 SB_BIG plane 2
00  // 68 x19y111 SB_BIG plane 2
00  // 69 x19y111 SB_BIG plane 3
00  // 70 x19y111 SB_BIG plane 3
00  // 71 x19y111 SB_DRIVE plane 4,3
00  // 72 x19y111 SB_BIG plane 4
00  // 73 x19y111 SB_BIG plane 4
00  // 74 x19y111 SB_BIG plane 5
00  // 75 x19y111 SB_BIG plane 5
00  // 76 x19y111 SB_DRIVE plane 6,5
00  // 77 x19y111 SB_BIG plane 6
00  // 78 x19y111 SB_BIG plane 6
00  // 79 x19y111 SB_BIG plane 7
00  // 80 x19y111 SB_BIG plane 7
00  // 81 x19y111 SB_DRIVE plane 8,7
00  // 82 x19y111 SB_BIG plane 8
00  // 83 x19y111 SB_BIG plane 8
00  // 84 x19y111 SB_BIG plane 9
00  // 85 x19y111 SB_BIG plane 9
00  // 86 x19y111 SB_DRIVE plane 10,9
00  // 87 x19y111 SB_BIG plane 10
00  // 88 x19y111 SB_BIG plane 10
00  // 89 x19y111 SB_BIG plane 11
00  // 90 x19y111 SB_BIG plane 11
00  // 91 x19y111 SB_DRIVE plane 12,11
00  // 92 x19y111 SB_BIG plane 12
00  // 93 x19y111 SB_BIG plane 12
00  // 94 x20y112 SB_SML plane 1
00  // 95 x20y112 SB_SML plane 2,1
00  // 96 x20y112 SB_SML plane 2
00  // 97 x20y112 SB_SML plane 3
00  // 98 x20y112 SB_SML plane 4,3
00  // 99 x20y112 SB_SML plane 4
00  // 100 x20y112 SB_SML plane 5
00  // 101 x20y112 SB_SML plane 6,5
00  // 102 x20y112 SB_SML plane 6
00  // 103 x20y112 SB_SML plane 7
00  // 104 x20y112 SB_SML plane 8,7
00  // 105 x20y112 SB_SML plane 8
82  // 106 x20y112 SB_SML plane 9
03  // 107 x20y112 SB_SML plane 10,9
B5 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x21y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EF4D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
38 // y_sel: 111
BD // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EF55
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x21y111 CPE[0]  net1 = net2: _a656  C_ADDF2///ADDF2/
00  //  1 x21y111 CPE[1]
00  //  2 x21y111 CPE[2]
00  //  3 x21y111 CPE[3]
00  //  4 x21y111 CPE[4]
00  //  5 x21y111 CPE[5]
00  //  6 x21y111 CPE[6]
00  //  7 x21y111 CPE[7]
00  //  8 x21y111 CPE[8]
00  //  9 x21y111 CPE[9]
00  // 10 x21y112 CPE[0]  net1 = net2: _a659  C_ADDF2///ADDF2/
00  // 11 x21y112 CPE[1]
00  // 12 x21y112 CPE[2]
00  // 13 x21y112 CPE[3]
00  // 14 x21y112 CPE[4]
00  // 15 x21y112 CPE[5]
00  // 16 x21y112 CPE[6]
00  // 17 x21y112 CPE[7]
00  // 18 x21y112 CPE[8]
00  // 19 x21y112 CPE[9]
00  // 20 x22y111 CPE[0]  net1 = net2: _a788  C_ADDF2///ADDF2/
00  // 21 x22y111 CPE[1]
00  // 22 x22y111 CPE[2]
00  // 23 x22y111 CPE[3]
00  // 24 x22y111 CPE[4]
00  // 25 x22y111 CPE[5]
00  // 26 x22y111 CPE[6]
00  // 27 x22y111 CPE[7]
00  // 28 x22y111 CPE[8]
00  // 29 x22y111 CPE[9]
00  // 30 x22y112 CPE[0]  net1 = net2: _a790  C_ADDF2///ADDF2/
00  // 31 x22y112 CPE[1]
00  // 32 x22y112 CPE[2]
00  // 33 x22y112 CPE[3]
00  // 34 x22y112 CPE[4]
00  // 35 x22y112 CPE[5]
00  // 36 x22y112 CPE[6]
00  // 37 x22y112 CPE[7]
00  // 38 x22y112 CPE[8]
00  // 39 x22y112 CPE[9]
10  // 40 x21y111 INMUX plane 2,1
12  // 41 x21y111 INMUX plane 4,3
00  // 42 x21y111 INMUX plane 6,5
28  // 43 x21y111 INMUX plane 8,7
00  // 44 x21y111 INMUX plane 10,9
00  // 45 x21y111 INMUX plane 12,11
08  // 46 x21y112 INMUX plane 2,1
18  // 47 x21y112 INMUX plane 4,3
08  // 48 x21y112 INMUX plane 6,5
18  // 49 x21y112 INMUX plane 8,7
00  // 50 x21y112 INMUX plane 10,9
00  // 51 x21y112 INMUX plane 12,11
28  // 52 x22y111 INMUX plane 2,1
1E  // 53 x22y111 INMUX plane 4,3
12  // 54 x22y111 INMUX plane 6,5
44  // 55 x22y111 INMUX plane 8,7
19  // 56 x22y111 INMUX plane 10,9
00  // 57 x22y111 INMUX plane 12,11
18  // 58 x22y112 INMUX plane 2,1
0C  // 59 x22y112 INMUX plane 4,3
28  // 60 x22y112 INMUX plane 6,5
18  // 61 x22y112 INMUX plane 8,7
00  // 62 x22y112 INMUX plane 10,9
00  // 63 x22y112 INMUX plane 12,11
08  // 64 x22y112 SB_BIG plane 1
12  // 65 x22y112 SB_BIG plane 1
00  // 66 x22y112 SB_DRIVE plane 2,1
48  // 67 x22y112 SB_BIG plane 2
12  // 68 x22y112 SB_BIG plane 2
48  // 69 x22y112 SB_BIG plane 3
02  // 70 x22y112 SB_BIG plane 3
00  // 71 x22y112 SB_DRIVE plane 4,3
48  // 72 x22y112 SB_BIG plane 4
12  // 73 x22y112 SB_BIG plane 4
12  // 74 x22y112 SB_BIG plane 5
34  // 75 x22y112 SB_BIG plane 5
00  // 76 x22y112 SB_DRIVE plane 6,5
56  // 77 x22y112 SB_BIG plane 6
34  // 78 x22y112 SB_BIG plane 6
8C  // 79 x22y112 SB_BIG plane 7
24  // 80 x22y112 SB_BIG plane 7
00  // 81 x22y112 SB_DRIVE plane 8,7
48  // 82 x22y112 SB_BIG plane 8
12  // 83 x22y112 SB_BIG plane 8
93  // 84 x22y112 SB_BIG plane 9
6A  // 85 x22y112 SB_BIG plane 9
00  // 86 x22y112 SB_DRIVE plane 10,9
92  // 87 x22y112 SB_BIG plane 10
28  // 88 x22y112 SB_BIG plane 10
48  // 89 x22y112 SB_BIG plane 11
12  // 90 x22y112 SB_BIG plane 11
00  // 91 x22y112 SB_DRIVE plane 12,11
48  // 92 x22y112 SB_BIG plane 12
12  // 93 x22y112 SB_BIG plane 12
A8  // 94 x21y111 SB_SML plane 1
22  // 95 x21y111 SB_SML plane 2,1
2D  // 96 x21y111 SB_SML plane 2
88  // 97 x21y111 SB_SML plane 3
12  // 98 x21y111 SB_SML plane 4,3
2A  // 99 x21y111 SB_SML plane 4
D4  // 100 x21y111 SB_SML plane 5
03  // 101 x21y111 SB_SML plane 6,5
5C  // 102 x21y111 SB_SML plane 6
A8  // 103 x21y111 SB_SML plane 7
82  // 104 x21y111 SB_SML plane 8,7
0A  // 105 x21y111 SB_SML plane 8
4C  // 106 x21y111 SB_SML plane 9
85  // 107 x21y111 SB_SML plane 10,9
28  // 108 x21y111 SB_SML plane 10
A8  // 109 x21y111 SB_SML plane 11
82  // 110 x21y111 SB_SML plane 12,11
2A  // 111 x21y111 SB_SML plane 12
8A // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x23y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 EFCB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
38 // y_sel: 111
B5 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 EFD3
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x23y111 CPE[0]  net1 = net2: _a519  C_AND/D//AND/D
00  //  1 x23y111 CPE[1]
00  //  2 x23y111 CPE[2]
00  //  3 x23y111 CPE[3]
00  //  4 x23y111 CPE[4]
00  //  5 x23y111 CPE[5]
00  //  6 x23y111 CPE[6]
00  //  7 x23y111 CPE[7]
00  //  8 x23y111 CPE[8]
00  //  9 x23y111 CPE[9]
00  // 10 x23y112 CPE[0]
00  // 11 x23y112 CPE[1]
00  // 12 x23y112 CPE[2]
00  // 13 x23y112 CPE[3]
00  // 14 x23y112 CPE[4]
00  // 15 x23y112 CPE[5]
00  // 16 x23y112 CPE[6]
00  // 17 x23y112 CPE[7]
00  // 18 x23y112 CPE[8]
00  // 19 x23y112 CPE[9]
00  // 20 x24y111 CPE[0]  _a1414  C_AND////    _a1352  C_///AND/
00  // 21 x24y111 CPE[1]
00  // 22 x24y111 CPE[2]
00  // 23 x24y111 CPE[3]
00  // 24 x24y111 CPE[4]
00  // 25 x24y111 CPE[5]
00  // 26 x24y111 CPE[6]
00  // 27 x24y111 CPE[7]
00  // 28 x24y111 CPE[8]
00  // 29 x24y111 CPE[9]
00  // 30 x24y112 CPE[0]
00  // 31 x24y112 CPE[1]
00  // 32 x24y112 CPE[2]
00  // 33 x24y112 CPE[3]
00  // 34 x24y112 CPE[4]
00  // 35 x24y112 CPE[5]
00  // 36 x24y112 CPE[6]
00  // 37 x24y112 CPE[7]
00  // 38 x24y112 CPE[8]
00  // 39 x24y112 CPE[9]
05  // 40 x23y111 INMUX plane 2,1
08  // 41 x23y111 INMUX plane 4,3
35  // 42 x23y111 INMUX plane 6,5
00  // 43 x23y111 INMUX plane 8,7
00  // 44 x23y111 INMUX plane 10,9
00  // 45 x23y111 INMUX plane 12,11
18  // 46 x23y112 INMUX plane 2,1
00  // 47 x23y112 INMUX plane 4,3
0C  // 48 x23y112 INMUX plane 6,5
11  // 49 x23y112 INMUX plane 8,7
00  // 50 x23y112 INMUX plane 10,9
00  // 51 x23y112 INMUX plane 12,11
1D  // 52 x24y111 INMUX plane 2,1
21  // 53 x24y111 INMUX plane 4,3
46  // 54 x24y111 INMUX plane 6,5
60  // 55 x24y111 INMUX plane 8,7
58  // 56 x24y111 INMUX plane 10,9
40  // 57 x24y111 INMUX plane 12,11
01  // 58 x24y112 INMUX plane 2,1
00  // 59 x24y112 INMUX plane 4,3
01  // 60 x24y112 INMUX plane 6,5
41  // 61 x24y112 INMUX plane 8,7
58  // 62 x24y112 INMUX plane 10,9
40  // 63 x24y112 INMUX plane 12,11
8C  // 64 x23y111 SB_BIG plane 1
24  // 65 x23y111 SB_BIG plane 1
00  // 66 x23y111 SB_DRIVE plane 2,1
00  // 67 x23y111 SB_BIG plane 2
00  // 68 x23y111 SB_BIG plane 2
41  // 69 x23y111 SB_BIG plane 3
14  // 70 x23y111 SB_BIG plane 3
00  // 71 x23y111 SB_DRIVE plane 4,3
03  // 72 x23y111 SB_BIG plane 4
32  // 73 x23y111 SB_BIG plane 4
48  // 74 x23y111 SB_BIG plane 5
16  // 75 x23y111 SB_BIG plane 5
00  // 76 x23y111 SB_DRIVE plane 6,5
80  // 77 x23y111 SB_BIG plane 6
06  // 78 x23y111 SB_BIG plane 6
48  // 79 x23y111 SB_BIG plane 7
02  // 80 x23y111 SB_BIG plane 7
00  // 81 x23y111 SB_DRIVE plane 8,7
00  // 82 x23y111 SB_BIG plane 8
00  // 83 x23y111 SB_BIG plane 8
00  // 84 x23y111 SB_BIG plane 9
00  // 85 x23y111 SB_BIG plane 9
00  // 86 x23y111 SB_DRIVE plane 10,9
00  // 87 x23y111 SB_BIG plane 10
00  // 88 x23y111 SB_BIG plane 10
00  // 89 x23y111 SB_BIG plane 11
20  // 90 x23y111 SB_BIG plane 11
00  // 91 x23y111 SB_DRIVE plane 12,11
00  // 92 x23y111 SB_BIG plane 12
00  // 93 x23y111 SB_BIG plane 12
69  // 94 x24y112 SB_SML plane 1
07  // 95 x24y112 SB_SML plane 2,1
60  // 96 x24y112 SB_SML plane 2
A8  // 97 x24y112 SB_SML plane 3
02  // 98 x24y112 SB_SML plane 4,3
00  // 99 x24y112 SB_SML plane 4
28  // 100 x24y112 SB_SML plane 5
02  // 101 x24y112 SB_SML plane 6,5
04  // 102 x24y112 SB_SML plane 6
A8  // 103 x24y112 SB_SML plane 7
02  // 104 x24y112 SB_SML plane 8,7
18  // 105 x24y112 SB_SML plane 8
00  // 106 x24y112 SB_SML plane 9
00  // 107 x24y112 SB_SML plane 10,9
60  // 108 x24y112 SB_SML plane 10
74 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x25y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F046     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
38 // y_sel: 111
6D // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F04E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y111 CPE[0]  _a1626  C_////Bridge
00  //  1 x25y111 CPE[1]
00  //  2 x25y111 CPE[2]
00  //  3 x25y111 CPE[3]
00  //  4 x25y111 CPE[4]
00  //  5 x25y111 CPE[5]
00  //  6 x25y111 CPE[6]
00  //  7 x25y111 CPE[7]
00  //  8 x25y111 CPE[8]
00  //  9 x25y111 CPE[9]
00  // 10 x25y112 CPE[0]  _a1408  C_AND////    
00  // 11 x25y112 CPE[1]
00  // 12 x25y112 CPE[2]
00  // 13 x25y112 CPE[3]
00  // 14 x25y112 CPE[4]
00  // 15 x25y112 CPE[5]
00  // 16 x25y112 CPE[6]
00  // 17 x25y112 CPE[7]
00  // 18 x25y112 CPE[8]
00  // 19 x25y112 CPE[9]
00  // 20 x26y111 CPE[0]  net1 = net2: _a739  C_ADDF2/D//ADDF2/
00  // 21 x26y111 CPE[1]
00  // 22 x26y111 CPE[2]
00  // 23 x26y111 CPE[3]
00  // 24 x26y111 CPE[4]
00  // 25 x26y111 CPE[5]
00  // 26 x26y111 CPE[6]
00  // 27 x26y111 CPE[7]
00  // 28 x26y111 CPE[8]
00  // 29 x26y111 CPE[9]
00  // 30 x26y112 CPE[0]  net1 = net2: _a741  C_ADDF2/D//ADDF2/
00  // 31 x26y112 CPE[1]
00  // 32 x26y112 CPE[2]
00  // 33 x26y112 CPE[3]
00  // 34 x26y112 CPE[4]
00  // 35 x26y112 CPE[5]
00  // 36 x26y112 CPE[6]
00  // 37 x26y112 CPE[7]
00  // 38 x26y112 CPE[8]
00  // 39 x26y112 CPE[9]
04  // 40 x25y111 INMUX plane 2,1
27  // 41 x25y111 INMUX plane 4,3
00  // 42 x25y111 INMUX plane 6,5
00  // 43 x25y111 INMUX plane 8,7
20  // 44 x25y111 INMUX plane 10,9
04  // 45 x25y111 INMUX plane 12,11
20  // 46 x25y112 INMUX plane 2,1
00  // 47 x25y112 INMUX plane 4,3
06  // 48 x25y112 INMUX plane 6,5
07  // 49 x25y112 INMUX plane 8,7
20  // 50 x25y112 INMUX plane 10,9
05  // 51 x25y112 INMUX plane 12,11
05  // 52 x26y111 INMUX plane 2,1
0B  // 53 x26y111 INMUX plane 4,3
5D  // 54 x26y111 INMUX plane 6,5
06  // 55 x26y111 INMUX plane 8,7
63  // 56 x26y111 INMUX plane 10,9
01  // 57 x26y111 INMUX plane 12,11
04  // 58 x26y112 INMUX plane 2,1
20  // 59 x26y112 INMUX plane 4,3
40  // 60 x26y112 INMUX plane 6,5
30  // 61 x26y112 INMUX plane 8,7
63  // 62 x26y112 INMUX plane 10,9
00  // 63 x26y112 INMUX plane 12,11
51  // 64 x26y112 SB_BIG plane 1
12  // 65 x26y112 SB_BIG plane 1
00  // 66 x26y112 SB_DRIVE plane 2,1
48  // 67 x26y112 SB_BIG plane 2
12  // 68 x26y112 SB_BIG plane 2
41  // 69 x26y112 SB_BIG plane 3
02  // 70 x26y112 SB_BIG plane 3
00  // 71 x26y112 SB_DRIVE plane 4,3
48  // 72 x26y112 SB_BIG plane 4
12  // 73 x26y112 SB_BIG plane 4
54  // 74 x26y112 SB_BIG plane 5
0E  // 75 x26y112 SB_BIG plane 5
00  // 76 x26y112 SB_DRIVE plane 6,5
48  // 77 x26y112 SB_BIG plane 6
02  // 78 x26y112 SB_BIG plane 6
59  // 79 x26y112 SB_BIG plane 7
12  // 80 x26y112 SB_BIG plane 7
00  // 81 x26y112 SB_DRIVE plane 8,7
48  // 82 x26y112 SB_BIG plane 8
12  // 83 x26y112 SB_BIG plane 8
8B  // 84 x26y112 SB_BIG plane 9
68  // 85 x26y112 SB_BIG plane 9
10  // 86 x26y112 SB_DRIVE plane 10,9
48  // 87 x26y112 SB_BIG plane 10
12  // 88 x26y112 SB_BIG plane 10
48  // 89 x26y112 SB_BIG plane 11
12  // 90 x26y112 SB_BIG plane 11
00  // 91 x26y112 SB_DRIVE plane 12,11
48  // 92 x26y112 SB_BIG plane 12
12  // 93 x26y112 SB_BIG plane 12
B1  // 94 x25y111 SB_SML plane 1
82  // 95 x25y111 SB_SML plane 2,1
2A  // 96 x25y111 SB_SML plane 2
31  // 97 x25y111 SB_SML plane 3
A2  // 98 x25y111 SB_SML plane 4,3
09  // 99 x25y111 SB_SML plane 4
A8  // 100 x25y111 SB_SML plane 5
82  // 101 x25y111 SB_SML plane 6,5
2C  // 102 x25y111 SB_SML plane 6
A8  // 103 x25y111 SB_SML plane 7
82  // 104 x25y111 SB_SML plane 8,7
28  // 105 x25y111 SB_SML plane 8
B2  // 106 x25y111 SB_SML plane 9
85  // 107 x25y111 SB_SML plane 10,9
2A  // 108 x25y111 SB_SML plane 10
A8  // 109 x25y111 SB_SML plane 11
82  // 110 x25y111 SB_SML plane 12,11
2A  // 111 x25y111 SB_SML plane 12
24 // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x27y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F0C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
38 // y_sel: 111
05 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F0CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y111 CPE[0]  _a1409  C_///AND/
00  //  1 x27y111 CPE[1]
00  //  2 x27y111 CPE[2]
00  //  3 x27y111 CPE[3]
00  //  4 x27y111 CPE[4]
00  //  5 x27y111 CPE[5]
00  //  6 x27y111 CPE[6]
00  //  7 x27y111 CPE[7]
00  //  8 x27y111 CPE[8]
00  //  9 x27y111 CPE[9]
00  // 10 x27y112 CPE[0]  net1 = net2: _a1016  C_AND/D//AND/D
00  // 11 x27y112 CPE[1]
00  // 12 x27y112 CPE[2]
00  // 13 x27y112 CPE[3]
00  // 14 x27y112 CPE[4]
00  // 15 x27y112 CPE[5]
00  // 16 x27y112 CPE[6]
00  // 17 x27y112 CPE[7]
00  // 18 x27y112 CPE[8]
00  // 19 x27y112 CPE[9]
00  // 20 x28y111 CPE[0]  net1 = net2: _a796  C_ADDF2///ADDF2/
00  // 21 x28y111 CPE[1]
00  // 22 x28y111 CPE[2]
00  // 23 x28y111 CPE[3]
00  // 24 x28y111 CPE[4]
00  // 25 x28y111 CPE[5]
00  // 26 x28y111 CPE[6]
00  // 27 x28y111 CPE[7]
00  // 28 x28y111 CPE[8]
00  // 29 x28y111 CPE[9]
00  // 30 x28y112 CPE[0]  net1 = net2: _a798  C_ADDF2///ADDF2/
00  // 31 x28y112 CPE[1]
00  // 32 x28y112 CPE[2]
00  // 33 x28y112 CPE[3]
00  // 34 x28y112 CPE[4]
00  // 35 x28y112 CPE[5]
00  // 36 x28y112 CPE[6]
00  // 37 x28y112 CPE[7]
00  // 38 x28y112 CPE[8]
00  // 39 x28y112 CPE[9]
00  // 40 x27y111 INMUX plane 2,1
00  // 41 x27y111 INMUX plane 4,3
00  // 42 x27y111 INMUX plane 6,5
00  // 43 x27y111 INMUX plane 8,7
00  // 44 x27y111 INMUX plane 10,9
28  // 45 x27y111 INMUX plane 12,11
15  // 46 x27y112 INMUX plane 2,1
21  // 47 x27y112 INMUX plane 4,3
02  // 48 x27y112 INMUX plane 6,5
07  // 49 x27y112 INMUX plane 8,7
20  // 50 x27y112 INMUX plane 10,9
04  // 51 x27y112 INMUX plane 12,11
03  // 52 x28y111 INMUX plane 2,1
09  // 53 x28y111 INMUX plane 4,3
07  // 54 x28y111 INMUX plane 6,5
00  // 55 x28y111 INMUX plane 8,7
03  // 56 x28y111 INMUX plane 10,9
00  // 57 x28y111 INMUX plane 12,11
06  // 58 x28y112 INMUX plane 2,1
19  // 59 x28y112 INMUX plane 4,3
02  // 60 x28y112 INMUX plane 6,5
40  // 61 x28y112 INMUX plane 8,7
19  // 62 x28y112 INMUX plane 10,9
08  // 63 x28y112 INMUX plane 12,11
A2  // 64 x27y111 SB_BIG plane 1
30  // 65 x27y111 SB_BIG plane 1
00  // 66 x27y111 SB_DRIVE plane 2,1
41  // 67 x27y111 SB_BIG plane 2
12  // 68 x27y111 SB_BIG plane 2
41  // 69 x27y111 SB_BIG plane 3
12  // 70 x27y111 SB_BIG plane 3
00  // 71 x27y111 SB_DRIVE plane 4,3
48  // 72 x27y111 SB_BIG plane 4
32  // 73 x27y111 SB_BIG plane 4
96  // 74 x27y111 SB_BIG plane 5
32  // 75 x27y111 SB_BIG plane 5
00  // 76 x27y111 SB_DRIVE plane 6,5
96  // 77 x27y111 SB_BIG plane 6
22  // 78 x27y111 SB_BIG plane 6
08  // 79 x27y111 SB_BIG plane 7
12  // 80 x27y111 SB_BIG plane 7
00  // 81 x27y111 SB_DRIVE plane 8,7
48  // 82 x27y111 SB_BIG plane 8
12  // 83 x27y111 SB_BIG plane 8
48  // 84 x27y111 SB_BIG plane 9
62  // 85 x27y111 SB_BIG plane 9
00  // 86 x27y111 SB_DRIVE plane 10,9
48  // 87 x27y111 SB_BIG plane 10
12  // 88 x27y111 SB_BIG plane 10
48  // 89 x27y111 SB_BIG plane 11
12  // 90 x27y111 SB_BIG plane 11
00  // 91 x27y111 SB_DRIVE plane 12,11
56  // 92 x27y111 SB_BIG plane 12
3C  // 93 x27y111 SB_BIG plane 12
42  // 94 x28y112 SB_SML plane 1
83  // 95 x28y112 SB_SML plane 2,1
12  // 96 x28y112 SB_SML plane 2
A8  // 97 x28y112 SB_SML plane 3
12  // 98 x28y112 SB_SML plane 4,3
2A  // 99 x28y112 SB_SML plane 4
F1  // 100 x28y112 SB_SML plane 5
86  // 101 x28y112 SB_SML plane 6,5
2A  // 102 x28y112 SB_SML plane 6
A8  // 103 x28y112 SB_SML plane 7
82  // 104 x28y112 SB_SML plane 8,7
62  // 105 x28y112 SB_SML plane 8
2A  // 106 x28y112 SB_SML plane 9
25  // 107 x28y112 SB_SML plane 10,9
2C  // 108 x28y112 SB_SML plane 10
A8  // 109 x28y112 SB_SML plane 11
86  // 110 x28y112 SB_SML plane 12,11
2A  // 111 x28y112 SB_SML plane 12
F5 // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x29y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F142     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
38 // y_sel: 111
DD // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F14A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y111 CPE[0]  net1 = net2: _a297  C_ORAND/D//ORAND/D
00  //  1 x29y111 CPE[1]
00  //  2 x29y111 CPE[2]
00  //  3 x29y111 CPE[3]
00  //  4 x29y111 CPE[4]
00  //  5 x29y111 CPE[5]
00  //  6 x29y111 CPE[6]
00  //  7 x29y111 CPE[7]
00  //  8 x29y111 CPE[8]
00  //  9 x29y111 CPE[9]
00  // 10 x29y112 CPE[0]  _a293  C_///ORAND/D
00  // 11 x29y112 CPE[1]
00  // 12 x29y112 CPE[2]
00  // 13 x29y112 CPE[3]
00  // 14 x29y112 CPE[4]
00  // 15 x29y112 CPE[5]
00  // 16 x29y112 CPE[6]
00  // 17 x29y112 CPE[7]
00  // 18 x29y112 CPE[8]
00  // 19 x29y112 CPE[9]
00  // 20 x30y111 CPE[0]  net1 = net2: _a536  C_AND///AND/
00  // 21 x30y111 CPE[1]
00  // 22 x30y111 CPE[2]
00  // 23 x30y111 CPE[3]
00  // 24 x30y111 CPE[4]
00  // 25 x30y111 CPE[5]
00  // 26 x30y111 CPE[6]
00  // 27 x30y111 CPE[7]
00  // 28 x30y111 CPE[8]
00  // 29 x30y111 CPE[9]
00  // 30 x30y112 CPE[0]  _a1680  C_////Bridge
00  // 31 x30y112 CPE[1]
00  // 32 x30y112 CPE[2]
00  // 33 x30y112 CPE[3]
00  // 34 x30y112 CPE[4]
00  // 35 x30y112 CPE[5]
00  // 36 x30y112 CPE[6]
00  // 37 x30y112 CPE[7]
00  // 38 x30y112 CPE[8]
00  // 39 x30y112 CPE[9]
35  // 40 x29y111 INMUX plane 2,1
2D  // 41 x29y111 INMUX plane 4,3
0D  // 42 x29y111 INMUX plane 6,5
2E  // 43 x29y111 INMUX plane 8,7
03  // 44 x29y111 INMUX plane 10,9
00  // 45 x29y111 INMUX plane 12,11
29  // 46 x29y112 INMUX plane 2,1
27  // 47 x29y112 INMUX plane 4,3
00  // 48 x29y112 INMUX plane 6,5
00  // 49 x29y112 INMUX plane 8,7
0B  // 50 x29y112 INMUX plane 10,9
01  // 51 x29y112 INMUX plane 12,11
04  // 52 x30y111 INMUX plane 2,1
3D  // 53 x30y111 INMUX plane 4,3
3F  // 54 x30y111 INMUX plane 6,5
64  // 55 x30y111 INMUX plane 8,7
AC  // 56 x30y111 INMUX plane 10,9
E5  // 57 x30y111 INMUX plane 12,11
3D  // 58 x30y112 INMUX plane 2,1
01  // 59 x30y112 INMUX plane 4,3
05  // 60 x30y112 INMUX plane 6,5
68  // 61 x30y112 INMUX plane 8,7
12  // 62 x30y112 INMUX plane 10,9
43  // 63 x30y112 INMUX plane 12,11
18  // 64 x30y112 SB_BIG plane 1
10  // 65 x30y112 SB_BIG plane 1
00  // 66 x30y112 SB_DRIVE plane 2,1
88  // 67 x30y112 SB_BIG plane 2
10  // 68 x30y112 SB_BIG plane 2
5A  // 69 x30y112 SB_BIG plane 3
28  // 70 x30y112 SB_BIG plane 3
00  // 71 x30y112 SB_DRIVE plane 4,3
48  // 72 x30y112 SB_BIG plane 4
12  // 73 x30y112 SB_BIG plane 4
08  // 74 x30y112 SB_BIG plane 5
10  // 75 x30y112 SB_BIG plane 5
00  // 76 x30y112 SB_DRIVE plane 6,5
52  // 77 x30y112 SB_BIG plane 6
3A  // 78 x30y112 SB_BIG plane 6
41  // 79 x30y112 SB_BIG plane 7
12  // 80 x30y112 SB_BIG plane 7
00  // 81 x30y112 SB_DRIVE plane 8,7
48  // 82 x30y112 SB_BIG plane 8
12  // 83 x30y112 SB_BIG plane 8
89  // 84 x30y112 SB_BIG plane 9
60  // 85 x30y112 SB_BIG plane 9
00  // 86 x30y112 SB_DRIVE plane 10,9
93  // 87 x30y112 SB_BIG plane 10
10  // 88 x30y112 SB_BIG plane 10
52  // 89 x30y112 SB_BIG plane 11
36  // 90 x30y112 SB_BIG plane 11
00  // 91 x30y112 SB_DRIVE plane 12,11
48  // 92 x30y112 SB_BIG plane 12
12  // 93 x30y112 SB_BIG plane 12
22  // 94 x29y111 SB_SML plane 1
15  // 95 x29y111 SB_SML plane 2,1
2B  // 96 x29y111 SB_SML plane 2
A8  // 97 x29y111 SB_SML plane 3
82  // 98 x29y111 SB_SML plane 4,3
2A  // 99 x29y111 SB_SML plane 4
A1  // 100 x29y111 SB_SML plane 5
22  // 101 x29y111 SB_SML plane 6,5
28  // 102 x29y111 SB_SML plane 6
A8  // 103 x29y111 SB_SML plane 7
82  // 104 x29y111 SB_SML plane 8,7
2A  // 105 x29y111 SB_SML plane 8
28  // 106 x29y111 SB_SML plane 9
82  // 107 x29y111 SB_SML plane 10,9
2E  // 108 x29y111 SB_SML plane 10
C2  // 109 x29y111 SB_SML plane 11
22  // 110 x29y111 SB_SML plane 12,11
5A  // 111 x29y111 SB_SML plane 12
EF // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x31y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F1C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
38 // y_sel: 111
84 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F1C8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y111 CPE[0]  _a1623  C_////Bridge
00  //  1 x31y111 CPE[1]
00  //  2 x31y111 CPE[2]
00  //  3 x31y111 CPE[3]
00  //  4 x31y111 CPE[4]
00  //  5 x31y111 CPE[5]
00  //  6 x31y111 CPE[6]
00  //  7 x31y111 CPE[7]
00  //  8 x31y111 CPE[8]
00  //  9 x31y111 CPE[9]
00  // 10 x31y112 CPE[0]  _a1155  C_MX4b////    
00  // 11 x31y112 CPE[1]
00  // 12 x31y112 CPE[2]
00  // 13 x31y112 CPE[3]
00  // 14 x31y112 CPE[4]
00  // 15 x31y112 CPE[5]
00  // 16 x31y112 CPE[6]
00  // 17 x31y112 CPE[7]
00  // 18 x31y112 CPE[8]
00  // 19 x31y112 CPE[9]
00  // 20 x32y111 CPE[0]  _a529  C_AND/D///    
00  // 21 x32y111 CPE[1]
00  // 22 x32y111 CPE[2]
00  // 23 x32y111 CPE[3]
00  // 24 x32y111 CPE[4]
00  // 25 x32y111 CPE[5]
00  // 26 x32y111 CPE[6]
00  // 27 x32y111 CPE[7]
00  // 28 x32y111 CPE[8]
00  // 29 x32y111 CPE[9]
00  // 30 x32y112 CPE[0]  _a1678  C_////Bridge
00  // 31 x32y112 CPE[1]
00  // 32 x32y112 CPE[2]
00  // 33 x32y112 CPE[3]
00  // 34 x32y112 CPE[4]
00  // 35 x32y112 CPE[5]
00  // 36 x32y112 CPE[6]
00  // 37 x32y112 CPE[7]
00  // 38 x32y112 CPE[8]
00  // 39 x32y112 CPE[9]
11  // 40 x31y111 INMUX plane 2,1
00  // 41 x31y111 INMUX plane 4,3
02  // 42 x31y111 INMUX plane 6,5
00  // 43 x31y111 INMUX plane 8,7
00  // 44 x31y111 INMUX plane 10,9
09  // 45 x31y111 INMUX plane 12,11
05  // 46 x31y112 INMUX plane 2,1
18  // 47 x31y112 INMUX plane 4,3
0A  // 48 x31y112 INMUX plane 6,5
39  // 49 x31y112 INMUX plane 8,7
01  // 50 x31y112 INMUX plane 10,9
09  // 51 x31y112 INMUX plane 12,11
2A  // 52 x32y111 INMUX plane 2,1
3F  // 53 x32y111 INMUX plane 4,3
79  // 54 x32y111 INMUX plane 6,5
5B  // 55 x32y111 INMUX plane 8,7
60  // 56 x32y111 INMUX plane 10,9
2D  // 57 x32y111 INMUX plane 12,11
31  // 58 x32y112 INMUX plane 2,1
01  // 59 x32y112 INMUX plane 4,3
68  // 60 x32y112 INMUX plane 6,5
01  // 61 x32y112 INMUX plane 8,7
49  // 62 x32y112 INMUX plane 10,9
18  // 63 x32y112 INMUX plane 12,11
50  // 64 x31y111 SB_BIG plane 1
30  // 65 x31y111 SB_BIG plane 1
00  // 66 x31y111 SB_DRIVE plane 2,1
48  // 67 x31y111 SB_BIG plane 2
12  // 68 x31y111 SB_BIG plane 2
98  // 69 x31y111 SB_BIG plane 3
24  // 70 x31y111 SB_BIG plane 3
00  // 71 x31y111 SB_DRIVE plane 4,3
48  // 72 x31y111 SB_BIG plane 4
12  // 73 x31y111 SB_BIG plane 4
50  // 74 x31y111 SB_BIG plane 5
14  // 75 x31y111 SB_BIG plane 5
00  // 76 x31y111 SB_DRIVE plane 6,5
DB  // 77 x31y111 SB_BIG plane 6
34  // 78 x31y111 SB_BIG plane 6
48  // 79 x31y111 SB_BIG plane 7
12  // 80 x31y111 SB_BIG plane 7
00  // 81 x31y111 SB_DRIVE plane 8,7
08  // 82 x31y111 SB_BIG plane 8
12  // 83 x31y111 SB_BIG plane 8
8E  // 84 x31y111 SB_BIG plane 9
24  // 85 x31y111 SB_BIG plane 9
10  // 86 x31y111 SB_DRIVE plane 10,9
0C  // 87 x31y111 SB_BIG plane 10
44  // 88 x31y111 SB_BIG plane 10
4C  // 89 x31y111 SB_BIG plane 11
27  // 90 x31y111 SB_BIG plane 11
01  // 91 x31y111 SB_DRIVE plane 12,11
50  // 92 x31y111 SB_BIG plane 12
2A  // 93 x31y111 SB_BIG plane 12
A8  // 94 x32y112 SB_SML plane 1
82  // 95 x32y112 SB_SML plane 2,1
2A  // 96 x32y112 SB_SML plane 2
26  // 97 x32y112 SB_SML plane 3
85  // 98 x32y112 SB_SML plane 4,3
2C  // 99 x32y112 SB_SML plane 4
28  // 100 x32y112 SB_SML plane 5
E3  // 101 x32y112 SB_SML plane 6,5
14  // 102 x32y112 SB_SML plane 6
50  // 103 x32y112 SB_SML plane 7
83  // 104 x32y112 SB_SML plane 8,7
4A  // 105 x32y112 SB_SML plane 8
58  // 106 x32y112 SB_SML plane 9
33  // 107 x32y112 SB_SML plane 10,9
74  // 108 x32y112 SB_SML plane 10
53  // 109 x32y112 SB_SML plane 11
86  // 110 x32y112 SB_SML plane 12,11
2A  // 111 x32y112 SB_SML plane 12
E5 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x33y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F23E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
38 // y_sel: 111
5C // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F246
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y111 CPE[0]  _a1674  C_////Bridge
00  //  1 x33y111 CPE[1]
00  //  2 x33y111 CPE[2]
00  //  3 x33y111 CPE[3]
00  //  4 x33y111 CPE[4]
00  //  5 x33y111 CPE[5]
00  //  6 x33y111 CPE[6]
00  //  7 x33y111 CPE[7]
00  //  8 x33y111 CPE[8]
00  //  9 x33y111 CPE[9]
00  // 10 x33y112 CPE[0]  _a1122  C_MX4b////    
00  // 11 x33y112 CPE[1]
00  // 12 x33y112 CPE[2]
00  // 13 x33y112 CPE[3]
00  // 14 x33y112 CPE[4]
00  // 15 x33y112 CPE[5]
00  // 16 x33y112 CPE[6]
00  // 17 x33y112 CPE[7]
00  // 18 x33y112 CPE[8]
00  // 19 x33y112 CPE[9]
00  // 20 x34y111 CPE[0]  net1 = net2: _a835  C_ADDF2/D//ADDF2/
00  // 21 x34y111 CPE[1]
00  // 22 x34y111 CPE[2]
00  // 23 x34y111 CPE[3]
00  // 24 x34y111 CPE[4]
00  // 25 x34y111 CPE[5]
00  // 26 x34y111 CPE[6]
00  // 27 x34y111 CPE[7]
00  // 28 x34y111 CPE[8]
00  // 29 x34y111 CPE[9]
00  // 30 x34y112 CPE[0]  net1 = net2: _a837  C_ADDF2/D//ADDF2/
00  // 31 x34y112 CPE[1]
00  // 32 x34y112 CPE[2]
00  // 33 x34y112 CPE[3]
00  // 34 x34y112 CPE[4]
00  // 35 x34y112 CPE[5]
00  // 36 x34y112 CPE[6]
00  // 37 x34y112 CPE[7]
00  // 38 x34y112 CPE[8]
00  // 39 x34y112 CPE[9]
01  // 40 x33y111 INMUX plane 2,1
17  // 41 x33y111 INMUX plane 4,3
02  // 42 x33y111 INMUX plane 6,5
00  // 43 x33y111 INMUX plane 8,7
0A  // 44 x33y111 INMUX plane 10,9
1C  // 45 x33y111 INMUX plane 12,11
19  // 46 x33y112 INMUX plane 2,1
29  // 47 x33y112 INMUX plane 4,3
09  // 48 x33y112 INMUX plane 6,5
01  // 49 x33y112 INMUX plane 8,7
09  // 50 x33y112 INMUX plane 10,9
09  // 51 x33y112 INMUX plane 12,11
22  // 52 x34y111 INMUX plane 2,1
03  // 53 x34y111 INMUX plane 4,3
54  // 54 x34y111 INMUX plane 6,5
0E  // 55 x34y111 INMUX plane 8,7
6B  // 56 x34y111 INMUX plane 10,9
C1  // 57 x34y111 INMUX plane 12,11
19  // 58 x34y112 INMUX plane 2,1
0A  // 59 x34y112 INMUX plane 4,3
48  // 60 x34y112 INMUX plane 6,5
31  // 61 x34y112 INMUX plane 8,7
AB  // 62 x34y112 INMUX plane 10,9
00  // 63 x34y112 INMUX plane 12,11
D2  // 64 x34y112 SB_BIG plane 1
16  // 65 x34y112 SB_BIG plane 1
00  // 66 x34y112 SB_DRIVE plane 2,1
92  // 67 x34y112 SB_BIG plane 2
16  // 68 x34y112 SB_BIG plane 2
41  // 69 x34y112 SB_BIG plane 3
02  // 70 x34y112 SB_BIG plane 3
01  // 71 x34y112 SB_DRIVE plane 4,3
CE  // 72 x34y112 SB_BIG plane 4
24  // 73 x34y112 SB_BIG plane 4
48  // 74 x34y112 SB_BIG plane 5
28  // 75 x34y112 SB_BIG plane 5
00  // 76 x34y112 SB_DRIVE plane 6,5
C8  // 77 x34y112 SB_BIG plane 6
02  // 78 x34y112 SB_BIG plane 6
48  // 79 x34y112 SB_BIG plane 7
12  // 80 x34y112 SB_BIG plane 7
00  // 81 x34y112 SB_DRIVE plane 8,7
D3  // 82 x34y112 SB_BIG plane 8
34  // 83 x34y112 SB_BIG plane 8
59  // 84 x34y112 SB_BIG plane 9
62  // 85 x34y112 SB_BIG plane 9
00  // 86 x34y112 SB_DRIVE plane 10,9
E1  // 87 x34y112 SB_BIG plane 10
22  // 88 x34y112 SB_BIG plane 10
48  // 89 x34y112 SB_BIG plane 11
10  // 90 x34y112 SB_BIG plane 11
80  // 91 x34y112 SB_DRIVE plane 12,11
88  // 92 x34y112 SB_BIG plane 12
12  // 93 x34y112 SB_BIG plane 12
66  // 94 x33y111 SB_SML plane 1
82  // 95 x33y111 SB_SML plane 2,1
2A  // 96 x33y111 SB_SML plane 2
A8  // 97 x33y111 SB_SML plane 3
12  // 98 x33y111 SB_SML plane 4,3
5C  // 99 x33y111 SB_SML plane 4
C8  // 100 x33y111 SB_SML plane 5
82  // 101 x33y111 SB_SML plane 6,5
2A  // 102 x33y111 SB_SML plane 6
36  // 103 x33y111 SB_SML plane 7
85  // 104 x33y111 SB_SML plane 8,7
2A  // 105 x33y111 SB_SML plane 8
A8  // 106 x33y111 SB_SML plane 9
82  // 107 x33y111 SB_SML plane 10,9
2A  // 108 x33y111 SB_SML plane 10
38  // 109 x33y111 SB_SML plane 11
85  // 110 x33y111 SB_SML plane 12,11
26  // 111 x33y111 SB_SML plane 12
66 // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x35y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F2BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
38 // y_sel: 111
34 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F2C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y111 CPE[0]  _a1321  C_AND////    
00  //  1 x35y111 CPE[1]
00  //  2 x35y111 CPE[2]
00  //  3 x35y111 CPE[3]
00  //  4 x35y111 CPE[4]
00  //  5 x35y111 CPE[5]
00  //  6 x35y111 CPE[6]
00  //  7 x35y111 CPE[7]
00  //  8 x35y111 CPE[8]
00  //  9 x35y111 CPE[9]
00  // 10 x35y112 CPE[0]  net1 = net2: _a543  C_AND///AND/
00  // 11 x35y112 CPE[1]
00  // 12 x35y112 CPE[2]
00  // 13 x35y112 CPE[3]
00  // 14 x35y112 CPE[4]
00  // 15 x35y112 CPE[5]
00  // 16 x35y112 CPE[6]
00  // 17 x35y112 CPE[7]
00  // 18 x35y112 CPE[8]
00  // 19 x35y112 CPE[9]
00  // 20 x36y111 CPE[0]  _a1677  C_////Bridge
00  // 21 x36y111 CPE[1]
00  // 22 x36y111 CPE[2]
00  // 23 x36y111 CPE[3]
00  // 24 x36y111 CPE[4]
00  // 25 x36y111 CPE[5]
00  // 26 x36y111 CPE[6]
00  // 27 x36y111 CPE[7]
00  // 28 x36y111 CPE[8]
00  // 29 x36y111 CPE[9]
00  // 30 x36y112 CPE[0]  _a36  C_AND////    
00  // 31 x36y112 CPE[1]
00  // 32 x36y112 CPE[2]
00  // 33 x36y112 CPE[3]
00  // 34 x36y112 CPE[4]
00  // 35 x36y112 CPE[5]
00  // 36 x36y112 CPE[6]
00  // 37 x36y112 CPE[7]
00  // 38 x36y112 CPE[8]
00  // 39 x36y112 CPE[9]
19  // 40 x35y111 INMUX plane 2,1
28  // 41 x35y111 INMUX plane 4,3
0C  // 42 x35y111 INMUX plane 6,5
2D  // 43 x35y111 INMUX plane 8,7
00  // 44 x35y111 INMUX plane 10,9
01  // 45 x35y111 INMUX plane 12,11
0B  // 46 x35y112 INMUX plane 2,1
20  // 47 x35y112 INMUX plane 4,3
24  // 48 x35y112 INMUX plane 6,5
22  // 49 x35y112 INMUX plane 8,7
08  // 50 x35y112 INMUX plane 10,9
00  // 51 x35y112 INMUX plane 12,11
30  // 52 x36y111 INMUX plane 2,1
0A  // 53 x36y111 INMUX plane 4,3
21  // 54 x36y111 INMUX plane 6,5
A0  // 55 x36y111 INMUX plane 8,7
21  // 56 x36y111 INMUX plane 10,9
82  // 57 x36y111 INMUX plane 12,11
20  // 58 x36y112 INMUX plane 2,1
01  // 59 x36y112 INMUX plane 4,3
2C  // 60 x36y112 INMUX plane 6,5
9D  // 61 x36y112 INMUX plane 8,7
01  // 62 x36y112 INMUX plane 10,9
C0  // 63 x36y112 INMUX plane 12,11
48  // 64 x35y111 SB_BIG plane 1
12  // 65 x35y111 SB_BIG plane 1
00  // 66 x35y111 SB_DRIVE plane 2,1
82  // 67 x35y111 SB_BIG plane 2
14  // 68 x35y111 SB_BIG plane 2
8E  // 69 x35y111 SB_BIG plane 3
34  // 70 x35y111 SB_BIG plane 3
00  // 71 x35y111 SB_DRIVE plane 4,3
10  // 72 x35y111 SB_BIG plane 4
01  // 73 x35y111 SB_BIG plane 4
04  // 74 x35y111 SB_BIG plane 5
15  // 75 x35y111 SB_BIG plane 5
00  // 76 x35y111 SB_DRIVE plane 6,5
41  // 77 x35y111 SB_BIG plane 6
16  // 78 x35y111 SB_BIG plane 6
48  // 79 x35y111 SB_BIG plane 7
12  // 80 x35y111 SB_BIG plane 7
00  // 81 x35y111 SB_DRIVE plane 8,7
48  // 82 x35y111 SB_BIG plane 8
12  // 83 x35y111 SB_BIG plane 8
8B  // 84 x35y111 SB_BIG plane 9
64  // 85 x35y111 SB_BIG plane 9
00  // 86 x35y111 SB_DRIVE plane 10,9
88  // 87 x35y111 SB_BIG plane 10
12  // 88 x35y111 SB_BIG plane 10
59  // 89 x35y111 SB_BIG plane 11
12  // 90 x35y111 SB_BIG plane 11
00  // 91 x35y111 SB_DRIVE plane 12,11
92  // 92 x35y111 SB_BIG plane 12
26  // 93 x35y111 SB_BIG plane 12
A8  // 94 x36y112 SB_SML plane 1
82  // 95 x36y112 SB_SML plane 2,1
2A  // 96 x36y112 SB_SML plane 2
B9  // 97 x36y112 SB_SML plane 3
82  // 98 x36y112 SB_SML plane 4,3
2A  // 99 x36y112 SB_SML plane 4
52  // 100 x36y112 SB_SML plane 5
95  // 101 x36y112 SB_SML plane 6,5
2B  // 102 x36y112 SB_SML plane 6
C1  // 103 x36y112 SB_SML plane 7
84  // 104 x36y112 SB_SML plane 8,7
2A  // 105 x36y112 SB_SML plane 8
A8  // 106 x36y112 SB_SML plane 9
82  // 107 x36y112 SB_SML plane 10,9
2A  // 108 x36y112 SB_SML plane 10
4C  // 109 x36y112 SB_SML plane 11
25  // 110 x36y112 SB_SML plane 12,11
28  // 111 x36y112 SB_SML plane 12
8C // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x37y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F33A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
38 // y_sel: 111
EC // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F342
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y111 CPE[0]  net1 = net2: _a906  C_AND/D//AND/D
00  //  1 x37y111 CPE[1]
00  //  2 x37y111 CPE[2]
00  //  3 x37y111 CPE[3]
00  //  4 x37y111 CPE[4]
00  //  5 x37y111 CPE[5]
00  //  6 x37y111 CPE[6]
00  //  7 x37y111 CPE[7]
00  //  8 x37y111 CPE[8]
00  //  9 x37y111 CPE[9]
00  // 10 x37y112 CPE[0]  net1 = net2: _a908  C_AND/D//AND/D
00  // 11 x37y112 CPE[1]
00  // 12 x37y112 CPE[2]
00  // 13 x37y112 CPE[3]
00  // 14 x37y112 CPE[4]
00  // 15 x37y112 CPE[5]
00  // 16 x37y112 CPE[6]
00  // 17 x37y112 CPE[7]
00  // 18 x37y112 CPE[8]
00  // 19 x37y112 CPE[9]
00  // 20 x38y111 CPE[0]  net1 = net2: _a179  C_AND////D
00  // 21 x38y111 CPE[1]
00  // 22 x38y111 CPE[2]
00  // 23 x38y111 CPE[3]
00  // 24 x38y111 CPE[4]
00  // 25 x38y111 CPE[5]
00  // 26 x38y111 CPE[6]
00  // 27 x38y111 CPE[7]
00  // 28 x38y111 CPE[8]
00  // 29 x38y111 CPE[9]
00  // 30 x38y112 CPE[0]  _a537  C_AND/D///    
00  // 31 x38y112 CPE[1]
00  // 32 x38y112 CPE[2]
00  // 33 x38y112 CPE[3]
00  // 34 x38y112 CPE[4]
00  // 35 x38y112 CPE[5]
00  // 36 x38y112 CPE[6]
00  // 37 x38y112 CPE[7]
00  // 38 x38y112 CPE[8]
00  // 39 x38y112 CPE[9]
00  // 40 x37y111 INMUX plane 2,1
38  // 41 x37y111 INMUX plane 4,3
03  // 42 x37y111 INMUX plane 6,5
0F  // 43 x37y111 INMUX plane 8,7
08  // 44 x37y111 INMUX plane 10,9
24  // 45 x37y111 INMUX plane 12,11
00  // 46 x37y112 INMUX plane 2,1
01  // 47 x37y112 INMUX plane 4,3
08  // 48 x37y112 INMUX plane 6,5
21  // 49 x37y112 INMUX plane 8,7
26  // 50 x37y112 INMUX plane 10,9
0B  // 51 x37y112 INMUX plane 12,11
22  // 52 x38y111 INMUX plane 2,1
0F  // 53 x38y111 INMUX plane 4,3
F0  // 54 x38y111 INMUX plane 6,5
03  // 55 x38y111 INMUX plane 8,7
C3  // 56 x38y111 INMUX plane 10,9
05  // 57 x38y111 INMUX plane 12,11
21  // 58 x38y112 INMUX plane 2,1
3C  // 59 x38y112 INMUX plane 4,3
E4  // 60 x38y112 INMUX plane 6,5
61  // 61 x38y112 INMUX plane 8,7
8E  // 62 x38y112 INMUX plane 10,9
08  // 63 x38y112 INMUX plane 12,11
48  // 64 x38y112 SB_BIG plane 1
00  // 65 x38y112 SB_BIG plane 1
00  // 66 x38y112 SB_DRIVE plane 2,1
48  // 67 x38y112 SB_BIG plane 2
10  // 68 x38y112 SB_BIG plane 2
41  // 69 x38y112 SB_BIG plane 3
10  // 70 x38y112 SB_BIG plane 3
00  // 71 x38y112 SB_DRIVE plane 4,3
48  // 72 x38y112 SB_BIG plane 4
12  // 73 x38y112 SB_BIG plane 4
48  // 74 x38y112 SB_BIG plane 5
00  // 75 x38y112 SB_BIG plane 5
00  // 76 x38y112 SB_DRIVE plane 6,5
48  // 77 x38y112 SB_BIG plane 6
12  // 78 x38y112 SB_BIG plane 6
50  // 79 x38y112 SB_BIG plane 7
34  // 80 x38y112 SB_BIG plane 7
00  // 81 x38y112 SB_DRIVE plane 8,7
48  // 82 x38y112 SB_BIG plane 8
02  // 83 x38y112 SB_BIG plane 8
8B  // 84 x38y112 SB_BIG plane 9
64  // 85 x38y112 SB_BIG plane 9
00  // 86 x38y112 SB_DRIVE plane 10,9
88  // 87 x38y112 SB_BIG plane 10
02  // 88 x38y112 SB_BIG plane 10
41  // 89 x38y112 SB_BIG plane 11
12  // 90 x38y112 SB_BIG plane 11
00  // 91 x38y112 SB_DRIVE plane 12,11
50  // 92 x38y112 SB_BIG plane 12
24  // 93 x38y112 SB_BIG plane 12
A8  // 94 x37y111 SB_SML plane 1
12  // 95 x37y111 SB_SML plane 2,1
22  // 96 x37y111 SB_SML plane 2
C2  // 97 x37y111 SB_SML plane 3
82  // 98 x37y111 SB_SML plane 4,3
2A  // 99 x37y111 SB_SML plane 4
B1  // 100 x37y111 SB_SML plane 5
82  // 101 x37y111 SB_SML plane 6,5
2A  // 102 x37y111 SB_SML plane 6
56  // 103 x37y111 SB_SML plane 7
83  // 104 x37y111 SB_SML plane 8,7
2A  // 105 x37y111 SB_SML plane 8
A8  // 106 x37y111 SB_SML plane 9
82  // 107 x37y111 SB_SML plane 10,9
2A  // 108 x37y111 SB_SML plane 10
B1  // 109 x37y111 SB_SML plane 11
82  // 110 x37y111 SB_SML plane 12,11
2A  // 111 x37y111 SB_SML plane 12
97 // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x39y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F3B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
38 // y_sel: 111
E4 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F3C0
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x39y111 CPE[0]
00  //  1 x39y111 CPE[1]
00  //  2 x39y111 CPE[2]
00  //  3 x39y111 CPE[3]
00  //  4 x39y111 CPE[4]
00  //  5 x39y111 CPE[5]
00  //  6 x39y111 CPE[6]
00  //  7 x39y111 CPE[7]
00  //  8 x39y111 CPE[8]
00  //  9 x39y111 CPE[9]
00  // 10 x39y112 CPE[0]  _a1146  C_MX4b/D///    
00  // 11 x39y112 CPE[1]
00  // 12 x39y112 CPE[2]
00  // 13 x39y112 CPE[3]
00  // 14 x39y112 CPE[4]
00  // 15 x39y112 CPE[5]
00  // 16 x39y112 CPE[6]
00  // 17 x39y112 CPE[7]
00  // 18 x39y112 CPE[8]
00  // 19 x39y112 CPE[9]
00  // 20 x40y111 CPE[0]  _a14  C_AND////    
00  // 21 x40y111 CPE[1]
00  // 22 x40y111 CPE[2]
00  // 23 x40y111 CPE[3]
00  // 24 x40y111 CPE[4]
00  // 25 x40y111 CPE[5]
00  // 26 x40y111 CPE[6]
00  // 27 x40y111 CPE[7]
00  // 28 x40y111 CPE[8]
00  // 29 x40y111 CPE[9]
00  // 30 x40y112 CPE[0]  _a1204  C_///AND/
00  // 31 x40y112 CPE[1]
00  // 32 x40y112 CPE[2]
00  // 33 x40y112 CPE[3]
00  // 34 x40y112 CPE[4]
00  // 35 x40y112 CPE[5]
00  // 36 x40y112 CPE[6]
00  // 37 x40y112 CPE[7]
00  // 38 x40y112 CPE[8]
00  // 39 x40y112 CPE[9]
02  // 40 x39y111 INMUX plane 2,1
02  // 41 x39y111 INMUX plane 4,3
02  // 42 x39y111 INMUX plane 6,5
00  // 43 x39y111 INMUX plane 8,7
00  // 44 x39y111 INMUX plane 10,9
00  // 45 x39y111 INMUX plane 12,11
04  // 46 x39y112 INMUX plane 2,1
28  // 47 x39y112 INMUX plane 4,3
2B  // 48 x39y112 INMUX plane 6,5
3C  // 49 x39y112 INMUX plane 8,7
08  // 50 x39y112 INMUX plane 10,9
2D  // 51 x39y112 INMUX plane 12,11
3A  // 52 x40y111 INMUX plane 2,1
38  // 53 x40y111 INMUX plane 4,3
17  // 54 x40y111 INMUX plane 6,5
5F  // 55 x40y111 INMUX plane 8,7
05  // 56 x40y111 INMUX plane 10,9
E8  // 57 x40y111 INMUX plane 12,11
04  // 58 x40y112 INMUX plane 2,1
07  // 59 x40y112 INMUX plane 4,3
00  // 60 x40y112 INMUX plane 6,5
01  // 61 x40y112 INMUX plane 8,7
02  // 62 x40y112 INMUX plane 10,9
14  // 63 x40y112 INMUX plane 12,11
00  // 64 x39y111 SB_BIG plane 1
06  // 65 x39y111 SB_BIG plane 1
00  // 66 x39y111 SB_DRIVE plane 2,1
48  // 67 x39y111 SB_BIG plane 2
32  // 68 x39y111 SB_BIG plane 2
51  // 69 x39y111 SB_BIG plane 3
12  // 70 x39y111 SB_BIG plane 3
00  // 71 x39y111 SB_DRIVE plane 4,3
48  // 72 x39y111 SB_BIG plane 4
12  // 73 x39y111 SB_BIG plane 4
C9  // 74 x39y111 SB_BIG plane 5
30  // 75 x39y111 SB_BIG plane 5
00  // 76 x39y111 SB_DRIVE plane 6,5
91  // 77 x39y111 SB_BIG plane 6
22  // 78 x39y111 SB_BIG plane 6
41  // 79 x39y111 SB_BIG plane 7
12  // 80 x39y111 SB_BIG plane 7
01  // 81 x39y111 SB_DRIVE plane 8,7
48  // 82 x39y111 SB_BIG plane 8
12  // 83 x39y111 SB_BIG plane 8
00  // 84 x39y111 SB_BIG plane 9
60  // 85 x39y111 SB_BIG plane 9
00  // 86 x39y111 SB_DRIVE plane 10,9
22  // 87 x39y111 SB_BIG plane 10
00  // 88 x39y111 SB_BIG plane 10
21  // 89 x39y111 SB_BIG plane 11
60  // 90 x39y111 SB_BIG plane 11
00  // 91 x39y111 SB_DRIVE plane 12,11
00  // 92 x39y111 SB_BIG plane 12
00  // 93 x39y111 SB_BIG plane 12
0C  // 94 x40y112 SB_SML plane 1
86  // 95 x40y112 SB_SML plane 2,1
2A  // 96 x40y112 SB_SML plane 2
58  // 97 x40y112 SB_SML plane 3
85  // 98 x40y112 SB_SML plane 4,3
2A  // 99 x40y112 SB_SML plane 4
00  // 100 x40y112 SB_SML plane 5
94  // 101 x40y112 SB_SML plane 6,5
0B  // 102 x40y112 SB_SML plane 6
A8  // 103 x40y112 SB_SML plane 7
42  // 104 x40y112 SB_SML plane 8,7
25  // 105 x40y112 SB_SML plane 8
40  // 106 x40y112 SB_SML plane 9
00  // 107 x40y112 SB_SML plane 10,9
00  // 108 x40y112 SB_SML plane 10
10  // 109 x40y112 SB_SML plane 11
BB // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x41y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F434     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
38 // y_sel: 111
3C // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F43C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y111 CPE[0]  net1 = net2: _a996  C_AND/D//AND/D
00  //  1 x41y111 CPE[1]
00  //  2 x41y111 CPE[2]
00  //  3 x41y111 CPE[3]
00  //  4 x41y111 CPE[4]
00  //  5 x41y111 CPE[5]
00  //  6 x41y111 CPE[6]
00  //  7 x41y111 CPE[7]
00  //  8 x41y111 CPE[8]
00  //  9 x41y111 CPE[9]
00  // 10 x41y112 CPE[0]  _a206  C_ORAND////    
00  // 11 x41y112 CPE[1]
00  // 12 x41y112 CPE[2]
00  // 13 x41y112 CPE[3]
00  // 14 x41y112 CPE[4]
00  // 15 x41y112 CPE[5]
00  // 16 x41y112 CPE[6]
00  // 17 x41y112 CPE[7]
00  // 18 x41y112 CPE[8]
00  // 19 x41y112 CPE[9]
00  // 20 x42y111 CPE[0]  _a1595  C_////Bridge
00  // 21 x42y111 CPE[1]
00  // 22 x42y111 CPE[2]
00  // 23 x42y111 CPE[3]
00  // 24 x42y111 CPE[4]
00  // 25 x42y111 CPE[5]
00  // 26 x42y111 CPE[6]
00  // 27 x42y111 CPE[7]
00  // 28 x42y111 CPE[8]
00  // 29 x42y111 CPE[9]
00  // 30 x42y112 CPE[0]  net1 = net2: _a19  C_ORAND////D
00  // 31 x42y112 CPE[1]
00  // 32 x42y112 CPE[2]
00  // 33 x42y112 CPE[3]
00  // 34 x42y112 CPE[4]
00  // 35 x42y112 CPE[5]
00  // 36 x42y112 CPE[6]
00  // 37 x42y112 CPE[7]
00  // 38 x42y112 CPE[8]
00  // 39 x42y112 CPE[9]
06  // 40 x41y111 INMUX plane 2,1
01  // 41 x41y111 INMUX plane 4,3
03  // 42 x41y111 INMUX plane 6,5
29  // 43 x41y111 INMUX plane 8,7
23  // 44 x41y111 INMUX plane 10,9
0D  // 45 x41y111 INMUX plane 12,11
04  // 46 x41y112 INMUX plane 2,1
2A  // 47 x41y112 INMUX plane 4,3
06  // 48 x41y112 INMUX plane 6,5
37  // 49 x41y112 INMUX plane 8,7
05  // 50 x41y112 INMUX plane 10,9
0A  // 51 x41y112 INMUX plane 12,11
03  // 52 x42y111 INMUX plane 2,1
00  // 53 x42y111 INMUX plane 4,3
5E  // 54 x42y111 INMUX plane 6,5
80  // 55 x42y111 INMUX plane 8,7
40  // 56 x42y111 INMUX plane 10,9
80  // 57 x42y111 INMUX plane 12,11
28  // 58 x42y112 INMUX plane 2,1
2D  // 59 x42y112 INMUX plane 4,3
4B  // 60 x42y112 INMUX plane 6,5
90  // 61 x42y112 INMUX plane 8,7
41  // 62 x42y112 INMUX plane 10,9
C3  // 63 x42y112 INMUX plane 12,11
C4  // 64 x42y112 SB_BIG plane 1
18  // 65 x42y112 SB_BIG plane 1
00  // 66 x42y112 SB_DRIVE plane 2,1
48  // 67 x42y112 SB_BIG plane 2
12  // 68 x42y112 SB_BIG plane 2
48  // 69 x42y112 SB_BIG plane 3
12  // 70 x42y112 SB_BIG plane 3
00  // 71 x42y112 SB_DRIVE plane 4,3
08  // 72 x42y112 SB_BIG plane 4
02  // 73 x42y112 SB_BIG plane 4
11  // 74 x42y112 SB_BIG plane 5
03  // 75 x42y112 SB_BIG plane 5
44  // 76 x42y112 SB_DRIVE plane 6,5
08  // 77 x42y112 SB_BIG plane 6
30  // 78 x42y112 SB_BIG plane 6
96  // 79 x42y112 SB_BIG plane 7
14  // 80 x42y112 SB_BIG plane 7
00  // 81 x42y112 SB_DRIVE plane 8,7
8E  // 82 x42y112 SB_BIG plane 8
28  // 83 x42y112 SB_BIG plane 8
0B  // 84 x42y112 SB_BIG plane 9
6B  // 85 x42y112 SB_BIG plane 9
08  // 86 x42y112 SB_DRIVE plane 10,9
48  // 87 x42y112 SB_BIG plane 10
12  // 88 x42y112 SB_BIG plane 10
A1  // 89 x42y112 SB_BIG plane 11
32  // 90 x42y112 SB_BIG plane 11
00  // 91 x42y112 SB_DRIVE plane 12,11
C1  // 92 x42y112 SB_BIG plane 12
22  // 93 x42y112 SB_BIG plane 12
A8  // 94 x41y111 SB_SML plane 1
83  // 95 x41y111 SB_SML plane 2,1
28  // 96 x41y111 SB_SML plane 2
88  // 97 x41y111 SB_SML plane 3
82  // 98 x41y111 SB_SML plane 4,3
08  // 99 x41y111 SB_SML plane 4
D0  // 100 x41y111 SB_SML plane 5
83  // 101 x41y111 SB_SML plane 6,5
32  // 102 x41y111 SB_SML plane 6
5A  // 103 x41y111 SB_SML plane 7
17  // 104 x41y111 SB_SML plane 8,7
71  // 105 x41y111 SB_SML plane 8
A8  // 106 x41y111 SB_SML plane 9
84  // 107 x41y111 SB_SML plane 10,9
2A  // 108 x41y111 SB_SML plane 10
A8  // 109 x41y111 SB_SML plane 11
82  // 110 x41y111 SB_SML plane 12,11
2E  // 111 x41y111 SB_SML plane 12
C5 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x43y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F4B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
38 // y_sel: 111
54 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F4BA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y111 CPE[0]  _a446  C_ORAND////    
00  //  1 x43y111 CPE[1]
00  //  2 x43y111 CPE[2]
00  //  3 x43y111 CPE[3]
00  //  4 x43y111 CPE[4]
00  //  5 x43y111 CPE[5]
00  //  6 x43y111 CPE[6]
00  //  7 x43y111 CPE[7]
00  //  8 x43y111 CPE[8]
00  //  9 x43y111 CPE[9]
00  // 10 x43y112 CPE[0]  _a440  C_MX2b////    
00  // 11 x43y112 CPE[1]
00  // 12 x43y112 CPE[2]
00  // 13 x43y112 CPE[3]
00  // 14 x43y112 CPE[4]
00  // 15 x43y112 CPE[5]
00  // 16 x43y112 CPE[6]
00  // 17 x43y112 CPE[7]
00  // 18 x43y112 CPE[8]
00  // 19 x43y112 CPE[9]
00  // 20 x44y111 CPE[0]  _a1515  C_AND////    _a1205  C_///OR/
00  // 21 x44y111 CPE[1]
00  // 22 x44y111 CPE[2]
00  // 23 x44y111 CPE[3]
00  // 24 x44y111 CPE[4]
00  // 25 x44y111 CPE[5]
00  // 26 x44y111 CPE[6]
00  // 27 x44y111 CPE[7]
00  // 28 x44y111 CPE[8]
00  // 29 x44y111 CPE[9]
00  // 30 x44y112 CPE[0]  _a1206  C_AND////    _a1034  C_///AND/D
00  // 31 x44y112 CPE[1]
00  // 32 x44y112 CPE[2]
00  // 33 x44y112 CPE[3]
00  // 34 x44y112 CPE[4]
00  // 35 x44y112 CPE[5]
00  // 36 x44y112 CPE[6]
00  // 37 x44y112 CPE[7]
00  // 38 x44y112 CPE[8]
00  // 39 x44y112 CPE[9]
02  // 40 x43y111 INMUX plane 2,1
18  // 41 x43y111 INMUX plane 4,3
16  // 42 x43y111 INMUX plane 6,5
37  // 43 x43y111 INMUX plane 8,7
00  // 44 x43y111 INMUX plane 10,9
02  // 45 x43y111 INMUX plane 12,11
06  // 46 x43y112 INMUX plane 2,1
00  // 47 x43y112 INMUX plane 4,3
21  // 48 x43y112 INMUX plane 6,5
3F  // 49 x43y112 INMUX plane 8,7
01  // 50 x43y112 INMUX plane 10,9
15  // 51 x43y112 INMUX plane 12,11
0D  // 52 x44y111 INMUX plane 2,1
20  // 53 x44y111 INMUX plane 4,3
39  // 54 x44y111 INMUX plane 6,5
29  // 55 x44y111 INMUX plane 8,7
28  // 56 x44y111 INMUX plane 10,9
18  // 57 x44y111 INMUX plane 12,11
01  // 58 x44y112 INMUX plane 2,1
38  // 59 x44y112 INMUX plane 4,3
06  // 60 x44y112 INMUX plane 6,5
00  // 61 x44y112 INMUX plane 8,7
08  // 62 x44y112 INMUX plane 10,9
18  // 63 x44y112 INMUX plane 12,11
96  // 64 x43y111 SB_BIG plane 1
22  // 65 x43y111 SB_BIG plane 1
00  // 66 x43y111 SB_DRIVE plane 2,1
48  // 67 x43y111 SB_BIG plane 2
12  // 68 x43y111 SB_BIG plane 2
08  // 69 x43y111 SB_BIG plane 3
12  // 70 x43y111 SB_BIG plane 3
00  // 71 x43y111 SB_DRIVE plane 4,3
08  // 72 x43y111 SB_BIG plane 4
12  // 73 x43y111 SB_BIG plane 4
80  // 74 x43y111 SB_BIG plane 5
24  // 75 x43y111 SB_BIG plane 5
00  // 76 x43y111 SB_DRIVE plane 6,5
93  // 77 x43y111 SB_BIG plane 6
22  // 78 x43y111 SB_BIG plane 6
98  // 79 x43y111 SB_BIG plane 7
10  // 80 x43y111 SB_BIG plane 7
00  // 81 x43y111 SB_DRIVE plane 8,7
48  // 82 x43y111 SB_BIG plane 8
12  // 83 x43y111 SB_BIG plane 8
48  // 84 x43y111 SB_BIG plane 9
62  // 85 x43y111 SB_BIG plane 9
00  // 86 x43y111 SB_DRIVE plane 10,9
48  // 87 x43y111 SB_BIG plane 10
12  // 88 x43y111 SB_BIG plane 10
48  // 89 x43y111 SB_BIG plane 11
22  // 90 x43y111 SB_BIG plane 11
00  // 91 x43y111 SB_DRIVE plane 12,11
48  // 92 x43y111 SB_BIG plane 12
12  // 93 x43y111 SB_BIG plane 12
3C  // 94 x44y112 SB_SML plane 1
82  // 95 x44y112 SB_SML plane 2,1
2C  // 96 x44y112 SB_SML plane 2
A8  // 97 x44y112 SB_SML plane 3
02  // 98 x44y112 SB_SML plane 4,3
5C  // 99 x44y112 SB_SML plane 4
56  // 100 x44y112 SB_SML plane 5
13  // 101 x44y112 SB_SML plane 6,5
2A  // 102 x44y112 SB_SML plane 6
A8  // 103 x44y112 SB_SML plane 7
82  // 104 x44y112 SB_SML plane 8,7
32  // 105 x44y112 SB_SML plane 8
5A  // 106 x44y112 SB_SML plane 9
83  // 107 x44y112 SB_SML plane 10,9
2A  // 108 x44y112 SB_SML plane 10
A8  // 109 x44y112 SB_SML plane 11
02  // 110 x44y112 SB_SML plane 12,11
7B  // 111 x44y112 SB_SML plane 12
51 // -- CRC low byte
FC // -- CRC high byte


// Config Latches on x45y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F530     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
38 // y_sel: 111
8C // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F538
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y111 CPE[0]  _a439  C_AND////    
00  //  1 x45y111 CPE[1]
00  //  2 x45y111 CPE[2]
00  //  3 x45y111 CPE[3]
00  //  4 x45y111 CPE[4]
00  //  5 x45y111 CPE[5]
00  //  6 x45y111 CPE[6]
00  //  7 x45y111 CPE[7]
00  //  8 x45y111 CPE[8]
00  //  9 x45y111 CPE[9]
00  // 10 x45y112 CPE[0]  _a1670  C_////Bridge
00  // 11 x45y112 CPE[1]
00  // 12 x45y112 CPE[2]
00  // 13 x45y112 CPE[3]
00  // 14 x45y112 CPE[4]
00  // 15 x45y112 CPE[5]
00  // 16 x45y112 CPE[6]
00  // 17 x45y112 CPE[7]
00  // 18 x45y112 CPE[8]
00  // 19 x45y112 CPE[9]
00  // 20 x46y111 CPE[0]  _a422  C_MX2b////    
00  // 21 x46y111 CPE[1]
00  // 22 x46y111 CPE[2]
00  // 23 x46y111 CPE[3]
00  // 24 x46y111 CPE[4]
00  // 25 x46y111 CPE[5]
00  // 26 x46y111 CPE[6]
00  // 27 x46y111 CPE[7]
00  // 28 x46y111 CPE[8]
00  // 29 x46y111 CPE[9]
00  // 30 x46y112 CPE[0]  _a433  C_MX2b////    
00  // 31 x46y112 CPE[1]
00  // 32 x46y112 CPE[2]
00  // 33 x46y112 CPE[3]
00  // 34 x46y112 CPE[4]
00  // 35 x46y112 CPE[5]
00  // 36 x46y112 CPE[6]
00  // 37 x46y112 CPE[7]
00  // 38 x46y112 CPE[8]
00  // 39 x46y112 CPE[9]
28  // 40 x45y111 INMUX plane 2,1
00  // 41 x45y111 INMUX plane 4,3
2B  // 42 x45y111 INMUX plane 6,5
04  // 43 x45y111 INMUX plane 8,7
00  // 44 x45y111 INMUX plane 10,9
00  // 45 x45y111 INMUX plane 12,11
00  // 46 x45y112 INMUX plane 2,1
11  // 47 x45y112 INMUX plane 4,3
08  // 48 x45y112 INMUX plane 6,5
10  // 49 x45y112 INMUX plane 8,7
18  // 50 x45y112 INMUX plane 10,9
20  // 51 x45y112 INMUX plane 12,11
00  // 52 x46y111 INMUX plane 2,1
11  // 53 x46y111 INMUX plane 4,3
00  // 54 x46y111 INMUX plane 6,5
7D  // 55 x46y111 INMUX plane 8,7
18  // 56 x46y111 INMUX plane 10,9
68  // 57 x46y111 INMUX plane 12,11
11  // 58 x46y112 INMUX plane 2,1
08  // 59 x46y112 INMUX plane 4,3
00  // 60 x46y112 INMUX plane 6,5
54  // 61 x46y112 INMUX plane 8,7
00  // 62 x46y112 INMUX plane 10,9
C8  // 63 x46y112 INMUX plane 12,11
E2  // 64 x46y112 SB_BIG plane 1
14  // 65 x46y112 SB_BIG plane 1
04  // 66 x46y112 SB_DRIVE plane 2,1
48  // 67 x46y112 SB_BIG plane 2
12  // 68 x46y112 SB_BIG plane 2
41  // 69 x46y112 SB_BIG plane 3
12  // 70 x46y112 SB_BIG plane 3
00  // 71 x46y112 SB_DRIVE plane 4,3
9C  // 72 x46y112 SB_BIG plane 4
22  // 73 x46y112 SB_BIG plane 4
48  // 74 x46y112 SB_BIG plane 5
12  // 75 x46y112 SB_BIG plane 5
00  // 76 x46y112 SB_DRIVE plane 6,5
48  // 77 x46y112 SB_BIG plane 6
12  // 78 x46y112 SB_BIG plane 6
48  // 79 x46y112 SB_BIG plane 7
12  // 80 x46y112 SB_BIG plane 7
00  // 81 x46y112 SB_DRIVE plane 8,7
93  // 82 x46y112 SB_BIG plane 8
32  // 83 x46y112 SB_BIG plane 8
48  // 84 x46y112 SB_BIG plane 9
60  // 85 x46y112 SB_BIG plane 9
00  // 86 x46y112 SB_DRIVE plane 10,9
48  // 87 x46y112 SB_BIG plane 10
22  // 88 x46y112 SB_BIG plane 10
48  // 89 x46y112 SB_BIG plane 11
12  // 90 x46y112 SB_BIG plane 11
00  // 91 x46y112 SB_DRIVE plane 12,11
48  // 92 x46y112 SB_BIG plane 12
02  // 93 x46y112 SB_BIG plane 12
CE  // 94 x45y111 SB_SML plane 1
86  // 95 x45y111 SB_SML plane 2,1
2A  // 96 x45y111 SB_SML plane 2
2E  // 97 x45y111 SB_SML plane 3
85  // 98 x45y111 SB_SML plane 4,3
6A  // 99 x45y111 SB_SML plane 4
A8  // 100 x45y111 SB_SML plane 5
82  // 101 x45y111 SB_SML plane 6,5
22  // 102 x45y111 SB_SML plane 6
A8  // 103 x45y111 SB_SML plane 7
42  // 104 x45y111 SB_SML plane 8,7
53  // 105 x45y111 SB_SML plane 8
A8  // 106 x45y111 SB_SML plane 9
82  // 107 x45y111 SB_SML plane 10,9
2A  // 108 x45y111 SB_SML plane 10
D3  // 109 x45y111 SB_SML plane 11
E4  // 110 x45y111 SB_SML plane 12,11
54  // 111 x45y111 SB_SML plane 12
CD // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x47y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F5AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
38 // y_sel: 111
44 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F5B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y111 CPE[0]  _a1482  C_MX2b////    
00  //  1 x47y111 CPE[1]
00  //  2 x47y111 CPE[2]
00  //  3 x47y111 CPE[3]
00  //  4 x47y111 CPE[4]
00  //  5 x47y111 CPE[5]
00  //  6 x47y111 CPE[6]
00  //  7 x47y111 CPE[7]
00  //  8 x47y111 CPE[8]
00  //  9 x47y111 CPE[9]
00  // 10 x47y112 CPE[0]
00  // 11 x47y112 CPE[1]
00  // 12 x47y112 CPE[2]
00  // 13 x47y112 CPE[3]
00  // 14 x47y112 CPE[4]
00  // 15 x47y112 CPE[5]
00  // 16 x47y112 CPE[6]
00  // 17 x47y112 CPE[7]
00  // 18 x47y112 CPE[8]
00  // 19 x47y112 CPE[9]
00  // 20 x48y111 CPE[0]  net1 = net2: _a726  C_ADDF2///ADDF2/
00  // 21 x48y111 CPE[1]
00  // 22 x48y111 CPE[2]
00  // 23 x48y111 CPE[3]
00  // 24 x48y111 CPE[4]
00  // 25 x48y111 CPE[5]
00  // 26 x48y111 CPE[6]
00  // 27 x48y111 CPE[7]
00  // 28 x48y111 CPE[8]
00  // 29 x48y111 CPE[9]
00  // 30 x48y112 CPE[0]  _a728  C_ADDF////    
00  // 31 x48y112 CPE[1]
00  // 32 x48y112 CPE[2]
00  // 33 x48y112 CPE[3]
00  // 34 x48y112 CPE[4]
00  // 35 x48y112 CPE[5]
00  // 36 x48y112 CPE[6]
00  // 37 x48y112 CPE[7]
00  // 38 x48y112 CPE[8]
00  // 39 x48y112 CPE[9]
28  // 40 x47y111 INMUX plane 2,1
28  // 41 x47y111 INMUX plane 4,3
00  // 42 x47y111 INMUX plane 6,5
32  // 43 x47y111 INMUX plane 8,7
00  // 44 x47y111 INMUX plane 10,9
00  // 45 x47y111 INMUX plane 12,11
00  // 46 x47y112 INMUX plane 2,1
01  // 47 x47y112 INMUX plane 4,3
00  // 48 x47y112 INMUX plane 6,5
02  // 49 x47y112 INMUX plane 8,7
00  // 50 x47y112 INMUX plane 10,9
18  // 51 x47y112 INMUX plane 12,11
28  // 52 x48y111 INMUX plane 2,1
25  // 53 x48y111 INMUX plane 4,3
00  // 54 x48y111 INMUX plane 6,5
79  // 55 x48y111 INMUX plane 8,7
80  // 56 x48y111 INMUX plane 10,9
60  // 57 x48y111 INMUX plane 12,11
14  // 58 x48y112 INMUX plane 2,1
0C  // 59 x48y112 INMUX plane 4,3
00  // 60 x48y112 INMUX plane 6,5
40  // 61 x48y112 INMUX plane 8,7
00  // 62 x48y112 INMUX plane 10,9
60  // 63 x48y112 INMUX plane 12,11
96  // 64 x47y111 SB_BIG plane 1
14  // 65 x47y111 SB_BIG plane 1
00  // 66 x47y111 SB_DRIVE plane 2,1
00  // 67 x47y111 SB_BIG plane 2
00  // 68 x47y111 SB_BIG plane 2
48  // 69 x47y111 SB_BIG plane 3
12  // 70 x47y111 SB_BIG plane 3
00  // 71 x47y111 SB_DRIVE plane 4,3
48  // 72 x47y111 SB_BIG plane 4
10  // 73 x47y111 SB_BIG plane 4
48  // 74 x47y111 SB_BIG plane 5
32  // 75 x47y111 SB_BIG plane 5
00  // 76 x47y111 SB_DRIVE plane 6,5
00  // 77 x47y111 SB_BIG plane 6
00  // 78 x47y111 SB_BIG plane 6
20  // 79 x47y111 SB_BIG plane 7
27  // 80 x47y111 SB_BIG plane 7
00  // 81 x47y111 SB_DRIVE plane 8,7
48  // 82 x47y111 SB_BIG plane 8
12  // 83 x47y111 SB_BIG plane 8
00  // 84 x47y111 SB_BIG plane 9
00  // 85 x47y111 SB_BIG plane 9
00  // 86 x47y111 SB_DRIVE plane 10,9
00  // 87 x47y111 SB_BIG plane 10
00  // 88 x47y111 SB_BIG plane 10
01  // 89 x47y111 SB_BIG plane 11
00  // 90 x47y111 SB_BIG plane 11
00  // 91 x47y111 SB_DRIVE plane 12,11
09  // 92 x47y111 SB_BIG plane 12
01  // 93 x47y111 SB_BIG plane 12
28  // 94 x48y112 SB_SML plane 1
02  // 95 x48y112 SB_SML plane 2,1
10  // 96 x48y112 SB_SML plane 2
B1  // 97 x48y112 SB_SML plane 3
82  // 98 x48y112 SB_SML plane 4,3
2A  // 99 x48y112 SB_SML plane 4
A8  // 100 x48y112 SB_SML plane 5
02  // 101 x48y112 SB_SML plane 6,5
00  // 102 x48y112 SB_SML plane 6
28  // 103 x48y112 SB_SML plane 7
42  // 104 x48y112 SB_SML plane 8,7
0D  // 105 x48y112 SB_SML plane 8
02  // 106 x48y112 SB_SML plane 9
01  // 107 x48y112 SB_SML plane 10,9
00  // 108 x48y112 SB_SML plane 10
0E  // 109 x48y112 SB_SML plane 11
10  // 110 x48y112 SB_SML plane 12,11
4E  // 111 x48y112 SB_SML plane 12
8A // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x49y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F62C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
38 // y_sel: 111
9C // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F634
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y111 CPE[0]  _a442  C_MX2b////    
00  //  1 x49y111 CPE[1]
00  //  2 x49y111 CPE[2]
00  //  3 x49y111 CPE[3]
00  //  4 x49y111 CPE[4]
00  //  5 x49y111 CPE[5]
00  //  6 x49y111 CPE[6]
00  //  7 x49y111 CPE[7]
00  //  8 x49y111 CPE[8]
00  //  9 x49y111 CPE[9]
00  // 10 x49y112 CPE[0]
00  // 11 x49y112 CPE[1]
00  // 12 x49y112 CPE[2]
00  // 13 x49y112 CPE[3]
00  // 14 x49y112 CPE[4]
00  // 15 x49y112 CPE[5]
00  // 16 x49y112 CPE[6]
00  // 17 x49y112 CPE[7]
00  // 18 x49y112 CPE[8]
00  // 19 x49y112 CPE[9]
00  // 20 x50y111 CPE[0]  _a425  C_MX2b////    
00  // 21 x50y111 CPE[1]
00  // 22 x50y111 CPE[2]
00  // 23 x50y111 CPE[3]
00  // 24 x50y111 CPE[4]
00  // 25 x50y111 CPE[5]
00  // 26 x50y111 CPE[6]
00  // 27 x50y111 CPE[7]
00  // 28 x50y111 CPE[8]
00  // 29 x50y111 CPE[9]
00  // 30 x50y112 CPE[0]
00  // 31 x50y112 CPE[1]
00  // 32 x50y112 CPE[2]
00  // 33 x50y112 CPE[3]
00  // 34 x50y112 CPE[4]
00  // 35 x50y112 CPE[5]
00  // 36 x50y112 CPE[6]
00  // 37 x50y112 CPE[7]
00  // 38 x50y112 CPE[8]
00  // 39 x50y112 CPE[9]
00  // 40 x49y111 INMUX plane 2,1
1C  // 41 x49y111 INMUX plane 4,3
00  // 42 x49y111 INMUX plane 6,5
3E  // 43 x49y111 INMUX plane 8,7
00  // 44 x49y111 INMUX plane 10,9
28  // 45 x49y111 INMUX plane 12,11
14  // 46 x49y112 INMUX plane 2,1
00  // 47 x49y112 INMUX plane 4,3
00  // 48 x49y112 INMUX plane 6,5
00  // 49 x49y112 INMUX plane 8,7
00  // 50 x49y112 INMUX plane 10,9
03  // 51 x49y112 INMUX plane 12,11
00  // 52 x50y111 INMUX plane 2,1
00  // 53 x50y111 INMUX plane 4,3
00  // 54 x50y111 INMUX plane 6,5
7F  // 55 x50y111 INMUX plane 8,7
00  // 56 x50y111 INMUX plane 10,9
5D  // 57 x50y111 INMUX plane 12,11
04  // 58 x50y112 INMUX plane 2,1
21  // 59 x50y112 INMUX plane 4,3
00  // 60 x50y112 INMUX plane 6,5
40  // 61 x50y112 INMUX plane 8,7
18  // 62 x50y112 INMUX plane 10,9
69  // 63 x50y112 INMUX plane 12,11
48  // 64 x50y112 SB_BIG plane 1
12  // 65 x50y112 SB_BIG plane 1
00  // 66 x50y112 SB_DRIVE plane 2,1
01  // 67 x50y112 SB_BIG plane 2
03  // 68 x50y112 SB_BIG plane 2
48  // 69 x50y112 SB_BIG plane 3
12  // 70 x50y112 SB_BIG plane 3
00  // 71 x50y112 SB_DRIVE plane 4,3
00  // 72 x50y112 SB_BIG plane 4
00  // 73 x50y112 SB_BIG plane 4
48  // 74 x50y112 SB_BIG plane 5
12  // 75 x50y112 SB_BIG plane 5
00  // 76 x50y112 SB_DRIVE plane 6,5
00  // 77 x50y112 SB_BIG plane 6
00  // 78 x50y112 SB_BIG plane 6
48  // 79 x50y112 SB_BIG plane 7
12  // 80 x50y112 SB_BIG plane 7
00  // 81 x50y112 SB_DRIVE plane 8,7
00  // 82 x50y112 SB_BIG plane 8
00  // 83 x50y112 SB_BIG plane 8
0B  // 84 x50y112 SB_BIG plane 9
60  // 85 x50y112 SB_BIG plane 9
00  // 86 x50y112 SB_DRIVE plane 10,9
00  // 87 x50y112 SB_BIG plane 10
00  // 88 x50y112 SB_BIG plane 10
11  // 89 x50y112 SB_BIG plane 11
00  // 90 x50y112 SB_BIG plane 11
00  // 91 x50y112 SB_DRIVE plane 12,11
00  // 92 x50y112 SB_BIG plane 12
30  // 93 x50y112 SB_BIG plane 12
B9  // 94 x49y111 SB_SML plane 1
42  // 95 x49y111 SB_SML plane 2,1
20  // 96 x49y111 SB_SML plane 2
A8  // 97 x49y111 SB_SML plane 3
02  // 98 x49y111 SB_SML plane 4,3
00  // 99 x49y111 SB_SML plane 4
A8  // 100 x49y111 SB_SML plane 5
02  // 101 x49y111 SB_SML plane 6,5
00  // 102 x49y111 SB_SML plane 6
28  // 103 x49y111 SB_SML plane 7
04  // 104 x49y111 SB_SML plane 8,7
00  // 105 x49y111 SB_SML plane 8
00  // 106 x49y111 SB_SML plane 9
00  // 107 x49y111 SB_SML plane 10,9
00  // 108 x49y111 SB_SML plane 10
0B  // 109 x49y111 SB_SML plane 11
06  // 110 x49y111 SB_SML plane 12,11
40  // 111 x49y111 SB_SML plane 12
54 // -- CRC low byte
C5 // -- CRC high byte


// Config Latches on x51y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F6AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
38 // y_sel: 111
F4 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F6B2
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x51y111 CPE[0]
00  //  1 x51y111 CPE[1]
00  //  2 x51y111 CPE[2]
00  //  3 x51y111 CPE[3]
00  //  4 x51y111 CPE[4]
00  //  5 x51y111 CPE[5]
00  //  6 x51y111 CPE[6]
00  //  7 x51y111 CPE[7]
00  //  8 x51y111 CPE[8]
00  //  9 x51y111 CPE[9]
00  // 10 x51y112 CPE[0]  _a457  C_///ORAND/
00  // 11 x51y112 CPE[1]
00  // 12 x51y112 CPE[2]
00  // 13 x51y112 CPE[3]
00  // 14 x51y112 CPE[4]
00  // 15 x51y112 CPE[5]
00  // 16 x51y112 CPE[6]
00  // 17 x51y112 CPE[7]
00  // 18 x51y112 CPE[8]
00  // 19 x51y112 CPE[9]
00  // 20 x52y111 CPE[0]  _a428  C_MX2b////    
00  // 21 x52y111 CPE[1]
00  // 22 x52y111 CPE[2]
00  // 23 x52y111 CPE[3]
00  // 24 x52y111 CPE[4]
00  // 25 x52y111 CPE[5]
00  // 26 x52y111 CPE[6]
00  // 27 x52y111 CPE[7]
00  // 28 x52y111 CPE[8]
00  // 29 x52y111 CPE[9]
00  // 30 x52y112 CPE[0]  _a494  C_AND/D///    
00  // 31 x52y112 CPE[1]
00  // 32 x52y112 CPE[2]
00  // 33 x52y112 CPE[3]
00  // 34 x52y112 CPE[4]
00  // 35 x52y112 CPE[5]
00  // 36 x52y112 CPE[6]
00  // 37 x52y112 CPE[7]
00  // 38 x52y112 CPE[8]
00  // 39 x52y112 CPE[9]
01  // 40 x51y111 INMUX plane 2,1
00  // 41 x51y111 INMUX plane 4,3
00  // 42 x51y111 INMUX plane 6,5
00  // 43 x51y111 INMUX plane 8,7
00  // 44 x51y111 INMUX plane 10,9
09  // 45 x51y111 INMUX plane 12,11
3C  // 46 x51y112 INMUX plane 2,1
38  // 47 x51y112 INMUX plane 4,3
00  // 48 x51y112 INMUX plane 6,5
00  // 49 x51y112 INMUX plane 8,7
11  // 50 x51y112 INMUX plane 10,9
28  // 51 x51y112 INMUX plane 12,11
00  // 52 x52y111 INMUX plane 2,1
00  // 53 x52y111 INMUX plane 4,3
00  // 54 x52y111 INMUX plane 6,5
27  // 55 x52y111 INMUX plane 8,7
00  // 56 x52y111 INMUX plane 10,9
00  // 57 x52y111 INMUX plane 12,11
08  // 58 x52y112 INMUX plane 2,1
00  // 59 x52y112 INMUX plane 4,3
30  // 60 x52y112 INMUX plane 6,5
48  // 61 x52y112 INMUX plane 8,7
00  // 62 x52y112 INMUX plane 10,9
01  // 63 x52y112 INMUX plane 12,11
19  // 64 x51y111 SB_BIG plane 1
00  // 65 x51y111 SB_BIG plane 1
00  // 66 x51y111 SB_DRIVE plane 2,1
48  // 67 x51y111 SB_BIG plane 2
12  // 68 x51y111 SB_BIG plane 2
48  // 69 x51y111 SB_BIG plane 3
12  // 70 x51y111 SB_BIG plane 3
20  // 71 x51y111 SB_DRIVE plane 4,3
08  // 72 x51y111 SB_BIG plane 4
02  // 73 x51y111 SB_BIG plane 4
00  // 74 x51y111 SB_BIG plane 5
00  // 75 x51y111 SB_BIG plane 5
00  // 76 x51y111 SB_DRIVE plane 6,5
48  // 77 x51y111 SB_BIG plane 6
12  // 78 x51y111 SB_BIG plane 6
48  // 79 x51y111 SB_BIG plane 7
02  // 80 x51y111 SB_BIG plane 7
00  // 81 x51y111 SB_DRIVE plane 8,7
D1  // 82 x51y111 SB_BIG plane 8
24  // 83 x51y111 SB_BIG plane 8
00  // 84 x51y111 SB_BIG plane 9
60  // 85 x51y111 SB_BIG plane 9
00  // 86 x51y111 SB_DRIVE plane 10,9
00  // 87 x51y111 SB_BIG plane 10
00  // 88 x51y111 SB_BIG plane 10
11  // 89 x51y111 SB_BIG plane 11
00  // 90 x51y111 SB_BIG plane 11
00  // 91 x51y111 SB_DRIVE plane 12,11
19  // 92 x51y111 SB_BIG plane 12
00  // 93 x51y111 SB_BIG plane 12
00  // 94 x52y112 SB_SML plane 1
80  // 95 x52y112 SB_SML plane 2,1
2A  // 96 x52y112 SB_SML plane 2
A8  // 97 x52y112 SB_SML plane 3
82  // 98 x52y112 SB_SML plane 4,3
2A  // 99 x52y112 SB_SML plane 4
00  // 100 x52y112 SB_SML plane 5
80  // 101 x52y112 SB_SML plane 6,5
2A  // 102 x52y112 SB_SML plane 6
A8  // 103 x52y112 SB_SML plane 7
82  // 104 x52y112 SB_SML plane 8,7
6A  // 105 x52y112 SB_SML plane 8
00  // 106 x52y112 SB_SML plane 9
00  // 107 x52y112 SB_SML plane 10,9
10  // 108 x52y112 SB_SML plane 10
3C // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x53y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F725     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
38 // y_sel: 111
2C // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F72D
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x53y111 CPE[0]
00  //  1 x53y111 CPE[1]
00  //  2 x53y111 CPE[2]
00  //  3 x53y111 CPE[3]
00  //  4 x53y111 CPE[4]
00  //  5 x53y111 CPE[5]
00  //  6 x53y111 CPE[6]
00  //  7 x53y111 CPE[7]
00  //  8 x53y111 CPE[8]
00  //  9 x53y111 CPE[9]
00  // 10 x53y112 CPE[0]  _a1667  C_////Bridge
00  // 11 x53y112 CPE[1]
00  // 12 x53y112 CPE[2]
00  // 13 x53y112 CPE[3]
00  // 14 x53y112 CPE[4]
00  // 15 x53y112 CPE[5]
00  // 16 x53y112 CPE[6]
00  // 17 x53y112 CPE[7]
00  // 18 x53y112 CPE[8]
00  // 19 x53y112 CPE[9]
00  // 20 x54y111 CPE[0]
00  // 21 x54y111 CPE[1]
00  // 22 x54y111 CPE[2]
00  // 23 x54y111 CPE[3]
00  // 24 x54y111 CPE[4]
00  // 25 x54y111 CPE[5]
00  // 26 x54y111 CPE[6]
00  // 27 x54y111 CPE[7]
00  // 28 x54y111 CPE[8]
00  // 29 x54y111 CPE[9]
00  // 30 x54y112 CPE[0]  _a283  C_MX2b////    
00  // 31 x54y112 CPE[1]
00  // 32 x54y112 CPE[2]
00  // 33 x54y112 CPE[3]
00  // 34 x54y112 CPE[4]
00  // 35 x54y112 CPE[5]
00  // 36 x54y112 CPE[6]
00  // 37 x54y112 CPE[7]
00  // 38 x54y112 CPE[8]
00  // 39 x54y112 CPE[9]
00  // 40 x53y111 INMUX plane 2,1
00  // 41 x53y111 INMUX plane 4,3
00  // 42 x53y111 INMUX plane 6,5
24  // 43 x53y111 INMUX plane 8,7
00  // 44 x53y111 INMUX plane 10,9
09  // 45 x53y111 INMUX plane 12,11
00  // 46 x53y112 INMUX plane 2,1
38  // 47 x53y112 INMUX plane 4,3
00  // 48 x53y112 INMUX plane 6,5
00  // 49 x53y112 INMUX plane 8,7
00  // 50 x53y112 INMUX plane 10,9
20  // 51 x53y112 INMUX plane 12,11
00  // 52 x54y111 INMUX plane 2,1
00  // 53 x54y111 INMUX plane 4,3
00  // 54 x54y111 INMUX plane 6,5
00  // 55 x54y111 INMUX plane 8,7
00  // 56 x54y111 INMUX plane 10,9
00  // 57 x54y111 INMUX plane 12,11
04  // 58 x54y112 INMUX plane 2,1
00  // 59 x54y112 INMUX plane 4,3
00  // 60 x54y112 INMUX plane 6,5
64  // 61 x54y112 INMUX plane 8,7
00  // 62 x54y112 INMUX plane 10,9
00  // 63 x54y112 INMUX plane 12,11
28  // 64 x54y112 SB_BIG plane 1
10  // 65 x54y112 SB_BIG plane 1
00  // 66 x54y112 SB_DRIVE plane 2,1
48  // 67 x54y112 SB_BIG plane 2
12  // 68 x54y112 SB_BIG plane 2
00  // 69 x54y112 SB_BIG plane 3
00  // 70 x54y112 SB_BIG plane 3
00  // 71 x54y112 SB_DRIVE plane 4,3
48  // 72 x54y112 SB_BIG plane 4
12  // 73 x54y112 SB_BIG plane 4
00  // 74 x54y112 SB_BIG plane 5
00  // 75 x54y112 SB_BIG plane 5
00  // 76 x54y112 SB_DRIVE plane 6,5
48  // 77 x54y112 SB_BIG plane 6
12  // 78 x54y112 SB_BIG plane 6
00  // 79 x54y112 SB_BIG plane 7
00  // 80 x54y112 SB_BIG plane 7
00  // 81 x54y112 SB_DRIVE plane 8,7
48  // 82 x54y112 SB_BIG plane 8
02  // 83 x54y112 SB_BIG plane 8
00  // 84 x54y112 SB_BIG plane 9
00  // 85 x54y112 SB_BIG plane 9
00  // 86 x54y112 SB_DRIVE plane 10,9
00  // 87 x54y112 SB_BIG plane 10
00  // 88 x54y112 SB_BIG plane 10
00  // 89 x54y112 SB_BIG plane 11
00  // 90 x54y112 SB_BIG plane 11
00  // 91 x54y112 SB_DRIVE plane 12,11
00  // 92 x54y112 SB_BIG plane 12
00  // 93 x54y112 SB_BIG plane 12
00  // 94 x53y111 SB_SML plane 1
80  // 95 x53y111 SB_SML plane 2,1
2A  // 96 x53y111 SB_SML plane 2
00  // 97 x53y111 SB_SML plane 3
80  // 98 x53y111 SB_SML plane 4,3
2A  // 99 x53y111 SB_SML plane 4
00  // 100 x53y111 SB_SML plane 5
80  // 101 x53y111 SB_SML plane 6,5
2A  // 102 x53y111 SB_SML plane 6
00  // 103 x53y111 SB_SML plane 7
80  // 104 x53y111 SB_SML plane 8,7
2A  // 105 x53y111 SB_SML plane 8
00  // 106 x53y111 SB_SML plane 9
00  // 107 x53y111 SB_SML plane 10,9
00  // 108 x53y111 SB_SML plane 10
03  // 109 x53y111 SB_SML plane 11
06  // 110 x53y111 SB_SML plane 12,11
73 // -- CRC low byte
D5 // -- CRC high byte


// Config Latches on x55y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F7A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
38 // y_sel: 111
24 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F7AA
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x55y111 CPE[0]
00  //  1 x55y111 CPE[1]
00  //  2 x55y111 CPE[2]
00  //  3 x55y111 CPE[3]
00  //  4 x55y111 CPE[4]
00  //  5 x55y111 CPE[5]
00  //  6 x55y111 CPE[6]
00  //  7 x55y111 CPE[7]
00  //  8 x55y111 CPE[8]
00  //  9 x55y111 CPE[9]
00  // 10 x55y112 CPE[0]
00  // 11 x55y112 CPE[1]
00  // 12 x55y112 CPE[2]
00  // 13 x55y112 CPE[3]
00  // 14 x55y112 CPE[4]
00  // 15 x55y112 CPE[5]
00  // 16 x55y112 CPE[6]
00  // 17 x55y112 CPE[7]
00  // 18 x55y112 CPE[8]
00  // 19 x55y112 CPE[9]
00  // 20 x56y111 CPE[0]
00  // 21 x56y111 CPE[1]
00  // 22 x56y111 CPE[2]
00  // 23 x56y111 CPE[3]
00  // 24 x56y111 CPE[4]
00  // 25 x56y111 CPE[5]
00  // 26 x56y111 CPE[6]
00  // 27 x56y111 CPE[7]
00  // 28 x56y111 CPE[8]
00  // 29 x56y111 CPE[9]
00  // 30 x56y112 CPE[0]
00  // 31 x56y112 CPE[1]
00  // 32 x56y112 CPE[2]
00  // 33 x56y112 CPE[3]
00  // 34 x56y112 CPE[4]
00  // 35 x56y112 CPE[5]
00  // 36 x56y112 CPE[6]
00  // 37 x56y112 CPE[7]
00  // 38 x56y112 CPE[8]
00  // 39 x56y112 CPE[9]
00  // 40 x55y111 INMUX plane 2,1
00  // 41 x55y111 INMUX plane 4,3
00  // 42 x55y111 INMUX plane 6,5
00  // 43 x55y111 INMUX plane 8,7
00  // 44 x55y111 INMUX plane 10,9
00  // 45 x55y111 INMUX plane 12,11
01  // 46 x55y112 INMUX plane 2,1
00  // 47 x55y112 INMUX plane 4,3
00  // 48 x55y112 INMUX plane 6,5
00  // 49 x55y112 INMUX plane 8,7
00  // 50 x55y112 INMUX plane 10,9
00  // 51 x55y112 INMUX plane 12,11
00  // 52 x56y111 INMUX plane 2,1
00  // 53 x56y111 INMUX plane 4,3
00  // 54 x56y111 INMUX plane 6,5
00  // 55 x56y111 INMUX plane 8,7
00  // 56 x56y111 INMUX plane 10,9
00  // 57 x56y111 INMUX plane 12,11
01  // 58 x56y112 INMUX plane 2,1
D6 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x161y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F7EB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
38 // y_sel: 111
3A // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F7F3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y111
00  // 14 right_edge_EN1 at x163y111
00  // 15 right_edge_EN2 at x163y111
00  // 16 right_edge_EN0 at x163y112
00  // 17 right_edge_EN1 at x163y112
00  // 18 right_edge_EN2 at x163y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y112 SB_BIG plane 1
12  // 65 x162y112 SB_BIG plane 1
00  // 66 x162y112 SB_DRIVE plane 2,1
48  // 67 x162y112 SB_BIG plane 2
12  // 68 x162y112 SB_BIG plane 2
48  // 69 x162y112 SB_BIG plane 3
12  // 70 x162y112 SB_BIG plane 3
00  // 71 x162y112 SB_DRIVE plane 4,3
48  // 72 x162y112 SB_BIG plane 4
12  // 73 x162y112 SB_BIG plane 4
48  // 74 x162y112 SB_BIG plane 5
12  // 75 x162y112 SB_BIG plane 5
00  // 76 x162y112 SB_DRIVE plane 6,5
48  // 77 x162y112 SB_BIG plane 6
12  // 78 x162y112 SB_BIG plane 6
48  // 79 x162y112 SB_BIG plane 7
12  // 80 x162y112 SB_BIG plane 7
00  // 81 x162y112 SB_DRIVE plane 8,7
48  // 82 x162y112 SB_BIG plane 8
12  // 83 x162y112 SB_BIG plane 8
48  // 84 x162y112 SB_BIG plane 9
12  // 85 x162y112 SB_BIG plane 9
00  // 86 x162y112 SB_DRIVE plane 10,9
48  // 87 x162y112 SB_BIG plane 10
12  // 88 x162y112 SB_BIG plane 10
48  // 89 x162y112 SB_BIG plane 11
12  // 90 x162y112 SB_BIG plane 11
00  // 91 x162y112 SB_DRIVE plane 12,11
48  // 92 x162y112 SB_BIG plane 12
12  // 93 x162y112 SB_BIG plane 12
A8  // 94 x161y111 SB_SML plane 1
82  // 95 x161y111 SB_SML plane 2,1
2A  // 96 x161y111 SB_SML plane 2
A8  // 97 x161y111 SB_SML plane 3
82  // 98 x161y111 SB_SML plane 4,3
2A  // 99 x161y111 SB_SML plane 4
A8  // 100 x161y111 SB_SML plane 5
82  // 101 x161y111 SB_SML plane 6,5
2A  // 102 x161y111 SB_SML plane 6
A8  // 103 x161y111 SB_SML plane 7
82  // 104 x161y111 SB_SML plane 8,7
2A  // 105 x161y111 SB_SML plane 8
A8  // 106 x161y111 SB_SML plane 9
82  // 107 x161y111 SB_SML plane 10,9
2A  // 108 x161y111 SB_SML plane 10
A8  // 109 x161y111 SB_SML plane 11
82  // 110 x161y111 SB_SML plane 12,11
2A  // 111 x161y111 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F869     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
39 // y_sel: 113
9C // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F871
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y113
00  // 14 left_edge_EN1 at x-2y113
00  // 15 left_edge_EN2 at x-2y113
00  // 16 left_edge_EN0 at x-2y114
00  // 17 left_edge_EN1 at x-2y114
00  // 18 left_edge_EN2 at x-2y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y114 SB_BIG plane 1
12  // 65 x0y114 SB_BIG plane 1
00  // 66 x0y114 SB_DRIVE plane 2,1
48  // 67 x0y114 SB_BIG plane 2
12  // 68 x0y114 SB_BIG plane 2
48  // 69 x0y114 SB_BIG plane 3
12  // 70 x0y114 SB_BIG plane 3
00  // 71 x0y114 SB_DRIVE plane 4,3
48  // 72 x0y114 SB_BIG plane 4
12  // 73 x0y114 SB_BIG plane 4
48  // 74 x0y114 SB_BIG plane 5
12  // 75 x0y114 SB_BIG plane 5
00  // 76 x0y114 SB_DRIVE plane 6,5
48  // 77 x0y114 SB_BIG plane 6
12  // 78 x0y114 SB_BIG plane 6
48  // 79 x0y114 SB_BIG plane 7
12  // 80 x0y114 SB_BIG plane 7
00  // 81 x0y114 SB_DRIVE plane 8,7
48  // 82 x0y114 SB_BIG plane 8
12  // 83 x0y114 SB_BIG plane 8
48  // 84 x0y114 SB_BIG plane 9
12  // 85 x0y114 SB_BIG plane 9
00  // 86 x0y114 SB_DRIVE plane 10,9
48  // 87 x0y114 SB_BIG plane 10
12  // 88 x0y114 SB_BIG plane 10
48  // 89 x0y114 SB_BIG plane 11
12  // 90 x0y114 SB_BIG plane 11
00  // 91 x0y114 SB_DRIVE plane 12,11
48  // 92 x0y114 SB_BIG plane 12
12  // 93 x0y114 SB_BIG plane 12
A8  // 94 x-1y113 SB_SML plane 1
82  // 95 x-1y113 SB_SML plane 2,1
2A  // 96 x-1y113 SB_SML plane 2
A8  // 97 x-1y113 SB_SML plane 3
82  // 98 x-1y113 SB_SML plane 4,3
2A  // 99 x-1y113 SB_SML plane 4
A8  // 100 x-1y113 SB_SML plane 5
82  // 101 x-1y113 SB_SML plane 6,5
2A  // 102 x-1y113 SB_SML plane 6
A8  // 103 x-1y113 SB_SML plane 7
82  // 104 x-1y113 SB_SML plane 8,7
2A  // 105 x-1y113 SB_SML plane 8
A8  // 106 x-1y113 SB_SML plane 9
82  // 107 x-1y113 SB_SML plane 10,9
2A  // 108 x-1y113 SB_SML plane 10
A8  // 109 x-1y113 SB_SML plane 11
82  // 110 x-1y113 SB_SML plane 12,11
2A  // 111 x-1y113 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F8E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
39 // y_sel: 113
EC // -- CRC low byte
AD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F8EF
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x19y113 CPE[0]
00  //  1 x19y113 CPE[1]
00  //  2 x19y113 CPE[2]
00  //  3 x19y113 CPE[3]
00  //  4 x19y113 CPE[4]
00  //  5 x19y113 CPE[5]
00  //  6 x19y113 CPE[6]
00  //  7 x19y113 CPE[7]
00  //  8 x19y113 CPE[8]
00  //  9 x19y113 CPE[9]
00  // 10 x19y114 CPE[0]
00  // 11 x19y114 CPE[1]
00  // 12 x19y114 CPE[2]
00  // 13 x19y114 CPE[3]
00  // 14 x19y114 CPE[4]
00  // 15 x19y114 CPE[5]
00  // 16 x19y114 CPE[6]
00  // 17 x19y114 CPE[7]
00  // 18 x19y114 CPE[8]
00  // 19 x19y114 CPE[9]
00  // 20 x20y113 CPE[0]
00  // 21 x20y113 CPE[1]
00  // 22 x20y113 CPE[2]
00  // 23 x20y113 CPE[3]
00  // 24 x20y113 CPE[4]
00  // 25 x20y113 CPE[5]
00  // 26 x20y113 CPE[6]
00  // 27 x20y113 CPE[7]
00  // 28 x20y113 CPE[8]
00  // 29 x20y113 CPE[9]
00  // 30 x20y114 CPE[0]
00  // 31 x20y114 CPE[1]
00  // 32 x20y114 CPE[2]
00  // 33 x20y114 CPE[3]
00  // 34 x20y114 CPE[4]
00  // 35 x20y114 CPE[5]
00  // 36 x20y114 CPE[6]
00  // 37 x20y114 CPE[7]
00  // 38 x20y114 CPE[8]
00  // 39 x20y114 CPE[9]
00  // 40 x19y113 INMUX plane 2,1
00  // 41 x19y113 INMUX plane 4,3
00  // 42 x19y113 INMUX plane 6,5
00  // 43 x19y113 INMUX plane 8,7
00  // 44 x19y113 INMUX plane 10,9
00  // 45 x19y113 INMUX plane 12,11
00  // 46 x19y114 INMUX plane 2,1
00  // 47 x19y114 INMUX plane 4,3
00  // 48 x19y114 INMUX plane 6,5
00  // 49 x19y114 INMUX plane 8,7
08  // 50 x19y114 INMUX plane 10,9
00  // 51 x19y114 INMUX plane 12,11
00  // 52 x20y113 INMUX plane 2,1
00  // 53 x20y113 INMUX plane 4,3
00  // 54 x20y113 INMUX plane 6,5
00  // 55 x20y113 INMUX plane 8,7
00  // 56 x20y113 INMUX plane 10,9
00  // 57 x20y113 INMUX plane 12,11
00  // 58 x20y114 INMUX plane 2,1
00  // 59 x20y114 INMUX plane 4,3
00  // 60 x20y114 INMUX plane 6,5
00  // 61 x20y114 INMUX plane 8,7
00  // 62 x20y114 INMUX plane 10,9
00  // 63 x20y114 INMUX plane 12,11
00  // 64 x20y114 SB_BIG plane 1
00  // 65 x20y114 SB_BIG plane 1
00  // 66 x20y114 SB_DRIVE plane 2,1
00  // 67 x20y114 SB_BIG plane 2
00  // 68 x20y114 SB_BIG plane 2
00  // 69 x20y114 SB_BIG plane 3
00  // 70 x20y114 SB_BIG plane 3
00  // 71 x20y114 SB_DRIVE plane 4,3
00  // 72 x20y114 SB_BIG plane 4
00  // 73 x20y114 SB_BIG plane 4
00  // 74 x20y114 SB_BIG plane 5
00  // 75 x20y114 SB_BIG plane 5
00  // 76 x20y114 SB_DRIVE plane 6,5
00  // 77 x20y114 SB_BIG plane 6
00  // 78 x20y114 SB_BIG plane 6
00  // 79 x20y114 SB_BIG plane 7
00  // 80 x20y114 SB_BIG plane 7
00  // 81 x20y114 SB_DRIVE plane 8,7
00  // 82 x20y114 SB_BIG plane 8
00  // 83 x20y114 SB_BIG plane 8
00  // 84 x20y114 SB_BIG plane 9
00  // 85 x20y114 SB_BIG plane 9
00  // 86 x20y114 SB_DRIVE plane 10,9
00  // 87 x20y114 SB_BIG plane 10
00  // 88 x20y114 SB_BIG plane 10
00  // 89 x20y114 SB_BIG plane 11
00  // 90 x20y114 SB_BIG plane 11
00  // 91 x20y114 SB_DRIVE plane 12,11
00  // 92 x20y114 SB_BIG plane 12
00  // 93 x20y114 SB_BIG plane 12
00  // 94 x19y113 SB_SML plane 1
00  // 95 x19y113 SB_SML plane 2,1
00  // 96 x19y113 SB_SML plane 2
00  // 97 x19y113 SB_SML plane 3
00  // 98 x19y113 SB_SML plane 4,3
00  // 99 x19y113 SB_SML plane 4
00  // 100 x19y113 SB_SML plane 5
00  // 101 x19y113 SB_SML plane 6,5
00  // 102 x19y113 SB_SML plane 6
00  // 103 x19y113 SB_SML plane 7
00  // 104 x19y113 SB_SML plane 8,7
00  // 105 x19y113 SB_SML plane 8
00  // 106 x19y113 SB_SML plane 9
20  // 107 x19y113 SB_SML plane 10,9
12  // 108 x19y113 SB_SML plane 10
DD // -- CRC low byte
4B // -- CRC high byte


// Config Latches on x21y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F962     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
39 // y_sel: 113
34 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F96A
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x21y113 CPE[0]  net1 = net2: _a661  C_ADDF2///ADDF2/
00  //  1 x21y113 CPE[1]
00  //  2 x21y113 CPE[2]
00  //  3 x21y113 CPE[3]
00  //  4 x21y113 CPE[4]
00  //  5 x21y113 CPE[5]
00  //  6 x21y113 CPE[6]
00  //  7 x21y113 CPE[7]
00  //  8 x21y113 CPE[8]
00  //  9 x21y113 CPE[9]
00  // 10 x21y114 CPE[0]  net1 = net2: _a663  C_ADDF2///ADDF2/
00  // 11 x21y114 CPE[1]
00  // 12 x21y114 CPE[2]
00  // 13 x21y114 CPE[3]
00  // 14 x21y114 CPE[4]
00  // 15 x21y114 CPE[5]
00  // 16 x21y114 CPE[6]
00  // 17 x21y114 CPE[7]
00  // 18 x21y114 CPE[8]
00  // 19 x21y114 CPE[9]
00  // 20 x22y113 CPE[0]  _a792  C_ADDF////    _a1620  C_////Bridge
00  // 21 x22y113 CPE[1]
00  // 22 x22y113 CPE[2]
00  // 23 x22y113 CPE[3]
00  // 24 x22y113 CPE[4]
00  // 25 x22y113 CPE[5]
00  // 26 x22y113 CPE[6]
00  // 27 x22y113 CPE[7]
00  // 28 x22y113 CPE[8]
00  // 29 x22y113 CPE[9]
00  // 30 x22y114 CPE[0]
00  // 31 x22y114 CPE[1]
00  // 32 x22y114 CPE[2]
00  // 33 x22y114 CPE[3]
00  // 34 x22y114 CPE[4]
00  // 35 x22y114 CPE[5]
00  // 36 x22y114 CPE[6]
00  // 37 x22y114 CPE[7]
00  // 38 x22y114 CPE[8]
00  // 39 x22y114 CPE[9]
03  // 40 x21y113 INMUX plane 2,1
05  // 41 x21y113 INMUX plane 4,3
00  // 42 x21y113 INMUX plane 6,5
05  // 43 x21y113 INMUX plane 8,7
00  // 44 x21y113 INMUX plane 10,9
00  // 45 x21y113 INMUX plane 12,11
18  // 46 x21y114 INMUX plane 2,1
00  // 47 x21y114 INMUX plane 4,3
18  // 48 x21y114 INMUX plane 6,5
00  // 49 x21y114 INMUX plane 8,7
00  // 50 x21y114 INMUX plane 10,9
00  // 51 x21y114 INMUX plane 12,11
27  // 52 x22y113 INMUX plane 2,1
00  // 53 x22y113 INMUX plane 4,3
E3  // 54 x22y113 INMUX plane 6,5
40  // 55 x22y113 INMUX plane 8,7
82  // 56 x22y113 INMUX plane 10,9
C1  // 57 x22y113 INMUX plane 12,11
04  // 58 x22y114 INMUX plane 2,1
03  // 59 x22y114 INMUX plane 4,3
C1  // 60 x22y114 INMUX plane 6,5
C3  // 61 x22y114 INMUX plane 8,7
C0  // 62 x22y114 INMUX plane 10,9
C0  // 63 x22y114 INMUX plane 12,11
48  // 64 x21y113 SB_BIG plane 1
12  // 65 x21y113 SB_BIG plane 1
80  // 66 x21y113 SB_DRIVE plane 2,1
48  // 67 x21y113 SB_BIG plane 2
22  // 68 x21y113 SB_BIG plane 2
48  // 69 x21y113 SB_BIG plane 3
12  // 70 x21y113 SB_BIG plane 3
00  // 71 x21y113 SB_DRIVE plane 4,3
00  // 72 x21y113 SB_BIG plane 4
20  // 73 x21y113 SB_BIG plane 4
48  // 74 x21y113 SB_BIG plane 5
12  // 75 x21y113 SB_BIG plane 5
00  // 76 x21y113 SB_DRIVE plane 6,5
08  // 77 x21y113 SB_BIG plane 6
12  // 78 x21y113 SB_BIG plane 6
48  // 79 x21y113 SB_BIG plane 7
12  // 80 x21y113 SB_BIG plane 7
00  // 81 x21y113 SB_DRIVE plane 8,7
00  // 82 x21y113 SB_BIG plane 8
20  // 83 x21y113 SB_BIG plane 8
00  // 84 x21y113 SB_BIG plane 9
00  // 85 x21y113 SB_BIG plane 9
00  // 86 x21y113 SB_DRIVE plane 10,9
80  // 87 x21y113 SB_BIG plane 10
00  // 88 x21y113 SB_BIG plane 10
01  // 89 x21y113 SB_BIG plane 11
00  // 90 x21y113 SB_BIG plane 11
00  // 91 x21y113 SB_DRIVE plane 12,11
00  // 92 x21y113 SB_BIG plane 12
00  // 93 x21y113 SB_BIG plane 12
88  // 94 x22y114 SB_SML plane 1
82  // 95 x22y114 SB_SML plane 2,1
6A  // 96 x22y114 SB_SML plane 2
A8  // 97 x22y114 SB_SML plane 3
02  // 98 x22y114 SB_SML plane 4,3
00  // 99 x22y114 SB_SML plane 4
88  // 100 x22y114 SB_SML plane 5
B6  // 101 x22y114 SB_SML plane 6,5
74  // 102 x22y114 SB_SML plane 6
A1  // 103 x22y114 SB_SML plane 7
42  // 104 x22y114 SB_SML plane 8,7
20  // 105 x22y114 SB_SML plane 8
00  // 106 x22y114 SB_SML plane 9
20  // 107 x22y114 SB_SML plane 10,9
30  // 108 x22y114 SB_SML plane 10
4A // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x23y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 F9DD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
39 // y_sel: 113
3C // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 F9E5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y113 CPE[0]  net1 = net2: _a1018  C_AND/D//AND/D
00  //  1 x23y113 CPE[1]
00  //  2 x23y113 CPE[2]
00  //  3 x23y113 CPE[3]
00  //  4 x23y113 CPE[4]
00  //  5 x23y113 CPE[5]
00  //  6 x23y113 CPE[6]
00  //  7 x23y113 CPE[7]
00  //  8 x23y113 CPE[8]
00  //  9 x23y113 CPE[9]
00  // 10 x23y114 CPE[0]  net1 = net2: _a507  C_AND/D//AND/D
00  // 11 x23y114 CPE[1]
00  // 12 x23y114 CPE[2]
00  // 13 x23y114 CPE[3]
00  // 14 x23y114 CPE[4]
00  // 15 x23y114 CPE[5]
00  // 16 x23y114 CPE[6]
00  // 17 x23y114 CPE[7]
00  // 18 x23y114 CPE[8]
00  // 19 x23y114 CPE[9]
00  // 20 x24y113 CPE[0]  _a298  C_ORAND/D///    
00  // 21 x24y113 CPE[1]
00  // 22 x24y113 CPE[2]
00  // 23 x24y113 CPE[3]
00  // 24 x24y113 CPE[4]
00  // 25 x24y113 CPE[5]
00  // 26 x24y113 CPE[6]
00  // 27 x24y113 CPE[7]
00  // 28 x24y113 CPE[8]
00  // 29 x24y113 CPE[9]
00  // 30 x24y114 CPE[0]  net1 = net2: _a535  C_AND///AND/
00  // 31 x24y114 CPE[1]
00  // 32 x24y114 CPE[2]
00  // 33 x24y114 CPE[3]
00  // 34 x24y114 CPE[4]
00  // 35 x24y114 CPE[5]
00  // 36 x24y114 CPE[6]
00  // 37 x24y114 CPE[7]
00  // 38 x24y114 CPE[8]
00  // 39 x24y114 CPE[9]
20  // 40 x23y113 INMUX plane 2,1
04  // 41 x23y113 INMUX plane 4,3
10  // 42 x23y113 INMUX plane 6,5
38  // 43 x23y113 INMUX plane 8,7
2B  // 44 x23y113 INMUX plane 10,9
29  // 45 x23y113 INMUX plane 12,11
26  // 46 x23y114 INMUX plane 2,1
00  // 47 x23y114 INMUX plane 4,3
25  // 48 x23y114 INMUX plane 6,5
01  // 49 x23y114 INMUX plane 8,7
0B  // 50 x23y114 INMUX plane 10,9
00  // 51 x23y114 INMUX plane 12,11
02  // 52 x24y113 INMUX plane 2,1
00  // 53 x24y113 INMUX plane 4,3
24  // 54 x24y113 INMUX plane 6,5
25  // 55 x24y113 INMUX plane 8,7
9E  // 56 x24y113 INMUX plane 10,9
03  // 57 x24y113 INMUX plane 12,11
23  // 58 x24y114 INMUX plane 2,1
2A  // 59 x24y114 INMUX plane 4,3
8B  // 60 x24y114 INMUX plane 6,5
68  // 61 x24y114 INMUX plane 8,7
98  // 62 x24y114 INMUX plane 10,9
28  // 63 x24y114 INMUX plane 12,11
0C  // 64 x24y114 SB_BIG plane 1
07  // 65 x24y114 SB_BIG plane 1
00  // 66 x24y114 SB_DRIVE plane 2,1
48  // 67 x24y114 SB_BIG plane 2
12  // 68 x24y114 SB_BIG plane 2
48  // 69 x24y114 SB_BIG plane 3
12  // 70 x24y114 SB_BIG plane 3
00  // 71 x24y114 SB_DRIVE plane 4,3
48  // 72 x24y114 SB_BIG plane 4
02  // 73 x24y114 SB_BIG plane 4
48  // 74 x24y114 SB_BIG plane 5
22  // 75 x24y114 SB_BIG plane 5
08  // 76 x24y114 SB_DRIVE plane 6,5
51  // 77 x24y114 SB_BIG plane 6
12  // 78 x24y114 SB_BIG plane 6
8E  // 79 x24y114 SB_BIG plane 7
24  // 80 x24y114 SB_BIG plane 7
10  // 81 x24y114 SB_DRIVE plane 8,7
41  // 82 x24y114 SB_BIG plane 8
12  // 83 x24y114 SB_BIG plane 8
48  // 84 x24y114 SB_BIG plane 9
12  // 85 x24y114 SB_BIG plane 9
22  // 86 x24y114 SB_DRIVE plane 10,9
48  // 87 x24y114 SB_BIG plane 10
30  // 88 x24y114 SB_BIG plane 10
48  // 89 x24y114 SB_BIG plane 11
62  // 90 x24y114 SB_BIG plane 11
00  // 91 x24y114 SB_DRIVE plane 12,11
48  // 92 x24y114 SB_BIG plane 12
12  // 93 x24y114 SB_BIG plane 12
A1  // 94 x23y113 SB_SML plane 1
82  // 95 x23y113 SB_SML plane 2,1
0A  // 96 x23y113 SB_SML plane 2
A8  // 97 x23y113 SB_SML plane 3
82  // 98 x23y113 SB_SML plane 4,3
2A  // 99 x23y113 SB_SML plane 4
A8  // 100 x23y113 SB_SML plane 5
82  // 101 x23y113 SB_SML plane 6,5
2A  // 102 x23y113 SB_SML plane 6
11  // 103 x23y113 SB_SML plane 7
85  // 104 x23y113 SB_SML plane 8,7
2A  // 105 x23y113 SB_SML plane 8
B6  // 106 x23y113 SB_SML plane 9
61  // 107 x23y113 SB_SML plane 10,9
53  // 108 x23y113 SB_SML plane 10
A1  // 109 x23y113 SB_SML plane 11
80  // 110 x23y113 SB_SML plane 12,11
2A  // 111 x23y113 SB_SML plane 12
90 // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x25y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FA5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
39 // y_sel: 113
E4 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FA63
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x25y113 CPE[0]  net1 = net2: _a299  C_ORAND/D//ORAND/D
00  //  1 x25y113 CPE[1]
00  //  2 x25y113 CPE[2]
00  //  3 x25y113 CPE[3]
00  //  4 x25y113 CPE[4]
00  //  5 x25y113 CPE[5]
00  //  6 x25y113 CPE[6]
00  //  7 x25y113 CPE[7]
00  //  8 x25y113 CPE[8]
00  //  9 x25y113 CPE[9]
00  // 10 x25y114 CPE[0]
00  // 11 x25y114 CPE[1]
00  // 12 x25y114 CPE[2]
00  // 13 x25y114 CPE[3]
00  // 14 x25y114 CPE[4]
00  // 15 x25y114 CPE[5]
00  // 16 x25y114 CPE[6]
00  // 17 x25y114 CPE[7]
00  // 18 x25y114 CPE[8]
00  // 19 x25y114 CPE[9]
00  // 20 x26y113 CPE[0]  net1 = net2: _a743  C_ADDF2/D//ADDF2/
00  // 21 x26y113 CPE[1]
00  // 22 x26y113 CPE[2]
00  // 23 x26y113 CPE[3]
00  // 24 x26y113 CPE[4]
00  // 25 x26y113 CPE[5]
00  // 26 x26y113 CPE[6]
00  // 27 x26y113 CPE[7]
00  // 28 x26y113 CPE[8]
00  // 29 x26y113 CPE[9]
00  // 30 x26y114 CPE[0]  net1 = net2: _a745  C_ADDF2/D//ADDF2/
00  // 31 x26y114 CPE[1]
00  // 32 x26y114 CPE[2]
00  // 33 x26y114 CPE[3]
00  // 34 x26y114 CPE[4]
00  // 35 x26y114 CPE[5]
00  // 36 x26y114 CPE[6]
00  // 37 x26y114 CPE[7]
00  // 38 x26y114 CPE[8]
00  // 39 x26y114 CPE[9]
35  // 40 x25y113 INMUX plane 2,1
2F  // 41 x25y113 INMUX plane 4,3
0D  // 42 x25y113 INMUX plane 6,5
16  // 43 x25y113 INMUX plane 8,7
23  // 44 x25y113 INMUX plane 10,9
1A  // 45 x25y113 INMUX plane 12,11
02  // 46 x25y114 INMUX plane 2,1
00  // 47 x25y114 INMUX plane 4,3
00  // 48 x25y114 INMUX plane 6,5
11  // 49 x25y114 INMUX plane 8,7
20  // 50 x25y114 INMUX plane 10,9
00  // 51 x25y114 INMUX plane 12,11
20  // 52 x26y113 INMUX plane 2,1
03  // 53 x26y113 INMUX plane 4,3
00  // 54 x26y113 INMUX plane 6,5
46  // 55 x26y113 INMUX plane 8,7
63  // 56 x26y113 INMUX plane 10,9
40  // 57 x26y113 INMUX plane 12,11
28  // 58 x26y114 INMUX plane 2,1
28  // 59 x26y114 INMUX plane 4,3
09  // 60 x26y114 INMUX plane 6,5
50  // 61 x26y114 INMUX plane 8,7
63  // 62 x26y114 INMUX plane 10,9
62  // 63 x26y114 INMUX plane 12,11
08  // 64 x25y113 SB_BIG plane 1
12  // 65 x25y113 SB_BIG plane 1
00  // 66 x25y113 SB_DRIVE plane 2,1
00  // 67 x25y113 SB_BIG plane 2
00  // 68 x25y113 SB_BIG plane 2
08  // 69 x25y113 SB_BIG plane 3
12  // 70 x25y113 SB_BIG plane 3
00  // 71 x25y113 SB_DRIVE plane 4,3
08  // 72 x25y113 SB_BIG plane 4
12  // 73 x25y113 SB_BIG plane 4
82  // 74 x25y113 SB_BIG plane 5
28  // 75 x25y113 SB_BIG plane 5
00  // 76 x25y113 SB_DRIVE plane 6,5
01  // 77 x25y113 SB_BIG plane 6
03  // 78 x25y113 SB_BIG plane 6
C8  // 79 x25y113 SB_BIG plane 7
12  // 80 x25y113 SB_BIG plane 7
00  // 81 x25y113 SB_DRIVE plane 8,7
08  // 82 x25y113 SB_BIG plane 8
13  // 83 x25y113 SB_BIG plane 8
01  // 84 x25y113 SB_BIG plane 9
00  // 85 x25y113 SB_BIG plane 9
00  // 86 x25y113 SB_DRIVE plane 10,9
00  // 87 x25y113 SB_BIG plane 10
00  // 88 x25y113 SB_BIG plane 10
19  // 89 x25y113 SB_BIG plane 11
00  // 90 x25y113 SB_BIG plane 11
00  // 91 x25y113 SB_DRIVE plane 12,11
C0  // 92 x25y113 SB_BIG plane 12
00  // 93 x25y113 SB_BIG plane 12
50  // 94 x26y114 SB_SML plane 1
05  // 95 x26y114 SB_SML plane 2,1
00  // 96 x26y114 SB_SML plane 2
28  // 97 x26y114 SB_SML plane 3
80  // 98 x26y114 SB_SML plane 4,3
28  // 99 x26y114 SB_SML plane 4
B6  // 100 x26y114 SB_SML plane 5
05  // 101 x26y114 SB_SML plane 6,5
00  // 102 x26y114 SB_SML plane 6
A8  // 103 x26y114 SB_SML plane 7
22  // 104 x26y114 SB_SML plane 8,7
7A  // 105 x26y114 SB_SML plane 8
01  // 106 x26y114 SB_SML plane 9
04  // 107 x26y114 SB_SML plane 10,9
DB // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x27y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FAD5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
39 // y_sel: 113
8C // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FADD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y113 CPE[0]  _a1628  C_////Bridge
00  //  1 x27y113 CPE[1]
00  //  2 x27y113 CPE[2]
00  //  3 x27y113 CPE[3]
00  //  4 x27y113 CPE[4]
00  //  5 x27y113 CPE[5]
00  //  6 x27y113 CPE[6]
00  //  7 x27y113 CPE[7]
00  //  8 x27y113 CPE[8]
00  //  9 x27y113 CPE[9]
00  // 10 x27y114 CPE[0]  _a1599  C_////Bridge
00  // 11 x27y114 CPE[1]
00  // 12 x27y114 CPE[2]
00  // 13 x27y114 CPE[3]
00  // 14 x27y114 CPE[4]
00  // 15 x27y114 CPE[5]
00  // 16 x27y114 CPE[6]
00  // 17 x27y114 CPE[7]
00  // 18 x27y114 CPE[8]
00  // 19 x27y114 CPE[9]
00  // 20 x28y113 CPE[0]  _a800  C_ADDF////    _a1694  C_////Bridge
00  // 21 x28y113 CPE[1]
00  // 22 x28y113 CPE[2]
00  // 23 x28y113 CPE[3]
00  // 24 x28y113 CPE[4]
00  // 25 x28y113 CPE[5]
00  // 26 x28y113 CPE[6]
00  // 27 x28y113 CPE[7]
00  // 28 x28y113 CPE[8]
00  // 29 x28y113 CPE[9]
00  // 30 x28y114 CPE[0]  _a1683  C_////Bridge
00  // 31 x28y114 CPE[1]
00  // 32 x28y114 CPE[2]
00  // 33 x28y114 CPE[3]
00  // 34 x28y114 CPE[4]
00  // 35 x28y114 CPE[5]
00  // 36 x28y114 CPE[6]
00  // 37 x28y114 CPE[7]
00  // 38 x28y114 CPE[8]
00  // 39 x28y114 CPE[9]
10  // 40 x27y113 INMUX plane 2,1
18  // 41 x27y113 INMUX plane 4,3
01  // 42 x27y113 INMUX plane 6,5
01  // 43 x27y113 INMUX plane 8,7
01  // 44 x27y113 INMUX plane 10,9
09  // 45 x27y113 INMUX plane 12,11
02  // 46 x27y114 INMUX plane 2,1
38  // 47 x27y114 INMUX plane 4,3
04  // 48 x27y114 INMUX plane 6,5
18  // 49 x27y114 INMUX plane 8,7
0A  // 50 x27y114 INMUX plane 10,9
28  // 51 x27y114 INMUX plane 12,11
20  // 52 x28y113 INMUX plane 2,1
00  // 53 x28y113 INMUX plane 4,3
2A  // 54 x28y113 INMUX plane 6,5
00  // 55 x28y113 INMUX plane 8,7
0A  // 56 x28y113 INMUX plane 10,9
01  // 57 x28y113 INMUX plane 12,11
21  // 58 x28y114 INMUX plane 2,1
00  // 59 x28y114 INMUX plane 4,3
00  // 60 x28y114 INMUX plane 6,5
4C  // 61 x28y114 INMUX plane 8,7
83  // 62 x28y114 INMUX plane 10,9
20  // 63 x28y114 INMUX plane 12,11
48  // 64 x28y114 SB_BIG plane 1
12  // 65 x28y114 SB_BIG plane 1
00  // 66 x28y114 SB_DRIVE plane 2,1
8C  // 67 x28y114 SB_BIG plane 2
24  // 68 x28y114 SB_BIG plane 2
48  // 69 x28y114 SB_BIG plane 3
02  // 70 x28y114 SB_BIG plane 3
00  // 71 x28y114 SB_DRIVE plane 4,3
53  // 72 x28y114 SB_BIG plane 4
24  // 73 x28y114 SB_BIG plane 4
14  // 74 x28y114 SB_BIG plane 5
14  // 75 x28y114 SB_BIG plane 5
08  // 76 x28y114 SB_DRIVE plane 6,5
8B  // 77 x28y114 SB_BIG plane 6
24  // 78 x28y114 SB_BIG plane 6
48  // 79 x28y114 SB_BIG plane 7
12  // 80 x28y114 SB_BIG plane 7
00  // 81 x28y114 SB_DRIVE plane 8,7
90  // 82 x28y114 SB_BIG plane 8
32  // 83 x28y114 SB_BIG plane 8
90  // 84 x28y114 SB_BIG plane 9
16  // 85 x28y114 SB_BIG plane 9
08  // 86 x28y114 SB_DRIVE plane 10,9
42  // 87 x28y114 SB_BIG plane 10
15  // 88 x28y114 SB_BIG plane 10
16  // 89 x28y114 SB_BIG plane 11
16  // 90 x28y114 SB_BIG plane 11
08  // 91 x28y114 SB_DRIVE plane 12,11
48  // 92 x28y114 SB_BIG plane 12
12  // 93 x28y114 SB_BIG plane 12
3A  // 94 x27y113 SB_SML plane 1
87  // 95 x27y113 SB_SML plane 2,1
2A  // 96 x27y113 SB_SML plane 2
A8  // 97 x27y113 SB_SML plane 3
82  // 98 x27y113 SB_SML plane 4,3
2E  // 99 x27y113 SB_SML plane 4
50  // 100 x27y113 SB_SML plane 5
85  // 101 x27y113 SB_SML plane 6,5
2A  // 102 x27y113 SB_SML plane 6
A8  // 103 x27y113 SB_SML plane 7
82  // 104 x27y113 SB_SML plane 8,7
26  // 105 x27y113 SB_SML plane 8
F1  // 106 x27y113 SB_SML plane 9
84  // 107 x27y113 SB_SML plane 10,9
2E  // 108 x27y113 SB_SML plane 10
58  // 109 x27y113 SB_SML plane 11
85  // 110 x27y113 SB_SML plane 12,11
2A  // 111 x27y113 SB_SML plane 12
7D // -- CRC low byte
1C // -- CRC high byte


// Config Latches on x29y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FB53     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
39 // y_sel: 113
54 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FB5B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y113 CPE[0]  _a1144  C_MX4b////    _a1629  C_////Bridge
00  //  1 x29y113 CPE[1]
00  //  2 x29y113 CPE[2]
00  //  3 x29y113 CPE[3]
00  //  4 x29y113 CPE[4]
00  //  5 x29y113 CPE[5]
00  //  6 x29y113 CPE[6]
00  //  7 x29y113 CPE[7]
00  //  8 x29y113 CPE[8]
00  //  9 x29y113 CPE[9]
00  // 10 x29y114 CPE[0]  _a916  C_AND/D///    _a1601  C_////Bridge
00  // 11 x29y114 CPE[1]
00  // 12 x29y114 CPE[2]
00  // 13 x29y114 CPE[3]
00  // 14 x29y114 CPE[4]
00  // 15 x29y114 CPE[5]
00  // 16 x29y114 CPE[6]
00  // 17 x29y114 CPE[7]
00  // 18 x29y114 CPE[8]
00  // 19 x29y114 CPE[9]
00  // 20 x30y113 CPE[0]  _a176  C_///AND/
00  // 21 x30y113 CPE[1]
00  // 22 x30y113 CPE[2]
00  // 23 x30y113 CPE[3]
00  // 24 x30y113 CPE[4]
00  // 25 x30y113 CPE[5]
00  // 26 x30y113 CPE[6]
00  // 27 x30y113 CPE[7]
00  // 28 x30y113 CPE[8]
00  // 29 x30y113 CPE[9]
00  // 30 x30y114 CPE[0]  net1 = net2: _a177  C_AND////D
00  // 31 x30y114 CPE[1]
00  // 32 x30y114 CPE[2]
00  // 33 x30y114 CPE[3]
00  // 34 x30y114 CPE[4]
00  // 35 x30y114 CPE[5]
00  // 36 x30y114 CPE[6]
00  // 37 x30y114 CPE[7]
00  // 38 x30y114 CPE[8]
00  // 39 x30y114 CPE[9]
2A  // 40 x29y113 INMUX plane 2,1
25  // 41 x29y113 INMUX plane 4,3
3D  // 42 x29y113 INMUX plane 6,5
1D  // 43 x29y113 INMUX plane 8,7
21  // 44 x29y113 INMUX plane 10,9
02  // 45 x29y113 INMUX plane 12,11
08  // 46 x29y114 INMUX plane 2,1
28  // 47 x29y114 INMUX plane 4,3
18  // 48 x29y114 INMUX plane 6,5
38  // 49 x29y114 INMUX plane 8,7
23  // 50 x29y114 INMUX plane 10,9
08  // 51 x29y114 INMUX plane 12,11
08  // 52 x30y113 INMUX plane 2,1
31  // 53 x30y113 INMUX plane 4,3
02  // 54 x30y113 INMUX plane 6,5
58  // 55 x30y113 INMUX plane 8,7
20  // 56 x30y113 INMUX plane 10,9
80  // 57 x30y113 INMUX plane 12,11
10  // 58 x30y114 INMUX plane 2,1
35  // 59 x30y114 INMUX plane 4,3
3A  // 60 x30y114 INMUX plane 6,5
53  // 61 x30y114 INMUX plane 8,7
AB  // 62 x30y114 INMUX plane 10,9
D0  // 63 x30y114 INMUX plane 12,11
48  // 64 x29y113 SB_BIG plane 1
10  // 65 x29y113 SB_BIG plane 1
00  // 66 x29y113 SB_DRIVE plane 2,1
83  // 67 x29y113 SB_BIG plane 2
22  // 68 x29y113 SB_BIG plane 2
41  // 69 x29y113 SB_BIG plane 3
12  // 70 x29y113 SB_BIG plane 3
11  // 71 x29y113 SB_DRIVE plane 4,3
8B  // 72 x29y113 SB_BIG plane 4
36  // 73 x29y113 SB_BIG plane 4
41  // 74 x29y113 SB_BIG plane 5
12  // 75 x29y113 SB_BIG plane 5
01  // 76 x29y113 SB_DRIVE plane 6,5
08  // 77 x29y113 SB_BIG plane 6
12  // 78 x29y113 SB_BIG plane 6
52  // 79 x29y113 SB_BIG plane 7
26  // 80 x29y113 SB_BIG plane 7
10  // 81 x29y113 SB_DRIVE plane 8,7
42  // 82 x29y113 SB_BIG plane 8
36  // 83 x29y113 SB_BIG plane 8
48  // 84 x29y113 SB_BIG plane 9
62  // 85 x29y113 SB_BIG plane 9
0A  // 86 x29y113 SB_DRIVE plane 10,9
08  // 87 x29y113 SB_BIG plane 10
12  // 88 x29y113 SB_BIG plane 10
E9  // 89 x29y113 SB_BIG plane 11
22  // 90 x29y113 SB_BIG plane 11
00  // 91 x29y113 SB_DRIVE plane 12,11
88  // 92 x29y113 SB_BIG plane 12
12  // 93 x29y113 SB_BIG plane 12
69  // 94 x30y114 SB_SML plane 1
87  // 95 x30y114 SB_SML plane 2,1
2A  // 96 x30y114 SB_SML plane 2
E8  // 97 x30y114 SB_SML plane 3
82  // 98 x30y114 SB_SML plane 4,3
2A  // 99 x30y114 SB_SML plane 4
A8  // 100 x30y114 SB_SML plane 5
82  // 101 x30y114 SB_SML plane 6,5
6C  // 102 x30y114 SB_SML plane 6
A8  // 103 x30y114 SB_SML plane 7
82  // 104 x30y114 SB_SML plane 8,7
00  // 105 x30y114 SB_SML plane 8
A2  // 106 x30y114 SB_SML plane 9
07  // 107 x30y114 SB_SML plane 10,9
63  // 108 x30y114 SB_SML plane 10
11  // 109 x30y114 SB_SML plane 11
16  // 110 x30y114 SB_SML plane 12,11
41  // 111 x30y114 SB_SML plane 12
BA // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x31y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FBD1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
39 // y_sel: 113
0D // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FBD9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y113 CPE[0]  _a1589  C_////Bridge
00  //  1 x31y113 CPE[1]
00  //  2 x31y113 CPE[2]
00  //  3 x31y113 CPE[3]
00  //  4 x31y113 CPE[4]
00  //  5 x31y113 CPE[5]
00  //  6 x31y113 CPE[6]
00  //  7 x31y113 CPE[7]
00  //  8 x31y113 CPE[8]
00  //  9 x31y113 CPE[9]
00  // 10 x31y114 CPE[0]  _a1156  C_MX4b////    
00  // 11 x31y114 CPE[1]
00  // 12 x31y114 CPE[2]
00  // 13 x31y114 CPE[3]
00  // 14 x31y114 CPE[4]
00  // 15 x31y114 CPE[5]
00  // 16 x31y114 CPE[6]
00  // 17 x31y114 CPE[7]
00  // 18 x31y114 CPE[8]
00  // 19 x31y114 CPE[9]
00  // 20 x32y113 CPE[0]  _a180  C_MX2b////    _a1590  C_////Bridge
00  // 21 x32y113 CPE[1]
00  // 22 x32y113 CPE[2]
00  // 23 x32y113 CPE[3]
00  // 24 x32y113 CPE[4]
00  // 25 x32y113 CPE[5]
00  // 26 x32y113 CPE[6]
00  // 27 x32y113 CPE[7]
00  // 28 x32y113 CPE[8]
00  // 29 x32y113 CPE[9]
00  // 30 x32y114 CPE[0]  _a210  C_AND////    _a215  C_///OR/
00  // 31 x32y114 CPE[1]
00  // 32 x32y114 CPE[2]
00  // 33 x32y114 CPE[3]
00  // 34 x32y114 CPE[4]
00  // 35 x32y114 CPE[5]
00  // 36 x32y114 CPE[6]
00  // 37 x32y114 CPE[7]
00  // 38 x32y114 CPE[8]
00  // 39 x32y114 CPE[9]
31  // 40 x31y113 INMUX plane 2,1
01  // 41 x31y113 INMUX plane 4,3
29  // 42 x31y113 INMUX plane 6,5
18  // 43 x31y113 INMUX plane 8,7
02  // 44 x31y113 INMUX plane 10,9
04  // 45 x31y113 INMUX plane 12,11
05  // 46 x31y114 INMUX plane 2,1
12  // 47 x31y114 INMUX plane 4,3
38  // 48 x31y114 INMUX plane 6,5
08  // 49 x31y114 INMUX plane 8,7
21  // 50 x31y114 INMUX plane 10,9
00  // 51 x31y114 INMUX plane 12,11
35  // 52 x32y113 INMUX plane 2,1
08  // 53 x32y113 INMUX plane 4,3
5C  // 54 x32y113 INMUX plane 6,5
07  // 55 x32y113 INMUX plane 8,7
89  // 56 x32y113 INMUX plane 10,9
C2  // 57 x32y113 INMUX plane 12,11
03  // 58 x32y114 INMUX plane 2,1
21  // 59 x32y114 INMUX plane 4,3
5D  // 60 x32y114 INMUX plane 6,5
07  // 61 x32y114 INMUX plane 8,7
8C  // 62 x32y114 INMUX plane 10,9
C4  // 63 x32y114 INMUX plane 12,11
48  // 64 x32y114 SB_BIG plane 1
12  // 65 x32y114 SB_BIG plane 1
00  // 66 x32y114 SB_DRIVE plane 2,1
9C  // 67 x32y114 SB_BIG plane 2
23  // 68 x32y114 SB_BIG plane 2
41  // 69 x32y114 SB_BIG plane 3
1A  // 70 x32y114 SB_BIG plane 3
00  // 71 x32y114 SB_DRIVE plane 4,3
09  // 72 x32y114 SB_BIG plane 4
23  // 73 x32y114 SB_BIG plane 4
48  // 74 x32y114 SB_BIG plane 5
10  // 75 x32y114 SB_BIG plane 5
40  // 76 x32y114 SB_DRIVE plane 6,5
41  // 77 x32y114 SB_BIG plane 6
32  // 78 x32y114 SB_BIG plane 6
48  // 79 x32y114 SB_BIG plane 7
12  // 80 x32y114 SB_BIG plane 7
00  // 81 x32y114 SB_DRIVE plane 8,7
A0  // 82 x32y114 SB_BIG plane 8
14  // 83 x32y114 SB_BIG plane 8
48  // 84 x32y114 SB_BIG plane 9
12  // 85 x32y114 SB_BIG plane 9
00  // 86 x32y114 SB_DRIVE plane 10,9
88  // 87 x32y114 SB_BIG plane 10
13  // 88 x32y114 SB_BIG plane 10
08  // 89 x32y114 SB_BIG plane 11
64  // 90 x32y114 SB_BIG plane 11
1A  // 91 x32y114 SB_DRIVE plane 12,11
82  // 92 x32y114 SB_BIG plane 12
14  // 93 x32y114 SB_BIG plane 12
A8  // 94 x31y113 SB_SML plane 1
82  // 95 x31y113 SB_SML plane 2,1
2A  // 96 x31y113 SB_SML plane 2
A8  // 97 x31y113 SB_SML plane 3
C2  // 98 x31y113 SB_SML plane 4,3
35  // 99 x31y113 SB_SML plane 4
A8  // 100 x31y113 SB_SML plane 5
82  // 101 x31y113 SB_SML plane 6,5
2A  // 102 x31y113 SB_SML plane 6
82  // 103 x31y113 SB_SML plane 7
82  // 104 x31y113 SB_SML plane 8,7
2C  // 105 x31y113 SB_SML plane 8
D8  // 106 x31y113 SB_SML plane 9
93  // 107 x31y113 SB_SML plane 10,9
14  // 108 x31y113 SB_SML plane 10
A1  // 109 x31y113 SB_SML plane 11
82  // 110 x31y113 SB_SML plane 12,11
28  // 111 x31y113 SB_SML plane 12
92 // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x33y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FC4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
39 // y_sel: 113
D5 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FC57
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y113 CPE[0]  net1 = net2: _a182  C_AND////D
00  //  1 x33y113 CPE[1]
00  //  2 x33y113 CPE[2]
00  //  3 x33y113 CPE[3]
00  //  4 x33y113 CPE[4]
00  //  5 x33y113 CPE[5]
00  //  6 x33y113 CPE[6]
00  //  7 x33y113 CPE[7]
00  //  8 x33y113 CPE[8]
00  //  9 x33y113 CPE[9]
00  // 10 x33y114 CPE[0]  _a1157  C_MX4b////    
00  // 11 x33y114 CPE[1]
00  // 12 x33y114 CPE[2]
00  // 13 x33y114 CPE[3]
00  // 14 x33y114 CPE[4]
00  // 15 x33y114 CPE[5]
00  // 16 x33y114 CPE[6]
00  // 17 x33y114 CPE[7]
00  // 18 x33y114 CPE[8]
00  // 19 x33y114 CPE[9]
00  // 20 x34y113 CPE[0]  net1 = net2: _a839  C_ADDF2/D//ADDF2/
00  // 21 x34y113 CPE[1]
00  // 22 x34y113 CPE[2]
00  // 23 x34y113 CPE[3]
00  // 24 x34y113 CPE[4]
00  // 25 x34y113 CPE[5]
00  // 26 x34y113 CPE[6]
00  // 27 x34y113 CPE[7]
00  // 28 x34y113 CPE[8]
00  // 29 x34y113 CPE[9]
00  // 30 x34y114 CPE[0]  net1 = net2: _a842  C_ADDF2/D//ADDF2/
00  // 31 x34y114 CPE[1]
00  // 32 x34y114 CPE[2]
00  // 33 x34y114 CPE[3]
00  // 34 x34y114 CPE[4]
00  // 35 x34y114 CPE[5]
00  // 36 x34y114 CPE[6]
00  // 37 x34y114 CPE[7]
00  // 38 x34y114 CPE[8]
00  // 39 x34y114 CPE[9]
12  // 40 x33y113 INMUX plane 2,1
00  // 41 x33y113 INMUX plane 4,3
28  // 42 x33y113 INMUX plane 6,5
02  // 43 x33y113 INMUX plane 8,7
0B  // 44 x33y113 INMUX plane 10,9
22  // 45 x33y113 INMUX plane 12,11
09  // 46 x33y114 INMUX plane 2,1
01  // 47 x33y114 INMUX plane 4,3
17  // 48 x33y114 INMUX plane 6,5
1F  // 49 x33y114 INMUX plane 8,7
01  // 50 x33y114 INMUX plane 10,9
09  // 51 x33y114 INMUX plane 12,11
0B  // 52 x34y113 INMUX plane 2,1
2B  // 53 x34y113 INMUX plane 4,3
00  // 54 x34y113 INMUX plane 6,5
0E  // 55 x34y113 INMUX plane 8,7
6B  // 56 x34y113 INMUX plane 10,9
00  // 57 x34y113 INMUX plane 12,11
00  // 58 x34y114 INMUX plane 2,1
09  // 59 x34y114 INMUX plane 4,3
08  // 60 x34y114 INMUX plane 6,5
3A  // 61 x34y114 INMUX plane 8,7
AB  // 62 x34y114 INMUX plane 10,9
E0  // 63 x34y114 INMUX plane 12,11
08  // 64 x33y113 SB_BIG plane 1
13  // 65 x33y113 SB_BIG plane 1
00  // 66 x33y113 SB_DRIVE plane 2,1
98  // 67 x33y113 SB_BIG plane 2
36  // 68 x33y113 SB_BIG plane 2
48  // 69 x33y113 SB_BIG plane 3
12  // 70 x33y113 SB_BIG plane 3
00  // 71 x33y113 SB_DRIVE plane 4,3
48  // 72 x33y113 SB_BIG plane 4
12  // 73 x33y113 SB_BIG plane 4
48  // 74 x33y113 SB_BIG plane 5
10  // 75 x33y113 SB_BIG plane 5
04  // 76 x33y113 SB_DRIVE plane 6,5
48  // 77 x33y113 SB_BIG plane 6
13  // 78 x33y113 SB_BIG plane 6
51  // 79 x33y113 SB_BIG plane 7
10  // 80 x33y113 SB_BIG plane 7
00  // 81 x33y113 SB_DRIVE plane 8,7
58  // 82 x33y113 SB_BIG plane 8
20  // 83 x33y113 SB_BIG plane 8
C3  // 84 x33y113 SB_BIG plane 9
16  // 85 x33y113 SB_BIG plane 9
00  // 86 x33y113 SB_DRIVE plane 10,9
48  // 87 x33y113 SB_BIG plane 10
12  // 88 x33y113 SB_BIG plane 10
C8  // 89 x33y113 SB_BIG plane 11
18  // 90 x33y113 SB_BIG plane 11
02  // 91 x33y113 SB_DRIVE plane 12,11
92  // 92 x33y113 SB_BIG plane 12
17  // 93 x33y113 SB_BIG plane 12
5C  // 94 x34y114 SB_SML plane 1
E3  // 95 x34y114 SB_SML plane 2,1
25  // 96 x34y114 SB_SML plane 2
A8  // 97 x34y114 SB_SML plane 3
10  // 98 x34y114 SB_SML plane 4,3
2B  // 99 x34y114 SB_SML plane 4
A8  // 100 x34y114 SB_SML plane 5
80  // 101 x34y114 SB_SML plane 6,5
0A  // 102 x34y114 SB_SML plane 6
A8  // 103 x34y114 SB_SML plane 7
B2  // 104 x34y114 SB_SML plane 8,7
4D  // 105 x34y114 SB_SML plane 8
21  // 106 x34y114 SB_SML plane 9
84  // 107 x34y114 SB_SML plane 10,9
2A  // 108 x34y114 SB_SML plane 10
28  // 109 x34y114 SB_SML plane 11
82  // 110 x34y114 SB_SML plane 12,11
22  // 111 x34y114 SB_SML plane 12
2D // -- CRC low byte
98 // -- CRC high byte


// Config Latches on x35y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FCCD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
39 // y_sel: 113
BD // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FCD5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y113 CPE[0]  _a189  C_///ORAND/
00  //  1 x35y113 CPE[1]
00  //  2 x35y113 CPE[2]
00  //  3 x35y113 CPE[3]
00  //  4 x35y113 CPE[4]
00  //  5 x35y113 CPE[5]
00  //  6 x35y113 CPE[6]
00  //  7 x35y113 CPE[7]
00  //  8 x35y113 CPE[8]
00  //  9 x35y113 CPE[9]
00  // 10 x35y114 CPE[0]  _a1556  C_////Bridge
00  // 11 x35y114 CPE[1]
00  // 12 x35y114 CPE[2]
00  // 13 x35y114 CPE[3]
00  // 14 x35y114 CPE[4]
00  // 15 x35y114 CPE[5]
00  // 16 x35y114 CPE[6]
00  // 17 x35y114 CPE[7]
00  // 18 x35y114 CPE[8]
00  // 19 x35y114 CPE[9]
00  // 20 x36y113 CPE[0]  _a271  C_ORAND////    _a1327  C_///AND/
00  // 21 x36y113 CPE[1]
00  // 22 x36y113 CPE[2]
00  // 23 x36y113 CPE[3]
00  // 24 x36y113 CPE[4]
00  // 25 x36y113 CPE[5]
00  // 26 x36y113 CPE[6]
00  // 27 x36y113 CPE[7]
00  // 28 x36y113 CPE[8]
00  // 29 x36y113 CPE[9]
00  // 30 x36y114 CPE[0]  _a195  C_///AND/
00  // 31 x36y114 CPE[1]
00  // 32 x36y114 CPE[2]
00  // 33 x36y114 CPE[3]
00  // 34 x36y114 CPE[4]
00  // 35 x36y114 CPE[5]
00  // 36 x36y114 CPE[6]
00  // 37 x36y114 CPE[7]
00  // 38 x36y114 CPE[8]
00  // 39 x36y114 CPE[9]
34  // 40 x35y113 INMUX plane 2,1
0A  // 41 x35y113 INMUX plane 4,3
10  // 42 x35y113 INMUX plane 6,5
09  // 43 x35y113 INMUX plane 8,7
09  // 44 x35y113 INMUX plane 10,9
00  // 45 x35y113 INMUX plane 12,11
10  // 46 x35y114 INMUX plane 2,1
00  // 47 x35y114 INMUX plane 4,3
00  // 48 x35y114 INMUX plane 6,5
00  // 49 x35y114 INMUX plane 8,7
09  // 50 x35y114 INMUX plane 10,9
00  // 51 x35y114 INMUX plane 12,11
00  // 52 x36y113 INMUX plane 2,1
05  // 53 x36y113 INMUX plane 4,3
3F  // 54 x36y113 INMUX plane 6,5
3F  // 55 x36y113 INMUX plane 8,7
04  // 56 x36y113 INMUX plane 10,9
09  // 57 x36y113 INMUX plane 12,11
2E  // 58 x36y114 INMUX plane 2,1
30  // 59 x36y114 INMUX plane 4,3
05  // 60 x36y114 INMUX plane 6,5
18  // 61 x36y114 INMUX plane 8,7
11  // 62 x36y114 INMUX plane 10,9
00  // 63 x36y114 INMUX plane 12,11
48  // 64 x36y114 SB_BIG plane 1
12  // 65 x36y114 SB_BIG plane 1
00  // 66 x36y114 SB_DRIVE plane 2,1
48  // 67 x36y114 SB_BIG plane 2
18  // 68 x36y114 SB_BIG plane 2
59  // 69 x36y114 SB_BIG plane 3
12  // 70 x36y114 SB_BIG plane 3
00  // 71 x36y114 SB_DRIVE plane 4,3
41  // 72 x36y114 SB_BIG plane 4
12  // 73 x36y114 SB_BIG plane 4
41  // 74 x36y114 SB_BIG plane 5
12  // 75 x36y114 SB_BIG plane 5
00  // 76 x36y114 SB_DRIVE plane 6,5
59  // 77 x36y114 SB_BIG plane 6
12  // 78 x36y114 SB_BIG plane 6
08  // 79 x36y114 SB_BIG plane 7
14  // 80 x36y114 SB_BIG plane 7
00  // 81 x36y114 SB_DRIVE plane 8,7
48  // 82 x36y114 SB_BIG plane 8
22  // 83 x36y114 SB_BIG plane 8
48  // 84 x36y114 SB_BIG plane 9
12  // 85 x36y114 SB_BIG plane 9
00  // 86 x36y114 SB_DRIVE plane 10,9
48  // 87 x36y114 SB_BIG plane 10
12  // 88 x36y114 SB_BIG plane 10
48  // 89 x36y114 SB_BIG plane 11
12  // 90 x36y114 SB_BIG plane 11
00  // 91 x36y114 SB_DRIVE plane 12,11
48  // 92 x36y114 SB_BIG plane 12
12  // 93 x36y114 SB_BIG plane 12
00  // 94 x35y113 SB_SML plane 1
84  // 95 x35y113 SB_SML plane 2,1
5A  // 96 x35y113 SB_SML plane 2
A8  // 97 x35y113 SB_SML plane 3
82  // 98 x35y113 SB_SML plane 4,3
2A  // 99 x35y113 SB_SML plane 4
A8  // 100 x35y113 SB_SML plane 5
12  // 101 x35y113 SB_SML plane 6,5
2A  // 102 x35y113 SB_SML plane 6
B8  // 103 x35y113 SB_SML plane 7
E1  // 104 x35y113 SB_SML plane 8,7
54  // 105 x35y113 SB_SML plane 8
A8  // 106 x35y113 SB_SML plane 9
A2  // 107 x35y113 SB_SML plane 10,9
2F  // 108 x35y113 SB_SML plane 10
B9  // 109 x35y113 SB_SML plane 11
86  // 110 x35y113 SB_SML plane 12,11
2A  // 111 x35y113 SB_SML plane 12
11 // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x37y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FD4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
39 // y_sel: 113
65 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FD53
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y113 CPE[0]  _a211  C_///OR/
00  //  1 x37y113 CPE[1]
00  //  2 x37y113 CPE[2]
00  //  3 x37y113 CPE[3]
00  //  4 x37y113 CPE[4]
00  //  5 x37y113 CPE[5]
00  //  6 x37y113 CPE[6]
00  //  7 x37y113 CPE[7]
00  //  8 x37y113 CPE[8]
00  //  9 x37y113 CPE[9]
00  // 10 x37y114 CPE[0]  _a201  C_AND////    _a1591  C_////Bridge
00  // 11 x37y114 CPE[1]
00  // 12 x37y114 CPE[2]
00  // 13 x37y114 CPE[3]
00  // 14 x37y114 CPE[4]
00  // 15 x37y114 CPE[5]
00  // 16 x37y114 CPE[6]
00  // 17 x37y114 CPE[7]
00  // 18 x37y114 CPE[8]
00  // 19 x37y114 CPE[9]
00  // 20 x38y113 CPE[0]  _a1333  C_AND////    _a1602  C_////Bridge
00  // 21 x38y113 CPE[1]
00  // 22 x38y113 CPE[2]
00  // 23 x38y113 CPE[3]
00  // 24 x38y113 CPE[4]
00  // 25 x38y113 CPE[5]
00  // 26 x38y113 CPE[6]
00  // 27 x38y113 CPE[7]
00  // 28 x38y113 CPE[8]
00  // 29 x38y113 CPE[9]
00  // 30 x38y114 CPE[0]  _a273  C_///ORAND/
00  // 31 x38y114 CPE[1]
00  // 32 x38y114 CPE[2]
00  // 33 x38y114 CPE[3]
00  // 34 x38y114 CPE[4]
00  // 35 x38y114 CPE[5]
00  // 36 x38y114 CPE[6]
00  // 37 x38y114 CPE[7]
00  // 38 x38y114 CPE[8]
00  // 39 x38y114 CPE[9]
21  // 40 x37y113 INMUX plane 2,1
04  // 41 x37y113 INMUX plane 4,3
00  // 42 x37y113 INMUX plane 6,5
08  // 43 x37y113 INMUX plane 8,7
08  // 44 x37y113 INMUX plane 10,9
01  // 45 x37y113 INMUX plane 12,11
17  // 46 x37y114 INMUX plane 2,1
08  // 47 x37y114 INMUX plane 4,3
30  // 48 x37y114 INMUX plane 6,5
39  // 49 x37y114 INMUX plane 8,7
01  // 50 x37y114 INMUX plane 10,9
28  // 51 x37y114 INMUX plane 12,11
15  // 52 x38y113 INMUX plane 2,1
01  // 53 x38y113 INMUX plane 4,3
1E  // 54 x38y113 INMUX plane 6,5
08  // 55 x38y113 INMUX plane 8,7
89  // 56 x38y113 INMUX plane 10,9
C0  // 57 x38y113 INMUX plane 12,11
35  // 58 x38y114 INMUX plane 2,1
3E  // 59 x38y114 INMUX plane 4,3
01  // 60 x38y114 INMUX plane 6,5
01  // 61 x38y114 INMUX plane 8,7
00  // 62 x38y114 INMUX plane 10,9
08  // 63 x38y114 INMUX plane 12,11
80  // 64 x37y113 SB_BIG plane 1
2A  // 65 x37y113 SB_BIG plane 1
01  // 66 x37y113 SB_DRIVE plane 2,1
48  // 67 x37y113 SB_BIG plane 2
12  // 68 x37y113 SB_BIG plane 2
60  // 69 x37y113 SB_BIG plane 3
24  // 70 x37y113 SB_BIG plane 3
00  // 71 x37y113 SB_DRIVE plane 4,3
48  // 72 x37y113 SB_BIG plane 4
12  // 73 x37y113 SB_BIG plane 4
64  // 74 x37y113 SB_BIG plane 5
26  // 75 x37y113 SB_BIG plane 5
00  // 76 x37y113 SB_DRIVE plane 6,5
48  // 77 x37y113 SB_BIG plane 6
10  // 78 x37y113 SB_BIG plane 6
58  // 79 x37y113 SB_BIG plane 7
24  // 80 x37y113 SB_BIG plane 7
04  // 81 x37y113 SB_DRIVE plane 8,7
51  // 82 x37y113 SB_BIG plane 8
12  // 83 x37y113 SB_BIG plane 8
58  // 84 x37y113 SB_BIG plane 9
20  // 85 x37y113 SB_BIG plane 9
06  // 86 x37y113 SB_DRIVE plane 10,9
48  // 87 x37y113 SB_BIG plane 10
12  // 88 x37y113 SB_BIG plane 10
83  // 89 x37y113 SB_BIG plane 11
64  // 90 x37y113 SB_BIG plane 11
08  // 91 x37y113 SB_DRIVE plane 12,11
48  // 92 x37y113 SB_BIG plane 12
10  // 93 x37y113 SB_BIG plane 12
B6  // 94 x38y114 SB_SML plane 1
85  // 95 x38y114 SB_SML plane 2,1
3A  // 96 x38y114 SB_SML plane 2
A8  // 97 x38y114 SB_SML plane 3
12  // 98 x38y114 SB_SML plane 4,3
2B  // 99 x38y114 SB_SML plane 4
50  // 100 x38y114 SB_SML plane 5
25  // 101 x38y114 SB_SML plane 6,5
08  // 102 x38y114 SB_SML plane 6
6B  // 103 x38y114 SB_SML plane 7
86  // 104 x38y114 SB_SML plane 8,7
2A  // 105 x38y114 SB_SML plane 8
B9  // 106 x38y114 SB_SML plane 9
82  // 107 x38y114 SB_SML plane 10,9
32  // 108 x38y114 SB_SML plane 10
A8  // 109 x38y114 SB_SML plane 11
82  // 110 x38y114 SB_SML plane 12,11
2A  // 111 x38y114 SB_SML plane 12
4A // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x39y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FDC9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
39 // y_sel: 113
6D // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FDD1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y113 CPE[0]  _a1335  C_OR////    _a203  C_///AND/
00  //  1 x39y113 CPE[1]
00  //  2 x39y113 CPE[2]
00  //  3 x39y113 CPE[3]
00  //  4 x39y113 CPE[4]
00  //  5 x39y113 CPE[5]
00  //  6 x39y113 CPE[6]
00  //  7 x39y113 CPE[7]
00  //  8 x39y113 CPE[8]
00  //  9 x39y113 CPE[9]
00  // 10 x39y114 CPE[0]  _a1325  C_AND////    _a1594  C_////Bridge
00  // 11 x39y114 CPE[1]
00  // 12 x39y114 CPE[2]
00  // 13 x39y114 CPE[3]
00  // 14 x39y114 CPE[4]
00  // 15 x39y114 CPE[5]
00  // 16 x39y114 CPE[6]
00  // 17 x39y114 CPE[7]
00  // 18 x39y114 CPE[8]
00  // 19 x39y114 CPE[9]
00  // 20 x40y113 CPE[0]  _a1329  C_ICOMP////    _a1655  C_////Bridge
00  // 21 x40y113 CPE[1]
00  // 22 x40y113 CPE[2]
00  // 23 x40y113 CPE[3]
00  // 24 x40y113 CPE[4]
00  // 25 x40y113 CPE[5]
00  // 26 x40y113 CPE[6]
00  // 27 x40y113 CPE[7]
00  // 28 x40y113 CPE[8]
00  // 29 x40y113 CPE[9]
00  // 30 x40y114 CPE[0]  _a190  C_ICOMP////    _a1593  C_////Bridge
00  // 31 x40y114 CPE[1]
00  // 32 x40y114 CPE[2]
00  // 33 x40y114 CPE[3]
00  // 34 x40y114 CPE[4]
00  // 35 x40y114 CPE[5]
00  // 36 x40y114 CPE[6]
00  // 37 x40y114 CPE[7]
00  // 38 x40y114 CPE[8]
00  // 39 x40y114 CPE[9]
1F  // 40 x39y113 INMUX plane 2,1
36  // 41 x39y113 INMUX plane 4,3
15  // 42 x39y113 INMUX plane 6,5
00  // 43 x39y113 INMUX plane 8,7
25  // 44 x39y113 INMUX plane 10,9
01  // 45 x39y113 INMUX plane 12,11
25  // 46 x39y114 INMUX plane 2,1
06  // 47 x39y114 INMUX plane 4,3
3A  // 48 x39y114 INMUX plane 6,5
30  // 49 x39y114 INMUX plane 8,7
22  // 50 x39y114 INMUX plane 10,9
04  // 51 x39y114 INMUX plane 12,11
10  // 52 x40y113 INMUX plane 2,1
14  // 53 x40y113 INMUX plane 4,3
2D  // 54 x40y113 INMUX plane 6,5
00  // 55 x40y113 INMUX plane 8,7
21  // 56 x40y113 INMUX plane 10,9
E8  // 57 x40y113 INMUX plane 12,11
10  // 58 x40y114 INMUX plane 2,1
0D  // 59 x40y114 INMUX plane 4,3
3B  // 60 x40y114 INMUX plane 6,5
64  // 61 x40y114 INMUX plane 8,7
20  // 62 x40y114 INMUX plane 10,9
18  // 63 x40y114 INMUX plane 12,11
56  // 64 x40y114 SB_BIG plane 1
34  // 65 x40y114 SB_BIG plane 1
00  // 66 x40y114 SB_DRIVE plane 2,1
48  // 67 x40y114 SB_BIG plane 2
12  // 68 x40y114 SB_BIG plane 2
48  // 69 x40y114 SB_BIG plane 3
12  // 70 x40y114 SB_BIG plane 3
00  // 71 x40y114 SB_DRIVE plane 4,3
48  // 72 x40y114 SB_BIG plane 4
12  // 73 x40y114 SB_BIG plane 4
48  // 74 x40y114 SB_BIG plane 5
02  // 75 x40y114 SB_BIG plane 5
00  // 76 x40y114 SB_DRIVE plane 6,5
2A  // 77 x40y114 SB_BIG plane 6
12  // 78 x40y114 SB_BIG plane 6
48  // 79 x40y114 SB_BIG plane 7
12  // 80 x40y114 SB_BIG plane 7
00  // 81 x40y114 SB_DRIVE plane 8,7
08  // 82 x40y114 SB_BIG plane 8
12  // 83 x40y114 SB_BIG plane 8
08  // 84 x40y114 SB_BIG plane 9
62  // 85 x40y114 SB_BIG plane 9
08  // 86 x40y114 SB_DRIVE plane 10,9
48  // 87 x40y114 SB_BIG plane 10
10  // 88 x40y114 SB_BIG plane 10
48  // 89 x40y114 SB_BIG plane 11
12  // 90 x40y114 SB_BIG plane 11
00  // 91 x40y114 SB_DRIVE plane 12,11
61  // 92 x40y114 SB_BIG plane 12
12  // 93 x40y114 SB_BIG plane 12
F8  // 94 x39y113 SB_SML plane 1
87  // 95 x39y113 SB_SML plane 2,1
3A  // 96 x39y113 SB_SML plane 2
28  // 97 x39y113 SB_SML plane 3
82  // 98 x39y113 SB_SML plane 4,3
2A  // 99 x39y113 SB_SML plane 4
10  // 100 x39y113 SB_SML plane 5
83  // 101 x39y113 SB_SML plane 6,5
2A  // 102 x39y113 SB_SML plane 6
88  // 103 x39y113 SB_SML plane 7
92  // 104 x39y113 SB_SML plane 8,7
2B  // 105 x39y113 SB_SML plane 8
88  // 106 x39y113 SB_SML plane 9
82  // 107 x39y113 SB_SML plane 10,9
2A  // 108 x39y113 SB_SML plane 10
B9  // 109 x39y113 SB_SML plane 11
82  // 110 x39y113 SB_SML plane 12,11
28  // 111 x39y113 SB_SML plane 12
71 // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x41y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FE47     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
39 // y_sel: 113
B5 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FE4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y113 CPE[0]  _a21  C_MX2b////    
00  //  1 x41y113 CPE[1]
00  //  2 x41y113 CPE[2]
00  //  3 x41y113 CPE[3]
00  //  4 x41y113 CPE[4]
00  //  5 x41y113 CPE[5]
00  //  6 x41y113 CPE[6]
00  //  7 x41y113 CPE[7]
00  //  8 x41y113 CPE[8]
00  //  9 x41y113 CPE[9]
00  // 10 x41y114 CPE[0]  _a407  C_///AND/
00  // 11 x41y114 CPE[1]
00  // 12 x41y114 CPE[2]
00  // 13 x41y114 CPE[3]
00  // 14 x41y114 CPE[4]
00  // 15 x41y114 CPE[5]
00  // 16 x41y114 CPE[6]
00  // 17 x41y114 CPE[7]
00  // 18 x41y114 CPE[8]
00  // 19 x41y114 CPE[9]
00  // 20 x42y113 CPE[0]  _a405  C_AND////    
00  // 21 x42y113 CPE[1]
00  // 22 x42y113 CPE[2]
00  // 23 x42y113 CPE[3]
00  // 24 x42y113 CPE[4]
00  // 25 x42y113 CPE[5]
00  // 26 x42y113 CPE[6]
00  // 27 x42y113 CPE[7]
00  // 28 x42y113 CPE[8]
00  // 29 x42y113 CPE[9]
00  // 30 x42y114 CPE[0]  _a1452  C_AND////    
00  // 31 x42y114 CPE[1]
00  // 32 x42y114 CPE[2]
00  // 33 x42y114 CPE[3]
00  // 34 x42y114 CPE[4]
00  // 35 x42y114 CPE[5]
00  // 36 x42y114 CPE[6]
00  // 37 x42y114 CPE[7]
00  // 38 x42y114 CPE[8]
00  // 39 x42y114 CPE[9]
39  // 40 x41y113 INMUX plane 2,1
05  // 41 x41y113 INMUX plane 4,3
01  // 42 x41y113 INMUX plane 6,5
3E  // 43 x41y113 INMUX plane 8,7
28  // 44 x41y113 INMUX plane 10,9
21  // 45 x41y113 INMUX plane 12,11
3F  // 46 x41y114 INMUX plane 2,1
30  // 47 x41y114 INMUX plane 4,3
01  // 48 x41y114 INMUX plane 6,5
08  // 49 x41y114 INMUX plane 8,7
24  // 50 x41y114 INMUX plane 10,9
00  // 51 x41y114 INMUX plane 12,11
19  // 52 x42y113 INMUX plane 2,1
1D  // 53 x42y113 INMUX plane 4,3
3B  // 54 x42y113 INMUX plane 6,5
7F  // 55 x42y113 INMUX plane 8,7
28  // 56 x42y113 INMUX plane 10,9
6D  // 57 x42y113 INMUX plane 12,11
30  // 58 x42y114 INMUX plane 2,1
2B  // 59 x42y114 INMUX plane 4,3
1B  // 60 x42y114 INMUX plane 6,5
7F  // 61 x42y114 INMUX plane 8,7
28  // 62 x42y114 INMUX plane 10,9
6D  // 63 x42y114 INMUX plane 12,11
21  // 64 x41y113 SB_BIG plane 1
25  // 65 x41y113 SB_BIG plane 1
00  // 66 x41y113 SB_DRIVE plane 2,1
91  // 67 x41y113 SB_BIG plane 2
32  // 68 x41y113 SB_BIG plane 2
96  // 69 x41y113 SB_BIG plane 3
14  // 70 x41y113 SB_BIG plane 3
0A  // 71 x41y113 SB_DRIVE plane 4,3
91  // 72 x41y113 SB_BIG plane 4
32  // 73 x41y113 SB_BIG plane 4
08  // 74 x41y113 SB_BIG plane 5
23  // 75 x41y113 SB_BIG plane 5
00  // 76 x41y113 SB_DRIVE plane 6,5
94  // 77 x41y113 SB_BIG plane 6
22  // 78 x41y113 SB_BIG plane 6
61  // 79 x41y113 SB_BIG plane 7
02  // 80 x41y113 SB_BIG plane 7
08  // 81 x41y113 SB_DRIVE plane 8,7
A8  // 82 x41y113 SB_BIG plane 8
25  // 83 x41y113 SB_BIG plane 8
61  // 84 x41y113 SB_BIG plane 9
62  // 85 x41y113 SB_BIG plane 9
00  // 86 x41y113 SB_DRIVE plane 10,9
48  // 87 x41y113 SB_BIG plane 10
12  // 88 x41y113 SB_BIG plane 10
A6  // 89 x41y113 SB_BIG plane 11
12  // 90 x41y113 SB_BIG plane 11
0C  // 91 x41y113 SB_DRIVE plane 12,11
48  // 92 x41y113 SB_BIG plane 12
12  // 93 x41y113 SB_BIG plane 12
82  // 94 x42y114 SB_SML plane 1
80  // 95 x42y114 SB_SML plane 2,1
12  // 96 x42y114 SB_SML plane 2
A8  // 97 x42y114 SB_SML plane 3
92  // 98 x42y114 SB_SML plane 4,3
74  // 99 x42y114 SB_SML plane 4
A8  // 100 x42y114 SB_SML plane 5
94  // 101 x42y114 SB_SML plane 6,5
75  // 102 x42y114 SB_SML plane 6
A8  // 103 x42y114 SB_SML plane 7
12  // 104 x42y114 SB_SML plane 8,7
2A  // 105 x42y114 SB_SML plane 8
A8  // 106 x42y114 SB_SML plane 9
82  // 107 x42y114 SB_SML plane 10,9
2A  // 108 x42y114 SB_SML plane 10
14  // 109 x42y114 SB_SML plane 11
83  // 110 x42y114 SB_SML plane 12,11
2A  // 111 x42y114 SB_SML plane 12
B1 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x43y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FEC5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
39 // y_sel: 113
DD // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FECD
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x43y113 CPE[0]
00  //  1 x43y113 CPE[1]
00  //  2 x43y113 CPE[2]
00  //  3 x43y113 CPE[3]
00  //  4 x43y113 CPE[4]
00  //  5 x43y113 CPE[5]
00  //  6 x43y113 CPE[6]
00  //  7 x43y113 CPE[7]
00  //  8 x43y113 CPE[8]
00  //  9 x43y113 CPE[9]
00  // 10 x43y114 CPE[0]  _a1554  C_////Bridge
00  // 11 x43y114 CPE[1]
00  // 12 x43y114 CPE[2]
00  // 13 x43y114 CPE[3]
00  // 14 x43y114 CPE[4]
00  // 15 x43y114 CPE[5]
00  // 16 x43y114 CPE[6]
00  // 17 x43y114 CPE[7]
00  // 18 x43y114 CPE[8]
00  // 19 x43y114 CPE[9]
00  // 20 x44y113 CPE[0]  _a1476  C_AND////    
00  // 21 x44y113 CPE[1]
00  // 22 x44y113 CPE[2]
00  // 23 x44y113 CPE[3]
00  // 24 x44y113 CPE[4]
00  // 25 x44y113 CPE[5]
00  // 26 x44y113 CPE[6]
00  // 27 x44y113 CPE[7]
00  // 28 x44y113 CPE[8]
00  // 29 x44y113 CPE[9]
00  // 30 x44y114 CPE[0]  _a1450  C_AND////    
00  // 31 x44y114 CPE[1]
00  // 32 x44y114 CPE[2]
00  // 33 x44y114 CPE[3]
00  // 34 x44y114 CPE[4]
00  // 35 x44y114 CPE[5]
00  // 36 x44y114 CPE[6]
00  // 37 x44y114 CPE[7]
00  // 38 x44y114 CPE[8]
00  // 39 x44y114 CPE[9]
28  // 40 x43y113 INMUX plane 2,1
09  // 41 x43y113 INMUX plane 4,3
04  // 42 x43y113 INMUX plane 6,5
19  // 43 x43y113 INMUX plane 8,7
01  // 44 x43y113 INMUX plane 10,9
00  // 45 x43y113 INMUX plane 12,11
01  // 46 x43y114 INMUX plane 2,1
03  // 47 x43y114 INMUX plane 4,3
00  // 48 x43y114 INMUX plane 6,5
0A  // 49 x43y114 INMUX plane 8,7
10  // 50 x43y114 INMUX plane 10,9
2B  // 51 x43y114 INMUX plane 12,11
32  // 52 x44y113 INMUX plane 2,1
2B  // 53 x44y113 INMUX plane 4,3
25  // 54 x44y113 INMUX plane 6,5
3E  // 55 x44y113 INMUX plane 8,7
80  // 56 x44y113 INMUX plane 10,9
1D  // 57 x44y113 INMUX plane 12,11
08  // 58 x44y114 INMUX plane 2,1
1B  // 59 x44y114 INMUX plane 4,3
2C  // 60 x44y114 INMUX plane 6,5
60  // 61 x44y114 INMUX plane 8,7
00  // 62 x44y114 INMUX plane 10,9
08  // 63 x44y114 INMUX plane 12,11
80  // 64 x44y114 SB_BIG plane 1
00  // 65 x44y114 SB_BIG plane 1
40  // 66 x44y114 SB_DRIVE plane 2,1
91  // 67 x44y114 SB_BIG plane 2
23  // 68 x44y114 SB_BIG plane 2
D1  // 69 x44y114 SB_BIG plane 3
32  // 70 x44y114 SB_BIG plane 3
06  // 71 x44y114 SB_DRIVE plane 4,3
48  // 72 x44y114 SB_BIG plane 4
12  // 73 x44y114 SB_BIG plane 4
00  // 74 x44y114 SB_BIG plane 5
00  // 75 x44y114 SB_BIG plane 5
00  // 76 x44y114 SB_DRIVE plane 6,5
48  // 77 x44y114 SB_BIG plane 6
12  // 78 x44y114 SB_BIG plane 6
48  // 79 x44y114 SB_BIG plane 7
14  // 80 x44y114 SB_BIG plane 7
00  // 81 x44y114 SB_DRIVE plane 8,7
41  // 82 x44y114 SB_BIG plane 8
12  // 83 x44y114 SB_BIG plane 8
00  // 84 x44y114 SB_BIG plane 9
60  // 85 x44y114 SB_BIG plane 9
08  // 86 x44y114 SB_DRIVE plane 10,9
00  // 87 x44y114 SB_BIG plane 10
06  // 88 x44y114 SB_BIG plane 10
00  // 89 x44y114 SB_BIG plane 11
00  // 90 x44y114 SB_BIG plane 11
20  // 91 x44y114 SB_DRIVE plane 12,11
00  // 92 x44y114 SB_BIG plane 12
30  // 93 x44y114 SB_BIG plane 12
18  // 94 x43y113 SB_SML plane 1
40  // 95 x43y113 SB_SML plane 2,1
4D  // 96 x43y113 SB_SML plane 2
A8  // 97 x43y113 SB_SML plane 3
22  // 98 x43y113 SB_SML plane 4,3
39  // 99 x43y113 SB_SML plane 4
00  // 100 x43y113 SB_SML plane 5
80  // 101 x43y113 SB_SML plane 6,5
0A  // 102 x43y113 SB_SML plane 6
30  // 103 x43y113 SB_SML plane 7
85  // 104 x43y113 SB_SML plane 8,7
2A  // 105 x43y113 SB_SML plane 8
F3 // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x45y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FF3D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
39 // y_sel: 113
05 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FF45
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x45y113 CPE[0]  _a1498  C_OR////    
00  //  1 x45y113 CPE[1]
00  //  2 x45y113 CPE[2]
00  //  3 x45y113 CPE[3]
00  //  4 x45y113 CPE[4]
00  //  5 x45y113 CPE[5]
00  //  6 x45y113 CPE[6]
00  //  7 x45y113 CPE[7]
00  //  8 x45y113 CPE[8]
00  //  9 x45y113 CPE[9]
00  // 10 x45y114 CPE[0]
00  // 11 x45y114 CPE[1]
00  // 12 x45y114 CPE[2]
00  // 13 x45y114 CPE[3]
00  // 14 x45y114 CPE[4]
00  // 15 x45y114 CPE[5]
00  // 16 x45y114 CPE[6]
00  // 17 x45y114 CPE[7]
00  // 18 x45y114 CPE[8]
00  // 19 x45y114 CPE[9]
00  // 20 x46y113 CPE[0]  _a1506  C_MX4b////    _a1598  C_////Bridge
00  // 21 x46y113 CPE[1]
00  // 22 x46y113 CPE[2]
00  // 23 x46y113 CPE[3]
00  // 24 x46y113 CPE[4]
00  // 25 x46y113 CPE[5]
00  // 26 x46y113 CPE[6]
00  // 27 x46y113 CPE[7]
00  // 28 x46y113 CPE[8]
00  // 29 x46y113 CPE[9]
00  // 30 x46y114 CPE[0]  _a435  C_MX2b////    
00  // 31 x46y114 CPE[1]
00  // 32 x46y114 CPE[2]
00  // 33 x46y114 CPE[3]
00  // 34 x46y114 CPE[4]
00  // 35 x46y114 CPE[5]
00  // 36 x46y114 CPE[6]
00  // 37 x46y114 CPE[7]
00  // 38 x46y114 CPE[8]
00  // 39 x46y114 CPE[9]
04  // 40 x45y113 INMUX plane 2,1
22  // 41 x45y113 INMUX plane 4,3
03  // 42 x45y113 INMUX plane 6,5
0E  // 43 x45y113 INMUX plane 8,7
00  // 44 x45y113 INMUX plane 10,9
00  // 45 x45y113 INMUX plane 12,11
00  // 46 x45y114 INMUX plane 2,1
1C  // 47 x45y114 INMUX plane 4,3
05  // 48 x45y114 INMUX plane 6,5
08  // 49 x45y114 INMUX plane 8,7
00  // 50 x45y114 INMUX plane 10,9
03  // 51 x45y114 INMUX plane 12,11
31  // 52 x46y113 INMUX plane 2,1
04  // 53 x46y113 INMUX plane 4,3
28  // 54 x46y113 INMUX plane 6,5
78  // 55 x46y113 INMUX plane 8,7
80  // 56 x46y113 INMUX plane 10,9
60  // 57 x46y113 INMUX plane 12,11
04  // 58 x46y114 INMUX plane 2,1
00  // 59 x46y114 INMUX plane 4,3
00  // 60 x46y114 INMUX plane 6,5
55  // 61 x46y114 INMUX plane 8,7
00  // 62 x46y114 INMUX plane 10,9
C0  // 63 x46y114 INMUX plane 12,11
A0  // 64 x45y113 SB_BIG plane 1
24  // 65 x45y113 SB_BIG plane 1
80  // 66 x45y113 SB_DRIVE plane 2,1
00  // 67 x45y113 SB_BIG plane 2
20  // 68 x45y113 SB_BIG plane 2
48  // 69 x45y113 SB_BIG plane 3
12  // 70 x45y113 SB_BIG plane 3
80  // 71 x45y113 SB_DRIVE plane 4,3
B6  // 72 x45y113 SB_BIG plane 4
18  // 73 x45y113 SB_BIG plane 4
48  // 74 x45y113 SB_BIG plane 5
02  // 75 x45y113 SB_BIG plane 5
00  // 76 x45y113 SB_DRIVE plane 6,5
00  // 77 x45y113 SB_BIG plane 6
00  // 78 x45y113 SB_BIG plane 6
48  // 79 x45y113 SB_BIG plane 7
12  // 80 x45y113 SB_BIG plane 7
00  // 81 x45y113 SB_DRIVE plane 8,7
48  // 82 x45y113 SB_BIG plane 8
12  // 83 x45y113 SB_BIG plane 8
00  // 84 x45y113 SB_BIG plane 9
00  // 85 x45y113 SB_BIG plane 9
00  // 86 x45y113 SB_DRIVE plane 10,9
00  // 87 x45y113 SB_BIG plane 10
20  // 88 x45y113 SB_BIG plane 10
00  // 89 x45y113 SB_BIG plane 11
00  // 90 x45y113 SB_BIG plane 11
20  // 91 x45y113 SB_DRIVE plane 12,11
00  // 92 x45y113 SB_BIG plane 12
00  // 93 x45y113 SB_BIG plane 12
A8  // 94 x46y114 SB_SML plane 1
02  // 95 x46y114 SB_SML plane 2,1
00  // 96 x46y114 SB_SML plane 2
A8  // 97 x46y114 SB_SML plane 3
82  // 98 x46y114 SB_SML plane 4,3
2A  // 99 x46y114 SB_SML plane 4
A8  // 100 x46y114 SB_SML plane 5
02  // 101 x46y114 SB_SML plane 6,5
00  // 102 x46y114 SB_SML plane 6
28  // 103 x46y114 SB_SML plane 7
82  // 104 x46y114 SB_SML plane 8,7
65  // 105 x46y114 SB_SML plane 8
00  // 106 x46y114 SB_SML plane 9
40  // 107 x46y114 SB_SML plane 10,9
20  // 108 x46y114 SB_SML plane 10
89 // -- CRC low byte
77 // -- CRC high byte


// Config Latches on x47y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 FFB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
39 // y_sel: 113
CD // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 FFC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y113 CPE[0]  _a462  C_MX2b////    
00  //  1 x47y113 CPE[1]
00  //  2 x47y113 CPE[2]
00  //  3 x47y113 CPE[3]
00  //  4 x47y113 CPE[4]
00  //  5 x47y113 CPE[5]
00  //  6 x47y113 CPE[6]
00  //  7 x47y113 CPE[7]
00  //  8 x47y113 CPE[8]
00  //  9 x47y113 CPE[9]
00  // 10 x47y114 CPE[0]  _a1700  C_////Bridge
00  // 11 x47y114 CPE[1]
00  // 12 x47y114 CPE[2]
00  // 13 x47y114 CPE[3]
00  // 14 x47y114 CPE[4]
00  // 15 x47y114 CPE[5]
00  // 16 x47y114 CPE[6]
00  // 17 x47y114 CPE[7]
00  // 18 x47y114 CPE[8]
00  // 19 x47y114 CPE[9]
00  // 20 x48y113 CPE[0]  _a1496  C_AND////    _a1276  C_///AND/
00  // 21 x48y113 CPE[1]
00  // 22 x48y113 CPE[2]
00  // 23 x48y113 CPE[3]
00  // 24 x48y113 CPE[4]
00  // 25 x48y113 CPE[5]
00  // 26 x48y113 CPE[6]
00  // 27 x48y113 CPE[7]
00  // 28 x48y113 CPE[8]
00  // 29 x48y113 CPE[9]
00  // 30 x48y114 CPE[0]  _a1245  C_AND////    _a1519  C_///AND/
00  // 31 x48y114 CPE[1]
00  // 32 x48y114 CPE[2]
00  // 33 x48y114 CPE[3]
00  // 34 x48y114 CPE[4]
00  // 35 x48y114 CPE[5]
00  // 36 x48y114 CPE[6]
00  // 37 x48y114 CPE[7]
00  // 38 x48y114 CPE[8]
00  // 39 x48y114 CPE[9]
04  // 40 x47y113 INMUX plane 2,1
08  // 41 x47y113 INMUX plane 4,3
00  // 42 x47y113 INMUX plane 6,5
11  // 43 x47y113 INMUX plane 8,7
00  // 44 x47y113 INMUX plane 10,9
00  // 45 x47y113 INMUX plane 12,11
00  // 46 x47y114 INMUX plane 2,1
34  // 47 x47y114 INMUX plane 4,3
28  // 48 x47y114 INMUX plane 6,5
08  // 49 x47y114 INMUX plane 8,7
00  // 50 x47y114 INMUX plane 10,9
00  // 51 x47y114 INMUX plane 12,11
36  // 52 x48y113 INMUX plane 2,1
33  // 53 x48y113 INMUX plane 4,3
2D  // 54 x48y113 INMUX plane 6,5
6E  // 55 x48y113 INMUX plane 8,7
08  // 56 x48y113 INMUX plane 10,9
41  // 57 x48y113 INMUX plane 12,11
28  // 58 x48y114 INMUX plane 2,1
33  // 59 x48y114 INMUX plane 4,3
2D  // 60 x48y114 INMUX plane 6,5
6E  // 61 x48y114 INMUX plane 8,7
00  // 62 x48y114 INMUX plane 10,9
C0  // 63 x48y114 INMUX plane 12,11
48  // 64 x48y114 SB_BIG plane 1
12  // 65 x48y114 SB_BIG plane 1
00  // 66 x48y114 SB_DRIVE plane 2,1
41  // 67 x48y114 SB_BIG plane 2
12  // 68 x48y114 SB_BIG plane 2
48  // 69 x48y114 SB_BIG plane 3
22  // 70 x48y114 SB_BIG plane 3
00  // 71 x48y114 SB_DRIVE plane 4,3
48  // 72 x48y114 SB_BIG plane 4
12  // 73 x48y114 SB_BIG plane 4
08  // 74 x48y114 SB_BIG plane 5
13  // 75 x48y114 SB_BIG plane 5
00  // 76 x48y114 SB_DRIVE plane 6,5
48  // 77 x48y114 SB_BIG plane 6
12  // 78 x48y114 SB_BIG plane 6
48  // 79 x48y114 SB_BIG plane 7
02  // 80 x48y114 SB_BIG plane 7
88  // 81 x48y114 SB_DRIVE plane 8,7
98  // 82 x48y114 SB_BIG plane 8
14  // 83 x48y114 SB_BIG plane 8
48  // 84 x48y114 SB_BIG plane 9
02  // 85 x48y114 SB_BIG plane 9
08  // 86 x48y114 SB_DRIVE plane 10,9
48  // 87 x48y114 SB_BIG plane 10
10  // 88 x48y114 SB_BIG plane 10
48  // 89 x48y114 SB_BIG plane 11
12  // 90 x48y114 SB_BIG plane 11
00  // 91 x48y114 SB_DRIVE plane 12,11
C9  // 92 x48y114 SB_BIG plane 12
04  // 93 x48y114 SB_BIG plane 12
A8  // 94 x47y113 SB_SML plane 1
82  // 95 x47y113 SB_SML plane 2,1
2A  // 96 x47y113 SB_SML plane 2
28  // 97 x47y113 SB_SML plane 3
93  // 98 x47y113 SB_SML plane 4,3
5F  // 99 x47y113 SB_SML plane 4
A8  // 100 x47y113 SB_SML plane 5
82  // 101 x47y113 SB_SML plane 6,5
2A  // 102 x47y113 SB_SML plane 6
E8  // 103 x47y113 SB_SML plane 7
60  // 104 x47y113 SB_SML plane 8,7
03  // 105 x47y113 SB_SML plane 8
A8  // 106 x47y113 SB_SML plane 9
B2  // 107 x47y113 SB_SML plane 10,9
74  // 108 x47y113 SB_SML plane 10
6B  // 109 x47y113 SB_SML plane 11
87  // 110 x47y113 SB_SML plane 12,11
4A  // 111 x47y113 SB_SML plane 12
A7 // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x49y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0036     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
39 // y_sel: 113
15 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 003E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y113 CPE[0]  _a1237  C_///AND/
00  //  1 x49y113 CPE[1]
00  //  2 x49y113 CPE[2]
00  //  3 x49y113 CPE[3]
00  //  4 x49y113 CPE[4]
00  //  5 x49y113 CPE[5]
00  //  6 x49y113 CPE[6]
00  //  7 x49y113 CPE[7]
00  //  8 x49y113 CPE[8]
00  //  9 x49y113 CPE[9]
00  // 10 x49y114 CPE[0]
00  // 11 x49y114 CPE[1]
00  // 12 x49y114 CPE[2]
00  // 13 x49y114 CPE[3]
00  // 14 x49y114 CPE[4]
00  // 15 x49y114 CPE[5]
00  // 16 x49y114 CPE[6]
00  // 17 x49y114 CPE[7]
00  // 18 x49y114 CPE[8]
00  // 19 x49y114 CPE[9]
00  // 20 x50y113 CPE[0]  _a431  C_MX2b////    _a1698  C_////Bridge
00  // 21 x50y113 CPE[1]
00  // 22 x50y113 CPE[2]
00  // 23 x50y113 CPE[3]
00  // 24 x50y113 CPE[4]
00  // 25 x50y113 CPE[5]
00  // 26 x50y113 CPE[6]
00  // 27 x50y113 CPE[7]
00  // 28 x50y113 CPE[8]
00  // 29 x50y113 CPE[9]
00  // 30 x50y114 CPE[0]  _a1494  C_AND////    _a1273  C_///AND/
00  // 31 x50y114 CPE[1]
00  // 32 x50y114 CPE[2]
00  // 33 x50y114 CPE[3]
00  // 34 x50y114 CPE[4]
00  // 35 x50y114 CPE[5]
00  // 36 x50y114 CPE[6]
00  // 37 x50y114 CPE[7]
00  // 38 x50y114 CPE[8]
00  // 39 x50y114 CPE[9]
00  // 40 x49y113 INMUX plane 2,1
3C  // 41 x49y113 INMUX plane 4,3
00  // 42 x49y113 INMUX plane 6,5
00  // 43 x49y113 INMUX plane 8,7
08  // 44 x49y113 INMUX plane 10,9
21  // 45 x49y113 INMUX plane 12,11
00  // 46 x49y114 INMUX plane 2,1
01  // 47 x49y114 INMUX plane 4,3
2B  // 48 x49y114 INMUX plane 6,5
28  // 49 x49y114 INMUX plane 8,7
00  // 50 x49y114 INMUX plane 10,9
08  // 51 x49y114 INMUX plane 12,11
04  // 52 x50y113 INMUX plane 2,1
00  // 53 x50y113 INMUX plane 4,3
45  // 54 x50y113 INMUX plane 6,5
3F  // 55 x50y113 INMUX plane 8,7
40  // 56 x50y113 INMUX plane 10,9
EC  // 57 x50y113 INMUX plane 12,11
28  // 58 x50y114 INMUX plane 2,1
30  // 59 x50y114 INMUX plane 4,3
70  // 60 x50y114 INMUX plane 6,5
28  // 61 x50y114 INMUX plane 8,7
40  // 62 x50y114 INMUX plane 10,9
08  // 63 x50y114 INMUX plane 12,11
48  // 64 x49y113 SB_BIG plane 1
12  // 65 x49y113 SB_BIG plane 1
00  // 66 x49y113 SB_DRIVE plane 2,1
00  // 67 x49y113 SB_BIG plane 2
00  // 68 x49y113 SB_BIG plane 2
08  // 69 x49y113 SB_BIG plane 3
10  // 70 x49y113 SB_BIG plane 3
00  // 71 x49y113 SB_DRIVE plane 4,3
92  // 72 x49y113 SB_BIG plane 4
14  // 73 x49y113 SB_BIG plane 4
48  // 74 x49y113 SB_BIG plane 5
12  // 75 x49y113 SB_BIG plane 5
00  // 76 x49y113 SB_DRIVE plane 6,5
00  // 77 x49y113 SB_BIG plane 6
00  // 78 x49y113 SB_BIG plane 6
48  // 79 x49y113 SB_BIG plane 7
02  // 80 x49y113 SB_BIG plane 7
00  // 81 x49y113 SB_DRIVE plane 8,7
93  // 82 x49y113 SB_BIG plane 8
34  // 83 x49y113 SB_BIG plane 8
06  // 84 x49y113 SB_BIG plane 9
10  // 85 x49y113 SB_BIG plane 9
08  // 86 x49y113 SB_DRIVE plane 10,9
00  // 87 x49y113 SB_BIG plane 10
00  // 88 x49y113 SB_BIG plane 10
11  // 89 x49y113 SB_BIG plane 11
30  // 90 x49y113 SB_BIG plane 11
00  // 91 x49y113 SB_DRIVE plane 12,11
00  // 92 x49y113 SB_BIG plane 12
00  // 93 x49y113 SB_BIG plane 12
A8  // 94 x50y114 SB_SML plane 1
02  // 95 x50y114 SB_SML plane 2,1
00  // 96 x50y114 SB_SML plane 2
A8  // 97 x50y114 SB_SML plane 3
82  // 98 x50y114 SB_SML plane 4,3
2A  // 99 x50y114 SB_SML plane 4
88  // 100 x50y114 SB_SML plane 5
02  // 101 x50y114 SB_SML plane 6,5
00  // 102 x50y114 SB_SML plane 6
A8  // 103 x50y114 SB_SML plane 7
82  // 104 x50y114 SB_SML plane 8,7
22  // 105 x50y114 SB_SML plane 8
00  // 106 x50y114 SB_SML plane 9
20  // 107 x50y114 SB_SML plane 10,9
30  // 108 x50y114 SB_SML plane 10
00  // 109 x50y114 SB_SML plane 11
10  // 110 x50y114 SB_SML plane 12,11
01  // 111 x50y114 SB_SML plane 12
D7 // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x51y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 00B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
39 // y_sel: 113
7D // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 00BC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y113 CPE[0]  _a454  C_///ORAND/
00  //  1 x51y113 CPE[1]
00  //  2 x51y113 CPE[2]
00  //  3 x51y113 CPE[3]
00  //  4 x51y113 CPE[4]
00  //  5 x51y113 CPE[5]
00  //  6 x51y113 CPE[6]
00  //  7 x51y113 CPE[7]
00  //  8 x51y113 CPE[8]
00  //  9 x51y113 CPE[9]
00  // 10 x51y114 CPE[0]  _a1616  C_////Bridge
00  // 11 x51y114 CPE[1]
00  // 12 x51y114 CPE[2]
00  // 13 x51y114 CPE[3]
00  // 14 x51y114 CPE[4]
00  // 15 x51y114 CPE[5]
00  // 16 x51y114 CPE[6]
00  // 17 x51y114 CPE[7]
00  // 18 x51y114 CPE[8]
00  // 19 x51y114 CPE[9]
00  // 20 x52y113 CPE[0]  _a1236  C_AND////    _a1699  C_////Bridge
00  // 21 x52y113 CPE[1]
00  // 22 x52y113 CPE[2]
00  // 23 x52y113 CPE[3]
00  // 24 x52y113 CPE[4]
00  // 25 x52y113 CPE[5]
00  // 26 x52y113 CPE[6]
00  // 27 x52y113 CPE[7]
00  // 28 x52y113 CPE[8]
00  // 29 x52y113 CPE[9]
00  // 30 x52y114 CPE[0]  _a290  C_AND////    _a1517  C_///AND/
00  // 31 x52y114 CPE[1]
00  // 32 x52y114 CPE[2]
00  // 33 x52y114 CPE[3]
00  // 34 x52y114 CPE[4]
00  // 35 x52y114 CPE[5]
00  // 36 x52y114 CPE[6]
00  // 37 x52y114 CPE[7]
00  // 38 x52y114 CPE[8]
00  // 39 x52y114 CPE[9]
34  // 40 x51y113 INMUX plane 2,1
27  // 41 x51y113 INMUX plane 4,3
10  // 42 x51y113 INMUX plane 6,5
00  // 43 x51y113 INMUX plane 8,7
20  // 44 x51y113 INMUX plane 10,9
18  // 45 x51y113 INMUX plane 12,11
04  // 46 x51y114 INMUX plane 2,1
00  // 47 x51y114 INMUX plane 4,3
05  // 48 x51y114 INMUX plane 6,5
00  // 49 x51y114 INMUX plane 8,7
00  // 50 x51y114 INMUX plane 10,9
00  // 51 x51y114 INMUX plane 12,11
00  // 52 x52y113 INMUX plane 2,1
31  // 53 x52y113 INMUX plane 4,3
38  // 54 x52y113 INMUX plane 6,5
28  // 55 x52y113 INMUX plane 8,7
00  // 56 x52y113 INMUX plane 10,9
28  // 57 x52y113 INMUX plane 12,11
28  // 58 x52y114 INMUX plane 2,1
2D  // 59 x52y114 INMUX plane 4,3
3D  // 60 x52y114 INMUX plane 6,5
68  // 61 x52y114 INMUX plane 8,7
20  // 62 x52y114 INMUX plane 10,9
C8  // 63 x52y114 INMUX plane 12,11
48  // 64 x52y114 SB_BIG plane 1
12  // 65 x52y114 SB_BIG plane 1
00  // 66 x52y114 SB_DRIVE plane 2,1
88  // 67 x52y114 SB_BIG plane 2
13  // 68 x52y114 SB_BIG plane 2
48  // 69 x52y114 SB_BIG plane 3
12  // 70 x52y114 SB_BIG plane 3
00  // 71 x52y114 SB_DRIVE plane 4,3
48  // 72 x52y114 SB_BIG plane 4
12  // 73 x52y114 SB_BIG plane 4
48  // 74 x52y114 SB_BIG plane 5
02  // 75 x52y114 SB_BIG plane 5
08  // 76 x52y114 SB_DRIVE plane 6,5
48  // 77 x52y114 SB_BIG plane 6
12  // 78 x52y114 SB_BIG plane 6
48  // 79 x52y114 SB_BIG plane 7
12  // 80 x52y114 SB_BIG plane 7
00  // 81 x52y114 SB_DRIVE plane 8,7
48  // 82 x52y114 SB_BIG plane 8
12  // 83 x52y114 SB_BIG plane 8
48  // 84 x52y114 SB_BIG plane 9
12  // 85 x52y114 SB_BIG plane 9
00  // 86 x52y114 SB_DRIVE plane 10,9
48  // 87 x52y114 SB_BIG plane 10
10  // 88 x52y114 SB_BIG plane 10
48  // 89 x52y114 SB_BIG plane 11
12  // 90 x52y114 SB_BIG plane 11
00  // 91 x52y114 SB_DRIVE plane 12,11
41  // 92 x52y114 SB_BIG plane 12
12  // 93 x52y114 SB_BIG plane 12
A8  // 94 x51y113 SB_SML plane 1
82  // 95 x51y113 SB_SML plane 2,1
2A  // 96 x51y113 SB_SML plane 2
A1  // 97 x51y113 SB_SML plane 3
82  // 98 x51y113 SB_SML plane 4,3
20  // 99 x51y113 SB_SML plane 4
A8  // 100 x51y113 SB_SML plane 5
82  // 101 x51y113 SB_SML plane 6,5
6A  // 102 x51y113 SB_SML plane 6
A8  // 103 x51y113 SB_SML plane 7
80  // 104 x51y113 SB_SML plane 8,7
22  // 105 x51y113 SB_SML plane 8
A8  // 106 x51y113 SB_SML plane 9
92  // 107 x51y113 SB_SML plane 10,9
2B  // 108 x51y113 SB_SML plane 10
A8  // 109 x51y113 SB_SML plane 11
82  // 110 x51y113 SB_SML plane 12,11
2A  // 111 x51y113 SB_SML plane 12
4A // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x53y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0132     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
39 // y_sel: 113
A5 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 013A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x53y113 CPE[0]
00  //  1 x53y113 CPE[1]
00  //  2 x53y113 CPE[2]
00  //  3 x53y113 CPE[3]
00  //  4 x53y113 CPE[4]
00  //  5 x53y113 CPE[5]
00  //  6 x53y113 CPE[6]
00  //  7 x53y113 CPE[7]
00  //  8 x53y113 CPE[8]
00  //  9 x53y113 CPE[9]
00  // 10 x53y114 CPE[0]  _a1668  C_////Bridge
00  // 11 x53y114 CPE[1]
00  // 12 x53y114 CPE[2]
00  // 13 x53y114 CPE[3]
00  // 14 x53y114 CPE[4]
00  // 15 x53y114 CPE[5]
00  // 16 x53y114 CPE[6]
00  // 17 x53y114 CPE[7]
00  // 18 x53y114 CPE[8]
00  // 19 x53y114 CPE[9]
00  // 20 x54y113 CPE[0]
00  // 21 x54y113 CPE[1]
00  // 22 x54y113 CPE[2]
00  // 23 x54y113 CPE[3]
00  // 24 x54y113 CPE[4]
00  // 25 x54y113 CPE[5]
00  // 26 x54y113 CPE[6]
00  // 27 x54y113 CPE[7]
00  // 28 x54y113 CPE[8]
00  // 29 x54y113 CPE[9]
00  // 30 x54y114 CPE[0]
00  // 31 x54y114 CPE[1]
00  // 32 x54y114 CPE[2]
00  // 33 x54y114 CPE[3]
00  // 34 x54y114 CPE[4]
00  // 35 x54y114 CPE[5]
00  // 36 x54y114 CPE[6]
00  // 37 x54y114 CPE[7]
00  // 38 x54y114 CPE[8]
00  // 39 x54y114 CPE[9]
00  // 40 x53y113 INMUX plane 2,1
01  // 41 x53y113 INMUX plane 4,3
00  // 42 x53y113 INMUX plane 6,5
00  // 43 x53y113 INMUX plane 8,7
08  // 44 x53y113 INMUX plane 10,9
00  // 45 x53y113 INMUX plane 12,11
00  // 46 x53y114 INMUX plane 2,1
00  // 47 x53y114 INMUX plane 4,3
00  // 48 x53y114 INMUX plane 6,5
29  // 49 x53y114 INMUX plane 8,7
00  // 50 x53y114 INMUX plane 10,9
18  // 51 x53y114 INMUX plane 12,11
00  // 52 x54y113 INMUX plane 2,1
01  // 53 x54y113 INMUX plane 4,3
00  // 54 x54y113 INMUX plane 6,5
00  // 55 x54y113 INMUX plane 8,7
00  // 56 x54y113 INMUX plane 10,9
00  // 57 x54y113 INMUX plane 12,11
00  // 58 x54y114 INMUX plane 2,1
00  // 59 x54y114 INMUX plane 4,3
00  // 60 x54y114 INMUX plane 6,5
00  // 61 x54y114 INMUX plane 8,7
00  // 62 x54y114 INMUX plane 10,9
08  // 63 x54y114 INMUX plane 12,11
00  // 64 x53y113 SB_BIG plane 1
00  // 65 x53y113 SB_BIG plane 1
00  // 66 x53y113 SB_DRIVE plane 2,1
48  // 67 x53y113 SB_BIG plane 2
12  // 68 x53y113 SB_BIG plane 2
50  // 69 x53y113 SB_BIG plane 3
00  // 70 x53y113 SB_BIG plane 3
00  // 71 x53y113 SB_DRIVE plane 4,3
00  // 72 x53y113 SB_BIG plane 4
00  // 73 x53y113 SB_BIG plane 4
00  // 74 x53y113 SB_BIG plane 5
00  // 75 x53y113 SB_BIG plane 5
00  // 76 x53y113 SB_DRIVE plane 6,5
48  // 77 x53y113 SB_BIG plane 6
10  // 78 x53y113 SB_BIG plane 6
00  // 79 x53y113 SB_BIG plane 7
01  // 80 x53y113 SB_BIG plane 7
00  // 81 x53y113 SB_DRIVE plane 8,7
00  // 82 x53y113 SB_BIG plane 8
00  // 83 x53y113 SB_BIG plane 8
00  // 84 x53y113 SB_BIG plane 9
00  // 85 x53y113 SB_BIG plane 9
00  // 86 x53y113 SB_DRIVE plane 10,9
00  // 87 x53y113 SB_BIG plane 10
00  // 88 x53y113 SB_BIG plane 10
00  // 89 x53y113 SB_BIG plane 11
00  // 90 x53y113 SB_BIG plane 11
00  // 91 x53y113 SB_DRIVE plane 12,11
00  // 92 x53y113 SB_BIG plane 12
00  // 93 x53y113 SB_BIG plane 12
00  // 94 x54y114 SB_SML plane 1
80  // 95 x54y114 SB_SML plane 2,1
2A  // 96 x54y114 SB_SML plane 2
00  // 97 x54y114 SB_SML plane 3
00  // 98 x54y114 SB_SML plane 4,3
00  // 99 x54y114 SB_SML plane 4
00  // 100 x54y114 SB_SML plane 5
80  // 101 x54y114 SB_SML plane 6,5
2A  // 102 x54y114 SB_SML plane 6
00  // 103 x54y114 SB_SML plane 7
00  // 104 x54y114 SB_SML plane 8,7
00  // 105 x54y114 SB_SML plane 8
00  // 106 x54y114 SB_SML plane 9
00  // 107 x54y114 SB_SML plane 10,9
00  // 108 x54y114 SB_SML plane 10
00  // 109 x54y114 SB_SML plane 11
00  // 110 x54y114 SB_SML plane 12,11
03  // 111 x54y114 SB_SML plane 12
E3 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x55y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 01B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
39 // y_sel: 113
AD // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 01B8
40 // Length: 64
99 // -- CRC low byte
7A // -- CRC high byte
00  //  0 x55y113 CPE[0]
00  //  1 x55y113 CPE[1]
00  //  2 x55y113 CPE[2]
00  //  3 x55y113 CPE[3]
00  //  4 x55y113 CPE[4]
00  //  5 x55y113 CPE[5]
00  //  6 x55y113 CPE[6]
00  //  7 x55y113 CPE[7]
00  //  8 x55y113 CPE[8]
00  //  9 x55y113 CPE[9]
00  // 10 x55y114 CPE[0]
00  // 11 x55y114 CPE[1]
00  // 12 x55y114 CPE[2]
00  // 13 x55y114 CPE[3]
00  // 14 x55y114 CPE[4]
00  // 15 x55y114 CPE[5]
00  // 16 x55y114 CPE[6]
00  // 17 x55y114 CPE[7]
00  // 18 x55y114 CPE[8]
00  // 19 x55y114 CPE[9]
00  // 20 x56y113 CPE[0]
00  // 21 x56y113 CPE[1]
00  // 22 x56y113 CPE[2]
00  // 23 x56y113 CPE[3]
00  // 24 x56y113 CPE[4]
00  // 25 x56y113 CPE[5]
00  // 26 x56y113 CPE[6]
00  // 27 x56y113 CPE[7]
00  // 28 x56y113 CPE[8]
00  // 29 x56y113 CPE[9]
00  // 30 x56y114 CPE[0]
00  // 31 x56y114 CPE[1]
00  // 32 x56y114 CPE[2]
00  // 33 x56y114 CPE[3]
00  // 34 x56y114 CPE[4]
00  // 35 x56y114 CPE[5]
00  // 36 x56y114 CPE[6]
00  // 37 x56y114 CPE[7]
00  // 38 x56y114 CPE[8]
00  // 39 x56y114 CPE[9]
00  // 40 x55y113 INMUX plane 2,1
01  // 41 x55y113 INMUX plane 4,3
00  // 42 x55y113 INMUX plane 6,5
00  // 43 x55y113 INMUX plane 8,7
00  // 44 x55y113 INMUX plane 10,9
00  // 45 x55y113 INMUX plane 12,11
00  // 46 x55y114 INMUX plane 2,1
00  // 47 x55y114 INMUX plane 4,3
00  // 48 x55y114 INMUX plane 6,5
00  // 49 x55y114 INMUX plane 8,7
00  // 50 x55y114 INMUX plane 10,9
08  // 51 x55y114 INMUX plane 12,11
00  // 52 x56y113 INMUX plane 2,1
00  // 53 x56y113 INMUX plane 4,3
00  // 54 x56y113 INMUX plane 6,5
00  // 55 x56y113 INMUX plane 8,7
00  // 56 x56y113 INMUX plane 10,9
00  // 57 x56y113 INMUX plane 12,11
00  // 58 x56y114 INMUX plane 2,1
00  // 59 x56y114 INMUX plane 4,3
00  // 60 x56y114 INMUX plane 6,5
00  // 61 x56y114 INMUX plane 8,7
00  // 62 x56y114 INMUX plane 10,9
08  // 63 x56y114 INMUX plane 12,11
BD // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x161y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 01FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
39 // y_sel: 113
B3 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0206
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y113
00  // 14 right_edge_EN1 at x163y113
00  // 15 right_edge_EN2 at x163y113
00  // 16 right_edge_EN0 at x163y114
00  // 17 right_edge_EN1 at x163y114
00  // 18 right_edge_EN2 at x163y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y113 SB_BIG plane 1
12  // 65 x161y113 SB_BIG plane 1
00  // 66 x161y113 SB_DRIVE plane 2,1
48  // 67 x161y113 SB_BIG plane 2
12  // 68 x161y113 SB_BIG plane 2
48  // 69 x161y113 SB_BIG plane 3
12  // 70 x161y113 SB_BIG plane 3
00  // 71 x161y113 SB_DRIVE plane 4,3
48  // 72 x161y113 SB_BIG plane 4
12  // 73 x161y113 SB_BIG plane 4
48  // 74 x161y113 SB_BIG plane 5
12  // 75 x161y113 SB_BIG plane 5
00  // 76 x161y113 SB_DRIVE plane 6,5
48  // 77 x161y113 SB_BIG plane 6
12  // 78 x161y113 SB_BIG plane 6
48  // 79 x161y113 SB_BIG plane 7
12  // 80 x161y113 SB_BIG plane 7
00  // 81 x161y113 SB_DRIVE plane 8,7
48  // 82 x161y113 SB_BIG plane 8
12  // 83 x161y113 SB_BIG plane 8
48  // 84 x161y113 SB_BIG plane 9
12  // 85 x161y113 SB_BIG plane 9
00  // 86 x161y113 SB_DRIVE plane 10,9
48  // 87 x161y113 SB_BIG plane 10
12  // 88 x161y113 SB_BIG plane 10
48  // 89 x161y113 SB_BIG plane 11
12  // 90 x161y113 SB_BIG plane 11
00  // 91 x161y113 SB_DRIVE plane 12,11
48  // 92 x161y113 SB_BIG plane 12
12  // 93 x161y113 SB_BIG plane 12
A8  // 94 x162y114 SB_SML plane 1
82  // 95 x162y114 SB_SML plane 2,1
2A  // 96 x162y114 SB_SML plane 2
A8  // 97 x162y114 SB_SML plane 3
82  // 98 x162y114 SB_SML plane 4,3
2A  // 99 x162y114 SB_SML plane 4
A8  // 100 x162y114 SB_SML plane 5
82  // 101 x162y114 SB_SML plane 6,5
2A  // 102 x162y114 SB_SML plane 6
A8  // 103 x162y114 SB_SML plane 7
82  // 104 x162y114 SB_SML plane 8,7
2A  // 105 x162y114 SB_SML plane 8
A8  // 106 x162y114 SB_SML plane 9
82  // 107 x162y114 SB_SML plane 10,9
2A  // 108 x162y114 SB_SML plane 10
A8  // 109 x162y114 SB_SML plane 11
82  // 110 x162y114 SB_SML plane 12,11
2A  // 111 x162y114 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 027C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3A // y_sel: 115
07 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0284
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y115
00  // 14 left_edge_EN1 at x-2y115
00  // 15 left_edge_EN2 at x-2y115
00  // 16 left_edge_EN0 at x-2y116
00  // 17 left_edge_EN1 at x-2y116
00  // 18 left_edge_EN2 at x-2y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y115 SB_BIG plane 1
12  // 65 x-1y115 SB_BIG plane 1
10  // 66 x-1y115 SB_DRIVE plane 2,1
89  // 67 x-1y115 SB_BIG plane 2
25  // 68 x-1y115 SB_BIG plane 2
48  // 69 x-1y115 SB_BIG plane 3
12  // 70 x-1y115 SB_BIG plane 3
00  // 71 x-1y115 SB_DRIVE plane 4,3
48  // 72 x-1y115 SB_BIG plane 4
12  // 73 x-1y115 SB_BIG plane 4
89  // 74 x-1y115 SB_BIG plane 5
25  // 75 x-1y115 SB_BIG plane 5
01  // 76 x-1y115 SB_DRIVE plane 6,5
48  // 77 x-1y115 SB_BIG plane 6
12  // 78 x-1y115 SB_BIG plane 6
48  // 79 x-1y115 SB_BIG plane 7
12  // 80 x-1y115 SB_BIG plane 7
00  // 81 x-1y115 SB_DRIVE plane 8,7
48  // 82 x-1y115 SB_BIG plane 8
12  // 83 x-1y115 SB_BIG plane 8
48  // 84 x-1y115 SB_BIG plane 9
12  // 85 x-1y115 SB_BIG plane 9
00  // 86 x-1y115 SB_DRIVE plane 10,9
48  // 87 x-1y115 SB_BIG plane 10
12  // 88 x-1y115 SB_BIG plane 10
48  // 89 x-1y115 SB_BIG plane 11
12  // 90 x-1y115 SB_BIG plane 11
00  // 91 x-1y115 SB_DRIVE plane 12,11
48  // 92 x-1y115 SB_BIG plane 12
12  // 93 x-1y115 SB_BIG plane 12
A8  // 94 x0y116 SB_SML plane 1
82  // 95 x0y116 SB_SML plane 2,1
2A  // 96 x0y116 SB_SML plane 2
A8  // 97 x0y116 SB_SML plane 3
82  // 98 x0y116 SB_SML plane 4,3
2A  // 99 x0y116 SB_SML plane 4
A8  // 100 x0y116 SB_SML plane 5
82  // 101 x0y116 SB_SML plane 6,5
2A  // 102 x0y116 SB_SML plane 6
A8  // 103 x0y116 SB_SML plane 7
82  // 104 x0y116 SB_SML plane 8,7
2A  // 105 x0y116 SB_SML plane 8
A8  // 106 x0y116 SB_SML plane 9
82  // 107 x0y116 SB_SML plane 10,9
2A  // 108 x0y116 SB_SML plane 10
A8  // 109 x0y116 SB_SML plane 11
82  // 110 x0y116 SB_SML plane 12,11
2A  // 111 x0y116 SB_SML plane 12
48 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 02FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
3A // y_sel: 115
DF // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0302
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x1y115 CPE[0]
00  //  1 x1y115 CPE[1]
00  //  2 x1y115 CPE[2]
00  //  3 x1y115 CPE[3]
00  //  4 x1y115 CPE[4]
00  //  5 x1y115 CPE[5]
00  //  6 x1y115 CPE[6]
00  //  7 x1y115 CPE[7]
00  //  8 x1y115 CPE[8]
00  //  9 x1y115 CPE[9]
00  // 10 x1y116 CPE[0]
00  // 11 x1y116 CPE[1]
00  // 12 x1y116 CPE[2]
00  // 13 x1y116 CPE[3]
00  // 14 x1y116 CPE[4]
00  // 15 x1y116 CPE[5]
00  // 16 x1y116 CPE[6]
00  // 17 x1y116 CPE[7]
00  // 18 x1y116 CPE[8]
00  // 19 x1y116 CPE[9]
00  // 20 x2y115 CPE[0]
00  // 21 x2y115 CPE[1]
00  // 22 x2y115 CPE[2]
00  // 23 x2y115 CPE[3]
00  // 24 x2y115 CPE[4]
00  // 25 x2y115 CPE[5]
00  // 26 x2y115 CPE[6]
00  // 27 x2y115 CPE[7]
00  // 28 x2y115 CPE[8]
00  // 29 x2y115 CPE[9]
00  // 30 x2y116 CPE[0]
00  // 31 x2y116 CPE[1]
00  // 32 x2y116 CPE[2]
00  // 33 x2y116 CPE[3]
00  // 34 x2y116 CPE[4]
00  // 35 x2y116 CPE[5]
00  // 36 x2y116 CPE[6]
00  // 37 x2y116 CPE[7]
00  // 38 x2y116 CPE[8]
00  // 39 x2y116 CPE[9]
08  // 40 x1y115 INMUX plane 2,1
00  // 41 x1y115 INMUX plane 4,3
01  // 42 x1y115 INMUX plane 6,5
EE // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x11y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0333     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
3A // y_sel: 115
D7 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 033B
4B // Length: 75
4A // -- CRC low byte
C4 // -- CRC high byte
00  //  0 x11y115 CPE[0]
00  //  1 x11y115 CPE[1]
00  //  2 x11y115 CPE[2]
00  //  3 x11y115 CPE[3]
00  //  4 x11y115 CPE[4]
00  //  5 x11y115 CPE[5]
00  //  6 x11y115 CPE[6]
00  //  7 x11y115 CPE[7]
00  //  8 x11y115 CPE[8]
00  //  9 x11y115 CPE[9]
00  // 10 x11y116 CPE[0]
00  // 11 x11y116 CPE[1]
00  // 12 x11y116 CPE[2]
00  // 13 x11y116 CPE[3]
00  // 14 x11y116 CPE[4]
00  // 15 x11y116 CPE[5]
00  // 16 x11y116 CPE[6]
00  // 17 x11y116 CPE[7]
00  // 18 x11y116 CPE[8]
00  // 19 x11y116 CPE[9]
00  // 20 x12y115 CPE[0]
00  // 21 x12y115 CPE[1]
00  // 22 x12y115 CPE[2]
00  // 23 x12y115 CPE[3]
00  // 24 x12y115 CPE[4]
00  // 25 x12y115 CPE[5]
00  // 26 x12y115 CPE[6]
00  // 27 x12y115 CPE[7]
00  // 28 x12y115 CPE[8]
00  // 29 x12y115 CPE[9]
00  // 30 x12y116 CPE[0]
00  // 31 x12y116 CPE[1]
00  // 32 x12y116 CPE[2]
00  // 33 x12y116 CPE[3]
00  // 34 x12y116 CPE[4]
00  // 35 x12y116 CPE[5]
00  // 36 x12y116 CPE[6]
00  // 37 x12y116 CPE[7]
00  // 38 x12y116 CPE[8]
00  // 39 x12y116 CPE[9]
00  // 40 x11y115 INMUX plane 2,1
00  // 41 x11y115 INMUX plane 4,3
00  // 42 x11y115 INMUX plane 6,5
00  // 43 x11y115 INMUX plane 8,7
00  // 44 x11y115 INMUX plane 10,9
00  // 45 x11y115 INMUX plane 12,11
00  // 46 x11y116 INMUX plane 2,1
00  // 47 x11y116 INMUX plane 4,3
00  // 48 x11y116 INMUX plane 6,5
00  // 49 x11y116 INMUX plane 8,7
00  // 50 x11y116 INMUX plane 10,9
00  // 51 x11y116 INMUX plane 12,11
00  // 52 x12y115 INMUX plane 2,1
00  // 53 x12y115 INMUX plane 4,3
01  // 54 x12y115 INMUX plane 6,5
00  // 55 x12y115 INMUX plane 8,7
00  // 56 x12y115 INMUX plane 10,9
00  // 57 x12y115 INMUX plane 12,11
00  // 58 x12y116 INMUX plane 2,1
00  // 59 x12y116 INMUX plane 4,3
00  // 60 x12y116 INMUX plane 6,5
00  // 61 x12y116 INMUX plane 8,7
00  // 62 x12y116 INMUX plane 10,9
00  // 63 x12y116 INMUX plane 12,11
00  // 64 x11y115 SB_BIG plane 1
00  // 65 x11y115 SB_BIG plane 1
00  // 66 x11y115 SB_DRIVE plane 2,1
00  // 67 x11y115 SB_BIG plane 2
00  // 68 x11y115 SB_BIG plane 2
00  // 69 x11y115 SB_BIG plane 3
00  // 70 x11y115 SB_BIG plane 3
00  // 71 x11y115 SB_DRIVE plane 4,3
00  // 72 x11y115 SB_BIG plane 4
00  // 73 x11y115 SB_BIG plane 4
29  // 74 x11y115 SB_BIG plane 5
84 // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x13y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 038C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
3A // y_sel: 115
0F // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0394
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x13y115 CPE[0]
00  //  1 x13y115 CPE[1]
00  //  2 x13y115 CPE[2]
00  //  3 x13y115 CPE[3]
00  //  4 x13y115 CPE[4]
00  //  5 x13y115 CPE[5]
00  //  6 x13y115 CPE[6]
00  //  7 x13y115 CPE[7]
00  //  8 x13y115 CPE[8]
00  //  9 x13y115 CPE[9]
00  // 10 x13y116 CPE[0]
00  // 11 x13y116 CPE[1]
00  // 12 x13y116 CPE[2]
00  // 13 x13y116 CPE[3]
00  // 14 x13y116 CPE[4]
00  // 15 x13y116 CPE[5]
00  // 16 x13y116 CPE[6]
00  // 17 x13y116 CPE[7]
00  // 18 x13y116 CPE[8]
00  // 19 x13y116 CPE[9]
00  // 20 x14y115 CPE[0]
00  // 21 x14y115 CPE[1]
00  // 22 x14y115 CPE[2]
00  // 23 x14y115 CPE[3]
00  // 24 x14y115 CPE[4]
00  // 25 x14y115 CPE[5]
00  // 26 x14y115 CPE[6]
00  // 27 x14y115 CPE[7]
00  // 28 x14y115 CPE[8]
00  // 29 x14y115 CPE[9]
00  // 30 x14y116 CPE[0]
00  // 31 x14y116 CPE[1]
00  // 32 x14y116 CPE[2]
00  // 33 x14y116 CPE[3]
00  // 34 x14y116 CPE[4]
00  // 35 x14y116 CPE[5]
00  // 36 x14y116 CPE[6]
00  // 37 x14y116 CPE[7]
00  // 38 x14y116 CPE[8]
00  // 39 x14y116 CPE[9]
00  // 40 x13y115 INMUX plane 2,1
00  // 41 x13y115 INMUX plane 4,3
01  // 42 x13y115 INMUX plane 6,5
2C // -- CRC low byte
21 // -- CRC high byte


// Config Latches on x15y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 03C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
3A // y_sel: 115
C7 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 03CD
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x15y115 CPE[0]
00  //  1 x15y115 CPE[1]
00  //  2 x15y115 CPE[2]
00  //  3 x15y115 CPE[3]
00  //  4 x15y115 CPE[4]
00  //  5 x15y115 CPE[5]
00  //  6 x15y115 CPE[6]
00  //  7 x15y115 CPE[7]
00  //  8 x15y115 CPE[8]
00  //  9 x15y115 CPE[9]
00  // 10 x15y116 CPE[0]
00  // 11 x15y116 CPE[1]
00  // 12 x15y116 CPE[2]
00  // 13 x15y116 CPE[3]
00  // 14 x15y116 CPE[4]
00  // 15 x15y116 CPE[5]
00  // 16 x15y116 CPE[6]
00  // 17 x15y116 CPE[7]
00  // 18 x15y116 CPE[8]
00  // 19 x15y116 CPE[9]
00  // 20 x16y115 CPE[0]
00  // 21 x16y115 CPE[1]
00  // 22 x16y115 CPE[2]
00  // 23 x16y115 CPE[3]
00  // 24 x16y115 CPE[4]
00  // 25 x16y115 CPE[5]
00  // 26 x16y115 CPE[6]
00  // 27 x16y115 CPE[7]
00  // 28 x16y115 CPE[8]
00  // 29 x16y115 CPE[9]
00  // 30 x16y116 CPE[0]
00  // 31 x16y116 CPE[1]
00  // 32 x16y116 CPE[2]
00  // 33 x16y116 CPE[3]
00  // 34 x16y116 CPE[4]
00  // 35 x16y116 CPE[5]
00  // 36 x16y116 CPE[6]
00  // 37 x16y116 CPE[7]
00  // 38 x16y116 CPE[8]
00  // 39 x16y116 CPE[9]
00  // 40 x15y115 INMUX plane 2,1
00  // 41 x15y115 INMUX plane 4,3
00  // 42 x15y115 INMUX plane 6,5
00  // 43 x15y115 INMUX plane 8,7
00  // 44 x15y115 INMUX plane 10,9
00  // 45 x15y115 INMUX plane 12,11
00  // 46 x15y116 INMUX plane 2,1
00  // 47 x15y116 INMUX plane 4,3
00  // 48 x15y116 INMUX plane 6,5
00  // 49 x15y116 INMUX plane 8,7
00  // 50 x15y116 INMUX plane 10,9
00  // 51 x15y116 INMUX plane 12,11
00  // 52 x16y115 INMUX plane 2,1
00  // 53 x16y115 INMUX plane 4,3
00  // 54 x16y115 INMUX plane 6,5
00  // 55 x16y115 INMUX plane 8,7
00  // 56 x16y115 INMUX plane 10,9
00  // 57 x16y115 INMUX plane 12,11
00  // 58 x16y116 INMUX plane 2,1
00  // 59 x16y116 INMUX plane 4,3
00  // 60 x16y116 INMUX plane 6,5
00  // 61 x16y116 INMUX plane 8,7
00  // 62 x16y116 INMUX plane 10,9
00  // 63 x16y116 INMUX plane 12,11
00  // 64 x15y115 SB_BIG plane 1
00  // 65 x15y115 SB_BIG plane 1
00  // 66 x15y115 SB_DRIVE plane 2,1
00  // 67 x15y115 SB_BIG plane 2
00  // 68 x15y115 SB_BIG plane 2
00  // 69 x15y115 SB_BIG plane 3
00  // 70 x15y115 SB_BIG plane 3
00  // 71 x15y115 SB_DRIVE plane 4,3
00  // 72 x15y115 SB_BIG plane 4
00  // 73 x15y115 SB_BIG plane 4
00  // 74 x15y115 SB_BIG plane 5
00  // 75 x15y115 SB_BIG plane 5
04  // 76 x15y115 SB_DRIVE plane 6,5
59 // -- CRC low byte
1F // -- CRC high byte


// Config Latches on x19y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0420     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
3A // y_sel: 115
77 // -- CRC low byte
9F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0428
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x19y115 CPE[0]
00  //  1 x19y115 CPE[1]
00  //  2 x19y115 CPE[2]
00  //  3 x19y115 CPE[3]
00  //  4 x19y115 CPE[4]
00  //  5 x19y115 CPE[5]
00  //  6 x19y115 CPE[6]
00  //  7 x19y115 CPE[7]
00  //  8 x19y115 CPE[8]
00  //  9 x19y115 CPE[9]
00  // 10 x19y116 CPE[0]
00  // 11 x19y116 CPE[1]
00  // 12 x19y116 CPE[2]
00  // 13 x19y116 CPE[3]
00  // 14 x19y116 CPE[4]
00  // 15 x19y116 CPE[5]
00  // 16 x19y116 CPE[6]
00  // 17 x19y116 CPE[7]
00  // 18 x19y116 CPE[8]
00  // 19 x19y116 CPE[9]
00  // 20 x20y115 CPE[0]
00  // 21 x20y115 CPE[1]
00  // 22 x20y115 CPE[2]
00  // 23 x20y115 CPE[3]
00  // 24 x20y115 CPE[4]
00  // 25 x20y115 CPE[5]
00  // 26 x20y115 CPE[6]
00  // 27 x20y115 CPE[7]
00  // 28 x20y115 CPE[8]
00  // 29 x20y115 CPE[9]
00  // 30 x20y116 CPE[0]
00  // 31 x20y116 CPE[1]
00  // 32 x20y116 CPE[2]
00  // 33 x20y116 CPE[3]
00  // 34 x20y116 CPE[4]
00  // 35 x20y116 CPE[5]
00  // 36 x20y116 CPE[6]
00  // 37 x20y116 CPE[7]
00  // 38 x20y116 CPE[8]
00  // 39 x20y116 CPE[9]
00  // 40 x19y115 INMUX plane 2,1
00  // 41 x19y115 INMUX plane 4,3
00  // 42 x19y115 INMUX plane 6,5
00  // 43 x19y115 INMUX plane 8,7
00  // 44 x19y115 INMUX plane 10,9
00  // 45 x19y115 INMUX plane 12,11
00  // 46 x19y116 INMUX plane 2,1
00  // 47 x19y116 INMUX plane 4,3
00  // 48 x19y116 INMUX plane 6,5
02  // 49 x19y116 INMUX plane 8,7
00  // 50 x19y116 INMUX plane 10,9
00  // 51 x19y116 INMUX plane 12,11
08  // 52 x20y115 INMUX plane 2,1
00  // 53 x20y115 INMUX plane 4,3
00  // 54 x20y115 INMUX plane 6,5
00  // 55 x20y115 INMUX plane 8,7
20  // 56 x20y115 INMUX plane 10,9
00  // 57 x20y115 INMUX plane 12,11
00  // 58 x20y116 INMUX plane 2,1
00  // 59 x20y116 INMUX plane 4,3
00  // 60 x20y116 INMUX plane 6,5
00  // 61 x20y116 INMUX plane 8,7
00  // 62 x20y116 INMUX plane 10,9
00  // 63 x20y116 INMUX plane 12,11
00  // 64 x19y115 SB_BIG plane 1
00  // 65 x19y115 SB_BIG plane 1
00  // 66 x19y115 SB_DRIVE plane 2,1
39  // 67 x19y115 SB_BIG plane 2
00  // 68 x19y115 SB_BIG plane 2
00  // 69 x19y115 SB_BIG plane 3
00  // 70 x19y115 SB_BIG plane 3
00  // 71 x19y115 SB_DRIVE plane 4,3
00  // 72 x19y115 SB_BIG plane 4
00  // 73 x19y115 SB_BIG plane 4
39  // 74 x19y115 SB_BIG plane 5
00  // 75 x19y115 SB_BIG plane 5
00  // 76 x19y115 SB_DRIVE plane 6,5
00  // 77 x19y115 SB_BIG plane 6
00  // 78 x19y115 SB_BIG plane 6
00  // 79 x19y115 SB_BIG plane 7
00  // 80 x19y115 SB_BIG plane 7
00  // 81 x19y115 SB_DRIVE plane 8,7
00  // 82 x19y115 SB_BIG plane 8
00  // 83 x19y115 SB_BIG plane 8
00  // 84 x19y115 SB_BIG plane 9
00  // 85 x19y115 SB_BIG plane 9
00  // 86 x19y115 SB_DRIVE plane 10,9
00  // 87 x19y115 SB_BIG plane 10
00  // 88 x19y115 SB_BIG plane 10
00  // 89 x19y115 SB_BIG plane 11
00  // 90 x19y115 SB_BIG plane 11
00  // 91 x19y115 SB_DRIVE plane 12,11
00  // 92 x19y115 SB_BIG plane 12
00  // 93 x19y115 SB_BIG plane 12
00  // 94 x20y116 SB_SML plane 1
00  // 95 x20y116 SB_SML plane 2,1
00  // 96 x20y116 SB_SML plane 2
00  // 97 x20y116 SB_SML plane 3
00  // 98 x20y116 SB_SML plane 4,3
00  // 99 x20y116 SB_SML plane 4
00  // 100 x20y116 SB_SML plane 5
00  // 101 x20y116 SB_SML plane 6,5
00  // 102 x20y116 SB_SML plane 6
80  // 103 x20y116 SB_SML plane 7
01  // 104 x20y116 SB_SML plane 8,7
D7 // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x21y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0497     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3A // y_sel: 115
AF // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 049F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x21y115 CPE[0]
00  //  1 x21y115 CPE[1]
00  //  2 x21y115 CPE[2]
00  //  3 x21y115 CPE[3]
00  //  4 x21y115 CPE[4]
00  //  5 x21y115 CPE[5]
00  //  6 x21y115 CPE[6]
00  //  7 x21y115 CPE[7]
00  //  8 x21y115 CPE[8]
00  //  9 x21y115 CPE[9]
00  // 10 x21y116 CPE[0]  net1 = net2: _a499  C_AND/D//AND/D
00  // 11 x21y116 CPE[1]
00  // 12 x21y116 CPE[2]
00  // 13 x21y116 CPE[3]
00  // 14 x21y116 CPE[4]
00  // 15 x21y116 CPE[5]
00  // 16 x21y116 CPE[6]
00  // 17 x21y116 CPE[7]
00  // 18 x21y116 CPE[8]
00  // 19 x21y116 CPE[9]
00  // 20 x22y115 CPE[0]
00  // 21 x22y115 CPE[1]
00  // 22 x22y115 CPE[2]
00  // 23 x22y115 CPE[3]
00  // 24 x22y115 CPE[4]
00  // 25 x22y115 CPE[5]
00  // 26 x22y115 CPE[6]
00  // 27 x22y115 CPE[7]
00  // 28 x22y115 CPE[8]
00  // 29 x22y115 CPE[9]
00  // 30 x22y116 CPE[0]  net1 = net2: _a503  C_AND/D//AND/D
00  // 31 x22y116 CPE[1]
00  // 32 x22y116 CPE[2]
00  // 33 x22y116 CPE[3]
00  // 34 x22y116 CPE[4]
00  // 35 x22y116 CPE[5]
00  // 36 x22y116 CPE[6]
00  // 37 x22y116 CPE[7]
00  // 38 x22y116 CPE[8]
00  // 39 x22y116 CPE[9]
08  // 40 x21y115 INMUX plane 2,1
00  // 41 x21y115 INMUX plane 4,3
00  // 42 x21y115 INMUX plane 6,5
00  // 43 x21y115 INMUX plane 8,7
08  // 44 x21y115 INMUX plane 10,9
00  // 45 x21y115 INMUX plane 12,11
3E  // 46 x21y116 INMUX plane 2,1
00  // 47 x21y116 INMUX plane 4,3
0C  // 48 x21y116 INMUX plane 6,5
00  // 49 x21y116 INMUX plane 8,7
23  // 50 x21y116 INMUX plane 10,9
00  // 51 x21y116 INMUX plane 12,11
08  // 52 x22y115 INMUX plane 2,1
00  // 53 x22y115 INMUX plane 4,3
00  // 54 x22y115 INMUX plane 6,5
00  // 55 x22y115 INMUX plane 8,7
00  // 56 x22y115 INMUX plane 10,9
00  // 57 x22y115 INMUX plane 12,11
3E  // 58 x22y116 INMUX plane 2,1
00  // 59 x22y116 INMUX plane 4,3
0C  // 60 x22y116 INMUX plane 6,5
00  // 61 x22y116 INMUX plane 8,7
23  // 62 x22y116 INMUX plane 10,9
00  // 63 x22y116 INMUX plane 12,11
C9  // 64 x22y116 SB_BIG plane 1
00  // 65 x22y116 SB_BIG plane 1
00  // 66 x22y116 SB_DRIVE plane 2,1
56  // 67 x22y116 SB_BIG plane 2
34  // 68 x22y116 SB_BIG plane 2
0E  // 69 x22y116 SB_BIG plane 3
20  // 70 x22y116 SB_BIG plane 3
01  // 71 x22y116 SB_DRIVE plane 4,3
48  // 72 x22y116 SB_BIG plane 4
12  // 73 x22y116 SB_BIG plane 4
80  // 74 x22y116 SB_BIG plane 5
00  // 75 x22y116 SB_BIG plane 5
00  // 76 x22y116 SB_DRIVE plane 6,5
48  // 77 x22y116 SB_BIG plane 6
12  // 78 x22y116 SB_BIG plane 6
00  // 79 x22y116 SB_BIG plane 7
20  // 80 x22y116 SB_BIG plane 7
00  // 81 x22y116 SB_DRIVE plane 8,7
48  // 82 x22y116 SB_BIG plane 8
12  // 83 x22y116 SB_BIG plane 8
00  // 84 x22y116 SB_BIG plane 9
00  // 85 x22y116 SB_BIG plane 9
00  // 86 x22y116 SB_DRIVE plane 10,9
00  // 87 x22y116 SB_BIG plane 10
00  // 88 x22y116 SB_BIG plane 10
00  // 89 x22y116 SB_BIG plane 11
00  // 90 x22y116 SB_BIG plane 11
00  // 91 x22y116 SB_DRIVE plane 12,11
00  // 92 x22y116 SB_BIG plane 12
00  // 93 x22y116 SB_BIG plane 12
02  // 94 x21y115 SB_SML plane 1
03  // 95 x21y115 SB_SML plane 2,1
15  // 96 x21y115 SB_SML plane 2
61  // 97 x21y115 SB_SML plane 3
80  // 98 x21y115 SB_SML plane 4,3
0A  // 99 x21y115 SB_SML plane 4
00  // 100 x21y115 SB_SML plane 5
80  // 101 x21y115 SB_SML plane 6,5
0C  // 102 x21y115 SB_SML plane 6
00  // 103 x21y115 SB_SML plane 7
80  // 104 x21y115 SB_SML plane 8,7
0A  // 105 x21y115 SB_SML plane 8
07 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x23y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 050F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3A // y_sel: 115
A7 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0517
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x23y115 CPE[0]  net1 = net2: _a1022  C_AND/D//AND/D
00  //  1 x23y115 CPE[1]
00  //  2 x23y115 CPE[2]
00  //  3 x23y115 CPE[3]
00  //  4 x23y115 CPE[4]
00  //  5 x23y115 CPE[5]
00  //  6 x23y115 CPE[6]
00  //  7 x23y115 CPE[7]
00  //  8 x23y115 CPE[8]
00  //  9 x23y115 CPE[9]
00  // 10 x23y116 CPE[0]
00  // 11 x23y116 CPE[1]
00  // 12 x23y116 CPE[2]
00  // 13 x23y116 CPE[3]
00  // 14 x23y116 CPE[4]
00  // 15 x23y116 CPE[5]
00  // 16 x23y116 CPE[6]
00  // 17 x23y116 CPE[7]
00  // 18 x23y116 CPE[8]
00  // 19 x23y116 CPE[9]
00  // 20 x24y115 CPE[0]
00  // 21 x24y115 CPE[1]
00  // 22 x24y115 CPE[2]
00  // 23 x24y115 CPE[3]
00  // 24 x24y115 CPE[4]
00  // 25 x24y115 CPE[5]
00  // 26 x24y115 CPE[6]
00  // 27 x24y115 CPE[7]
00  // 28 x24y115 CPE[8]
00  // 29 x24y115 CPE[9]
00  // 30 x24y116 CPE[0]  net1 = net2: _a505  C_AND/D//AND/D
00  // 31 x24y116 CPE[1]
00  // 32 x24y116 CPE[2]
00  // 33 x24y116 CPE[3]
00  // 34 x24y116 CPE[4]
00  // 35 x24y116 CPE[5]
00  // 36 x24y116 CPE[6]
00  // 37 x24y116 CPE[7]
00  // 38 x24y116 CPE[8]
00  // 39 x24y116 CPE[9]
04  // 40 x23y115 INMUX plane 2,1
00  // 41 x23y115 INMUX plane 4,3
04  // 42 x23y115 INMUX plane 6,5
28  // 43 x23y115 INMUX plane 8,7
29  // 44 x23y115 INMUX plane 10,9
00  // 45 x23y115 INMUX plane 12,11
01  // 46 x23y116 INMUX plane 2,1
01  // 47 x23y116 INMUX plane 4,3
00  // 48 x23y116 INMUX plane 6,5
00  // 49 x23y116 INMUX plane 8,7
00  // 50 x23y116 INMUX plane 10,9
00  // 51 x23y116 INMUX plane 12,11
08  // 52 x24y115 INMUX plane 2,1
12  // 53 x24y115 INMUX plane 4,3
40  // 54 x24y115 INMUX plane 6,5
44  // 55 x24y115 INMUX plane 8,7
60  // 56 x24y115 INMUX plane 10,9
50  // 57 x24y115 INMUX plane 12,11
20  // 58 x24y116 INMUX plane 2,1
01  // 59 x24y116 INMUX plane 4,3
74  // 60 x24y116 INMUX plane 6,5
68  // 61 x24y116 INMUX plane 8,7
5B  // 62 x24y116 INMUX plane 10,9
40  // 63 x24y116 INMUX plane 12,11
48  // 64 x23y115 SB_BIG plane 1
10  // 65 x23y115 SB_BIG plane 1
00  // 66 x23y115 SB_DRIVE plane 2,1
0B  // 67 x23y115 SB_BIG plane 2
20  // 68 x23y115 SB_BIG plane 2
00  // 69 x23y115 SB_BIG plane 3
00  // 70 x23y115 SB_BIG plane 3
00  // 71 x23y115 SB_DRIVE plane 4,3
48  // 72 x23y115 SB_BIG plane 4
02  // 73 x23y115 SB_BIG plane 4
69  // 74 x23y115 SB_BIG plane 5
12  // 75 x23y115 SB_BIG plane 5
00  // 76 x23y115 SB_DRIVE plane 6,5
00  // 77 x23y115 SB_BIG plane 6
00  // 78 x23y115 SB_BIG plane 6
00  // 79 x23y115 SB_BIG plane 7
00  // 80 x23y115 SB_BIG plane 7
00  // 81 x23y115 SB_DRIVE plane 8,7
92  // 82 x23y115 SB_BIG plane 8
20  // 83 x23y115 SB_BIG plane 8
00  // 84 x23y115 SB_BIG plane 9
50  // 85 x23y115 SB_BIG plane 9
00  // 86 x23y115 SB_DRIVE plane 10,9
00  // 87 x23y115 SB_BIG plane 10
00  // 88 x23y115 SB_BIG plane 10
00  // 89 x23y115 SB_BIG plane 11
00  // 90 x23y115 SB_BIG plane 11
00  // 91 x23y115 SB_DRIVE plane 12,11
00  // 92 x23y115 SB_BIG plane 12
00  // 93 x23y115 SB_BIG plane 12
69  // 94 x24y116 SB_SML plane 1
01  // 95 x24y116 SB_SML plane 2,1
40  // 96 x24y116 SB_SML plane 2
00  // 97 x24y116 SB_SML plane 3
80  // 98 x24y116 SB_SML plane 4,3
2A  // 99 x24y116 SB_SML plane 4
A8  // 100 x24y116 SB_SML plane 5
00  // 101 x24y116 SB_SML plane 6,5
00  // 102 x24y116 SB_SML plane 6
00  // 103 x24y116 SB_SML plane 7
81  // 104 x24y116 SB_SML plane 8,7
2A  // 105 x24y116 SB_SML plane 8
00  // 106 x24y116 SB_SML plane 9
00  // 107 x24y116 SB_SML plane 10,9
40  // 108 x24y116 SB_SML plane 10
07 // -- CRC low byte
D2 // -- CRC high byte


// Config Latches on x25y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 058A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3A // y_sel: 115
7F // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0592
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y115 CPE[0]
00  //  1 x25y115 CPE[1]
00  //  2 x25y115 CPE[2]
00  //  3 x25y115 CPE[3]
00  //  4 x25y115 CPE[4]
00  //  5 x25y115 CPE[5]
00  //  6 x25y115 CPE[6]
00  //  7 x25y115 CPE[7]
00  //  8 x25y115 CPE[8]
00  //  9 x25y115 CPE[9]
00  // 10 x25y116 CPE[0]  _a235  C_AND////    
00  // 11 x25y116 CPE[1]
00  // 12 x25y116 CPE[2]
00  // 13 x25y116 CPE[3]
00  // 14 x25y116 CPE[4]
00  // 15 x25y116 CPE[5]
00  // 16 x25y116 CPE[6]
00  // 17 x25y116 CPE[7]
00  // 18 x25y116 CPE[8]
00  // 19 x25y116 CPE[9]
00  // 20 x26y115 CPE[0]  net1 = net2: _a747  C_ADDF2/D//ADDF2/
00  // 21 x26y115 CPE[1]
00  // 22 x26y115 CPE[2]
00  // 23 x26y115 CPE[3]
00  // 24 x26y115 CPE[4]
00  // 25 x26y115 CPE[5]
00  // 26 x26y115 CPE[6]
00  // 27 x26y115 CPE[7]
00  // 28 x26y115 CPE[8]
00  // 29 x26y115 CPE[9]
00  // 30 x26y116 CPE[0]  net1 = net2: _a750  C_ADDF2/D//ADDF2/
00  // 31 x26y116 CPE[1]
00  // 32 x26y116 CPE[2]
00  // 33 x26y116 CPE[3]
00  // 34 x26y116 CPE[4]
00  // 35 x26y116 CPE[5]
00  // 36 x26y116 CPE[6]
00  // 37 x26y116 CPE[7]
00  // 38 x26y116 CPE[8]
00  // 39 x26y116 CPE[9]
00  // 40 x25y115 INMUX plane 2,1
08  // 41 x25y115 INMUX plane 4,3
01  // 42 x25y115 INMUX plane 6,5
08  // 43 x25y115 INMUX plane 8,7
20  // 44 x25y115 INMUX plane 10,9
08  // 45 x25y115 INMUX plane 12,11
11  // 46 x25y116 INMUX plane 2,1
24  // 47 x25y116 INMUX plane 4,3
3F  // 48 x25y116 INMUX plane 6,5
3C  // 49 x25y116 INMUX plane 8,7
21  // 50 x25y116 INMUX plane 10,9
20  // 51 x25y116 INMUX plane 12,11
30  // 52 x26y115 INMUX plane 2,1
00  // 53 x26y115 INMUX plane 4,3
20  // 54 x26y115 INMUX plane 6,5
20  // 55 x26y115 INMUX plane 8,7
23  // 56 x26y115 INMUX plane 10,9
C0  // 57 x26y115 INMUX plane 12,11
21  // 58 x26y116 INMUX plane 2,1
00  // 59 x26y116 INMUX plane 4,3
00  // 60 x26y116 INMUX plane 6,5
38  // 61 x26y116 INMUX plane 8,7
23  // 62 x26y116 INMUX plane 10,9
E8  // 63 x26y116 INMUX plane 12,11
11  // 64 x26y116 SB_BIG plane 1
00  // 65 x26y116 SB_BIG plane 1
00  // 66 x26y116 SB_DRIVE plane 2,1
48  // 67 x26y116 SB_BIG plane 2
14  // 68 x26y116 SB_BIG plane 2
48  // 69 x26y116 SB_BIG plane 3
12  // 70 x26y116 SB_BIG plane 3
00  // 71 x26y116 SB_DRIVE plane 4,3
88  // 72 x26y116 SB_BIG plane 4
12  // 73 x26y116 SB_BIG plane 4
80  // 74 x26y116 SB_BIG plane 5
00  // 75 x26y116 SB_BIG plane 5
80  // 76 x26y116 SB_DRIVE plane 6,5
48  // 77 x26y116 SB_BIG plane 6
02  // 78 x26y116 SB_BIG plane 6
48  // 79 x26y116 SB_BIG plane 7
10  // 80 x26y116 SB_BIG plane 7
00  // 81 x26y116 SB_DRIVE plane 8,7
CC  // 82 x26y116 SB_BIG plane 8
24  // 83 x26y116 SB_BIG plane 8
00  // 84 x26y116 SB_BIG plane 9
50  // 85 x26y116 SB_BIG plane 9
00  // 86 x26y116 SB_DRIVE plane 10,9
00  // 87 x26y116 SB_BIG plane 10
00  // 88 x26y116 SB_BIG plane 10
00  // 89 x26y116 SB_BIG plane 11
00  // 90 x26y116 SB_BIG plane 11
00  // 91 x26y116 SB_DRIVE plane 12,11
01  // 92 x26y116 SB_BIG plane 12
00  // 93 x26y116 SB_BIG plane 12
41  // 94 x25y115 SB_SML plane 1
80  // 95 x25y115 SB_SML plane 2,1
2A  // 96 x25y115 SB_SML plane 2
48  // 97 x25y115 SB_SML plane 3
83  // 98 x25y115 SB_SML plane 4,3
36  // 99 x25y115 SB_SML plane 4
00  // 100 x25y115 SB_SML plane 5
80  // 101 x25y115 SB_SML plane 6,5
2A  // 102 x25y115 SB_SML plane 6
82  // 103 x25y115 SB_SML plane 7
82  // 104 x25y115 SB_SML plane 8,7
2E  // 105 x25y115 SB_SML plane 8
6B  // 106 x25y115 SB_SML plane 9
04  // 107 x25y115 SB_SML plane 10,9
00  // 108 x25y115 SB_SML plane 10
00  // 109 x25y115 SB_SML plane 11
00  // 110 x25y115 SB_SML plane 12,11
50  // 111 x25y115 SB_SML plane 12
22 // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x27y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0608     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3A // y_sel: 115
17 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0610
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x27y115 CPE[0]  _a237  C_AND////    _a918  C_///AND/D
00  //  1 x27y115 CPE[1]
00  //  2 x27y115 CPE[2]
00  //  3 x27y115 CPE[3]
00  //  4 x27y115 CPE[4]
00  //  5 x27y115 CPE[5]
00  //  6 x27y115 CPE[6]
00  //  7 x27y115 CPE[7]
00  //  8 x27y115 CPE[8]
00  //  9 x27y115 CPE[9]
00  // 10 x27y116 CPE[0]  _a1145  C_MX4b////    _a1624  C_////Bridge
00  // 11 x27y116 CPE[1]
00  // 12 x27y116 CPE[2]
00  // 13 x27y116 CPE[3]
00  // 14 x27y116 CPE[4]
00  // 15 x27y116 CPE[5]
00  // 16 x27y116 CPE[6]
00  // 17 x27y116 CPE[7]
00  // 18 x27y116 CPE[8]
00  // 19 x27y116 CPE[9]
00  // 20 x28y115 CPE[0]  _a1627  C_////Bridge
00  // 21 x28y115 CPE[1]
00  // 22 x28y115 CPE[2]
00  // 23 x28y115 CPE[3]
00  // 24 x28y115 CPE[4]
00  // 25 x28y115 CPE[5]
00  // 26 x28y115 CPE[6]
00  // 27 x28y115 CPE[7]
00  // 28 x28y115 CPE[8]
00  // 29 x28y115 CPE[9]
00  // 30 x28y116 CPE[0]  net1 = net2: _a300  C_ORAND/D//ORAND/D
00  // 31 x28y116 CPE[1]
00  // 32 x28y116 CPE[2]
00  // 33 x28y116 CPE[3]
00  // 34 x28y116 CPE[4]
00  // 35 x28y116 CPE[5]
00  // 36 x28y116 CPE[6]
00  // 37 x28y116 CPE[7]
00  // 38 x28y116 CPE[8]
00  // 39 x28y116 CPE[9]
19  // 40 x27y115 INMUX plane 2,1
0F  // 41 x27y115 INMUX plane 4,3
12  // 42 x27y115 INMUX plane 6,5
3C  // 43 x27y115 INMUX plane 8,7
08  // 44 x27y115 INMUX plane 10,9
24  // 45 x27y115 INMUX plane 12,11
3A  // 46 x27y116 INMUX plane 2,1
02  // 47 x27y116 INMUX plane 4,3
15  // 48 x27y116 INMUX plane 6,5
27  // 49 x27y116 INMUX plane 8,7
10  // 50 x27y116 INMUX plane 10,9
0A  // 51 x27y116 INMUX plane 12,11
01  // 52 x28y115 INMUX plane 2,1
00  // 53 x28y115 INMUX plane 4,3
04  // 54 x28y115 INMUX plane 6,5
80  // 55 x28y115 INMUX plane 8,7
20  // 56 x28y115 INMUX plane 10,9
E8  // 57 x28y115 INMUX plane 12,11
3C  // 58 x28y116 INMUX plane 2,1
0A  // 59 x28y116 INMUX plane 4,3
31  // 60 x28y116 INMUX plane 6,5
86  // 61 x28y116 INMUX plane 8,7
AB  // 62 x28y116 INMUX plane 10,9
90  // 63 x28y116 INMUX plane 12,11
C6  // 64 x27y115 SB_BIG plane 1
14  // 65 x27y115 SB_BIG plane 1
00  // 66 x27y115 SB_DRIVE plane 2,1
48  // 67 x27y115 SB_BIG plane 2
12  // 68 x27y115 SB_BIG plane 2
48  // 69 x27y115 SB_BIG plane 3
10  // 70 x27y115 SB_BIG plane 3
00  // 71 x27y115 SB_DRIVE plane 4,3
48  // 72 x27y115 SB_BIG plane 4
00  // 73 x27y115 SB_BIG plane 4
48  // 74 x27y115 SB_BIG plane 5
12  // 75 x27y115 SB_BIG plane 5
00  // 76 x27y115 SB_DRIVE plane 6,5
48  // 77 x27y115 SB_BIG plane 6
12  // 78 x27y115 SB_BIG plane 6
9A  // 79 x27y115 SB_BIG plane 7
28  // 80 x27y115 SB_BIG plane 7
00  // 81 x27y115 SB_DRIVE plane 8,7
48  // 82 x27y115 SB_BIG plane 8
12  // 83 x27y115 SB_BIG plane 8
48  // 84 x27y115 SB_BIG plane 9
12  // 85 x27y115 SB_BIG plane 9
00  // 86 x27y115 SB_DRIVE plane 10,9
48  // 87 x27y115 SB_BIG plane 10
12  // 88 x27y115 SB_BIG plane 10
48  // 89 x27y115 SB_BIG plane 11
12  // 90 x27y115 SB_BIG plane 11
80  // 91 x27y115 SB_DRIVE plane 12,11
48  // 92 x27y115 SB_BIG plane 12
00  // 93 x27y115 SB_BIG plane 12
21  // 94 x28y116 SB_SML plane 1
83  // 95 x28y116 SB_SML plane 2,1
22  // 96 x28y116 SB_SML plane 2
A8  // 97 x28y116 SB_SML plane 3
83  // 98 x28y116 SB_SML plane 4,3
0A  // 99 x28y116 SB_SML plane 4
A8  // 100 x28y116 SB_SML plane 5
42  // 101 x28y116 SB_SML plane 6,5
0D  // 102 x28y116 SB_SML plane 6
36  // 103 x28y116 SB_SML plane 7
84  // 104 x28y116 SB_SML plane 8,7
0A  // 105 x28y116 SB_SML plane 8
A8  // 106 x28y116 SB_SML plane 9
82  // 107 x28y116 SB_SML plane 10,9
3A  // 108 x28y116 SB_SML plane 10
49  // 109 x28y116 SB_SML plane 11
01  // 110 x28y116 SB_SML plane 12,11
5B  // 111 x28y116 SB_SML plane 12
DA // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x29y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0686     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3A // y_sel: 115
CF // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 068E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y115 CPE[0]  _a541  C_AND////    
00  //  1 x29y115 CPE[1]
00  //  2 x29y115 CPE[2]
00  //  3 x29y115 CPE[3]
00  //  4 x29y115 CPE[4]
00  //  5 x29y115 CPE[5]
00  //  6 x29y115 CPE[6]
00  //  7 x29y115 CPE[7]
00  //  8 x29y115 CPE[8]
00  //  9 x29y115 CPE[9]
00  // 10 x29y116 CPE[0]  net1 = net2: _a920  C_AND/D//AND/D
00  // 11 x29y116 CPE[1]
00  // 12 x29y116 CPE[2]
00  // 13 x29y116 CPE[3]
00  // 14 x29y116 CPE[4]
00  // 15 x29y116 CPE[5]
00  // 16 x29y116 CPE[6]
00  // 17 x29y116 CPE[7]
00  // 18 x29y116 CPE[8]
00  // 19 x29y116 CPE[9]
00  // 20 x30y115 CPE[0]  _a1596  C_////Bridge
00  // 21 x30y115 CPE[1]
00  // 22 x30y115 CPE[2]
00  // 23 x30y115 CPE[3]
00  // 24 x30y115 CPE[4]
00  // 25 x30y115 CPE[5]
00  // 26 x30y115 CPE[6]
00  // 27 x30y115 CPE[7]
00  // 28 x30y115 CPE[8]
00  // 29 x30y115 CPE[9]
00  // 30 x30y116 CPE[0]  _a196  C_///AND/
00  // 31 x30y116 CPE[1]
00  // 32 x30y116 CPE[2]
00  // 33 x30y116 CPE[3]
00  // 34 x30y116 CPE[4]
00  // 35 x30y116 CPE[5]
00  // 36 x30y116 CPE[6]
00  // 37 x30y116 CPE[7]
00  // 38 x30y116 CPE[8]
00  // 39 x30y116 CPE[9]
22  // 40 x29y115 INMUX plane 2,1
3F  // 41 x29y115 INMUX plane 4,3
3D  // 42 x29y115 INMUX plane 6,5
01  // 43 x29y115 INMUX plane 8,7
08  // 44 x29y115 INMUX plane 10,9
25  // 45 x29y115 INMUX plane 12,11
01  // 46 x29y116 INMUX plane 2,1
07  // 47 x29y116 INMUX plane 4,3
00  // 48 x29y116 INMUX plane 6,5
08  // 49 x29y116 INMUX plane 8,7
23  // 50 x29y116 INMUX plane 10,9
1D  // 51 x29y116 INMUX plane 12,11
06  // 52 x30y115 INMUX plane 2,1
18  // 53 x30y115 INMUX plane 4,3
0D  // 54 x30y115 INMUX plane 6,5
98  // 55 x30y115 INMUX plane 8,7
00  // 56 x30y115 INMUX plane 10,9
80  // 57 x30y115 INMUX plane 12,11
3A  // 58 x30y116 INMUX plane 2,1
28  // 59 x30y116 INMUX plane 4,3
03  // 60 x30y116 INMUX plane 6,5
80  // 61 x30y116 INMUX plane 8,7
88  // 62 x30y116 INMUX plane 10,9
90  // 63 x30y116 INMUX plane 12,11
D9  // 64 x30y116 SB_BIG plane 1
22  // 65 x30y116 SB_BIG plane 1
80  // 66 x30y116 SB_DRIVE plane 2,1
48  // 67 x30y116 SB_BIG plane 2
02  // 68 x30y116 SB_BIG plane 2
A1  // 69 x30y116 SB_BIG plane 3
22  // 70 x30y116 SB_BIG plane 3
00  // 71 x30y116 SB_DRIVE plane 4,3
08  // 72 x30y116 SB_BIG plane 4
02  // 73 x30y116 SB_BIG plane 4
D1  // 74 x30y116 SB_BIG plane 5
34  // 75 x30y116 SB_BIG plane 5
00  // 76 x30y116 SB_DRIVE plane 6,5
48  // 77 x30y116 SB_BIG plane 6
12  // 78 x30y116 SB_BIG plane 6
82  // 79 x30y116 SB_BIG plane 7
18  // 80 x30y116 SB_BIG plane 7
10  // 81 x30y116 SB_DRIVE plane 8,7
89  // 82 x30y116 SB_BIG plane 8
24  // 83 x30y116 SB_BIG plane 8
8B  // 84 x30y116 SB_BIG plane 9
54  // 85 x30y116 SB_BIG plane 9
10  // 86 x30y116 SB_DRIVE plane 10,9
CC  // 87 x30y116 SB_BIG plane 10
26  // 88 x30y116 SB_BIG plane 10
C8  // 89 x30y116 SB_BIG plane 11
10  // 90 x30y116 SB_BIG plane 11
00  // 91 x30y116 SB_DRIVE plane 12,11
48  // 92 x30y116 SB_BIG plane 12
16  // 93 x30y116 SB_BIG plane 12
A8  // 94 x29y115 SB_SML plane 1
32  // 95 x29y115 SB_SML plane 2,1
15  // 96 x29y115 SB_SML plane 2
A8  // 97 x29y115 SB_SML plane 3
82  // 98 x29y115 SB_SML plane 4,3
2A  // 99 x29y115 SB_SML plane 4
C4  // 100 x29y115 SB_SML plane 5
14  // 101 x29y115 SB_SML plane 6,5
0F  // 102 x29y115 SB_SML plane 6
A8  // 103 x29y115 SB_SML plane 7
22  // 104 x29y115 SB_SML plane 8,7
0C  // 105 x29y115 SB_SML plane 8
A8  // 106 x29y115 SB_SML plane 9
84  // 107 x29y115 SB_SML plane 10,9
2A  // 108 x29y115 SB_SML plane 10
A8  // 109 x29y115 SB_SML plane 11
82  // 110 x29y115 SB_SML plane 12,11
2A  // 111 x29y115 SB_SML plane 12
5C // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x31y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0704     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3A // y_sel: 115
96 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 070C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y115 CPE[0]  _a1149  C_MX4b////    _a1692  C_////Bridge
00  //  1 x31y115 CPE[1]
00  //  2 x31y115 CPE[2]
00  //  3 x31y115 CPE[3]
00  //  4 x31y115 CPE[4]
00  //  5 x31y115 CPE[5]
00  //  6 x31y115 CPE[6]
00  //  7 x31y115 CPE[7]
00  //  8 x31y115 CPE[8]
00  //  9 x31y115 CPE[9]
00  // 10 x31y116 CPE[0]  net1 = net2: _a184  C_AND////D
00  // 11 x31y116 CPE[1]
00  // 12 x31y116 CPE[2]
00  // 13 x31y116 CPE[3]
00  // 14 x31y116 CPE[4]
00  // 15 x31y116 CPE[5]
00  // 16 x31y116 CPE[6]
00  // 17 x31y116 CPE[7]
00  // 18 x31y116 CPE[8]
00  // 19 x31y116 CPE[9]
00  // 20 x32y115 CPE[0]  net1 = net2: _a17  C_ORAND////D
00  // 21 x32y115 CPE[1]
00  // 22 x32y115 CPE[2]
00  // 23 x32y115 CPE[3]
00  // 24 x32y115 CPE[4]
00  // 25 x32y115 CPE[5]
00  // 26 x32y115 CPE[6]
00  // 27 x32y115 CPE[7]
00  // 28 x32y115 CPE[8]
00  // 29 x32y115 CPE[9]
00  // 30 x32y116 CPE[0]  _a1412  C_///AND/
00  // 31 x32y116 CPE[1]
00  // 32 x32y116 CPE[2]
00  // 33 x32y116 CPE[3]
00  // 34 x32y116 CPE[4]
00  // 35 x32y116 CPE[5]
00  // 36 x32y116 CPE[6]
00  // 37 x32y116 CPE[7]
00  // 38 x32y116 CPE[8]
00  // 39 x32y116 CPE[9]
22  // 40 x31y115 INMUX plane 2,1
3A  // 41 x31y115 INMUX plane 4,3
2E  // 42 x31y115 INMUX plane 6,5
2F  // 43 x31y115 INMUX plane 8,7
28  // 44 x31y115 INMUX plane 10,9
25  // 45 x31y115 INMUX plane 12,11
29  // 46 x31y116 INMUX plane 2,1
01  // 47 x31y116 INMUX plane 4,3
25  // 48 x31y116 INMUX plane 6,5
12  // 49 x31y116 INMUX plane 8,7
08  // 50 x31y116 INMUX plane 10,9
00  // 51 x31y116 INMUX plane 12,11
0D  // 52 x32y115 INMUX plane 2,1
3C  // 53 x32y115 INMUX plane 4,3
01  // 54 x32y115 INMUX plane 6,5
40  // 55 x32y115 INMUX plane 8,7
13  // 56 x32y115 INMUX plane 10,9
EA  // 57 x32y115 INMUX plane 12,11
00  // 58 x32y116 INMUX plane 2,1
00  // 59 x32y116 INMUX plane 4,3
18  // 60 x32y116 INMUX plane 6,5
42  // 61 x32y116 INMUX plane 8,7
89  // 62 x32y116 INMUX plane 10,9
C1  // 63 x32y116 INMUX plane 12,11
94  // 64 x31y115 SB_BIG plane 1
10  // 65 x31y115 SB_BIG plane 1
14  // 66 x31y115 SB_DRIVE plane 2,1
41  // 67 x31y115 SB_BIG plane 2
12  // 68 x31y115 SB_BIG plane 2
8C  // 69 x31y115 SB_BIG plane 3
08  // 70 x31y115 SB_BIG plane 3
09  // 71 x31y115 SB_DRIVE plane 4,3
48  // 72 x31y115 SB_BIG plane 4
12  // 73 x31y115 SB_BIG plane 4
41  // 74 x31y115 SB_BIG plane 5
12  // 75 x31y115 SB_BIG plane 5
81  // 76 x31y115 SB_DRIVE plane 6,5
48  // 77 x31y115 SB_BIG plane 6
02  // 78 x31y115 SB_BIG plane 6
48  // 79 x31y115 SB_BIG plane 7
12  // 80 x31y115 SB_BIG plane 7
00  // 81 x31y115 SB_DRIVE plane 8,7
1A  // 82 x31y115 SB_BIG plane 8
14  // 83 x31y115 SB_BIG plane 8
48  // 84 x31y115 SB_BIG plane 9
12  // 85 x31y115 SB_BIG plane 9
10  // 86 x31y115 SB_DRIVE plane 10,9
01  // 87 x31y115 SB_BIG plane 10
36  // 88 x31y115 SB_BIG plane 10
8E  // 89 x31y115 SB_BIG plane 11
24  // 90 x31y115 SB_BIG plane 11
00  // 91 x31y115 SB_DRIVE plane 12,11
8E  // 92 x31y115 SB_BIG plane 12
24  // 93 x31y115 SB_BIG plane 12
58  // 94 x32y116 SB_SML plane 1
85  // 95 x32y116 SB_SML plane 2,1
2C  // 96 x32y116 SB_SML plane 2
03  // 97 x32y116 SB_SML plane 3
80  // 98 x32y116 SB_SML plane 4,3
2A  // 99 x32y116 SB_SML plane 4
A8  // 100 x32y116 SB_SML plane 5
82  // 101 x32y116 SB_SML plane 6,5
4A  // 102 x32y116 SB_SML plane 6
B1  // 103 x32y116 SB_SML plane 7
83  // 104 x32y116 SB_SML plane 8,7
2A  // 105 x32y116 SB_SML plane 8
A8  // 106 x32y116 SB_SML plane 9
E4  // 107 x32y116 SB_SML plane 10,9
0F  // 108 x32y116 SB_SML plane 10
A8  // 109 x32y116 SB_SML plane 11
80  // 110 x32y116 SB_SML plane 12,11
2A  // 111 x32y116 SB_SML plane 12
03 // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x33y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0782     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3A // y_sel: 115
4E // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 078A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y115 CPE[0]  _a217  C_///AND/
00  //  1 x33y115 CPE[1]
00  //  2 x33y115 CPE[2]
00  //  3 x33y115 CPE[3]
00  //  4 x33y115 CPE[4]
00  //  5 x33y115 CPE[5]
00  //  6 x33y115 CPE[6]
00  //  7 x33y115 CPE[7]
00  //  8 x33y115 CPE[8]
00  //  9 x33y115 CPE[9]
00  // 10 x33y116 CPE[0]  _a200  C_AND////    
00  // 11 x33y116 CPE[1]
00  // 12 x33y116 CPE[2]
00  // 13 x33y116 CPE[3]
00  // 14 x33y116 CPE[4]
00  // 15 x33y116 CPE[5]
00  // 16 x33y116 CPE[6]
00  // 17 x33y116 CPE[7]
00  // 18 x33y116 CPE[8]
00  // 19 x33y116 CPE[9]
00  // 20 x34y115 CPE[0]  net1 = net2: _a844  C_ADDF2/D//ADDF2/
00  // 21 x34y115 CPE[1]
00  // 22 x34y115 CPE[2]
00  // 23 x34y115 CPE[3]
00  // 24 x34y115 CPE[4]
00  // 25 x34y115 CPE[5]
00  // 26 x34y115 CPE[6]
00  // 27 x34y115 CPE[7]
00  // 28 x34y115 CPE[8]
00  // 29 x34y115 CPE[9]
00  // 30 x34y116 CPE[0]  _a178  C_MX2b////    _a1684  C_////Bridge
00  // 31 x34y116 CPE[1]
00  // 32 x34y116 CPE[2]
00  // 33 x34y116 CPE[3]
00  // 34 x34y116 CPE[4]
00  // 35 x34y116 CPE[5]
00  // 36 x34y116 CPE[6]
00  // 37 x34y116 CPE[7]
00  // 38 x34y116 CPE[8]
00  // 39 x34y116 CPE[9]
07  // 40 x33y115 INMUX plane 2,1
3C  // 41 x33y115 INMUX plane 4,3
0B  // 42 x33y115 INMUX plane 6,5
08  // 43 x33y115 INMUX plane 8,7
0C  // 44 x33y115 INMUX plane 10,9
28  // 45 x33y115 INMUX plane 12,11
01  // 46 x33y116 INMUX plane 2,1
01  // 47 x33y116 INMUX plane 4,3
02  // 48 x33y116 INMUX plane 6,5
29  // 49 x33y116 INMUX plane 8,7
00  // 50 x33y116 INMUX plane 10,9
28  // 51 x33y116 INMUX plane 12,11
00  // 52 x34y115 INMUX plane 2,1
05  // 53 x34y115 INMUX plane 4,3
01  // 54 x34y115 INMUX plane 6,5
48  // 55 x34y115 INMUX plane 8,7
AB  // 56 x34y115 INMUX plane 10,9
0B  // 57 x34y115 INMUX plane 12,11
21  // 58 x34y116 INMUX plane 2,1
2C  // 59 x34y116 INMUX plane 4,3
60  // 60 x34y116 INMUX plane 6,5
21  // 61 x34y116 INMUX plane 8,7
80  // 62 x34y116 INMUX plane 10,9
EC  // 63 x34y116 INMUX plane 12,11
48  // 64 x34y116 SB_BIG plane 1
12  // 65 x34y116 SB_BIG plane 1
00  // 66 x34y116 SB_DRIVE plane 2,1
48  // 67 x34y116 SB_BIG plane 2
12  // 68 x34y116 SB_BIG plane 2
50  // 69 x34y116 SB_BIG plane 3
26  // 70 x34y116 SB_BIG plane 3
00  // 71 x34y116 SB_DRIVE plane 4,3
48  // 72 x34y116 SB_BIG plane 4
12  // 73 x34y116 SB_BIG plane 4
8C  // 74 x34y116 SB_BIG plane 5
26  // 75 x34y116 SB_BIG plane 5
00  // 76 x34y116 SB_DRIVE plane 6,5
48  // 77 x34y116 SB_BIG plane 6
12  // 78 x34y116 SB_BIG plane 6
48  // 79 x34y116 SB_BIG plane 7
16  // 80 x34y116 SB_BIG plane 7
01  // 81 x34y116 SB_DRIVE plane 8,7
41  // 82 x34y116 SB_BIG plane 8
02  // 83 x34y116 SB_BIG plane 8
48  // 84 x34y116 SB_BIG plane 9
52  // 85 x34y116 SB_BIG plane 9
00  // 86 x34y116 SB_DRIVE plane 10,9
48  // 87 x34y116 SB_BIG plane 10
12  // 88 x34y116 SB_BIG plane 10
80  // 89 x34y116 SB_BIG plane 11
34  // 90 x34y116 SB_BIG plane 11
20  // 91 x34y116 SB_DRIVE plane 12,11
C3  // 92 x34y116 SB_BIG plane 12
10  // 93 x34y116 SB_BIG plane 12
48  // 94 x33y115 SB_SML plane 1
02  // 95 x33y115 SB_SML plane 2,1
73  // 96 x33y115 SB_SML plane 2
DC  // 97 x33y115 SB_SML plane 3
86  // 98 x33y115 SB_SML plane 4,3
2A  // 99 x33y115 SB_SML plane 4
B9  // 100 x33y115 SB_SML plane 5
82  // 101 x33y115 SB_SML plane 6,5
2A  // 102 x33y115 SB_SML plane 6
A1  // 103 x33y115 SB_SML plane 7
92  // 104 x33y115 SB_SML plane 8,7
23  // 105 x33y115 SB_SML plane 8
A1  // 106 x33y115 SB_SML plane 9
B4  // 107 x33y115 SB_SML plane 10,9
50  // 108 x33y115 SB_SML plane 10
88  // 109 x33y115 SB_SML plane 11
12  // 110 x33y115 SB_SML plane 12,11
2B  // 111 x33y115 SB_SML plane 12
26 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x35y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0800     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3A // y_sel: 115
26 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0808
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y115 CPE[0]  _a1142  C_MX4b////    
00  //  1 x35y115 CPE[1]
00  //  2 x35y115 CPE[2]
00  //  3 x35y115 CPE[3]
00  //  4 x35y115 CPE[4]
00  //  5 x35y115 CPE[5]
00  //  6 x35y115 CPE[6]
00  //  7 x35y115 CPE[7]
00  //  8 x35y115 CPE[8]
00  //  9 x35y115 CPE[9]
00  // 10 x35y116 CPE[0]  _a1334  C_AND////    
00  // 11 x35y116 CPE[1]
00  // 12 x35y116 CPE[2]
00  // 13 x35y116 CPE[3]
00  // 14 x35y116 CPE[4]
00  // 15 x35y116 CPE[5]
00  // 16 x35y116 CPE[6]
00  // 17 x35y116 CPE[7]
00  // 18 x35y116 CPE[8]
00  // 19 x35y116 CPE[9]
00  // 20 x36y115 CPE[0]  _a198  C_ORAND////    _a1606  C_////Bridge
00  // 21 x36y115 CPE[1]
00  // 22 x36y115 CPE[2]
00  // 23 x36y115 CPE[3]
00  // 24 x36y115 CPE[4]
00  // 25 x36y115 CPE[5]
00  // 26 x36y115 CPE[6]
00  // 27 x36y115 CPE[7]
00  // 28 x36y115 CPE[8]
00  // 29 x36y115 CPE[9]
00  // 30 x36y116 CPE[0]
00  // 31 x36y116 CPE[1]
00  // 32 x36y116 CPE[2]
00  // 33 x36y116 CPE[3]
00  // 34 x36y116 CPE[4]
00  // 35 x36y116 CPE[5]
00  // 36 x36y116 CPE[6]
00  // 37 x36y116 CPE[7]
00  // 38 x36y116 CPE[8]
00  // 39 x36y116 CPE[9]
00  // 40 x35y115 INMUX plane 2,1
05  // 41 x35y115 INMUX plane 4,3
15  // 42 x35y115 INMUX plane 6,5
3C  // 43 x35y115 INMUX plane 8,7
09  // 44 x35y115 INMUX plane 10,9
00  // 45 x35y115 INMUX plane 12,11
21  // 46 x35y116 INMUX plane 2,1
01  // 47 x35y116 INMUX plane 4,3
06  // 48 x35y116 INMUX plane 6,5
01  // 49 x35y116 INMUX plane 8,7
08  // 50 x35y116 INMUX plane 10,9
0C  // 51 x35y116 INMUX plane 12,11
27  // 52 x36y115 INMUX plane 2,1
00  // 53 x36y115 INMUX plane 4,3
31  // 54 x36y115 INMUX plane 6,5
E9  // 55 x36y115 INMUX plane 8,7
88  // 56 x36y115 INMUX plane 10,9
C1  // 57 x36y115 INMUX plane 12,11
20  // 58 x36y116 INMUX plane 2,1
00  // 59 x36y116 INMUX plane 4,3
05  // 60 x36y116 INMUX plane 6,5
C8  // 61 x36y116 INMUX plane 8,7
00  // 62 x36y116 INMUX plane 10,9
CA  // 63 x36y116 INMUX plane 12,11
A0  // 64 x35y115 SB_BIG plane 1
14  // 65 x35y115 SB_BIG plane 1
00  // 66 x35y115 SB_DRIVE plane 2,1
59  // 67 x35y115 SB_BIG plane 2
02  // 68 x35y115 SB_BIG plane 2
D1  // 69 x35y115 SB_BIG plane 3
14  // 70 x35y115 SB_BIG plane 3
00  // 71 x35y115 SB_DRIVE plane 4,3
40  // 72 x35y115 SB_BIG plane 4
01  // 73 x35y115 SB_BIG plane 4
41  // 74 x35y115 SB_BIG plane 5
12  // 75 x35y115 SB_BIG plane 5
00  // 76 x35y115 SB_DRIVE plane 6,5
48  // 77 x35y115 SB_BIG plane 6
12  // 78 x35y115 SB_BIG plane 6
88  // 79 x35y115 SB_BIG plane 7
10  // 80 x35y115 SB_BIG plane 7
04  // 81 x35y115 SB_DRIVE plane 8,7
0C  // 82 x35y115 SB_BIG plane 8
00  // 83 x35y115 SB_BIG plane 8
11  // 84 x35y115 SB_BIG plane 9
50  // 85 x35y115 SB_BIG plane 9
08  // 86 x35y115 SB_DRIVE plane 10,9
D2  // 87 x35y115 SB_BIG plane 10
00  // 88 x35y115 SB_BIG plane 10
01  // 89 x35y115 SB_BIG plane 11
00  // 90 x35y115 SB_BIG plane 11
00  // 91 x35y115 SB_DRIVE plane 12,11
00  // 92 x35y115 SB_BIG plane 12
00  // 93 x35y115 SB_BIG plane 12
A8  // 94 x36y116 SB_SML plane 1
82  // 95 x36y116 SB_SML plane 2,1
2A  // 96 x36y116 SB_SML plane 2
38  // 97 x36y116 SB_SML plane 3
05  // 98 x36y116 SB_SML plane 4,3
00  // 99 x36y116 SB_SML plane 4
B1  // 100 x36y116 SB_SML plane 5
82  // 101 x36y116 SB_SML plane 6,5
2A  // 102 x36y116 SB_SML plane 6
39  // 103 x36y116 SB_SML plane 7
02  // 104 x36y116 SB_SML plane 8,7
21  // 105 x36y116 SB_SML plane 8
00  // 106 x36y116 SB_SML plane 9
00  // 107 x36y116 SB_SML plane 10,9
00  // 108 x36y116 SB_SML plane 10
00  // 109 x36y116 SB_SML plane 11
10  // 110 x36y116 SB_SML plane 12,11
01  // 111 x36y116 SB_SML plane 12
44 // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x37y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 087E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3A // y_sel: 115
FE // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0886
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y115 CPE[0]  _a186  C_ORAND////    _a1597  C_////Bridge
00  //  1 x37y115 CPE[1]
00  //  2 x37y115 CPE[2]
00  //  3 x37y115 CPE[3]
00  //  4 x37y115 CPE[4]
00  //  5 x37y115 CPE[5]
00  //  6 x37y115 CPE[6]
00  //  7 x37y115 CPE[7]
00  //  8 x37y115 CPE[8]
00  //  9 x37y115 CPE[9]
00  // 10 x37y116 CPE[0]  _a1600  C_////Bridge
00  // 11 x37y116 CPE[1]
00  // 12 x37y116 CPE[2]
00  // 13 x37y116 CPE[3]
00  // 14 x37y116 CPE[4]
00  // 15 x37y116 CPE[5]
00  // 16 x37y116 CPE[6]
00  // 17 x37y116 CPE[7]
00  // 18 x37y116 CPE[8]
00  // 19 x37y116 CPE[9]
00  // 20 x38y115 CPE[0]  _a216  C_AND////    _a223  C_///AND/
00  // 21 x38y115 CPE[1]
00  // 22 x38y115 CPE[2]
00  // 23 x38y115 CPE[3]
00  // 24 x38y115 CPE[4]
00  // 25 x38y115 CPE[5]
00  // 26 x38y115 CPE[6]
00  // 27 x38y115 CPE[7]
00  // 28 x38y115 CPE[8]
00  // 29 x38y115 CPE[9]
00  // 30 x38y116 CPE[0]  _a213  C_AND////    
00  // 31 x38y116 CPE[1]
00  // 32 x38y116 CPE[2]
00  // 33 x38y116 CPE[3]
00  // 34 x38y116 CPE[4]
00  // 35 x38y116 CPE[5]
00  // 36 x38y116 CPE[6]
00  // 37 x38y116 CPE[7]
00  // 38 x38y116 CPE[8]
00  // 39 x38y116 CPE[9]
01  // 40 x37y115 INMUX plane 2,1
28  // 41 x37y115 INMUX plane 4,3
39  // 42 x37y115 INMUX plane 6,5
38  // 43 x37y115 INMUX plane 8,7
22  // 44 x37y115 INMUX plane 10,9
29  // 45 x37y115 INMUX plane 12,11
08  // 46 x37y116 INMUX plane 2,1
39  // 47 x37y116 INMUX plane 4,3
03  // 48 x37y116 INMUX plane 6,5
02  // 49 x37y116 INMUX plane 8,7
00  // 50 x37y116 INMUX plane 10,9
28  // 51 x37y116 INMUX plane 12,11
01  // 52 x38y115 INMUX plane 2,1
30  // 53 x38y115 INMUX plane 4,3
CE  // 54 x38y115 INMUX plane 6,5
40  // 55 x38y115 INMUX plane 8,7
80  // 56 x38y115 INMUX plane 10,9
69  // 57 x38y115 INMUX plane 12,11
20  // 58 x38y116 INMUX plane 2,1
28  // 59 x38y116 INMUX plane 4,3
CF  // 60 x38y116 INMUX plane 6,5
50  // 61 x38y116 INMUX plane 8,7
85  // 62 x38y116 INMUX plane 10,9
68  // 63 x38y116 INMUX plane 12,11
48  // 64 x38y116 SB_BIG plane 1
12  // 65 x38y116 SB_BIG plane 1
00  // 66 x38y116 SB_DRIVE plane 2,1
48  // 67 x38y116 SB_BIG plane 2
12  // 68 x38y116 SB_BIG plane 2
51  // 69 x38y116 SB_BIG plane 3
12  // 70 x38y116 SB_BIG plane 3
04  // 71 x38y116 SB_DRIVE plane 4,3
48  // 72 x38y116 SB_BIG plane 4
12  // 73 x38y116 SB_BIG plane 4
48  // 74 x38y116 SB_BIG plane 5
10  // 75 x38y116 SB_BIG plane 5
00  // 76 x38y116 SB_DRIVE plane 6,5
48  // 77 x38y116 SB_BIG plane 6
12  // 78 x38y116 SB_BIG plane 6
48  // 79 x38y116 SB_BIG plane 7
04  // 80 x38y116 SB_BIG plane 7
80  // 81 x38y116 SB_DRIVE plane 8,7
48  // 82 x38y116 SB_BIG plane 8
02  // 83 x38y116 SB_BIG plane 8
48  // 84 x38y116 SB_BIG plane 9
12  // 85 x38y116 SB_BIG plane 9
00  // 86 x38y116 SB_DRIVE plane 10,9
61  // 87 x38y116 SB_BIG plane 10
12  // 88 x38y116 SB_BIG plane 10
41  // 89 x38y116 SB_BIG plane 11
56  // 90 x38y116 SB_BIG plane 11
08  // 91 x38y116 SB_DRIVE plane 12,11
59  // 92 x38y116 SB_BIG plane 12
12  // 93 x38y116 SB_BIG plane 12
A1  // 94 x37y115 SB_SML plane 1
02  // 95 x37y115 SB_SML plane 2,1
43  // 96 x37y115 SB_SML plane 2
A8  // 97 x37y115 SB_SML plane 3
82  // 98 x37y115 SB_SML plane 4,3
2A  // 99 x37y115 SB_SML plane 4
18  // 100 x37y115 SB_SML plane 5
82  // 101 x37y115 SB_SML plane 6,5
22  // 102 x37y115 SB_SML plane 6
A8  // 103 x37y115 SB_SML plane 7
82  // 104 x37y115 SB_SML plane 8,7
53  // 105 x37y115 SB_SML plane 8
A8  // 106 x37y115 SB_SML plane 9
82  // 107 x37y115 SB_SML plane 10,9
2A  // 108 x37y115 SB_SML plane 10
A1  // 109 x37y115 SB_SML plane 11
82  // 110 x37y115 SB_SML plane 12,11
2A  // 111 x37y115 SB_SML plane 12
BF // -- CRC low byte
86 // -- CRC high byte


// Config Latches on x39y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 08FC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3A // y_sel: 115
F6 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0904
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y115 CPE[0]  _a1552  C_////Bridge
00  //  1 x39y115 CPE[1]
00  //  2 x39y115 CPE[2]
00  //  3 x39y115 CPE[3]
00  //  4 x39y115 CPE[4]
00  //  5 x39y115 CPE[5]
00  //  6 x39y115 CPE[6]
00  //  7 x39y115 CPE[7]
00  //  8 x39y115 CPE[8]
00  //  9 x39y115 CPE[9]
00  // 10 x39y116 CPE[0]  _a204  C_MX2b////    
00  // 11 x39y116 CPE[1]
00  // 12 x39y116 CPE[2]
00  // 13 x39y116 CPE[3]
00  // 14 x39y116 CPE[4]
00  // 15 x39y116 CPE[5]
00  // 16 x39y116 CPE[6]
00  // 17 x39y116 CPE[7]
00  // 18 x39y116 CPE[8]
00  // 19 x39y116 CPE[9]
00  // 20 x40y115 CPE[0]  _a208  C_///ORAND/
00  // 21 x40y115 CPE[1]
00  // 22 x40y115 CPE[2]
00  // 23 x40y115 CPE[3]
00  // 24 x40y115 CPE[4]
00  // 25 x40y115 CPE[5]
00  // 26 x40y115 CPE[6]
00  // 27 x40y115 CPE[7]
00  // 28 x40y115 CPE[8]
00  // 29 x40y115 CPE[9]
00  // 30 x40y116 CPE[0]  _a207  C_MX4a////    
00  // 31 x40y116 CPE[1]
00  // 32 x40y116 CPE[2]
00  // 33 x40y116 CPE[3]
00  // 34 x40y116 CPE[4]
00  // 35 x40y116 CPE[5]
00  // 36 x40y116 CPE[6]
00  // 37 x40y116 CPE[7]
00  // 38 x40y116 CPE[8]
00  // 39 x40y116 CPE[9]
01  // 40 x39y115 INMUX plane 2,1
05  // 41 x39y115 INMUX plane 4,3
02  // 42 x39y115 INMUX plane 6,5
08  // 43 x39y115 INMUX plane 8,7
00  // 44 x39y115 INMUX plane 10,9
01  // 45 x39y115 INMUX plane 12,11
00  // 46 x39y116 INMUX plane 2,1
00  // 47 x39y116 INMUX plane 4,3
07  // 48 x39y116 INMUX plane 6,5
01  // 49 x39y116 INMUX plane 8,7
09  // 50 x39y116 INMUX plane 10,9
02  // 51 x39y116 INMUX plane 12,11
21  // 52 x40y115 INMUX plane 2,1
37  // 53 x40y115 INMUX plane 4,3
41  // 54 x40y115 INMUX plane 6,5
00  // 55 x40y115 INMUX plane 8,7
48  // 56 x40y115 INMUX plane 10,9
1C  // 57 x40y115 INMUX plane 12,11
21  // 58 x40y116 INMUX plane 2,1
28  // 59 x40y116 INMUX plane 4,3
70  // 60 x40y116 INMUX plane 6,5
38  // 61 x40y116 INMUX plane 8,7
48  // 62 x40y116 INMUX plane 10,9
29  // 63 x40y116 INMUX plane 12,11
50  // 64 x39y115 SB_BIG plane 1
24  // 65 x39y115 SB_BIG plane 1
00  // 66 x39y115 SB_DRIVE plane 2,1
A0  // 67 x39y115 SB_BIG plane 2
16  // 68 x39y115 SB_BIG plane 2
41  // 69 x39y115 SB_BIG plane 3
12  // 70 x39y115 SB_BIG plane 3
00  // 71 x39y115 SB_DRIVE plane 4,3
92  // 72 x39y115 SB_BIG plane 4
34  // 73 x39y115 SB_BIG plane 4
A0  // 74 x39y115 SB_BIG plane 5
17  // 75 x39y115 SB_BIG plane 5
04  // 76 x39y115 SB_DRIVE plane 6,5
48  // 77 x39y115 SB_BIG plane 6
12  // 78 x39y115 SB_BIG plane 6
88  // 79 x39y115 SB_BIG plane 7
12  // 80 x39y115 SB_BIG plane 7
00  // 81 x39y115 SB_DRIVE plane 8,7
59  // 82 x39y115 SB_BIG plane 8
12  // 83 x39y115 SB_BIG plane 8
88  // 84 x39y115 SB_BIG plane 9
12  // 85 x39y115 SB_BIG plane 9
00  // 86 x39y115 SB_DRIVE plane 10,9
59  // 87 x39y115 SB_BIG plane 10
12  // 88 x39y115 SB_BIG plane 10
50  // 89 x39y115 SB_BIG plane 11
24  // 90 x39y115 SB_BIG plane 11
04  // 91 x39y115 SB_DRIVE plane 12,11
88  // 92 x39y115 SB_BIG plane 12
12  // 93 x39y115 SB_BIG plane 12
F2  // 94 x40y116 SB_SML plane 1
83  // 95 x40y116 SB_SML plane 2,1
2A  // 96 x40y116 SB_SML plane 2
A8  // 97 x40y116 SB_SML plane 3
E2  // 98 x40y116 SB_SML plane 4,3
54  // 99 x40y116 SB_SML plane 4
B9  // 100 x40y116 SB_SML plane 5
10  // 101 x40y116 SB_SML plane 6,5
51  // 102 x40y116 SB_SML plane 6
28  // 103 x40y116 SB_SML plane 7
12  // 104 x40y116 SB_SML plane 8,7
6C  // 105 x40y116 SB_SML plane 8
C8  // 106 x40y116 SB_SML plane 9
12  // 107 x40y116 SB_SML plane 10,9
2B  // 108 x40y116 SB_SML plane 10
B1  // 109 x40y116 SB_SML plane 11
82  // 110 x40y116 SB_SML plane 12,11
53  // 111 x40y116 SB_SML plane 12
94 // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x41y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 097A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3A // y_sel: 115
2E // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0982
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x41y115 CPE[0]  _a1141  C_MX4b/D///    
00  //  1 x41y115 CPE[1]
00  //  2 x41y115 CPE[2]
00  //  3 x41y115 CPE[3]
00  //  4 x41y115 CPE[4]
00  //  5 x41y115 CPE[5]
00  //  6 x41y115 CPE[6]
00  //  7 x41y115 CPE[7]
00  //  8 x41y115 CPE[8]
00  //  9 x41y115 CPE[9]
00  // 10 x41y116 CPE[0]  _a1136  C_MX4b/D///    
00  // 11 x41y116 CPE[1]
00  // 12 x41y116 CPE[2]
00  // 13 x41y116 CPE[3]
00  // 14 x41y116 CPE[4]
00  // 15 x41y116 CPE[5]
00  // 16 x41y116 CPE[6]
00  // 17 x41y116 CPE[7]
00  // 18 x41y116 CPE[8]
00  // 19 x41y116 CPE[9]
00  // 20 x42y115 CPE[0]  _a191  C_ORAND////    _a209  C_///AND/
00  // 21 x42y115 CPE[1]
00  // 22 x42y115 CPE[2]
00  // 23 x42y115 CPE[3]
00  // 24 x42y115 CPE[4]
00  // 25 x42y115 CPE[5]
00  // 26 x42y115 CPE[6]
00  // 27 x42y115 CPE[7]
00  // 28 x42y115 CPE[8]
00  // 29 x42y115 CPE[9]
00  // 30 x42y116 CPE[0]  _a1370  C_AND////    
00  // 31 x42y116 CPE[1]
00  // 32 x42y116 CPE[2]
00  // 33 x42y116 CPE[3]
00  // 34 x42y116 CPE[4]
00  // 35 x42y116 CPE[5]
00  // 36 x42y116 CPE[6]
00  // 37 x42y116 CPE[7]
00  // 38 x42y116 CPE[8]
00  // 39 x42y116 CPE[9]
15  // 40 x41y115 INMUX plane 2,1
09  // 41 x41y115 INMUX plane 4,3
3D  // 42 x41y115 INMUX plane 6,5
3F  // 43 x41y115 INMUX plane 8,7
03  // 44 x41y115 INMUX plane 10,9
25  // 45 x41y115 INMUX plane 12,11
05  // 46 x41y116 INMUX plane 2,1
08  // 47 x41y116 INMUX plane 4,3
3D  // 48 x41y116 INMUX plane 6,5
39  // 49 x41y116 INMUX plane 8,7
03  // 50 x41y116 INMUX plane 10,9
21  // 51 x41y116 INMUX plane 12,11
01  // 52 x42y115 INMUX plane 2,1
00  // 53 x42y115 INMUX plane 4,3
35  // 54 x42y115 INMUX plane 6,5
68  // 55 x42y115 INMUX plane 8,7
08  // 56 x42y115 INMUX plane 10,9
00  // 57 x42y115 INMUX plane 12,11
01  // 58 x42y116 INMUX plane 2,1
12  // 59 x42y116 INMUX plane 4,3
28  // 60 x42y116 INMUX plane 6,5
0E  // 61 x42y116 INMUX plane 8,7
08  // 62 x42y116 INMUX plane 10,9
08  // 63 x42y116 INMUX plane 12,11
88  // 64 x42y116 SB_BIG plane 1
12  // 65 x42y116 SB_BIG plane 1
00  // 66 x42y116 SB_DRIVE plane 2,1
8E  // 67 x42y116 SB_BIG plane 2
24  // 68 x42y116 SB_BIG plane 2
A0  // 69 x42y116 SB_BIG plane 3
16  // 70 x42y116 SB_BIG plane 3
00  // 71 x42y116 SB_DRIVE plane 4,3
48  // 72 x42y116 SB_BIG plane 4
12  // 73 x42y116 SB_BIG plane 4
9E  // 74 x42y116 SB_BIG plane 5
18  // 75 x42y116 SB_BIG plane 5
88  // 76 x42y116 SB_DRIVE plane 6,5
41  // 77 x42y116 SB_BIG plane 6
02  // 78 x42y116 SB_BIG plane 6
41  // 79 x42y116 SB_BIG plane 7
12  // 80 x42y116 SB_BIG plane 7
00  // 81 x42y116 SB_DRIVE plane 8,7
69  // 82 x42y116 SB_BIG plane 8
12  // 83 x42y116 SB_BIG plane 8
41  // 84 x42y116 SB_BIG plane 9
12  // 85 x42y116 SB_BIG plane 9
00  // 86 x42y116 SB_DRIVE plane 10,9
48  // 87 x42y116 SB_BIG plane 10
12  // 88 x42y116 SB_BIG plane 10
48  // 89 x42y116 SB_BIG plane 11
14  // 90 x42y116 SB_BIG plane 11
00  // 91 x42y116 SB_DRIVE plane 12,11
48  // 92 x42y116 SB_BIG plane 12
12  // 93 x42y116 SB_BIG plane 12
A8  // 94 x41y115 SB_SML plane 1
12  // 95 x41y115 SB_SML plane 2,1
51  // 96 x41y115 SB_SML plane 2
B1  // 97 x41y115 SB_SML plane 3
92  // 98 x41y115 SB_SML plane 4,3
46  // 99 x41y115 SB_SML plane 4
60  // 100 x41y115 SB_SML plane 5
81  // 101 x41y115 SB_SML plane 6,5
2A  // 102 x41y115 SB_SML plane 6
88  // 103 x41y115 SB_SML plane 7
82  // 104 x41y115 SB_SML plane 8,7
2A  // 105 x41y115 SB_SML plane 8
A8  // 106 x41y115 SB_SML plane 9
12  // 107 x41y115 SB_SML plane 10,9
2A  // 108 x41y115 SB_SML plane 10
A8  // 109 x41y115 SB_SML plane 11
82  // 110 x41y115 SB_SML plane 12,11
2A  // 111 x41y115 SB_SML plane 12
49 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x43y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 09F8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3A // y_sel: 115
46 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0A00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y115 CPE[0]  _a1588  C_////Bridge
00  //  1 x43y115 CPE[1]
00  //  2 x43y115 CPE[2]
00  //  3 x43y115 CPE[3]
00  //  4 x43y115 CPE[4]
00  //  5 x43y115 CPE[5]
00  //  6 x43y115 CPE[6]
00  //  7 x43y115 CPE[7]
00  //  8 x43y115 CPE[8]
00  //  9 x43y115 CPE[9]
00  // 10 x43y116 CPE[0]
00  // 11 x43y116 CPE[1]
00  // 12 x43y116 CPE[2]
00  // 13 x43y116 CPE[3]
00  // 14 x43y116 CPE[4]
00  // 15 x43y116 CPE[5]
00  // 16 x43y116 CPE[6]
00  // 17 x43y116 CPE[7]
00  // 18 x43y116 CPE[8]
00  // 19 x43y116 CPE[9]
00  // 20 x44y115 CPE[0]  _a1131  C_MX4b////    
00  // 21 x44y115 CPE[1]
00  // 22 x44y115 CPE[2]
00  // 23 x44y115 CPE[3]
00  // 24 x44y115 CPE[4]
00  // 25 x44y115 CPE[5]
00  // 26 x44y115 CPE[6]
00  // 27 x44y115 CPE[7]
00  // 28 x44y115 CPE[8]
00  // 29 x44y115 CPE[9]
00  // 30 x44y116 CPE[0]  _a1481  C_MX4a////    
00  // 31 x44y116 CPE[1]
00  // 32 x44y116 CPE[2]
00  // 33 x44y116 CPE[3]
00  // 34 x44y116 CPE[4]
00  // 35 x44y116 CPE[5]
00  // 36 x44y116 CPE[6]
00  // 37 x44y116 CPE[7]
00  // 38 x44y116 CPE[8]
00  // 39 x44y116 CPE[9]
08  // 40 x43y115 INMUX plane 2,1
16  // 41 x43y115 INMUX plane 4,3
00  // 42 x43y115 INMUX plane 6,5
01  // 43 x43y115 INMUX plane 8,7
18  // 44 x43y115 INMUX plane 10,9
2B  // 45 x43y115 INMUX plane 12,11
04  // 46 x43y116 INMUX plane 2,1
21  // 47 x43y116 INMUX plane 4,3
12  // 48 x43y116 INMUX plane 6,5
01  // 49 x43y116 INMUX plane 8,7
01  // 50 x43y116 INMUX plane 10,9
00  // 51 x43y116 INMUX plane 12,11
01  // 52 x44y115 INMUX plane 2,1
08  // 53 x44y115 INMUX plane 4,3
66  // 54 x44y115 INMUX plane 6,5
04  // 55 x44y115 INMUX plane 8,7
50  // 56 x44y115 INMUX plane 10,9
19  // 57 x44y115 INMUX plane 12,11
10  // 58 x44y116 INMUX plane 2,1
03  // 59 x44y116 INMUX plane 4,3
4C  // 60 x44y116 INMUX plane 6,5
39  // 61 x44y116 INMUX plane 8,7
41  // 62 x44y116 INMUX plane 10,9
18  // 63 x44y116 INMUX plane 12,11
48  // 64 x43y115 SB_BIG plane 1
12  // 65 x43y115 SB_BIG plane 1
00  // 66 x43y115 SB_DRIVE plane 2,1
29  // 67 x43y115 SB_BIG plane 2
00  // 68 x43y115 SB_BIG plane 2
69  // 69 x43y115 SB_BIG plane 3
22  // 70 x43y115 SB_BIG plane 3
00  // 71 x43y115 SB_DRIVE plane 4,3
C2  // 72 x43y115 SB_BIG plane 4
25  // 73 x43y115 SB_BIG plane 4
61  // 74 x43y115 SB_BIG plane 5
12  // 75 x43y115 SB_BIG plane 5
00  // 76 x43y115 SB_DRIVE plane 6,5
44  // 77 x43y115 SB_BIG plane 6
00  // 78 x43y115 SB_BIG plane 6
08  // 79 x43y115 SB_BIG plane 7
12  // 80 x43y115 SB_BIG plane 7
00  // 81 x43y115 SB_DRIVE plane 8,7
48  // 82 x43y115 SB_BIG plane 8
32  // 83 x43y115 SB_BIG plane 8
00  // 84 x43y115 SB_BIG plane 9
00  // 85 x43y115 SB_BIG plane 9
00  // 86 x43y115 SB_DRIVE plane 10,9
11  // 87 x43y115 SB_BIG plane 10
00  // 88 x43y115 SB_BIG plane 10
20  // 89 x43y115 SB_BIG plane 11
20  // 90 x43y115 SB_BIG plane 11
00  // 91 x43y115 SB_DRIVE plane 12,11
00  // 92 x43y115 SB_BIG plane 12
00  // 93 x43y115 SB_BIG plane 12
F1  // 94 x44y116 SB_SML plane 1
04  // 95 x44y116 SB_SML plane 2,1
00  // 96 x44y116 SB_SML plane 2
FB  // 97 x44y116 SB_SML plane 3
E4  // 98 x44y116 SB_SML plane 4,3
35  // 99 x44y116 SB_SML plane 4
28  // 100 x44y116 SB_SML plane 5
02  // 101 x44y116 SB_SML plane 6,5
01  // 102 x44y116 SB_SML plane 6
B1  // 103 x44y116 SB_SML plane 7
92  // 104 x44y116 SB_SML plane 8,7
2B  // 105 x44y116 SB_SML plane 8
11  // 106 x44y116 SB_SML plane 9
00  // 107 x44y116 SB_SML plane 10,9
04  // 108 x44y116 SB_SML plane 10
86  // 109 x44y116 SB_SML plane 11
00  // 110 x44y116 SB_SML plane 12,11
40  // 111 x44y116 SB_SML plane 12
6A // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x45y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0A76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3A // y_sel: 115
9E // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0A7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y115 CPE[0]  _a1371  C_XOR////    
00  //  1 x45y115 CPE[1]
00  //  2 x45y115 CPE[2]
00  //  3 x45y115 CPE[3]
00  //  4 x45y115 CPE[4]
00  //  5 x45y115 CPE[5]
00  //  6 x45y115 CPE[6]
00  //  7 x45y115 CPE[7]
00  //  8 x45y115 CPE[8]
00  //  9 x45y115 CPE[9]
00  // 10 x45y116 CPE[0]  _a269  C_MX4a////    
00  // 11 x45y116 CPE[1]
00  // 12 x45y116 CPE[2]
00  // 13 x45y116 CPE[3]
00  // 14 x45y116 CPE[4]
00  // 15 x45y116 CPE[5]
00  // 16 x45y116 CPE[6]
00  // 17 x45y116 CPE[7]
00  // 18 x45y116 CPE[8]
00  // 19 x45y116 CPE[9]
00  // 20 x46y115 CPE[0]  _a1500  C_AND////    
00  // 21 x46y115 CPE[1]
00  // 22 x46y115 CPE[2]
00  // 23 x46y115 CPE[3]
00  // 24 x46y115 CPE[4]
00  // 25 x46y115 CPE[5]
00  // 26 x46y115 CPE[6]
00  // 27 x46y115 CPE[7]
00  // 28 x46y115 CPE[8]
00  // 29 x46y115 CPE[9]
00  // 30 x46y116 CPE[0]  _a1143  C_MX4b/D///    
00  // 31 x46y116 CPE[1]
00  // 32 x46y116 CPE[2]
00  // 33 x46y116 CPE[3]
00  // 34 x46y116 CPE[4]
00  // 35 x46y116 CPE[5]
00  // 36 x46y116 CPE[6]
00  // 37 x46y116 CPE[7]
00  // 38 x46y116 CPE[8]
00  // 39 x46y116 CPE[9]
0C  // 40 x45y115 INMUX plane 2,1
0C  // 41 x45y115 INMUX plane 4,3
18  // 42 x45y115 INMUX plane 6,5
06  // 43 x45y115 INMUX plane 8,7
08  // 44 x45y115 INMUX plane 10,9
21  // 45 x45y115 INMUX plane 12,11
02  // 46 x45y116 INMUX plane 2,1
00  // 47 x45y116 INMUX plane 4,3
01  // 48 x45y116 INMUX plane 6,5
39  // 49 x45y116 INMUX plane 8,7
00  // 50 x45y116 INMUX plane 10,9
20  // 51 x45y116 INMUX plane 12,11
36  // 52 x46y115 INMUX plane 2,1
2C  // 53 x46y115 INMUX plane 4,3
28  // 54 x46y115 INMUX plane 6,5
5E  // 55 x46y115 INMUX plane 8,7
88  // 56 x46y115 INMUX plane 10,9
00  // 57 x46y115 INMUX plane 12,11
04  // 58 x46y116 INMUX plane 2,1
38  // 59 x46y116 INMUX plane 4,3
2C  // 60 x46y116 INMUX plane 6,5
00  // 61 x46y116 INMUX plane 8,7
03  // 62 x46y116 INMUX plane 10,9
E0  // 63 x46y116 INMUX plane 12,11
01  // 64 x46y116 SB_BIG plane 1
20  // 65 x46y116 SB_BIG plane 1
00  // 66 x46y116 SB_DRIVE plane 2,1
48  // 67 x46y116 SB_BIG plane 2
12  // 68 x46y116 SB_BIG plane 2
48  // 69 x46y116 SB_BIG plane 3
12  // 70 x46y116 SB_BIG plane 3
00  // 71 x46y116 SB_DRIVE plane 4,3
48  // 72 x46y116 SB_BIG plane 4
12  // 73 x46y116 SB_BIG plane 4
96  // 74 x46y116 SB_BIG plane 5
14  // 75 x46y116 SB_BIG plane 5
48  // 76 x46y116 SB_DRIVE plane 6,5
59  // 77 x46y116 SB_BIG plane 6
12  // 78 x46y116 SB_BIG plane 6
48  // 79 x46y116 SB_BIG plane 7
12  // 80 x46y116 SB_BIG plane 7
90  // 81 x46y116 SB_DRIVE plane 8,7
41  // 82 x46y116 SB_BIG plane 8
02  // 83 x46y116 SB_BIG plane 8
48  // 84 x46y116 SB_BIG plane 9
12  // 85 x46y116 SB_BIG plane 9
00  // 86 x46y116 SB_DRIVE plane 10,9
48  // 87 x46y116 SB_BIG plane 10
12  // 88 x46y116 SB_BIG plane 10
48  // 89 x46y116 SB_BIG plane 11
12  // 90 x46y116 SB_BIG plane 11
00  // 91 x46y116 SB_DRIVE plane 12,11
02  // 92 x46y116 SB_BIG plane 12
12  // 93 x46y116 SB_BIG plane 12
A8  // 94 x45y115 SB_SML plane 1
82  // 95 x45y115 SB_SML plane 2,1
0A  // 96 x45y115 SB_SML plane 2
A8  // 97 x45y115 SB_SML plane 3
12  // 98 x45y115 SB_SML plane 4,3
03  // 99 x45y115 SB_SML plane 4
38  // 100 x45y115 SB_SML plane 5
81  // 101 x45y115 SB_SML plane 6,5
2A  // 102 x45y115 SB_SML plane 6
A8  // 103 x45y115 SB_SML plane 7
82  // 104 x45y115 SB_SML plane 8,7
2A  // 105 x45y115 SB_SML plane 8
A8  // 106 x45y115 SB_SML plane 9
92  // 107 x45y115 SB_SML plane 10,9
0B  // 108 x45y115 SB_SML plane 10
A8  // 109 x45y115 SB_SML plane 11
80  // 110 x45y115 SB_SML plane 12,11
2A  // 111 x45y115 SB_SML plane 12
C7 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x47y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0AF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3A // y_sel: 115
56 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0AFC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y115 CPE[0]
00  //  1 x47y115 CPE[1]
00  //  2 x47y115 CPE[2]
00  //  3 x47y115 CPE[3]
00  //  4 x47y115 CPE[4]
00  //  5 x47y115 CPE[5]
00  //  6 x47y115 CPE[6]
00  //  7 x47y115 CPE[7]
00  //  8 x47y115 CPE[8]
00  //  9 x47y115 CPE[9]
00  // 10 x47y116 CPE[0]  _a110  C_MX4a////    
00  // 11 x47y116 CPE[1]
00  // 12 x47y116 CPE[2]
00  // 13 x47y116 CPE[3]
00  // 14 x47y116 CPE[4]
00  // 15 x47y116 CPE[5]
00  // 16 x47y116 CPE[6]
00  // 17 x47y116 CPE[7]
00  // 18 x47y116 CPE[8]
00  // 19 x47y116 CPE[9]
00  // 20 x48y115 CPE[0]  _a1246  C_AND////    _a1274  C_///AND/
00  // 21 x48y115 CPE[1]
00  // 22 x48y115 CPE[2]
00  // 23 x48y115 CPE[3]
00  // 24 x48y115 CPE[4]
00  // 25 x48y115 CPE[5]
00  // 26 x48y115 CPE[6]
00  // 27 x48y115 CPE[7]
00  // 28 x48y115 CPE[8]
00  // 29 x48y115 CPE[9]
00  // 30 x48y116 CPE[0]  _a1480  C_AND////    _a1484  C_///AND/
00  // 31 x48y116 CPE[1]
00  // 32 x48y116 CPE[2]
00  // 33 x48y116 CPE[3]
00  // 34 x48y116 CPE[4]
00  // 35 x48y116 CPE[5]
00  // 36 x48y116 CPE[6]
00  // 37 x48y116 CPE[7]
00  // 38 x48y116 CPE[8]
00  // 39 x48y116 CPE[9]
00  // 40 x47y115 INMUX plane 2,1
00  // 41 x47y115 INMUX plane 4,3
00  // 42 x47y115 INMUX plane 6,5
01  // 43 x47y115 INMUX plane 8,7
08  // 44 x47y115 INMUX plane 10,9
00  // 45 x47y115 INMUX plane 12,11
07  // 46 x47y116 INMUX plane 2,1
2C  // 47 x47y116 INMUX plane 4,3
04  // 48 x47y116 INMUX plane 6,5
0F  // 49 x47y116 INMUX plane 8,7
05  // 50 x47y116 INMUX plane 10,9
0D  // 51 x47y116 INMUX plane 12,11
08  // 52 x48y115 INMUX plane 2,1
2C  // 53 x48y115 INMUX plane 4,3
10  // 54 x48y115 INMUX plane 6,5
36  // 55 x48y115 INMUX plane 8,7
88  // 56 x48y115 INMUX plane 10,9
01  // 57 x48y115 INMUX plane 12,11
31  // 58 x48y116 INMUX plane 2,1
27  // 59 x48y116 INMUX plane 4,3
04  // 60 x48y116 INMUX plane 6,5
33  // 61 x48y116 INMUX plane 8,7
00  // 62 x48y116 INMUX plane 10,9
DD  // 63 x48y116 INMUX plane 12,11
00  // 64 x47y115 SB_BIG plane 1
00  // 65 x47y115 SB_BIG plane 1
00  // 66 x47y115 SB_DRIVE plane 2,1
41  // 67 x47y115 SB_BIG plane 2
12  // 68 x47y115 SB_BIG plane 2
41  // 69 x47y115 SB_BIG plane 3
12  // 70 x47y115 SB_BIG plane 3
40  // 71 x47y115 SB_DRIVE plane 4,3
48  // 72 x47y115 SB_BIG plane 4
12  // 73 x47y115 SB_BIG plane 4
50  // 74 x47y115 SB_BIG plane 5
20  // 75 x47y115 SB_BIG plane 5
00  // 76 x47y115 SB_DRIVE plane 6,5
48  // 77 x47y115 SB_BIG plane 6
12  // 78 x47y115 SB_BIG plane 6
48  // 79 x47y115 SB_BIG plane 7
12  // 80 x47y115 SB_BIG plane 7
80  // 81 x47y115 SB_DRIVE plane 8,7
D6  // 82 x47y115 SB_BIG plane 8
14  // 83 x47y115 SB_BIG plane 8
00  // 84 x47y115 SB_BIG plane 9
00  // 85 x47y115 SB_BIG plane 9
40  // 86 x47y115 SB_DRIVE plane 10,9
30  // 87 x47y115 SB_BIG plane 10
00  // 88 x47y115 SB_BIG plane 10
01  // 89 x47y115 SB_BIG plane 11
00  // 90 x47y115 SB_BIG plane 11
00  // 91 x47y115 SB_DRIVE plane 12,11
04  // 92 x47y115 SB_BIG plane 12
10  // 93 x47y115 SB_BIG plane 12
30  // 94 x48y116 SB_SML plane 1
80  // 95 x48y116 SB_SML plane 2,1
2A  // 96 x48y116 SB_SML plane 2
A1  // 97 x48y116 SB_SML plane 3
00  // 98 x48y116 SB_SML plane 4,3
54  // 99 x48y116 SB_SML plane 4
40  // 100 x48y116 SB_SML plane 5
90  // 101 x48y116 SB_SML plane 6,5
2B  // 102 x48y116 SB_SML plane 6
A8  // 103 x48y116 SB_SML plane 7
02  // 104 x48y116 SB_SML plane 8,7
53  // 105 x48y116 SB_SML plane 8
00  // 106 x48y116 SB_SML plane 9
00  // 107 x48y116 SB_SML plane 10,9
00  // 108 x48y116 SB_SML plane 10
00  // 109 x48y116 SB_SML plane 11
20  // 110 x48y116 SB_SML plane 12,11
01  // 111 x48y116 SB_SML plane 12
1B // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x49y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0B72     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3A // y_sel: 115
8E // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0B7A
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x49y115 CPE[0]  _a1704  C_////Bridge
00  //  1 x49y115 CPE[1]
00  //  2 x49y115 CPE[2]
00  //  3 x49y115 CPE[3]
00  //  4 x49y115 CPE[4]
00  //  5 x49y115 CPE[5]
00  //  6 x49y115 CPE[6]
00  //  7 x49y115 CPE[7]
00  //  8 x49y115 CPE[8]
00  //  9 x49y115 CPE[9]
00  // 10 x49y116 CPE[0]  _a286  C_///AND/
00  // 11 x49y116 CPE[1]
00  // 12 x49y116 CPE[2]
00  // 13 x49y116 CPE[3]
00  // 14 x49y116 CPE[4]
00  // 15 x49y116 CPE[5]
00  // 16 x49y116 CPE[6]
00  // 17 x49y116 CPE[7]
00  // 18 x49y116 CPE[8]
00  // 19 x49y116 CPE[9]
00  // 20 x50y115 CPE[0]  _a1487  C_AND////    _a1445  C_///AND/
00  // 21 x50y115 CPE[1]
00  // 22 x50y115 CPE[2]
00  // 23 x50y115 CPE[3]
00  // 24 x50y115 CPE[4]
00  // 25 x50y115 CPE[5]
00  // 26 x50y115 CPE[6]
00  // 27 x50y115 CPE[7]
00  // 28 x50y115 CPE[8]
00  // 29 x50y115 CPE[9]
00  // 30 x50y116 CPE[0]
00  // 31 x50y116 CPE[1]
00  // 32 x50y116 CPE[2]
00  // 33 x50y116 CPE[3]
00  // 34 x50y116 CPE[4]
00  // 35 x50y116 CPE[5]
00  // 36 x50y116 CPE[6]
00  // 37 x50y116 CPE[7]
00  // 38 x50y116 CPE[8]
00  // 39 x50y116 CPE[9]
18  // 40 x49y115 INMUX plane 2,1
00  // 41 x49y115 INMUX plane 4,3
28  // 42 x49y115 INMUX plane 6,5
28  // 43 x49y115 INMUX plane 8,7
08  // 44 x49y115 INMUX plane 10,9
01  // 45 x49y115 INMUX plane 12,11
36  // 46 x49y116 INMUX plane 2,1
3B  // 47 x49y116 INMUX plane 4,3
04  // 48 x49y116 INMUX plane 6,5
00  // 49 x49y116 INMUX plane 8,7
00  // 50 x49y116 INMUX plane 10,9
28  // 51 x49y116 INMUX plane 12,11
25  // 52 x50y115 INMUX plane 2,1
2C  // 53 x50y115 INMUX plane 4,3
1F  // 54 x50y115 INMUX plane 6,5
28  // 55 x50y115 INMUX plane 8,7
8B  // 56 x50y115 INMUX plane 10,9
00  // 57 x50y115 INMUX plane 12,11
01  // 58 x50y116 INMUX plane 2,1
09  // 59 x50y116 INMUX plane 4,3
C0  // 60 x50y116 INMUX plane 6,5
00  // 61 x50y116 INMUX plane 8,7
C0  // 62 x50y116 INMUX plane 10,9
00  // 63 x50y116 INMUX plane 12,11
59  // 64 x50y116 SB_BIG plane 1
12  // 65 x50y116 SB_BIG plane 1
00  // 66 x50y116 SB_DRIVE plane 2,1
48  // 67 x50y116 SB_BIG plane 2
12  // 68 x50y116 SB_BIG plane 2
50  // 69 x50y116 SB_BIG plane 3
24  // 70 x50y116 SB_BIG plane 3
00  // 71 x50y116 SB_DRIVE plane 4,3
00  // 72 x50y116 SB_BIG plane 4
00  // 73 x50y116 SB_BIG plane 4
48  // 74 x50y116 SB_BIG plane 5
12  // 75 x50y116 SB_BIG plane 5
00  // 76 x50y116 SB_DRIVE plane 6,5
A0  // 77 x50y116 SB_BIG plane 6
14  // 78 x50y116 SB_BIG plane 6
48  // 79 x50y116 SB_BIG plane 7
02  // 80 x50y116 SB_BIG plane 7
08  // 81 x50y116 SB_DRIVE plane 8,7
58  // 82 x50y116 SB_BIG plane 8
00  // 83 x50y116 SB_BIG plane 8
0B  // 84 x50y116 SB_BIG plane 9
20  // 85 x50y116 SB_BIG plane 9
00  // 86 x50y116 SB_DRIVE plane 10,9
00  // 87 x50y116 SB_BIG plane 10
00  // 88 x50y116 SB_BIG plane 10
00  // 89 x50y116 SB_BIG plane 11
00  // 90 x50y116 SB_BIG plane 11
00  // 91 x50y116 SB_DRIVE plane 12,11
02  // 92 x50y116 SB_BIG plane 12
16  // 93 x50y116 SB_BIG plane 12
A8  // 94 x49y115 SB_SML plane 1
12  // 95 x49y115 SB_SML plane 2,1
2B  // 96 x49y115 SB_SML plane 2
30  // 97 x49y115 SB_SML plane 3
07  // 98 x49y115 SB_SML plane 4,3
00  // 99 x49y115 SB_SML plane 4
38  // 100 x49y115 SB_SML plane 5
43  // 101 x49y115 SB_SML plane 6,5
6C  // 102 x49y115 SB_SML plane 6
A8  // 103 x49y115 SB_SML plane 7
02  // 104 x49y115 SB_SML plane 8,7
00  // 105 x49y115 SB_SML plane 8
00  // 106 x49y115 SB_SML plane 9
90  // 107 x49y115 SB_SML plane 10,9
01  // 108 x49y115 SB_SML plane 10
16 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x51y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0BED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3A // y_sel: 115
E6 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0BF5
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x51y115 CPE[0]
00  //  1 x51y115 CPE[1]
00  //  2 x51y115 CPE[2]
00  //  3 x51y115 CPE[3]
00  //  4 x51y115 CPE[4]
00  //  5 x51y115 CPE[5]
00  //  6 x51y115 CPE[6]
00  //  7 x51y115 CPE[7]
00  //  8 x51y115 CPE[8]
00  //  9 x51y115 CPE[9]
00  // 10 x51y116 CPE[0]
00  // 11 x51y116 CPE[1]
00  // 12 x51y116 CPE[2]
00  // 13 x51y116 CPE[3]
00  // 14 x51y116 CPE[4]
00  // 15 x51y116 CPE[5]
00  // 16 x51y116 CPE[6]
00  // 17 x51y116 CPE[7]
00  // 18 x51y116 CPE[8]
00  // 19 x51y116 CPE[9]
00  // 20 x52y115 CPE[0]  _a396  C_ORAND/D///    
00  // 21 x52y115 CPE[1]
00  // 22 x52y115 CPE[2]
00  // 23 x52y115 CPE[3]
00  // 24 x52y115 CPE[4]
00  // 25 x52y115 CPE[5]
00  // 26 x52y115 CPE[6]
00  // 27 x52y115 CPE[7]
00  // 28 x52y115 CPE[8]
00  // 29 x52y115 CPE[9]
00  // 30 x52y116 CPE[0]  _a284  C_AND////    _a289  C_///AND/
00  // 31 x52y116 CPE[1]
00  // 32 x52y116 CPE[2]
00  // 33 x52y116 CPE[3]
00  // 34 x52y116 CPE[4]
00  // 35 x52y116 CPE[5]
00  // 36 x52y116 CPE[6]
00  // 37 x52y116 CPE[7]
00  // 38 x52y116 CPE[8]
00  // 39 x52y116 CPE[9]
00  // 40 x51y115 INMUX plane 2,1
09  // 41 x51y115 INMUX plane 4,3
01  // 42 x51y115 INMUX plane 6,5
28  // 43 x51y115 INMUX plane 8,7
00  // 44 x51y115 INMUX plane 10,9
00  // 45 x51y115 INMUX plane 12,11
00  // 46 x51y116 INMUX plane 2,1
29  // 47 x51y116 INMUX plane 4,3
08  // 48 x51y116 INMUX plane 6,5
00  // 49 x51y116 INMUX plane 8,7
01  // 50 x51y116 INMUX plane 10,9
00  // 51 x51y116 INMUX plane 12,11
08  // 52 x52y115 INMUX plane 2,1
2B  // 53 x52y115 INMUX plane 4,3
30  // 54 x52y115 INMUX plane 6,5
36  // 55 x52y115 INMUX plane 8,7
08  // 56 x52y115 INMUX plane 10,9
01  // 57 x52y115 INMUX plane 12,11
39  // 58 x52y116 INMUX plane 2,1
20  // 59 x52y116 INMUX plane 4,3
20  // 60 x52y116 INMUX plane 6,5
05  // 61 x52y116 INMUX plane 8,7
21  // 62 x52y116 INMUX plane 10,9
00  // 63 x52y116 INMUX plane 12,11
00  // 64 x51y115 SB_BIG plane 1
00  // 65 x51y115 SB_BIG plane 1
00  // 66 x51y115 SB_DRIVE plane 2,1
00  // 67 x51y115 SB_BIG plane 2
00  // 68 x51y115 SB_BIG plane 2
48  // 69 x51y115 SB_BIG plane 3
12  // 70 x51y115 SB_BIG plane 3
00  // 71 x51y115 SB_DRIVE plane 4,3
61  // 72 x51y115 SB_BIG plane 4
12  // 73 x51y115 SB_BIG plane 4
19  // 74 x51y115 SB_BIG plane 5
00  // 75 x51y115 SB_BIG plane 5
00  // 76 x51y115 SB_DRIVE plane 6,5
00  // 77 x51y115 SB_BIG plane 6
00  // 78 x51y115 SB_BIG plane 6
48  // 79 x51y115 SB_BIG plane 7
12  // 80 x51y115 SB_BIG plane 7
80  // 81 x51y115 SB_DRIVE plane 8,7
48  // 82 x51y115 SB_BIG plane 8
02  // 83 x51y115 SB_BIG plane 8
0B  // 84 x51y115 SB_BIG plane 9
50  // 85 x51y115 SB_BIG plane 9
00  // 86 x51y115 SB_DRIVE plane 10,9
21  // 87 x51y115 SB_BIG plane 10
00  // 88 x51y115 SB_BIG plane 10
19  // 89 x51y115 SB_BIG plane 11
00  // 90 x51y115 SB_BIG plane 11
00  // 91 x51y115 SB_DRIVE plane 12,11
00  // 92 x51y115 SB_BIG plane 12
20  // 93 x51y115 SB_BIG plane 12
00  // 94 x52y116 SB_SML plane 1
00  // 95 x52y116 SB_SML plane 2,1
00  // 96 x52y116 SB_SML plane 2
A1  // 97 x52y116 SB_SML plane 3
80  // 98 x52y116 SB_SML plane 4,3
2A  // 99 x52y116 SB_SML plane 4
00  // 100 x52y116 SB_SML plane 5
00  // 101 x52y116 SB_SML plane 6,5
00  // 102 x52y116 SB_SML plane 6
A8  // 103 x52y116 SB_SML plane 7
92  // 104 x52y116 SB_SML plane 8,7
0B  // 105 x52y116 SB_SML plane 8
8C // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x53y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0C65     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
3A // y_sel: 115
3E // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0C6D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x53y115 CPE[0]
00  //  1 x53y115 CPE[1]
00  //  2 x53y115 CPE[2]
00  //  3 x53y115 CPE[3]
00  //  4 x53y115 CPE[4]
00  //  5 x53y115 CPE[5]
00  //  6 x53y115 CPE[6]
00  //  7 x53y115 CPE[7]
00  //  8 x53y115 CPE[8]
00  //  9 x53y115 CPE[9]
00  // 10 x53y116 CPE[0]
00  // 11 x53y116 CPE[1]
00  // 12 x53y116 CPE[2]
00  // 13 x53y116 CPE[3]
00  // 14 x53y116 CPE[4]
00  // 15 x53y116 CPE[5]
00  // 16 x53y116 CPE[6]
00  // 17 x53y116 CPE[7]
00  // 18 x53y116 CPE[8]
00  // 19 x53y116 CPE[9]
00  // 20 x54y115 CPE[0]  _a1521  C_AND////    
00  // 21 x54y115 CPE[1]
00  // 22 x54y115 CPE[2]
00  // 23 x54y115 CPE[3]
00  // 24 x54y115 CPE[4]
00  // 25 x54y115 CPE[5]
00  // 26 x54y115 CPE[6]
00  // 27 x54y115 CPE[7]
00  // 28 x54y115 CPE[8]
00  // 29 x54y115 CPE[9]
00  // 30 x54y116 CPE[0]  _a1483  C_AND////    _a458  C_///AND/
00  // 31 x54y116 CPE[1]
00  // 32 x54y116 CPE[2]
00  // 33 x54y116 CPE[3]
00  // 34 x54y116 CPE[4]
00  // 35 x54y116 CPE[5]
00  // 36 x54y116 CPE[6]
00  // 37 x54y116 CPE[7]
00  // 38 x54y116 CPE[8]
00  // 39 x54y116 CPE[9]
28  // 40 x53y115 INMUX plane 2,1
01  // 41 x53y115 INMUX plane 4,3
00  // 42 x53y115 INMUX plane 6,5
28  // 43 x53y115 INMUX plane 8,7
01  // 44 x53y115 INMUX plane 10,9
00  // 45 x53y115 INMUX plane 12,11
00  // 46 x53y116 INMUX plane 2,1
29  // 47 x53y116 INMUX plane 4,3
00  // 48 x53y116 INMUX plane 6,5
08  // 49 x53y116 INMUX plane 8,7
00  // 50 x53y116 INMUX plane 10,9
00  // 51 x53y116 INMUX plane 12,11
00  // 52 x54y115 INMUX plane 2,1
00  // 53 x54y115 INMUX plane 4,3
07  // 54 x54y115 INMUX plane 6,5
18  // 55 x54y115 INMUX plane 8,7
85  // 56 x54y115 INMUX plane 10,9
C0  // 57 x54y115 INMUX plane 12,11
38  // 58 x54y116 INMUX plane 2,1
3F  // 59 x54y116 INMUX plane 4,3
28  // 60 x54y116 INMUX plane 6,5
00  // 61 x54y116 INMUX plane 8,7
20  // 62 x54y116 INMUX plane 10,9
CC  // 63 x54y116 INMUX plane 12,11
00  // 64 x54y116 SB_BIG plane 1
00  // 65 x54y116 SB_BIG plane 1
00  // 66 x54y116 SB_DRIVE plane 2,1
00  // 67 x54y116 SB_BIG plane 2
00  // 68 x54y116 SB_BIG plane 2
51  // 69 x54y116 SB_BIG plane 3
12  // 70 x54y116 SB_BIG plane 3
01  // 71 x54y116 SB_DRIVE plane 4,3
48  // 72 x54y116 SB_BIG plane 4
12  // 73 x54y116 SB_BIG plane 4
00  // 74 x54y116 SB_BIG plane 5
00  // 75 x54y116 SB_BIG plane 5
00  // 76 x54y116 SB_DRIVE plane 6,5
00  // 77 x54y116 SB_BIG plane 6
00  // 78 x54y116 SB_BIG plane 6
48  // 79 x54y116 SB_BIG plane 7
12  // 80 x54y116 SB_BIG plane 7
00  // 81 x54y116 SB_DRIVE plane 8,7
A0  // 82 x54y116 SB_BIG plane 8
14  // 83 x54y116 SB_BIG plane 8
19  // 84 x54y116 SB_BIG plane 9
00  // 85 x54y116 SB_BIG plane 9
02  // 86 x54y116 SB_DRIVE plane 10,9
00  // 87 x54y116 SB_BIG plane 10
00  // 88 x54y116 SB_BIG plane 10
00  // 89 x54y116 SB_BIG plane 11
00  // 90 x54y116 SB_BIG plane 11
00  // 91 x54y116 SB_DRIVE plane 12,11
00  // 92 x54y116 SB_BIG plane 12
00  // 93 x54y116 SB_BIG plane 12
00  // 94 x53y115 SB_SML plane 1
00  // 95 x53y115 SB_SML plane 2,1
00  // 96 x53y115 SB_SML plane 2
A8  // 97 x53y115 SB_SML plane 3
82  // 98 x53y115 SB_SML plane 4,3
2A  // 99 x53y115 SB_SML plane 4
00  // 100 x53y115 SB_SML plane 5
00  // 101 x53y115 SB_SML plane 6,5
00  // 102 x53y115 SB_SML plane 6
A8  // 103 x53y115 SB_SML plane 7
82  // 104 x53y115 SB_SML plane 8,7
2A  // 105 x53y115 SB_SML plane 8
AC // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x55y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0CDD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
3A // y_sel: 115
36 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0CE5
3F // Length: 63
E9 // -- CRC low byte
F1 // -- CRC high byte
00  //  0 x55y115 CPE[0]
00  //  1 x55y115 CPE[1]
00  //  2 x55y115 CPE[2]
00  //  3 x55y115 CPE[3]
00  //  4 x55y115 CPE[4]
00  //  5 x55y115 CPE[5]
00  //  6 x55y115 CPE[6]
00  //  7 x55y115 CPE[7]
00  //  8 x55y115 CPE[8]
00  //  9 x55y115 CPE[9]
00  // 10 x55y116 CPE[0]
00  // 11 x55y116 CPE[1]
00  // 12 x55y116 CPE[2]
00  // 13 x55y116 CPE[3]
00  // 14 x55y116 CPE[4]
00  // 15 x55y116 CPE[5]
00  // 16 x55y116 CPE[6]
00  // 17 x55y116 CPE[7]
00  // 18 x55y116 CPE[8]
00  // 19 x55y116 CPE[9]
00  // 20 x56y115 CPE[0]
00  // 21 x56y115 CPE[1]
00  // 22 x56y115 CPE[2]
00  // 23 x56y115 CPE[3]
00  // 24 x56y115 CPE[4]
00  // 25 x56y115 CPE[5]
00  // 26 x56y115 CPE[6]
00  // 27 x56y115 CPE[7]
00  // 28 x56y115 CPE[8]
00  // 29 x56y115 CPE[9]
00  // 30 x56y116 CPE[0]
00  // 31 x56y116 CPE[1]
00  // 32 x56y116 CPE[2]
00  // 33 x56y116 CPE[3]
00  // 34 x56y116 CPE[4]
00  // 35 x56y116 CPE[5]
00  // 36 x56y116 CPE[6]
00  // 37 x56y116 CPE[7]
00  // 38 x56y116 CPE[8]
00  // 39 x56y116 CPE[9]
00  // 40 x55y115 INMUX plane 2,1
00  // 41 x55y115 INMUX plane 4,3
00  // 42 x55y115 INMUX plane 6,5
00  // 43 x55y115 INMUX plane 8,7
00  // 44 x55y115 INMUX plane 10,9
00  // 45 x55y115 INMUX plane 12,11
00  // 46 x55y116 INMUX plane 2,1
01  // 47 x55y116 INMUX plane 4,3
00  // 48 x55y116 INMUX plane 6,5
08  // 49 x55y116 INMUX plane 8,7
00  // 50 x55y116 INMUX plane 10,9
00  // 51 x55y116 INMUX plane 12,11
00  // 52 x56y115 INMUX plane 2,1
00  // 53 x56y115 INMUX plane 4,3
00  // 54 x56y115 INMUX plane 6,5
00  // 55 x56y115 INMUX plane 8,7
00  // 56 x56y115 INMUX plane 10,9
00  // 57 x56y115 INMUX plane 12,11
00  // 58 x56y116 INMUX plane 2,1
01  // 59 x56y116 INMUX plane 4,3
00  // 60 x56y116 INMUX plane 6,5
08  // 61 x56y116 INMUX plane 8,7
01  // 62 x56y116 INMUX plane 10,9
F0 // -- CRC low byte
80 // -- CRC high byte


// Config Latches on x73y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0D2A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
3A // y_sel: 115
8C // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0D32
46 // Length: 70
AF // -- CRC low byte
1F // -- CRC high byte
00  //  0 x73y115 CPE[0]
00  //  1 x73y115 CPE[1]
00  //  2 x73y115 CPE[2]
00  //  3 x73y115 CPE[3]
00  //  4 x73y115 CPE[4]
00  //  5 x73y115 CPE[5]
00  //  6 x73y115 CPE[6]
00  //  7 x73y115 CPE[7]
00  //  8 x73y115 CPE[8]
00  //  9 x73y115 CPE[9]
00  // 10 x73y116 CPE[0]
00  // 11 x73y116 CPE[1]
00  // 12 x73y116 CPE[2]
00  // 13 x73y116 CPE[3]
00  // 14 x73y116 CPE[4]
00  // 15 x73y116 CPE[5]
00  // 16 x73y116 CPE[6]
00  // 17 x73y116 CPE[7]
00  // 18 x73y116 CPE[8]
00  // 19 x73y116 CPE[9]
00  // 20 x74y115 CPE[0]
00  // 21 x74y115 CPE[1]
00  // 22 x74y115 CPE[2]
00  // 23 x74y115 CPE[3]
00  // 24 x74y115 CPE[4]
00  // 25 x74y115 CPE[5]
00  // 26 x74y115 CPE[6]
00  // 27 x74y115 CPE[7]
00  // 28 x74y115 CPE[8]
00  // 29 x74y115 CPE[9]
00  // 30 x74y116 CPE[0]
00  // 31 x74y116 CPE[1]
00  // 32 x74y116 CPE[2]
00  // 33 x74y116 CPE[3]
00  // 34 x74y116 CPE[4]
00  // 35 x74y116 CPE[5]
00  // 36 x74y116 CPE[6]
00  // 37 x74y116 CPE[7]
00  // 38 x74y116 CPE[8]
00  // 39 x74y116 CPE[9]
00  // 40 x73y115 INMUX plane 2,1
00  // 41 x73y115 INMUX plane 4,3
00  // 42 x73y115 INMUX plane 6,5
00  // 43 x73y115 INMUX plane 8,7
00  // 44 x73y115 INMUX plane 10,9
00  // 45 x73y115 INMUX plane 12,11
00  // 46 x73y116 INMUX plane 2,1
00  // 47 x73y116 INMUX plane 4,3
00  // 48 x73y116 INMUX plane 6,5
00  // 49 x73y116 INMUX plane 8,7
00  // 50 x73y116 INMUX plane 10,9
00  // 51 x73y116 INMUX plane 12,11
00  // 52 x74y115 INMUX plane 2,1
00  // 53 x74y115 INMUX plane 4,3
00  // 54 x74y115 INMUX plane 6,5
00  // 55 x74y115 INMUX plane 8,7
00  // 56 x74y115 INMUX plane 10,9
00  // 57 x74y115 INMUX plane 12,11
00  // 58 x74y116 INMUX plane 2,1
00  // 59 x74y116 INMUX plane 4,3
00  // 60 x74y116 INMUX plane 6,5
00  // 61 x74y116 INMUX plane 8,7
00  // 62 x74y116 INMUX plane 10,9
00  // 63 x74y116 INMUX plane 12,11
00  // 64 x74y116 SB_BIG plane 1
00  // 65 x74y116 SB_BIG plane 1
00  // 66 x74y116 SB_DRIVE plane 2,1
00  // 67 x74y116 SB_BIG plane 2
00  // 68 x74y116 SB_BIG plane 2
78  // 69 x74y116 SB_BIG plane 3
10 // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x75y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0D7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
3A // y_sel: 115
E4 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0D86
3C // Length: 60
72 // -- CRC low byte
C3 // -- CRC high byte
00  //  0 x75y115 CPE[0]
00  //  1 x75y115 CPE[1]
00  //  2 x75y115 CPE[2]
00  //  3 x75y115 CPE[3]
00  //  4 x75y115 CPE[4]
00  //  5 x75y115 CPE[5]
00  //  6 x75y115 CPE[6]
00  //  7 x75y115 CPE[7]
00  //  8 x75y115 CPE[8]
00  //  9 x75y115 CPE[9]
00  // 10 x75y116 CPE[0]
00  // 11 x75y116 CPE[1]
00  // 12 x75y116 CPE[2]
00  // 13 x75y116 CPE[3]
00  // 14 x75y116 CPE[4]
00  // 15 x75y116 CPE[5]
00  // 16 x75y116 CPE[6]
00  // 17 x75y116 CPE[7]
00  // 18 x75y116 CPE[8]
00  // 19 x75y116 CPE[9]
00  // 20 x76y115 CPE[0]
00  // 21 x76y115 CPE[1]
00  // 22 x76y115 CPE[2]
00  // 23 x76y115 CPE[3]
00  // 24 x76y115 CPE[4]
00  // 25 x76y115 CPE[5]
00  // 26 x76y115 CPE[6]
00  // 27 x76y115 CPE[7]
00  // 28 x76y115 CPE[8]
00  // 29 x76y115 CPE[9]
00  // 30 x76y116 CPE[0]
00  // 31 x76y116 CPE[1]
00  // 32 x76y116 CPE[2]
00  // 33 x76y116 CPE[3]
00  // 34 x76y116 CPE[4]
00  // 35 x76y116 CPE[5]
00  // 36 x76y116 CPE[6]
00  // 37 x76y116 CPE[7]
00  // 38 x76y116 CPE[8]
00  // 39 x76y116 CPE[9]
00  // 40 x75y115 INMUX plane 2,1
00  // 41 x75y115 INMUX plane 4,3
00  // 42 x75y115 INMUX plane 6,5
00  // 43 x75y115 INMUX plane 8,7
00  // 44 x75y115 INMUX plane 10,9
00  // 45 x75y115 INMUX plane 12,11
00  // 46 x75y116 INMUX plane 2,1
01  // 47 x75y116 INMUX plane 4,3
00  // 48 x75y116 INMUX plane 6,5
00  // 49 x75y116 INMUX plane 8,7
00  // 50 x75y116 INMUX plane 10,9
00  // 51 x75y116 INMUX plane 12,11
00  // 52 x76y115 INMUX plane 2,1
00  // 53 x76y115 INMUX plane 4,3
00  // 54 x76y115 INMUX plane 6,5
00  // 55 x76y115 INMUX plane 8,7
00  // 56 x76y115 INMUX plane 10,9
00  // 57 x76y115 INMUX plane 12,11
00  // 58 x76y116 INMUX plane 2,1
01  // 59 x76y116 INMUX plane 4,3
48 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x161y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0DC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3A // y_sel: 115
28 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0DD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y115
00  // 14 right_edge_EN1 at x163y115
00  // 15 right_edge_EN2 at x163y115
00  // 16 right_edge_EN0 at x163y116
00  // 17 right_edge_EN1 at x163y116
00  // 18 right_edge_EN2 at x163y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y116 SB_BIG plane 1
12  // 65 x162y116 SB_BIG plane 1
00  // 66 x162y116 SB_DRIVE plane 2,1
48  // 67 x162y116 SB_BIG plane 2
12  // 68 x162y116 SB_BIG plane 2
48  // 69 x162y116 SB_BIG plane 3
12  // 70 x162y116 SB_BIG plane 3
00  // 71 x162y116 SB_DRIVE plane 4,3
48  // 72 x162y116 SB_BIG plane 4
12  // 73 x162y116 SB_BIG plane 4
48  // 74 x162y116 SB_BIG plane 5
12  // 75 x162y116 SB_BIG plane 5
00  // 76 x162y116 SB_DRIVE plane 6,5
48  // 77 x162y116 SB_BIG plane 6
12  // 78 x162y116 SB_BIG plane 6
48  // 79 x162y116 SB_BIG plane 7
12  // 80 x162y116 SB_BIG plane 7
00  // 81 x162y116 SB_DRIVE plane 8,7
48  // 82 x162y116 SB_BIG plane 8
12  // 83 x162y116 SB_BIG plane 8
48  // 84 x162y116 SB_BIG plane 9
12  // 85 x162y116 SB_BIG plane 9
00  // 86 x162y116 SB_DRIVE plane 10,9
48  // 87 x162y116 SB_BIG plane 10
12  // 88 x162y116 SB_BIG plane 10
48  // 89 x162y116 SB_BIG plane 11
12  // 90 x162y116 SB_BIG plane 11
00  // 91 x162y116 SB_DRIVE plane 12,11
48  // 92 x162y116 SB_BIG plane 12
12  // 93 x162y116 SB_BIG plane 12
A8  // 94 x161y115 SB_SML plane 1
82  // 95 x161y115 SB_SML plane 2,1
2A  // 96 x161y115 SB_SML plane 2
A8  // 97 x161y115 SB_SML plane 3
82  // 98 x161y115 SB_SML plane 4,3
2A  // 99 x161y115 SB_SML plane 4
A8  // 100 x161y115 SB_SML plane 5
82  // 101 x161y115 SB_SML plane 6,5
2A  // 102 x161y115 SB_SML plane 6
A8  // 103 x161y115 SB_SML plane 7
82  // 104 x161y115 SB_SML plane 8,7
2A  // 105 x161y115 SB_SML plane 8
A8  // 106 x161y115 SB_SML plane 9
82  // 107 x161y115 SB_SML plane 10,9
2A  // 108 x161y115 SB_SML plane 10
A8  // 109 x161y115 SB_SML plane 11
82  // 110 x161y115 SB_SML plane 12,11
2A  // 111 x161y115 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0E46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3B // y_sel: 117
8E // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0E4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y117
00  // 14 left_edge_EN1 at x-2y117
00  // 15 left_edge_EN2 at x-2y117
00  // 16 left_edge_EN0 at x-2y118
00  // 17 left_edge_EN1 at x-2y118
00  // 18 left_edge_EN2 at x-2y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y118 SB_BIG plane 1
12  // 65 x0y118 SB_BIG plane 1
00  // 66 x0y118 SB_DRIVE plane 2,1
48  // 67 x0y118 SB_BIG plane 2
12  // 68 x0y118 SB_BIG plane 2
48  // 69 x0y118 SB_BIG plane 3
12  // 70 x0y118 SB_BIG plane 3
00  // 71 x0y118 SB_DRIVE plane 4,3
48  // 72 x0y118 SB_BIG plane 4
12  // 73 x0y118 SB_BIG plane 4
48  // 74 x0y118 SB_BIG plane 5
12  // 75 x0y118 SB_BIG plane 5
00  // 76 x0y118 SB_DRIVE plane 6,5
48  // 77 x0y118 SB_BIG plane 6
12  // 78 x0y118 SB_BIG plane 6
48  // 79 x0y118 SB_BIG plane 7
12  // 80 x0y118 SB_BIG plane 7
00  // 81 x0y118 SB_DRIVE plane 8,7
48  // 82 x0y118 SB_BIG plane 8
12  // 83 x0y118 SB_BIG plane 8
48  // 84 x0y118 SB_BIG plane 9
12  // 85 x0y118 SB_BIG plane 9
00  // 86 x0y118 SB_DRIVE plane 10,9
48  // 87 x0y118 SB_BIG plane 10
12  // 88 x0y118 SB_BIG plane 10
48  // 89 x0y118 SB_BIG plane 11
12  // 90 x0y118 SB_BIG plane 11
00  // 91 x0y118 SB_DRIVE plane 12,11
48  // 92 x0y118 SB_BIG plane 12
12  // 93 x0y118 SB_BIG plane 12
A8  // 94 x-1y117 SB_SML plane 1
82  // 95 x-1y117 SB_SML plane 2,1
2A  // 96 x-1y117 SB_SML plane 2
A8  // 97 x-1y117 SB_SML plane 3
82  // 98 x-1y117 SB_SML plane 4,3
2A  // 99 x-1y117 SB_SML plane 4
A8  // 100 x-1y117 SB_SML plane 5
82  // 101 x-1y117 SB_SML plane 6,5
2A  // 102 x-1y117 SB_SML plane 6
A8  // 103 x-1y117 SB_SML plane 7
82  // 104 x-1y117 SB_SML plane 8,7
2A  // 105 x-1y117 SB_SML plane 8
A8  // 106 x-1y117 SB_SML plane 9
82  // 107 x-1y117 SB_SML plane 10,9
2A  // 108 x-1y117 SB_SML plane 10
A8  // 109 x-1y117 SB_SML plane 11
82  // 110 x-1y117 SB_SML plane 12,11
2A  // 111 x-1y117 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0EC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
3B // y_sel: 117
FE // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0ECC
38 // Length: 56
56 // -- CRC low byte
85 // -- CRC high byte
00  //  0 x19y117 CPE[0]
00  //  1 x19y117 CPE[1]
00  //  2 x19y117 CPE[2]
00  //  3 x19y117 CPE[3]
00  //  4 x19y117 CPE[4]
00  //  5 x19y117 CPE[5]
00  //  6 x19y117 CPE[6]
00  //  7 x19y117 CPE[7]
00  //  8 x19y117 CPE[8]
00  //  9 x19y117 CPE[9]
00  // 10 x19y118 CPE[0]
00  // 11 x19y118 CPE[1]
00  // 12 x19y118 CPE[2]
00  // 13 x19y118 CPE[3]
00  // 14 x19y118 CPE[4]
00  // 15 x19y118 CPE[5]
00  // 16 x19y118 CPE[6]
00  // 17 x19y118 CPE[7]
00  // 18 x19y118 CPE[8]
00  // 19 x19y118 CPE[9]
00  // 20 x20y117 CPE[0]
00  // 21 x20y117 CPE[1]
00  // 22 x20y117 CPE[2]
00  // 23 x20y117 CPE[3]
00  // 24 x20y117 CPE[4]
00  // 25 x20y117 CPE[5]
00  // 26 x20y117 CPE[6]
00  // 27 x20y117 CPE[7]
00  // 28 x20y117 CPE[8]
00  // 29 x20y117 CPE[9]
00  // 30 x20y118 CPE[0]
00  // 31 x20y118 CPE[1]
00  // 32 x20y118 CPE[2]
00  // 33 x20y118 CPE[3]
00  // 34 x20y118 CPE[4]
00  // 35 x20y118 CPE[5]
00  // 36 x20y118 CPE[6]
00  // 37 x20y118 CPE[7]
00  // 38 x20y118 CPE[8]
00  // 39 x20y118 CPE[9]
00  // 40 x19y117 INMUX plane 2,1
00  // 41 x19y117 INMUX plane 4,3
00  // 42 x19y117 INMUX plane 6,5
00  // 43 x19y117 INMUX plane 8,7
00  // 44 x19y117 INMUX plane 10,9
00  // 45 x19y117 INMUX plane 12,11
00  // 46 x19y118 INMUX plane 2,1
00  // 47 x19y118 INMUX plane 4,3
00  // 48 x19y118 INMUX plane 6,5
00  // 49 x19y118 INMUX plane 8,7
00  // 50 x19y118 INMUX plane 10,9
00  // 51 x19y118 INMUX plane 12,11
00  // 52 x20y117 INMUX plane 2,1
00  // 53 x20y117 INMUX plane 4,3
00  // 54 x20y117 INMUX plane 6,5
04  // 55 x20y117 INMUX plane 8,7
BC // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x21y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0F0A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3B // y_sel: 117
26 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0F12
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x21y117 CPE[0]
00  //  1 x21y117 CPE[1]
00  //  2 x21y117 CPE[2]
00  //  3 x21y117 CPE[3]
00  //  4 x21y117 CPE[4]
00  //  5 x21y117 CPE[5]
00  //  6 x21y117 CPE[6]
00  //  7 x21y117 CPE[7]
00  //  8 x21y117 CPE[8]
00  //  9 x21y117 CPE[9]
00  // 10 x21y118 CPE[0]  _a1028  C_AND/D///    
00  // 11 x21y118 CPE[1]
00  // 12 x21y118 CPE[2]
00  // 13 x21y118 CPE[3]
00  // 14 x21y118 CPE[4]
00  // 15 x21y118 CPE[5]
00  // 16 x21y118 CPE[6]
00  // 17 x21y118 CPE[7]
00  // 18 x21y118 CPE[8]
00  // 19 x21y118 CPE[9]
00  // 20 x22y117 CPE[0]  net1 = net2: _a501  C_AND/D//AND/D
00  // 21 x22y117 CPE[1]
00  // 22 x22y117 CPE[2]
00  // 23 x22y117 CPE[3]
00  // 24 x22y117 CPE[4]
00  // 25 x22y117 CPE[5]
00  // 26 x22y117 CPE[6]
00  // 27 x22y117 CPE[7]
00  // 28 x22y117 CPE[8]
00  // 29 x22y117 CPE[9]
00  // 30 x22y118 CPE[0]
00  // 31 x22y118 CPE[1]
00  // 32 x22y118 CPE[2]
00  // 33 x22y118 CPE[3]
00  // 34 x22y118 CPE[4]
00  // 35 x22y118 CPE[5]
00  // 36 x22y118 CPE[6]
00  // 37 x22y118 CPE[7]
00  // 38 x22y118 CPE[8]
00  // 39 x22y118 CPE[9]
00  // 40 x21y117 INMUX plane 2,1
00  // 41 x21y117 INMUX plane 4,3
00  // 42 x21y117 INMUX plane 6,5
00  // 43 x21y117 INMUX plane 8,7
00  // 44 x21y117 INMUX plane 10,9
00  // 45 x21y117 INMUX plane 12,11
00  // 46 x21y118 INMUX plane 2,1
00  // 47 x21y118 INMUX plane 4,3
00  // 48 x21y118 INMUX plane 6,5
04  // 49 x21y118 INMUX plane 8,7
13  // 50 x21y118 INMUX plane 10,9
00  // 51 x21y118 INMUX plane 12,11
0D  // 52 x22y117 INMUX plane 2,1
00  // 53 x22y117 INMUX plane 4,3
31  // 54 x22y117 INMUX plane 6,5
00  // 55 x22y117 INMUX plane 8,7
00  // 56 x22y117 INMUX plane 10,9
00  // 57 x22y117 INMUX plane 12,11
00  // 58 x22y118 INMUX plane 2,1
00  // 59 x22y118 INMUX plane 4,3
00  // 60 x22y118 INMUX plane 6,5
00  // 61 x22y118 INMUX plane 8,7
00  // 62 x22y118 INMUX plane 10,9
00  // 63 x22y118 INMUX plane 12,11
00  // 64 x21y117 SB_BIG plane 1
00  // 65 x21y117 SB_BIG plane 1
00  // 66 x21y117 SB_DRIVE plane 2,1
80  // 67 x21y117 SB_BIG plane 2
24  // 68 x21y117 SB_BIG plane 2
48  // 69 x21y117 SB_BIG plane 3
12  // 70 x21y117 SB_BIG plane 3
00  // 71 x21y117 SB_DRIVE plane 4,3
00  // 72 x21y117 SB_BIG plane 4
00  // 73 x21y117 SB_BIG plane 4
0A  // 74 x21y117 SB_BIG plane 5
0C  // 75 x21y117 SB_BIG plane 5
01  // 76 x21y117 SB_DRIVE plane 6,5
48  // 77 x21y117 SB_BIG plane 6
12  // 78 x21y117 SB_BIG plane 6
48  // 79 x21y117 SB_BIG plane 7
12  // 80 x21y117 SB_BIG plane 7
00  // 81 x21y117 SB_DRIVE plane 8,7
00  // 82 x21y117 SB_BIG plane 8
00  // 83 x21y117 SB_BIG plane 8
0B  // 84 x21y117 SB_BIG plane 9
50  // 85 x21y117 SB_BIG plane 9
00  // 86 x21y117 SB_DRIVE plane 10,9
00  // 87 x21y117 SB_BIG plane 10
00  // 88 x21y117 SB_BIG plane 10
00  // 89 x21y117 SB_BIG plane 11
00  // 90 x21y117 SB_BIG plane 11
00  // 91 x21y117 SB_DRIVE plane 12,11
00  // 92 x21y117 SB_BIG plane 12
00  // 93 x21y117 SB_BIG plane 12
69  // 94 x22y118 SB_SML plane 1
60  // 95 x22y118 SB_SML plane 2,1
37  // 96 x22y118 SB_SML plane 2
A8  // 97 x22y118 SB_SML plane 3
00  // 98 x22y118 SB_SML plane 4,3
00  // 99 x22y118 SB_SML plane 4
02  // 100 x22y118 SB_SML plane 5
83  // 101 x22y118 SB_SML plane 6,5
0A  // 102 x22y118 SB_SML plane 6
A8  // 103 x22y118 SB_SML plane 7
00  // 104 x22y118 SB_SML plane 8,7
00  // 105 x22y118 SB_SML plane 8
06  // 106 x22y118 SB_SML plane 9
02  // 107 x22y118 SB_SML plane 10,9
10  // 108 x22y118 SB_SML plane 10
2D // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x23y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0F85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3B // y_sel: 117
2E // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 0F8D
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x23y117 CPE[0]  _a291  C_///AND/D
00  //  1 x23y117 CPE[1]
00  //  2 x23y117 CPE[2]
00  //  3 x23y117 CPE[3]
00  //  4 x23y117 CPE[4]
00  //  5 x23y117 CPE[5]
00  //  6 x23y117 CPE[6]
00  //  7 x23y117 CPE[7]
00  //  8 x23y117 CPE[8]
00  //  9 x23y117 CPE[9]
00  // 10 x23y118 CPE[0]  net1 = net2: _a1030  C_AND/D//AND/D
00  // 11 x23y118 CPE[1]
00  // 12 x23y118 CPE[2]
00  // 13 x23y118 CPE[3]
00  // 14 x23y118 CPE[4]
00  // 15 x23y118 CPE[5]
00  // 16 x23y118 CPE[6]
00  // 17 x23y118 CPE[7]
00  // 18 x23y118 CPE[8]
00  // 19 x23y118 CPE[9]
00  // 20 x24y117 CPE[0]
00  // 21 x24y117 CPE[1]
00  // 22 x24y117 CPE[2]
00  // 23 x24y117 CPE[3]
00  // 24 x24y117 CPE[4]
00  // 25 x24y117 CPE[5]
00  // 26 x24y117 CPE[6]
00  // 27 x24y117 CPE[7]
00  // 28 x24y117 CPE[8]
00  // 29 x24y117 CPE[9]
00  // 30 x24y118 CPE[0]
00  // 31 x24y118 CPE[1]
00  // 32 x24y118 CPE[2]
00  // 33 x24y118 CPE[3]
00  // 34 x24y118 CPE[4]
00  // 35 x24y118 CPE[5]
00  // 36 x24y118 CPE[6]
00  // 37 x24y118 CPE[7]
00  // 38 x24y118 CPE[8]
00  // 39 x24y118 CPE[9]
0E  // 40 x23y117 INMUX plane 2,1
05  // 41 x23y117 INMUX plane 4,3
03  // 42 x23y117 INMUX plane 6,5
00  // 43 x23y117 INMUX plane 8,7
00  // 44 x23y117 INMUX plane 10,9
00  // 45 x23y117 INMUX plane 12,11
00  // 46 x23y118 INMUX plane 2,1
05  // 47 x23y118 INMUX plane 4,3
00  // 48 x23y118 INMUX plane 6,5
38  // 49 x23y118 INMUX plane 8,7
13  // 50 x23y118 INMUX plane 10,9
28  // 51 x23y118 INMUX plane 12,11
02  // 52 x24y117 INMUX plane 2,1
02  // 53 x24y117 INMUX plane 4,3
88  // 54 x24y117 INMUX plane 6,5
00  // 55 x24y117 INMUX plane 8,7
82  // 56 x24y117 INMUX plane 10,9
00  // 57 x24y117 INMUX plane 12,11
02  // 58 x24y118 INMUX plane 2,1
05  // 59 x24y118 INMUX plane 4,3
80  // 60 x24y118 INMUX plane 6,5
00  // 61 x24y118 INMUX plane 8,7
80  // 62 x24y118 INMUX plane 10,9
00  // 63 x24y118 INMUX plane 12,11
48  // 64 x24y118 SB_BIG plane 1
12  // 65 x24y118 SB_BIG plane 1
00  // 66 x24y118 SB_DRIVE plane 2,1
48  // 67 x24y118 SB_BIG plane 2
02  // 68 x24y118 SB_BIG plane 2
00  // 69 x24y118 SB_BIG plane 3
00  // 70 x24y118 SB_BIG plane 3
00  // 71 x24y118 SB_DRIVE plane 4,3
00  // 72 x24y118 SB_BIG plane 4
00  // 73 x24y118 SB_BIG plane 4
48  // 74 x24y118 SB_BIG plane 5
10  // 75 x24y118 SB_BIG plane 5
00  // 76 x24y118 SB_DRIVE plane 6,5
48  // 77 x24y118 SB_BIG plane 6
12  // 78 x24y118 SB_BIG plane 6
00  // 79 x24y118 SB_BIG plane 7
00  // 80 x24y118 SB_BIG plane 7
00  // 81 x24y118 SB_DRIVE plane 8,7
00  // 82 x24y118 SB_BIG plane 8
00  // 83 x24y118 SB_BIG plane 8
00  // 84 x24y118 SB_BIG plane 9
50  // 85 x24y118 SB_BIG plane 9
00  // 86 x24y118 SB_DRIVE plane 10,9
01  // 87 x24y118 SB_BIG plane 10
00  // 88 x24y118 SB_BIG plane 10
00  // 89 x24y118 SB_BIG plane 11
00  // 90 x24y118 SB_BIG plane 11
00  // 91 x24y118 SB_DRIVE plane 12,11
00  // 92 x24y118 SB_BIG plane 12
00  // 93 x24y118 SB_BIG plane 12
A1  // 94 x23y117 SB_SML plane 1
12  // 95 x23y117 SB_SML plane 2,1
0A  // 96 x23y117 SB_SML plane 2
00  // 97 x23y117 SB_SML plane 3
00  // 98 x23y117 SB_SML plane 4,3
00  // 99 x23y117 SB_SML plane 4
A8  // 100 x23y117 SB_SML plane 5
12  // 101 x23y117 SB_SML plane 6,5
2A  // 102 x23y117 SB_SML plane 6
54 // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x25y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 0FFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3B // y_sel: 117
F6 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1002
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y117 CPE[0]  _a1673  C_////Bridge
00  //  1 x25y117 CPE[1]
00  //  2 x25y117 CPE[2]
00  //  3 x25y117 CPE[3]
00  //  4 x25y117 CPE[4]
00  //  5 x25y117 CPE[5]
00  //  6 x25y117 CPE[6]
00  //  7 x25y117 CPE[7]
00  //  8 x25y117 CPE[8]
00  //  9 x25y117 CPE[9]
00  // 10 x25y118 CPE[0]  _a533  C_AND////    
00  // 11 x25y118 CPE[1]
00  // 12 x25y118 CPE[2]
00  // 13 x25y118 CPE[3]
00  // 14 x25y118 CPE[4]
00  // 15 x25y118 CPE[5]
00  // 16 x25y118 CPE[6]
00  // 17 x25y118 CPE[7]
00  // 18 x25y118 CPE[8]
00  // 19 x25y118 CPE[9]
00  // 20 x26y117 CPE[0]  net1 = net2: _a752  C_ADDF2/D//ADDF2/
00  // 21 x26y117 CPE[1]
00  // 22 x26y117 CPE[2]
00  // 23 x26y117 CPE[3]
00  // 24 x26y117 CPE[4]
00  // 25 x26y117 CPE[5]
00  // 26 x26y117 CPE[6]
00  // 27 x26y117 CPE[7]
00  // 28 x26y117 CPE[8]
00  // 29 x26y117 CPE[9]
00  // 30 x26y118 CPE[0]  _a1625  C_////Bridge
00  // 31 x26y118 CPE[1]
00  // 32 x26y118 CPE[2]
00  // 33 x26y118 CPE[3]
00  // 34 x26y118 CPE[4]
00  // 35 x26y118 CPE[5]
00  // 36 x26y118 CPE[6]
00  // 37 x26y118 CPE[7]
00  // 38 x26y118 CPE[8]
00  // 39 x26y118 CPE[9]
0A  // 40 x25y117 INMUX plane 2,1
07  // 41 x25y117 INMUX plane 4,3
08  // 42 x25y117 INMUX plane 6,5
08  // 43 x25y117 INMUX plane 8,7
00  // 44 x25y117 INMUX plane 10,9
05  // 45 x25y117 INMUX plane 12,11
27  // 46 x25y118 INMUX plane 2,1
0C  // 47 x25y118 INMUX plane 4,3
3A  // 48 x25y118 INMUX plane 6,5
01  // 49 x25y118 INMUX plane 8,7
14  // 50 x25y118 INMUX plane 10,9
00  // 51 x25y118 INMUX plane 12,11
08  // 52 x26y117 INMUX plane 2,1
0B  // 53 x26y117 INMUX plane 4,3
41  // 54 x26y117 INMUX plane 6,5
06  // 55 x26y117 INMUX plane 8,7
AB  // 56 x26y117 INMUX plane 10,9
C1  // 57 x26y117 INMUX plane 12,11
07  // 58 x26y118 INMUX plane 2,1
00  // 59 x26y118 INMUX plane 4,3
40  // 60 x26y118 INMUX plane 6,5
00  // 61 x26y118 INMUX plane 8,7
4D  // 62 x26y118 INMUX plane 10,9
05  // 63 x26y118 INMUX plane 12,11
51  // 64 x25y117 SB_BIG plane 1
12  // 65 x25y117 SB_BIG plane 1
00  // 66 x25y117 SB_DRIVE plane 2,1
41  // 67 x25y117 SB_BIG plane 2
12  // 68 x25y117 SB_BIG plane 2
08  // 69 x25y117 SB_BIG plane 3
14  // 70 x25y117 SB_BIG plane 3
00  // 71 x25y117 SB_DRIVE plane 4,3
88  // 72 x25y117 SB_BIG plane 4
12  // 73 x25y117 SB_BIG plane 4
48  // 74 x25y117 SB_BIG plane 5
12  // 75 x25y117 SB_BIG plane 5
00  // 76 x25y117 SB_DRIVE plane 6,5
48  // 77 x25y117 SB_BIG plane 6
12  // 78 x25y117 SB_BIG plane 6
88  // 79 x25y117 SB_BIG plane 7
12  // 80 x25y117 SB_BIG plane 7
00  // 81 x25y117 SB_DRIVE plane 8,7
48  // 82 x25y117 SB_BIG plane 8
12  // 83 x25y117 SB_BIG plane 8
48  // 84 x25y117 SB_BIG plane 9
54  // 85 x25y117 SB_BIG plane 9
00  // 86 x25y117 SB_DRIVE plane 10,9
48  // 87 x25y117 SB_BIG plane 10
12  // 88 x25y117 SB_BIG plane 10
41  // 89 x25y117 SB_BIG plane 11
12  // 90 x25y117 SB_BIG plane 11
00  // 91 x25y117 SB_DRIVE plane 12,11
48  // 92 x25y117 SB_BIG plane 12
02  // 93 x25y117 SB_BIG plane 12
A8  // 94 x26y118 SB_SML plane 1
82  // 95 x26y118 SB_SML plane 2,1
2A  // 96 x26y118 SB_SML plane 2
A8  // 97 x26y118 SB_SML plane 3
80  // 98 x26y118 SB_SML plane 4,3
2A  // 99 x26y118 SB_SML plane 4
28  // 100 x26y118 SB_SML plane 5
82  // 101 x26y118 SB_SML plane 6,5
2A  // 102 x26y118 SB_SML plane 6
A8  // 103 x26y118 SB_SML plane 7
82  // 104 x26y118 SB_SML plane 8,7
2E  // 105 x26y118 SB_SML plane 8
A8  // 106 x26y118 SB_SML plane 9
14  // 107 x26y118 SB_SML plane 10,9
33  // 108 x26y118 SB_SML plane 10
A8  // 109 x26y118 SB_SML plane 11
82  // 110 x26y118 SB_SML plane 12,11
2A  // 111 x26y118 SB_SML plane 12
51 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x27y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1078     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3B // y_sel: 117
9E // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1080
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x27y117 CPE[0]  _a1672  C_////Bridge
00  //  1 x27y117 CPE[1]
00  //  2 x27y117 CPE[2]
00  //  3 x27y117 CPE[3]
00  //  4 x27y117 CPE[4]
00  //  5 x27y117 CPE[5]
00  //  6 x27y117 CPE[6]
00  //  7 x27y117 CPE[7]
00  //  8 x27y117 CPE[8]
00  //  9 x27y117 CPE[9]
00  // 10 x27y118 CPE[0]  _a181  C_AND////    _a1026  C_///AND/D
00  // 11 x27y118 CPE[1]
00  // 12 x27y118 CPE[2]
00  // 13 x27y118 CPE[3]
00  // 14 x27y118 CPE[4]
00  // 15 x27y118 CPE[5]
00  // 16 x27y118 CPE[6]
00  // 17 x27y118 CPE[7]
00  // 18 x27y118 CPE[8]
00  // 19 x27y118 CPE[9]
00  // 20 x28y117 CPE[0]  _a1695  C_////Bridge
00  // 21 x28y117 CPE[1]
00  // 22 x28y117 CPE[2]
00  // 23 x28y117 CPE[3]
00  // 24 x28y117 CPE[4]
00  // 25 x28y117 CPE[5]
00  // 26 x28y117 CPE[6]
00  // 27 x28y117 CPE[7]
00  // 28 x28y117 CPE[8]
00  // 29 x28y117 CPE[9]
00  // 30 x28y118 CPE[0]
00  // 31 x28y118 CPE[1]
00  // 32 x28y118 CPE[2]
00  // 33 x28y118 CPE[3]
00  // 34 x28y118 CPE[4]
00  // 35 x28y118 CPE[5]
00  // 36 x28y118 CPE[6]
00  // 37 x28y118 CPE[7]
00  // 38 x28y118 CPE[8]
00  // 39 x28y118 CPE[9]
09  // 40 x27y117 INMUX plane 2,1
00  // 41 x27y117 INMUX plane 4,3
00  // 42 x27y117 INMUX plane 6,5
38  // 43 x27y117 INMUX plane 8,7
00  // 44 x27y117 INMUX plane 10,9
29  // 45 x27y117 INMUX plane 12,11
00  // 46 x27y118 INMUX plane 2,1
20  // 47 x27y118 INMUX plane 4,3
04  // 48 x27y118 INMUX plane 6,5
38  // 49 x27y118 INMUX plane 8,7
03  // 50 x27y118 INMUX plane 10,9
10  // 51 x27y118 INMUX plane 12,11
20  // 52 x28y117 INMUX plane 2,1
04  // 53 x28y117 INMUX plane 4,3
02  // 54 x28y117 INMUX plane 6,5
01  // 55 x28y117 INMUX plane 8,7
C0  // 56 x28y117 INMUX plane 10,9
02  // 57 x28y117 INMUX plane 12,11
00  // 58 x28y118 INMUX plane 2,1
00  // 59 x28y118 INMUX plane 4,3
C0  // 60 x28y118 INMUX plane 6,5
40  // 61 x28y118 INMUX plane 8,7
C8  // 62 x28y118 INMUX plane 10,9
08  // 63 x28y118 INMUX plane 12,11
48  // 64 x28y118 SB_BIG plane 1
12  // 65 x28y118 SB_BIG plane 1
00  // 66 x28y118 SB_DRIVE plane 2,1
92  // 67 x28y118 SB_BIG plane 2
20  // 68 x28y118 SB_BIG plane 2
48  // 69 x28y118 SB_BIG plane 3
12  // 70 x28y118 SB_BIG plane 3
00  // 71 x28y118 SB_DRIVE plane 4,3
02  // 72 x28y118 SB_BIG plane 4
04  // 73 x28y118 SB_BIG plane 4
48  // 74 x28y118 SB_BIG plane 5
12  // 75 x28y118 SB_BIG plane 5
00  // 76 x28y118 SB_DRIVE plane 6,5
41  // 77 x28y118 SB_BIG plane 6
12  // 78 x28y118 SB_BIG plane 6
48  // 79 x28y118 SB_BIG plane 7
12  // 80 x28y118 SB_BIG plane 7
00  // 81 x28y118 SB_DRIVE plane 8,7
00  // 82 x28y118 SB_BIG plane 8
00  // 83 x28y118 SB_BIG plane 8
C0  // 84 x28y118 SB_BIG plane 9
50  // 85 x28y118 SB_BIG plane 9
00  // 86 x28y118 SB_DRIVE plane 10,9
00  // 87 x28y118 SB_BIG plane 10
00  // 88 x28y118 SB_BIG plane 10
00  // 89 x28y118 SB_BIG plane 11
00  // 90 x28y118 SB_BIG plane 11
00  // 91 x28y118 SB_DRIVE plane 12,11
00  // 92 x28y118 SB_BIG plane 12
04  // 93 x28y118 SB_BIG plane 12
A8  // 94 x27y117 SB_SML plane 1
42  // 95 x27y117 SB_SML plane 2,1
34  // 96 x27y117 SB_SML plane 2
28  // 97 x27y117 SB_SML plane 3
02  // 98 x27y117 SB_SML plane 4,3
00  // 99 x27y117 SB_SML plane 4
A8  // 100 x27y117 SB_SML plane 5
92  // 101 x27y117 SB_SML plane 6,5
2B  // 102 x27y117 SB_SML plane 6
A8  // 103 x27y117 SB_SML plane 7
12  // 104 x27y117 SB_SML plane 8,7
06  // 105 x27y117 SB_SML plane 8
00  // 106 x27y117 SB_SML plane 9
00  // 107 x27y117 SB_SML plane 10,9
00  // 108 x27y117 SB_SML plane 10
30  // 109 x27y117 SB_SML plane 11
DF // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x29y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 10F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3B // y_sel: 117
46 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 10FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x29y117 CPE[0]  _a192  C_AND////    _a202  C_///AND/
00  //  1 x29y117 CPE[1]
00  //  2 x29y117 CPE[2]
00  //  3 x29y117 CPE[3]
00  //  4 x29y117 CPE[4]
00  //  5 x29y117 CPE[5]
00  //  6 x29y117 CPE[6]
00  //  7 x29y117 CPE[7]
00  //  8 x29y117 CPE[8]
00  //  9 x29y117 CPE[9]
00  // 10 x29y118 CPE[0]  _a1148  C_MX4b////    
00  // 11 x29y118 CPE[1]
00  // 12 x29y118 CPE[2]
00  // 13 x29y118 CPE[3]
00  // 14 x29y118 CPE[4]
00  // 15 x29y118 CPE[5]
00  // 16 x29y118 CPE[6]
00  // 17 x29y118 CPE[7]
00  // 18 x29y118 CPE[8]
00  // 19 x29y118 CPE[9]
00  // 20 x30y117 CPE[0]
00  // 21 x30y117 CPE[1]
00  // 22 x30y117 CPE[2]
00  // 23 x30y117 CPE[3]
00  // 24 x30y117 CPE[4]
00  // 25 x30y117 CPE[5]
00  // 26 x30y117 CPE[6]
00  // 27 x30y117 CPE[7]
00  // 28 x30y117 CPE[8]
00  // 29 x30y117 CPE[9]
00  // 30 x30y118 CPE[0]  net1 = net2: _a193  C_AND///AND/
00  // 31 x30y118 CPE[1]
00  // 32 x30y118 CPE[2]
00  // 33 x30y118 CPE[3]
00  // 34 x30y118 CPE[4]
00  // 35 x30y118 CPE[5]
00  // 36 x30y118 CPE[6]
00  // 37 x30y118 CPE[7]
00  // 38 x30y118 CPE[8]
00  // 39 x30y118 CPE[9]
0A  // 40 x29y117 INMUX plane 2,1
18  // 41 x29y117 INMUX plane 4,3
17  // 42 x29y117 INMUX plane 6,5
38  // 43 x29y117 INMUX plane 8,7
2D  // 44 x29y117 INMUX plane 10,9
21  // 45 x29y117 INMUX plane 12,11
20  // 46 x29y118 INMUX plane 2,1
04  // 47 x29y118 INMUX plane 4,3
29  // 48 x29y118 INMUX plane 6,5
3C  // 49 x29y118 INMUX plane 8,7
00  // 50 x29y118 INMUX plane 10,9
28  // 51 x29y118 INMUX plane 12,11
03  // 52 x30y117 INMUX plane 2,1
08  // 53 x30y117 INMUX plane 4,3
42  // 54 x30y117 INMUX plane 6,5
80  // 55 x30y117 INMUX plane 8,7
40  // 56 x30y117 INMUX plane 10,9
C9  // 57 x30y117 INMUX plane 12,11
28  // 58 x30y118 INMUX plane 2,1
36  // 59 x30y118 INMUX plane 4,3
4F  // 60 x30y118 INMUX plane 6,5
A5  // 61 x30y118 INMUX plane 8,7
49  // 62 x30y118 INMUX plane 10,9
80  // 63 x30y118 INMUX plane 12,11
41  // 64 x29y117 SB_BIG plane 1
12  // 65 x29y117 SB_BIG plane 1
40  // 66 x29y117 SB_DRIVE plane 2,1
48  // 67 x29y117 SB_BIG plane 2
12  // 68 x29y117 SB_BIG plane 2
00  // 69 x29y117 SB_BIG plane 3
00  // 70 x29y117 SB_BIG plane 3
10  // 71 x29y117 SB_DRIVE plane 4,3
41  // 72 x29y117 SB_BIG plane 4
02  // 73 x29y117 SB_BIG plane 4
03  // 74 x29y117 SB_BIG plane 5
10  // 75 x29y117 SB_BIG plane 5
00  // 76 x29y117 SB_DRIVE plane 6,5
D9  // 77 x29y117 SB_BIG plane 6
24  // 78 x29y117 SB_BIG plane 6
00  // 79 x29y117 SB_BIG plane 7
00  // 80 x29y117 SB_BIG plane 7
00  // 81 x29y117 SB_DRIVE plane 8,7
48  // 82 x29y117 SB_BIG plane 8
12  // 83 x29y117 SB_BIG plane 8
00  // 84 x29y117 SB_BIG plane 9
50  // 85 x29y117 SB_BIG plane 9
00  // 86 x29y117 SB_DRIVE plane 10,9
00  // 87 x29y117 SB_BIG plane 10
00  // 88 x29y117 SB_BIG plane 10
00  // 89 x29y117 SB_BIG plane 11
00  // 90 x29y117 SB_BIG plane 11
10  // 91 x29y117 SB_DRIVE plane 12,11
01  // 92 x29y117 SB_BIG plane 12
00  // 93 x29y117 SB_BIG plane 12
A8  // 94 x30y118 SB_SML plane 1
82  // 95 x30y118 SB_SML plane 2,1
2A  // 96 x30y118 SB_SML plane 2
00  // 97 x30y118 SB_SML plane 3
10  // 98 x30y118 SB_SML plane 4,3
22  // 99 x30y118 SB_SML plane 4
62  // 100 x30y118 SB_SML plane 5
13  // 101 x30y118 SB_SML plane 6,5
0B  // 102 x30y118 SB_SML plane 6
00  // 103 x30y118 SB_SML plane 7
80  // 104 x30y118 SB_SML plane 8,7
2A  // 105 x30y118 SB_SML plane 8
00  // 106 x30y118 SB_SML plane 9
00  // 107 x30y118 SB_SML plane 10,9
00  // 108 x30y118 SB_SML plane 10
82  // 109 x30y118 SB_SML plane 11
13  // 110 x30y118 SB_SML plane 12,11
0E  // 111 x30y118 SB_SML plane 12
E4 // -- CRC low byte
10 // -- CRC high byte


// Config Latches on x31y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1172     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3B // y_sel: 117
1F // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 117A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x31y117 CPE[0]  _a1693  C_////Bridge
00  //  1 x31y117 CPE[1]
00  //  2 x31y117 CPE[2]
00  //  3 x31y117 CPE[3]
00  //  4 x31y117 CPE[4]
00  //  5 x31y117 CPE[5]
00  //  6 x31y117 CPE[6]
00  //  7 x31y117 CPE[7]
00  //  8 x31y117 CPE[8]
00  //  9 x31y117 CPE[9]
00  // 10 x31y118 CPE[0]  _a1135  C_MX4b////    
00  // 11 x31y118 CPE[1]
00  // 12 x31y118 CPE[2]
00  // 13 x31y118 CPE[3]
00  // 14 x31y118 CPE[4]
00  // 15 x31y118 CPE[5]
00  // 16 x31y118 CPE[6]
00  // 17 x31y118 CPE[7]
00  // 18 x31y118 CPE[8]
00  // 19 x31y118 CPE[9]
00  // 20 x32y117 CPE[0]
00  // 21 x32y117 CPE[1]
00  // 22 x32y117 CPE[2]
00  // 23 x32y117 CPE[3]
00  // 24 x32y117 CPE[4]
00  // 25 x32y117 CPE[5]
00  // 26 x32y117 CPE[6]
00  // 27 x32y117 CPE[7]
00  // 28 x32y117 CPE[8]
00  // 29 x32y117 CPE[9]
00  // 30 x32y118 CPE[0]
00  // 31 x32y118 CPE[1]
00  // 32 x32y118 CPE[2]
00  // 33 x32y118 CPE[3]
00  // 34 x32y118 CPE[4]
00  // 35 x32y118 CPE[5]
00  // 36 x32y118 CPE[6]
00  // 37 x32y118 CPE[7]
00  // 38 x32y118 CPE[8]
00  // 39 x32y118 CPE[9]
01  // 40 x31y117 INMUX plane 2,1
07  // 41 x31y117 INMUX plane 4,3
01  // 42 x31y117 INMUX plane 6,5
00  // 43 x31y117 INMUX plane 8,7
00  // 44 x31y117 INMUX plane 10,9
15  // 45 x31y117 INMUX plane 12,11
38  // 46 x31y118 INMUX plane 2,1
25  // 47 x31y118 INMUX plane 4,3
00  // 48 x31y118 INMUX plane 6,5
32  // 49 x31y118 INMUX plane 8,7
08  // 50 x31y118 INMUX plane 10,9
00  // 51 x31y118 INMUX plane 12,11
09  // 52 x32y117 INMUX plane 2,1
01  // 53 x32y117 INMUX plane 4,3
40  // 54 x32y117 INMUX plane 6,5
44  // 55 x32y117 INMUX plane 8,7
60  // 56 x32y117 INMUX plane 10,9
00  // 57 x32y117 INMUX plane 12,11
00  // 58 x32y118 INMUX plane 2,1
08  // 59 x32y118 INMUX plane 4,3
49  // 60 x32y118 INMUX plane 6,5
00  // 61 x32y118 INMUX plane 8,7
40  // 62 x32y118 INMUX plane 10,9
05  // 63 x32y118 INMUX plane 12,11
96  // 64 x32y118 SB_BIG plane 1
14  // 65 x32y118 SB_BIG plane 1
00  // 66 x32y118 SB_DRIVE plane 2,1
C8  // 67 x32y118 SB_BIG plane 2
13  // 68 x32y118 SB_BIG plane 2
80  // 69 x32y118 SB_BIG plane 3
00  // 70 x32y118 SB_BIG plane 3
00  // 71 x32y118 SB_DRIVE plane 4,3
11  // 72 x32y118 SB_BIG plane 4
00  // 73 x32y118 SB_BIG plane 4
51  // 74 x32y118 SB_BIG plane 5
10  // 75 x32y118 SB_BIG plane 5
00  // 76 x32y118 SB_DRIVE plane 6,5
98  // 77 x32y118 SB_BIG plane 6
14  // 78 x32y118 SB_BIG plane 6
00  // 79 x32y118 SB_BIG plane 7
04  // 80 x32y118 SB_BIG plane 7
00  // 81 x32y118 SB_DRIVE plane 8,7
00  // 82 x32y118 SB_BIG plane 8
00  // 83 x32y118 SB_BIG plane 8
00  // 84 x32y118 SB_BIG plane 9
50  // 85 x32y118 SB_BIG plane 9
00  // 86 x32y118 SB_DRIVE plane 10,9
00  // 87 x32y118 SB_BIG plane 10
00  // 88 x32y118 SB_BIG plane 10
00  // 89 x32y118 SB_BIG plane 11
50  // 90 x32y118 SB_BIG plane 11
00  // 91 x32y118 SB_DRIVE plane 12,11
00  // 92 x32y118 SB_BIG plane 12
00  // 93 x32y118 SB_BIG plane 12
D0  // 94 x31y117 SB_SML plane 1
85  // 95 x31y117 SB_SML plane 2,1
2A  // 96 x31y117 SB_SML plane 2
00  // 97 x31y117 SB_SML plane 3
00  // 98 x31y117 SB_SML plane 4,3
00  // 99 x31y117 SB_SML plane 4
B1  // 100 x31y117 SB_SML plane 5
82  // 101 x31y117 SB_SML plane 6,5
2A  // 102 x31y117 SB_SML plane 6
60  // 103 x31y117 SB_SML plane 7
00  // 104 x31y117 SB_SML plane 8,7
00  // 105 x31y117 SB_SML plane 8
00  // 106 x31y117 SB_SML plane 9
30  // 107 x31y117 SB_SML plane 10,9
04  // 108 x31y117 SB_SML plane 10
00  // 109 x31y117 SB_SML plane 11
90  // 110 x31y117 SB_SML plane 12,11
06  // 111 x31y117 SB_SML plane 12
9F // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x33y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 11F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3B // y_sel: 117
C7 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 11F8
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y117 CPE[0]
00  //  1 x33y117 CPE[1]
00  //  2 x33y117 CPE[2]
00  //  3 x33y117 CPE[3]
00  //  4 x33y117 CPE[4]
00  //  5 x33y117 CPE[5]
00  //  6 x33y117 CPE[6]
00  //  7 x33y117 CPE[7]
00  //  8 x33y117 CPE[8]
00  //  9 x33y117 CPE[9]
00  // 10 x33y118 CPE[0]  _a1140  C_MX4b////    
00  // 11 x33y118 CPE[1]
00  // 12 x33y118 CPE[2]
00  // 13 x33y118 CPE[3]
00  // 14 x33y118 CPE[4]
00  // 15 x33y118 CPE[5]
00  // 16 x33y118 CPE[6]
00  // 17 x33y118 CPE[7]
00  // 18 x33y118 CPE[8]
00  // 19 x33y118 CPE[9]
00  // 20 x34y117 CPE[0]  _a1603  C_////Bridge
00  // 21 x34y117 CPE[1]
00  // 22 x34y117 CPE[2]
00  // 23 x34y117 CPE[3]
00  // 24 x34y117 CPE[4]
00  // 25 x34y117 CPE[5]
00  // 26 x34y117 CPE[6]
00  // 27 x34y117 CPE[7]
00  // 28 x34y117 CPE[8]
00  // 29 x34y117 CPE[9]
00  // 30 x34y118 CPE[0]  _a1132  C_MX4b////    
00  // 31 x34y118 CPE[1]
00  // 32 x34y118 CPE[2]
00  // 33 x34y118 CPE[3]
00  // 34 x34y118 CPE[4]
00  // 35 x34y118 CPE[5]
00  // 36 x34y118 CPE[6]
00  // 37 x34y118 CPE[7]
00  // 38 x34y118 CPE[8]
00  // 39 x34y118 CPE[9]
0B  // 40 x33y117 INMUX plane 2,1
00  // 41 x33y117 INMUX plane 4,3
01  // 42 x33y117 INMUX plane 6,5
04  // 43 x33y117 INMUX plane 8,7
00  // 44 x33y117 INMUX plane 10,9
08  // 45 x33y117 INMUX plane 12,11
38  // 46 x33y118 INMUX plane 2,1
0C  // 47 x33y118 INMUX plane 4,3
04  // 48 x33y118 INMUX plane 6,5
04  // 49 x33y118 INMUX plane 8,7
20  // 50 x33y118 INMUX plane 10,9
20  // 51 x33y118 INMUX plane 12,11
08  // 52 x34y117 INMUX plane 2,1
02  // 53 x34y117 INMUX plane 4,3
05  // 54 x34y117 INMUX plane 6,5
68  // 55 x34y117 INMUX plane 8,7
08  // 56 x34y117 INMUX plane 10,9
08  // 57 x34y117 INMUX plane 12,11
20  // 58 x34y118 INMUX plane 2,1
01  // 59 x34y118 INMUX plane 4,3
00  // 60 x34y118 INMUX plane 6,5
34  // 61 x34y118 INMUX plane 8,7
00  // 62 x34y118 INMUX plane 10,9
00  // 63 x34y118 INMUX plane 12,11
00  // 64 x33y117 SB_BIG plane 1
00  // 65 x33y117 SB_BIG plane 1
00  // 66 x33y117 SB_DRIVE plane 2,1
E0  // 67 x33y117 SB_BIG plane 2
14  // 68 x33y117 SB_BIG plane 2
8E  // 69 x33y117 SB_BIG plane 3
24  // 70 x33y117 SB_BIG plane 3
00  // 71 x33y117 SB_DRIVE plane 4,3
48  // 72 x33y117 SB_BIG plane 4
12  // 73 x33y117 SB_BIG plane 4
18  // 74 x33y117 SB_BIG plane 5
10  // 75 x33y117 SB_BIG plane 5
01  // 76 x33y117 SB_DRIVE plane 6,5
48  // 77 x33y117 SB_BIG plane 6
12  // 78 x33y117 SB_BIG plane 6
48  // 79 x33y117 SB_BIG plane 7
12  // 80 x33y117 SB_BIG plane 7
00  // 81 x33y117 SB_DRIVE plane 8,7
48  // 82 x33y117 SB_BIG plane 8
12  // 83 x33y117 SB_BIG plane 8
00  // 84 x33y117 SB_BIG plane 9
50  // 85 x33y117 SB_BIG plane 9
00  // 86 x33y117 SB_DRIVE plane 10,9
89  // 87 x33y117 SB_BIG plane 10
00  // 88 x33y117 SB_BIG plane 10
80  // 89 x33y117 SB_BIG plane 11
50  // 90 x33y117 SB_BIG plane 11
00  // 91 x33y117 SB_DRIVE plane 12,11
19  // 92 x33y117 SB_BIG plane 12
00  // 93 x33y117 SB_BIG plane 12
00  // 94 x34y118 SB_SML plane 1
80  // 95 x34y118 SB_SML plane 2,1
2A  // 96 x34y118 SB_SML plane 2
A8  // 97 x34y118 SB_SML plane 3
82  // 98 x34y118 SB_SML plane 4,3
2A  // 99 x34y118 SB_SML plane 4
19  // 100 x34y118 SB_SML plane 5
80  // 101 x34y118 SB_SML plane 6,5
2A  // 102 x34y118 SB_SML plane 6
28  // 103 x34y118 SB_SML plane 7
12  // 104 x34y118 SB_SML plane 8,7
2A  // 105 x34y118 SB_SML plane 8
00  // 106 x34y118 SB_SML plane 9
00  // 107 x34y118 SB_SML plane 10,9
00  // 108 x34y118 SB_SML plane 10
80  // 109 x34y118 SB_SML plane 11
01  // 110 x34y118 SB_SML plane 12,11
90 // -- CRC low byte
6E // -- CRC high byte


// Config Latches on x35y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 126D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3B // y_sel: 117
AF // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1275
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x35y117 CPE[0]  _a1139  C_MX4b////    
00  //  1 x35y117 CPE[1]
00  //  2 x35y117 CPE[2]
00  //  3 x35y117 CPE[3]
00  //  4 x35y117 CPE[4]
00  //  5 x35y117 CPE[5]
00  //  6 x35y117 CPE[6]
00  //  7 x35y117 CPE[7]
00  //  8 x35y117 CPE[8]
00  //  9 x35y117 CPE[9]
00  // 10 x35y118 CPE[0]
00  // 11 x35y118 CPE[1]
00  // 12 x35y118 CPE[2]
00  // 13 x35y118 CPE[3]
00  // 14 x35y118 CPE[4]
00  // 15 x35y118 CPE[5]
00  // 16 x35y118 CPE[6]
00  // 17 x35y118 CPE[7]
00  // 18 x35y118 CPE[8]
00  // 19 x35y118 CPE[9]
00  // 20 x36y117 CPE[0]  _a1137  C_MX4b////    
00  // 21 x36y117 CPE[1]
00  // 22 x36y117 CPE[2]
00  // 23 x36y117 CPE[3]
00  // 24 x36y117 CPE[4]
00  // 25 x36y117 CPE[5]
00  // 26 x36y117 CPE[6]
00  // 27 x36y117 CPE[7]
00  // 28 x36y117 CPE[8]
00  // 29 x36y117 CPE[9]
00  // 30 x36y118 CPE[0]
00  // 31 x36y118 CPE[1]
00  // 32 x36y118 CPE[2]
00  // 33 x36y118 CPE[3]
00  // 34 x36y118 CPE[4]
00  // 35 x36y118 CPE[5]
00  // 36 x36y118 CPE[6]
00  // 37 x36y118 CPE[7]
00  // 38 x36y118 CPE[8]
00  // 39 x36y118 CPE[9]
20  // 40 x35y117 INMUX plane 2,1
08  // 41 x35y117 INMUX plane 4,3
39  // 42 x35y117 INMUX plane 6,5
3F  // 43 x35y117 INMUX plane 8,7
00  // 44 x35y117 INMUX plane 10,9
04  // 45 x35y117 INMUX plane 12,11
00  // 46 x35y118 INMUX plane 2,1
00  // 47 x35y118 INMUX plane 4,3
00  // 48 x35y118 INMUX plane 6,5
10  // 49 x35y118 INMUX plane 8,7
00  // 50 x35y118 INMUX plane 10,9
00  // 51 x35y118 INMUX plane 12,11
20  // 52 x36y117 INMUX plane 2,1
01  // 53 x36y117 INMUX plane 4,3
10  // 54 x36y117 INMUX plane 6,5
47  // 55 x36y117 INMUX plane 8,7
00  // 56 x36y117 INMUX plane 10,9
44  // 57 x36y117 INMUX plane 12,11
00  // 58 x36y118 INMUX plane 2,1
00  // 59 x36y118 INMUX plane 4,3
01  // 60 x36y118 INMUX plane 6,5
48  // 61 x36y118 INMUX plane 8,7
00  // 62 x36y118 INMUX plane 10,9
40  // 63 x36y118 INMUX plane 12,11
48  // 64 x36y118 SB_BIG plane 1
12  // 65 x36y118 SB_BIG plane 1
00  // 66 x36y118 SB_DRIVE plane 2,1
00  // 67 x36y118 SB_BIG plane 2
00  // 68 x36y118 SB_BIG plane 2
48  // 69 x36y118 SB_BIG plane 3
12  // 70 x36y118 SB_BIG plane 3
00  // 71 x36y118 SB_DRIVE plane 4,3
00  // 72 x36y118 SB_BIG plane 4
00  // 73 x36y118 SB_BIG plane 4
48  // 74 x36y118 SB_BIG plane 5
12  // 75 x36y118 SB_BIG plane 5
00  // 76 x36y118 SB_DRIVE plane 6,5
00  // 77 x36y118 SB_BIG plane 6
00  // 78 x36y118 SB_BIG plane 6
48  // 79 x36y118 SB_BIG plane 7
12  // 80 x36y118 SB_BIG plane 7
00  // 81 x36y118 SB_DRIVE plane 8,7
11  // 82 x36y118 SB_BIG plane 8
06  // 83 x36y118 SB_BIG plane 8
00  // 84 x36y118 SB_BIG plane 9
00  // 85 x36y118 SB_BIG plane 9
00  // 86 x36y118 SB_DRIVE plane 10,9
00  // 87 x36y118 SB_BIG plane 10
00  // 88 x36y118 SB_BIG plane 10
00  // 89 x36y118 SB_BIG plane 11
00  // 90 x36y118 SB_BIG plane 11
00  // 91 x36y118 SB_DRIVE plane 12,11
00  // 92 x36y118 SB_BIG plane 12
00  // 93 x36y118 SB_BIG plane 12
F1  // 94 x35y117 SB_SML plane 1
04  // 95 x35y117 SB_SML plane 2,1
00  // 96 x35y117 SB_SML plane 2
A8  // 97 x35y117 SB_SML plane 3
02  // 98 x35y117 SB_SML plane 4,3
00  // 99 x35y117 SB_SML plane 4
5B  // 100 x35y117 SB_SML plane 5
00  // 101 x35y117 SB_SML plane 6,5
00  // 102 x35y117 SB_SML plane 6
A1  // 103 x35y117 SB_SML plane 7
02  // 104 x35y117 SB_SML plane 8,7
00  // 105 x35y117 SB_SML plane 8
00  // 106 x35y117 SB_SML plane 9
00  // 107 x35y117 SB_SML plane 10,9
00  // 108 x35y117 SB_SML plane 10
06  // 109 x35y117 SB_SML plane 11
02  // 110 x35y117 SB_SML plane 12,11
1C // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x37y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 12EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3B // y_sel: 117
77 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 12F2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x37y117 CPE[0]  _a199  C_MX2b////    
00  //  1 x37y117 CPE[1]
00  //  2 x37y117 CPE[2]
00  //  3 x37y117 CPE[3]
00  //  4 x37y117 CPE[4]
00  //  5 x37y117 CPE[5]
00  //  6 x37y117 CPE[6]
00  //  7 x37y117 CPE[7]
00  //  8 x37y117 CPE[8]
00  //  9 x37y117 CPE[9]
00  // 10 x37y118 CPE[0]  _a1586  C_////Bridge
00  // 11 x37y118 CPE[1]
00  // 12 x37y118 CPE[2]
00  // 13 x37y118 CPE[3]
00  // 14 x37y118 CPE[4]
00  // 15 x37y118 CPE[5]
00  // 16 x37y118 CPE[6]
00  // 17 x37y118 CPE[7]
00  // 18 x37y118 CPE[8]
00  // 19 x37y118 CPE[9]
00  // 20 x38y117 CPE[0]  _a188  C_///AND/
00  // 21 x38y117 CPE[1]
00  // 22 x38y117 CPE[2]
00  // 23 x38y117 CPE[3]
00  // 24 x38y117 CPE[4]
00  // 25 x38y117 CPE[5]
00  // 26 x38y117 CPE[6]
00  // 27 x38y117 CPE[7]
00  // 28 x38y117 CPE[8]
00  // 29 x38y117 CPE[9]
00  // 30 x38y118 CPE[0]  _a194  C_MX2b////    
00  // 31 x38y118 CPE[1]
00  // 32 x38y118 CPE[2]
00  // 33 x38y118 CPE[3]
00  // 34 x38y118 CPE[4]
00  // 35 x38y118 CPE[5]
00  // 36 x38y118 CPE[6]
00  // 37 x38y118 CPE[7]
00  // 38 x38y118 CPE[8]
00  // 39 x38y118 CPE[9]
20  // 40 x37y117 INMUX plane 2,1
04  // 41 x37y117 INMUX plane 4,3
00  // 42 x37y117 INMUX plane 6,5
0F  // 43 x37y117 INMUX plane 8,7
00  // 44 x37y117 INMUX plane 10,9
04  // 45 x37y117 INMUX plane 12,11
00  // 46 x37y118 INMUX plane 2,1
01  // 47 x37y118 INMUX plane 4,3
00  // 48 x37y118 INMUX plane 6,5
08  // 49 x37y118 INMUX plane 8,7
00  // 50 x37y118 INMUX plane 10,9
00  // 51 x37y118 INMUX plane 12,11
20  // 52 x38y117 INMUX plane 2,1
30  // 53 x38y117 INMUX plane 4,3
01  // 54 x38y117 INMUX plane 6,5
64  // 55 x38y117 INMUX plane 8,7
00  // 56 x38y117 INMUX plane 10,9
40  // 57 x38y117 INMUX plane 12,11
00  // 58 x38y118 INMUX plane 2,1
2C  // 59 x38y118 INMUX plane 4,3
28  // 60 x38y118 INMUX plane 6,5
70  // 61 x38y118 INMUX plane 8,7
80  // 62 x38y118 INMUX plane 10,9
40  // 63 x38y118 INMUX plane 12,11
48  // 64 x37y117 SB_BIG plane 1
12  // 65 x37y117 SB_BIG plane 1
00  // 66 x37y117 SB_DRIVE plane 2,1
48  // 67 x37y117 SB_BIG plane 2
12  // 68 x37y117 SB_BIG plane 2
C8  // 69 x37y117 SB_BIG plane 3
12  // 70 x37y117 SB_BIG plane 3
00  // 71 x37y117 SB_DRIVE plane 4,3
61  // 72 x37y117 SB_BIG plane 4
12  // 73 x37y117 SB_BIG plane 4
89  // 74 x37y117 SB_BIG plane 5
20  // 75 x37y117 SB_BIG plane 5
00  // 76 x37y117 SB_DRIVE plane 6,5
48  // 77 x37y117 SB_BIG plane 6
10  // 78 x37y117 SB_BIG plane 6
51  // 79 x37y117 SB_BIG plane 7
12  // 80 x37y117 SB_BIG plane 7
00  // 81 x37y117 SB_DRIVE plane 8,7
48  // 82 x37y117 SB_BIG plane 8
12  // 83 x37y117 SB_BIG plane 8
48  // 84 x37y117 SB_BIG plane 9
52  // 85 x37y117 SB_BIG plane 9
00  // 86 x37y117 SB_DRIVE plane 10,9
48  // 87 x37y117 SB_BIG plane 10
12  // 88 x37y117 SB_BIG plane 10
48  // 89 x37y117 SB_BIG plane 11
12  // 90 x37y117 SB_BIG plane 11
00  // 91 x37y117 SB_DRIVE plane 12,11
61  // 92 x37y117 SB_BIG plane 12
12  // 93 x37y117 SB_BIG plane 12
A8  // 94 x38y118 SB_SML plane 1
82  // 95 x38y118 SB_SML plane 2,1
2A  // 96 x38y118 SB_SML plane 2
A8  // 97 x38y118 SB_SML plane 3
82  // 98 x38y118 SB_SML plane 4,3
2A  // 99 x38y118 SB_SML plane 4
A8  // 100 x38y118 SB_SML plane 5
82  // 101 x38y118 SB_SML plane 6,5
2A  // 102 x38y118 SB_SML plane 6
A8  // 103 x38y118 SB_SML plane 7
10  // 104 x38y118 SB_SML plane 8,7
2A  // 105 x38y118 SB_SML plane 8
A8  // 106 x38y118 SB_SML plane 9
82  // 107 x38y118 SB_SML plane 10,9
2A  // 108 x38y118 SB_SML plane 10
28  // 109 x38y118 SB_SML plane 11
82  // 110 x38y118 SB_SML plane 12,11
2A  // 111 x38y118 SB_SML plane 12
41 // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x39y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1368     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3B // y_sel: 117
7F // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1370
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x39y117 CPE[0]  _a1134  C_MX4b////    
00  //  1 x39y117 CPE[1]
00  //  2 x39y117 CPE[2]
00  //  3 x39y117 CPE[3]
00  //  4 x39y117 CPE[4]
00  //  5 x39y117 CPE[5]
00  //  6 x39y117 CPE[6]
00  //  7 x39y117 CPE[7]
00  //  8 x39y117 CPE[8]
00  //  9 x39y117 CPE[9]
00  // 10 x39y118 CPE[0]  _a221  C_MX2b////    
00  // 11 x39y118 CPE[1]
00  // 12 x39y118 CPE[2]
00  // 13 x39y118 CPE[3]
00  // 14 x39y118 CPE[4]
00  // 15 x39y118 CPE[5]
00  // 16 x39y118 CPE[6]
00  // 17 x39y118 CPE[7]
00  // 18 x39y118 CPE[8]
00  // 19 x39y118 CPE[9]
00  // 20 x40y117 CPE[0]
00  // 21 x40y117 CPE[1]
00  // 22 x40y117 CPE[2]
00  // 23 x40y117 CPE[3]
00  // 24 x40y117 CPE[4]
00  // 25 x40y117 CPE[5]
00  // 26 x40y117 CPE[6]
00  // 27 x40y117 CPE[7]
00  // 28 x40y117 CPE[8]
00  // 29 x40y117 CPE[9]
00  // 30 x40y118 CPE[0]  _a222  C_MX2b////    
00  // 31 x40y118 CPE[1]
00  // 32 x40y118 CPE[2]
00  // 33 x40y118 CPE[3]
00  // 34 x40y118 CPE[4]
00  // 35 x40y118 CPE[5]
00  // 36 x40y118 CPE[6]
00  // 37 x40y118 CPE[7]
00  // 38 x40y118 CPE[8]
00  // 39 x40y118 CPE[9]
21  // 40 x39y117 INMUX plane 2,1
04  // 41 x39y117 INMUX plane 4,3
26  // 42 x39y117 INMUX plane 6,5
27  // 43 x39y117 INMUX plane 8,7
05  // 44 x39y117 INMUX plane 10,9
09  // 45 x39y117 INMUX plane 12,11
20  // 46 x39y118 INMUX plane 2,1
00  // 47 x39y118 INMUX plane 4,3
00  // 48 x39y118 INMUX plane 6,5
24  // 49 x39y118 INMUX plane 8,7
00  // 50 x39y118 INMUX plane 10,9
00  // 51 x39y118 INMUX plane 12,11
00  // 52 x40y117 INMUX plane 2,1
08  // 53 x40y117 INMUX plane 4,3
01  // 54 x40y117 INMUX plane 6,5
80  // 55 x40y117 INMUX plane 8,7
00  // 56 x40y117 INMUX plane 10,9
90  // 57 x40y117 INMUX plane 12,11
20  // 58 x40y118 INMUX plane 2,1
00  // 59 x40y118 INMUX plane 4,3
00  // 60 x40y118 INMUX plane 6,5
BF  // 61 x40y118 INMUX plane 8,7
01  // 62 x40y118 INMUX plane 10,9
CC  // 63 x40y118 INMUX plane 12,11
48  // 64 x40y118 SB_BIG plane 1
12  // 65 x40y118 SB_BIG plane 1
00  // 66 x40y118 SB_DRIVE plane 2,1
48  // 67 x40y118 SB_BIG plane 2
12  // 68 x40y118 SB_BIG plane 2
00  // 69 x40y118 SB_BIG plane 3
00  // 70 x40y118 SB_BIG plane 3
00  // 71 x40y118 SB_DRIVE plane 4,3
48  // 72 x40y118 SB_BIG plane 4
12  // 73 x40y118 SB_BIG plane 4
8E  // 74 x40y118 SB_BIG plane 5
24  // 75 x40y118 SB_BIG plane 5
00  // 76 x40y118 SB_DRIVE plane 6,5
C2  // 77 x40y118 SB_BIG plane 6
12  // 78 x40y118 SB_BIG plane 6
00  // 79 x40y118 SB_BIG plane 7
00  // 80 x40y118 SB_BIG plane 7
40  // 81 x40y118 SB_DRIVE plane 8,7
E1  // 82 x40y118 SB_BIG plane 8
22  // 83 x40y118 SB_BIG plane 8
00  // 84 x40y118 SB_BIG plane 9
00  // 85 x40y118 SB_BIG plane 9
00  // 86 x40y118 SB_DRIVE plane 10,9
00  // 87 x40y118 SB_BIG plane 10
00  // 88 x40y118 SB_BIG plane 10
00  // 89 x40y118 SB_BIG plane 11
00  // 90 x40y118 SB_BIG plane 11
00  // 91 x40y118 SB_DRIVE plane 12,11
00  // 92 x40y118 SB_BIG plane 12
00  // 93 x40y118 SB_BIG plane 12
A8  // 94 x39y117 SB_SML plane 1
82  // 95 x39y117 SB_SML plane 2,1
2A  // 96 x39y117 SB_SML plane 2
00  // 97 x39y117 SB_SML plane 3
00  // 98 x39y117 SB_SML plane 4,3
53  // 99 x39y117 SB_SML plane 4
11  // 100 x39y117 SB_SML plane 5
85  // 101 x39y117 SB_SML plane 6,5
2A  // 102 x39y117 SB_SML plane 6
00  // 103 x39y117 SB_SML plane 7
80  // 104 x39y117 SB_SML plane 8,7
2A  // 105 x39y117 SB_SML plane 8
00  // 106 x39y117 SB_SML plane 9
00  // 107 x39y117 SB_SML plane 10,9
00  // 108 x39y117 SB_SML plane 10
00  // 109 x39y117 SB_SML plane 11
10  // 110 x39y117 SB_SML plane 12,11
01  // 111 x39y117 SB_SML plane 12
B7 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x41y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 13E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3B // y_sel: 117
A7 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 13EE
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y117 CPE[0]
00  //  1 x41y117 CPE[1]
00  //  2 x41y117 CPE[2]
00  //  3 x41y117 CPE[3]
00  //  4 x41y117 CPE[4]
00  //  5 x41y117 CPE[5]
00  //  6 x41y117 CPE[6]
00  //  7 x41y117 CPE[7]
00  //  8 x41y117 CPE[8]
00  //  9 x41y117 CPE[9]
00  // 10 x41y118 CPE[0]
00  // 11 x41y118 CPE[1]
00  // 12 x41y118 CPE[2]
00  // 13 x41y118 CPE[3]
00  // 14 x41y118 CPE[4]
00  // 15 x41y118 CPE[5]
00  // 16 x41y118 CPE[6]
00  // 17 x41y118 CPE[7]
00  // 18 x41y118 CPE[8]
00  // 19 x41y118 CPE[9]
00  // 20 x42y117 CPE[0]  _a1032  C_///AND/D
00  // 21 x42y117 CPE[1]
00  // 22 x42y117 CPE[2]
00  // 23 x42y117 CPE[3]
00  // 24 x42y117 CPE[4]
00  // 25 x42y117 CPE[5]
00  // 26 x42y117 CPE[6]
00  // 27 x42y117 CPE[7]
00  // 28 x42y117 CPE[8]
00  // 29 x42y117 CPE[9]
00  // 30 x42y118 CPE[0]
00  // 31 x42y118 CPE[1]
00  // 32 x42y118 CPE[2]
00  // 33 x42y118 CPE[3]
00  // 34 x42y118 CPE[4]
00  // 35 x42y118 CPE[5]
00  // 36 x42y118 CPE[6]
00  // 37 x42y118 CPE[7]
00  // 38 x42y118 CPE[8]
00  // 39 x42y118 CPE[9]
00  // 40 x41y117 INMUX plane 2,1
00  // 41 x41y117 INMUX plane 4,3
01  // 42 x41y117 INMUX plane 6,5
00  // 43 x41y117 INMUX plane 8,7
00  // 44 x41y117 INMUX plane 10,9
00  // 45 x41y117 INMUX plane 12,11
00  // 46 x41y118 INMUX plane 2,1
00  // 47 x41y118 INMUX plane 4,3
09  // 48 x41y118 INMUX plane 6,5
00  // 49 x41y118 INMUX plane 8,7
00  // 50 x41y118 INMUX plane 10,9
00  // 51 x41y118 INMUX plane 12,11
01  // 52 x42y117 INMUX plane 2,1
0D  // 53 x42y117 INMUX plane 4,3
0D  // 54 x42y117 INMUX plane 6,5
01  // 55 x42y117 INMUX plane 8,7
28  // 56 x42y117 INMUX plane 10,9
00  // 57 x42y117 INMUX plane 12,11
00  // 58 x42y118 INMUX plane 2,1
00  // 59 x42y118 INMUX plane 4,3
09  // 60 x42y118 INMUX plane 6,5
00  // 61 x42y118 INMUX plane 8,7
00  // 62 x42y118 INMUX plane 10,9
00  // 63 x42y118 INMUX plane 12,11
00  // 64 x41y117 SB_BIG plane 1
00  // 65 x41y117 SB_BIG plane 1
00  // 66 x41y117 SB_DRIVE plane 2,1
00  // 67 x41y117 SB_BIG plane 2
00  // 68 x41y117 SB_BIG plane 2
48  // 69 x41y117 SB_BIG plane 3
02  // 70 x41y117 SB_BIG plane 3
00  // 71 x41y117 SB_DRIVE plane 4,3
C9  // 72 x41y117 SB_BIG plane 4
00  // 73 x41y117 SB_BIG plane 4
39  // 74 x41y117 SB_BIG plane 5
00  // 75 x41y117 SB_BIG plane 5
00  // 76 x41y117 SB_DRIVE plane 6,5
0E  // 77 x41y117 SB_BIG plane 6
00  // 78 x41y117 SB_BIG plane 6
59  // 79 x41y117 SB_BIG plane 7
12  // 80 x41y117 SB_BIG plane 7
00  // 81 x41y117 SB_DRIVE plane 8,7
00  // 82 x41y117 SB_BIG plane 8
00  // 83 x41y117 SB_BIG plane 8
0B  // 84 x41y117 SB_BIG plane 9
50  // 85 x41y117 SB_BIG plane 9
00  // 86 x41y117 SB_DRIVE plane 10,9
00  // 87 x41y117 SB_BIG plane 10
00  // 88 x41y117 SB_BIG plane 10
00  // 89 x41y117 SB_BIG plane 11
00  // 90 x41y117 SB_BIG plane 11
00  // 91 x41y117 SB_DRIVE plane 12,11
00  // 92 x41y117 SB_BIG plane 12
00  // 93 x41y117 SB_BIG plane 12
00  // 94 x42y118 SB_SML plane 1
00  // 95 x42y118 SB_SML plane 2,1
00  // 96 x42y118 SB_SML plane 2
A8  // 97 x42y118 SB_SML plane 3
42  // 98 x42y118 SB_SML plane 4,3
20  // 99 x42y118 SB_SML plane 4
11  // 100 x42y118 SB_SML plane 5
10  // 101 x42y118 SB_SML plane 6,5
01  // 102 x42y118 SB_SML plane 6
A8  // 103 x42y118 SB_SML plane 7
A2  // 104 x42y118 SB_SML plane 8,7
11  // 105 x42y118 SB_SML plane 8
0E  // 106 x42y118 SB_SML plane 9
69 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x43y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 145F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3B // y_sel: 117
CF // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1467
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y117 CPE[0]
00  //  1 x43y117 CPE[1]
00  //  2 x43y117 CPE[2]
00  //  3 x43y117 CPE[3]
00  //  4 x43y117 CPE[4]
00  //  5 x43y117 CPE[5]
00  //  6 x43y117 CPE[6]
00  //  7 x43y117 CPE[7]
00  //  8 x43y117 CPE[8]
00  //  9 x43y117 CPE[9]
00  // 10 x43y118 CPE[0]
00  // 11 x43y118 CPE[1]
00  // 12 x43y118 CPE[2]
00  // 13 x43y118 CPE[3]
00  // 14 x43y118 CPE[4]
00  // 15 x43y118 CPE[5]
00  // 16 x43y118 CPE[6]
00  // 17 x43y118 CPE[7]
00  // 18 x43y118 CPE[8]
00  // 19 x43y118 CPE[9]
00  // 20 x44y117 CPE[0]  _a1133  C_MX4b/D///    _a1697  C_////Bridge
00  // 21 x44y117 CPE[1]
00  // 22 x44y117 CPE[2]
00  // 23 x44y117 CPE[3]
00  // 24 x44y117 CPE[4]
00  // 25 x44y117 CPE[5]
00  // 26 x44y117 CPE[6]
00  // 27 x44y117 CPE[7]
00  // 28 x44y117 CPE[8]
00  // 29 x44y117 CPE[9]
00  // 30 x44y118 CPE[0]  _a1138  C_MX4b/D///    
00  // 31 x44y118 CPE[1]
00  // 32 x44y118 CPE[2]
00  // 33 x44y118 CPE[3]
00  // 34 x44y118 CPE[4]
00  // 35 x44y118 CPE[5]
00  // 36 x44y118 CPE[6]
00  // 37 x44y118 CPE[7]
00  // 38 x44y118 CPE[8]
00  // 39 x44y118 CPE[9]
04  // 40 x43y117 INMUX plane 2,1
00  // 41 x43y117 INMUX plane 4,3
08  // 42 x43y117 INMUX plane 6,5
00  // 43 x43y117 INMUX plane 8,7
01  // 44 x43y117 INMUX plane 10,9
00  // 45 x43y117 INMUX plane 12,11
00  // 46 x43y118 INMUX plane 2,1
02  // 47 x43y118 INMUX plane 4,3
08  // 48 x43y118 INMUX plane 6,5
08  // 49 x43y118 INMUX plane 8,7
29  // 50 x43y118 INMUX plane 10,9
00  // 51 x43y118 INMUX plane 12,11
24  // 52 x44y117 INMUX plane 2,1
22  // 53 x44y117 INMUX plane 4,3
18  // 54 x44y117 INMUX plane 6,5
1C  // 55 x44y117 INMUX plane 8,7
8B  // 56 x44y117 INMUX plane 10,9
00  // 57 x44y117 INMUX plane 12,11
04  // 58 x44y118 INMUX plane 2,1
20  // 59 x44y118 INMUX plane 4,3
04  // 60 x44y118 INMUX plane 6,5
04  // 61 x44y118 INMUX plane 8,7
80  // 62 x44y118 INMUX plane 10,9
C0  // 63 x44y118 INMUX plane 12,11
09  // 64 x44y118 SB_BIG plane 1
01  // 65 x44y118 SB_BIG plane 1
00  // 66 x44y118 SB_DRIVE plane 2,1
00  // 67 x44y118 SB_BIG plane 2
00  // 68 x44y118 SB_BIG plane 2
48  // 69 x44y118 SB_BIG plane 3
00  // 70 x44y118 SB_BIG plane 3
00  // 71 x44y118 SB_DRIVE plane 4,3
48  // 72 x44y118 SB_BIG plane 4
12  // 73 x44y118 SB_BIG plane 4
00  // 74 x44y118 SB_BIG plane 5
00  // 75 x44y118 SB_BIG plane 5
00  // 76 x44y118 SB_DRIVE plane 6,5
18  // 77 x44y118 SB_BIG plane 6
10  // 78 x44y118 SB_BIG plane 6
41  // 79 x44y118 SB_BIG plane 7
12  // 80 x44y118 SB_BIG plane 7
00  // 81 x44y118 SB_DRIVE plane 8,7
A0  // 82 x44y118 SB_BIG plane 8
10  // 83 x44y118 SB_BIG plane 8
00  // 84 x44y118 SB_BIG plane 9
50  // 85 x44y118 SB_BIG plane 9
00  // 86 x44y118 SB_DRIVE plane 10,9
82  // 87 x44y118 SB_BIG plane 10
05  // 88 x44y118 SB_BIG plane 10
01  // 89 x44y118 SB_BIG plane 11
00  // 90 x44y118 SB_BIG plane 11
00  // 91 x44y118 SB_DRIVE plane 12,11
00  // 92 x44y118 SB_BIG plane 12
00  // 93 x44y118 SB_BIG plane 12
00  // 94 x43y117 SB_SML plane 1
00  // 95 x43y117 SB_SML plane 2,1
00  // 96 x43y117 SB_SML plane 2
A1  // 97 x43y117 SB_SML plane 3
10  // 98 x43y117 SB_SML plane 4,3
2A  // 99 x43y117 SB_SML plane 4
19  // 100 x43y117 SB_SML plane 5
00  // 101 x43y117 SB_SML plane 6,5
00  // 102 x43y117 SB_SML plane 6
A8  // 103 x43y117 SB_SML plane 7
82  // 104 x43y117 SB_SML plane 8,7
2A  // 105 x43y117 SB_SML plane 8
00  // 106 x43y117 SB_SML plane 9
40  // 107 x43y117 SB_SML plane 10,9
20  // 108 x43y117 SB_SML plane 10
01  // 109 x43y117 SB_SML plane 11
49 // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x45y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 14DB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3B // y_sel: 117
17 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 14E3
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x45y117 CPE[0]
00  //  1 x45y117 CPE[1]
00  //  2 x45y117 CPE[2]
00  //  3 x45y117 CPE[3]
00  //  4 x45y117 CPE[4]
00  //  5 x45y117 CPE[5]
00  //  6 x45y117 CPE[6]
00  //  7 x45y117 CPE[7]
00  //  8 x45y117 CPE[8]
00  //  9 x45y117 CPE[9]
00  // 10 x45y118 CPE[0]  _a395  C_AND////    _a20  C_///ORAND/
00  // 11 x45y118 CPE[1]
00  // 12 x45y118 CPE[2]
00  // 13 x45y118 CPE[3]
00  // 14 x45y118 CPE[4]
00  // 15 x45y118 CPE[5]
00  // 16 x45y118 CPE[6]
00  // 17 x45y118 CPE[7]
00  // 18 x45y118 CPE[8]
00  // 19 x45y118 CPE[9]
00  // 20 x46y117 CPE[0]  _a1387  C_AND////    
00  // 21 x46y117 CPE[1]
00  // 22 x46y117 CPE[2]
00  // 23 x46y117 CPE[3]
00  // 24 x46y117 CPE[4]
00  // 25 x46y117 CPE[5]
00  // 26 x46y117 CPE[6]
00  // 27 x46y117 CPE[7]
00  // 28 x46y117 CPE[8]
00  // 29 x46y117 CPE[9]
00  // 30 x46y118 CPE[0]
00  // 31 x46y118 CPE[1]
00  // 32 x46y118 CPE[2]
00  // 33 x46y118 CPE[3]
00  // 34 x46y118 CPE[4]
00  // 35 x46y118 CPE[5]
00  // 36 x46y118 CPE[6]
00  // 37 x46y118 CPE[7]
00  // 38 x46y118 CPE[8]
00  // 39 x46y118 CPE[9]
00  // 40 x45y117 INMUX plane 2,1
09  // 41 x45y117 INMUX plane 4,3
02  // 42 x45y117 INMUX plane 6,5
00  // 43 x45y117 INMUX plane 8,7
00  // 44 x45y117 INMUX plane 10,9
01  // 45 x45y117 INMUX plane 12,11
38  // 46 x45y118 INMUX plane 2,1
2C  // 47 x45y118 INMUX plane 4,3
09  // 48 x45y118 INMUX plane 6,5
3F  // 49 x45y118 INMUX plane 8,7
20  // 50 x45y118 INMUX plane 10,9
04  // 51 x45y118 INMUX plane 12,11
00  // 52 x46y117 INMUX plane 2,1
3F  // 53 x46y117 INMUX plane 4,3
24  // 54 x46y117 INMUX plane 6,5
21  // 55 x46y117 INMUX plane 8,7
04  // 56 x46y117 INMUX plane 10,9
08  // 57 x46y117 INMUX plane 12,11
02  // 58 x46y118 INMUX plane 2,1
00  // 59 x46y118 INMUX plane 4,3
08  // 60 x46y118 INMUX plane 6,5
49  // 61 x46y118 INMUX plane 8,7
00  // 62 x46y118 INMUX plane 10,9
11  // 63 x46y118 INMUX plane 12,11
00  // 64 x45y117 SB_BIG plane 1
00  // 65 x45y117 SB_BIG plane 1
00  // 66 x45y117 SB_DRIVE plane 2,1
48  // 67 x45y117 SB_BIG plane 2
12  // 68 x45y117 SB_BIG plane 2
48  // 69 x45y117 SB_BIG plane 3
14  // 70 x45y117 SB_BIG plane 3
00  // 71 x45y117 SB_DRIVE plane 4,3
11  // 72 x45y117 SB_BIG plane 4
00  // 73 x45y117 SB_BIG plane 4
80  // 74 x45y117 SB_BIG plane 5
00  // 75 x45y117 SB_BIG plane 5
00  // 76 x45y117 SB_DRIVE plane 6,5
5E  // 77 x45y117 SB_BIG plane 6
14  // 78 x45y117 SB_BIG plane 6
41  // 79 x45y117 SB_BIG plane 7
12  // 80 x45y117 SB_BIG plane 7
00  // 81 x45y117 SB_DRIVE plane 8,7
00  // 82 x45y117 SB_BIG plane 8
00  // 83 x45y117 SB_BIG plane 8
00  // 84 x45y117 SB_BIG plane 9
00  // 85 x45y117 SB_BIG plane 9
00  // 86 x45y117 SB_DRIVE plane 10,9
00  // 87 x45y117 SB_BIG plane 10
00  // 88 x45y117 SB_BIG plane 10
11  // 89 x45y117 SB_BIG plane 11
00  // 90 x45y117 SB_BIG plane 11
00  // 91 x45y117 SB_DRIVE plane 12,11
00  // 92 x45y117 SB_BIG plane 12
20  // 93 x45y117 SB_BIG plane 12
00  // 94 x46y118 SB_SML plane 1
80  // 95 x46y118 SB_SML plane 2,1
2A  // 96 x46y118 SB_SML plane 2
A8  // 97 x46y118 SB_SML plane 3
02  // 98 x46y118 SB_SML plane 4,3
00  // 99 x46y118 SB_SML plane 4
00  // 100 x46y118 SB_SML plane 5
10  // 101 x46y118 SB_SML plane 6,5
2A  // 102 x46y118 SB_SML plane 6
A8  // 103 x46y118 SB_SML plane 7
02  // 104 x46y118 SB_SML plane 8,7
00  // 105 x46y118 SB_SML plane 8
00  // 106 x46y118 SB_SML plane 9
04  // 107 x46y118 SB_SML plane 10,9
1A // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x47y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1555     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3B // y_sel: 117
DF // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 155D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y117 CPE[0]  _a579  C_MX4a////    
00  //  1 x47y117 CPE[1]
00  //  2 x47y117 CPE[2]
00  //  3 x47y117 CPE[3]
00  //  4 x47y117 CPE[4]
00  //  5 x47y117 CPE[5]
00  //  6 x47y117 CPE[6]
00  //  7 x47y117 CPE[7]
00  //  8 x47y117 CPE[8]
00  //  9 x47y117 CPE[9]
00  // 10 x47y118 CPE[0]  _a73  C_MX4b////    
00  // 11 x47y118 CPE[1]
00  // 12 x47y118 CPE[2]
00  // 13 x47y118 CPE[3]
00  // 14 x47y118 CPE[4]
00  // 15 x47y118 CPE[5]
00  // 16 x47y118 CPE[6]
00  // 17 x47y118 CPE[7]
00  // 18 x47y118 CPE[8]
00  // 19 x47y118 CPE[9]
00  // 20 x48y117 CPE[0]  _a1510  C_MX4a////    _a1658  C_////Bridge
00  // 21 x48y117 CPE[1]
00  // 22 x48y117 CPE[2]
00  // 23 x48y117 CPE[3]
00  // 24 x48y117 CPE[4]
00  // 25 x48y117 CPE[5]
00  // 26 x48y117 CPE[6]
00  // 27 x48y117 CPE[7]
00  // 28 x48y117 CPE[8]
00  // 29 x48y117 CPE[9]
00  // 30 x48y118 CPE[0]  _a1502  C_///AND/
00  // 31 x48y118 CPE[1]
00  // 32 x48y118 CPE[2]
00  // 33 x48y118 CPE[3]
00  // 34 x48y118 CPE[4]
00  // 35 x48y118 CPE[5]
00  // 36 x48y118 CPE[6]
00  // 37 x48y118 CPE[7]
00  // 38 x48y118 CPE[8]
00  // 39 x48y118 CPE[9]
07  // 40 x47y117 INMUX plane 2,1
00  // 41 x47y117 INMUX plane 4,3
01  // 42 x47y117 INMUX plane 6,5
29  // 43 x47y117 INMUX plane 8,7
05  // 44 x47y117 INMUX plane 10,9
01  // 45 x47y117 INMUX plane 12,11
07  // 46 x47y118 INMUX plane 2,1
01  // 47 x47y118 INMUX plane 4,3
0A  // 48 x47y118 INMUX plane 6,5
07  // 49 x47y118 INMUX plane 8,7
04  // 50 x47y118 INMUX plane 10,9
04  // 51 x47y118 INMUX plane 12,11
08  // 52 x48y117 INMUX plane 2,1
04  // 53 x48y117 INMUX plane 4,3
21  // 54 x48y117 INMUX plane 6,5
56  // 55 x48y117 INMUX plane 8,7
85  // 56 x48y117 INMUX plane 10,9
C5  // 57 x48y117 INMUX plane 12,11
01  // 58 x48y118 INMUX plane 2,1
25  // 59 x48y118 INMUX plane 4,3
08  // 60 x48y118 INMUX plane 6,5
C8  // 61 x48y118 INMUX plane 8,7
05  // 62 x48y118 INMUX plane 10,9
C0  // 63 x48y118 INMUX plane 12,11
48  // 64 x48y118 SB_BIG plane 1
12  // 65 x48y118 SB_BIG plane 1
00  // 66 x48y118 SB_DRIVE plane 2,1
48  // 67 x48y118 SB_BIG plane 2
12  // 68 x48y118 SB_BIG plane 2
48  // 69 x48y118 SB_BIG plane 3
12  // 70 x48y118 SB_BIG plane 3
00  // 71 x48y118 SB_DRIVE plane 4,3
48  // 72 x48y118 SB_BIG plane 4
12  // 73 x48y118 SB_BIG plane 4
48  // 74 x48y118 SB_BIG plane 5
14  // 75 x48y118 SB_BIG plane 5
00  // 76 x48y118 SB_DRIVE plane 6,5
48  // 77 x48y118 SB_BIG plane 6
12  // 78 x48y118 SB_BIG plane 6
9A  // 79 x48y118 SB_BIG plane 7
14  // 80 x48y118 SB_BIG plane 7
00  // 81 x48y118 SB_DRIVE plane 8,7
48  // 82 x48y118 SB_BIG plane 8
12  // 83 x48y118 SB_BIG plane 8
48  // 84 x48y118 SB_BIG plane 9
12  // 85 x48y118 SB_BIG plane 9
00  // 86 x48y118 SB_DRIVE plane 10,9
48  // 87 x48y118 SB_BIG plane 10
12  // 88 x48y118 SB_BIG plane 10
59  // 89 x48y118 SB_BIG plane 11
12  // 90 x48y118 SB_BIG plane 11
00  // 91 x48y118 SB_DRIVE plane 12,11
59  // 92 x48y118 SB_BIG plane 12
12  // 93 x48y118 SB_BIG plane 12
4E  // 94 x47y117 SB_SML plane 1
15  // 95 x47y117 SB_SML plane 2,1
2A  // 96 x47y117 SB_SML plane 2
38  // 97 x47y117 SB_SML plane 3
94  // 98 x47y117 SB_SML plane 4,3
2B  // 99 x47y117 SB_SML plane 4
A8  // 100 x47y117 SB_SML plane 5
80  // 101 x47y117 SB_SML plane 6,5
2A  // 102 x47y117 SB_SML plane 6
B1  // 103 x47y117 SB_SML plane 7
12  // 104 x47y117 SB_SML plane 8,7
2A  // 105 x47y117 SB_SML plane 8
A8  // 106 x47y117 SB_SML plane 9
82  // 107 x47y117 SB_SML plane 10,9
0A  // 108 x47y117 SB_SML plane 10
B9  // 109 x47y117 SB_SML plane 11
80  // 110 x47y117 SB_SML plane 12,11
2A  // 111 x47y117 SB_SML plane 12
7E // -- CRC low byte
77 // -- CRC high byte


// Config Latches on x49y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 15D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3B // y_sel: 117
07 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 15DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y117 CPE[0]  _a429  C_MX4a////    
00  //  1 x49y117 CPE[1]
00  //  2 x49y117 CPE[2]
00  //  3 x49y117 CPE[3]
00  //  4 x49y117 CPE[4]
00  //  5 x49y117 CPE[5]
00  //  6 x49y117 CPE[6]
00  //  7 x49y117 CPE[7]
00  //  8 x49y117 CPE[8]
00  //  9 x49y117 CPE[9]
00  // 10 x49y118 CPE[0]  _a426  C_MX4a////    
00  // 11 x49y118 CPE[1]
00  // 12 x49y118 CPE[2]
00  // 13 x49y118 CPE[3]
00  // 14 x49y118 CPE[4]
00  // 15 x49y118 CPE[5]
00  // 16 x49y118 CPE[6]
00  // 17 x49y118 CPE[7]
00  // 18 x49y118 CPE[8]
00  // 19 x49y118 CPE[9]
00  // 20 x50y117 CPE[0]  _a1490  C_AND////    _a1701  C_////Bridge
00  // 21 x50y117 CPE[1]
00  // 22 x50y117 CPE[2]
00  // 23 x50y117 CPE[3]
00  // 24 x50y117 CPE[4]
00  // 25 x50y117 CPE[5]
00  // 26 x50y117 CPE[6]
00  // 27 x50y117 CPE[7]
00  // 28 x50y117 CPE[8]
00  // 29 x50y117 CPE[9]
00  // 30 x50y118 CPE[0]  _a1492  C_///AND/
00  // 31 x50y118 CPE[1]
00  // 32 x50y118 CPE[2]
00  // 33 x50y118 CPE[3]
00  // 34 x50y118 CPE[4]
00  // 35 x50y118 CPE[5]
00  // 36 x50y118 CPE[6]
00  // 37 x50y118 CPE[7]
00  // 38 x50y118 CPE[8]
00  // 39 x50y118 CPE[9]
09  // 40 x49y117 INMUX plane 2,1
01  // 41 x49y117 INMUX plane 4,3
24  // 42 x49y117 INMUX plane 6,5
0D  // 43 x49y117 INMUX plane 8,7
00  // 44 x49y117 INMUX plane 10,9
00  // 45 x49y117 INMUX plane 12,11
04  // 46 x49y118 INMUX plane 2,1
08  // 47 x49y118 INMUX plane 4,3
01  // 48 x49y118 INMUX plane 6,5
39  // 49 x49y118 INMUX plane 8,7
01  // 50 x49y118 INMUX plane 10,9
00  // 51 x49y118 INMUX plane 12,11
00  // 52 x50y117 INMUX plane 2,1
30  // 53 x50y117 INMUX plane 4,3
30  // 54 x50y117 INMUX plane 6,5
E0  // 55 x50y117 INMUX plane 8,7
80  // 56 x50y117 INMUX plane 10,9
E8  // 57 x50y117 INMUX plane 12,11
36  // 58 x50y118 INMUX plane 2,1
31  // 59 x50y118 INMUX plane 4,3
24  // 60 x50y118 INMUX plane 6,5
C8  // 61 x50y118 INMUX plane 8,7
00  // 62 x50y118 INMUX plane 10,9
C9  // 63 x50y118 INMUX plane 12,11
48  // 64 x49y117 SB_BIG plane 1
12  // 65 x49y117 SB_BIG plane 1
00  // 66 x49y117 SB_DRIVE plane 2,1
51  // 67 x49y117 SB_BIG plane 2
02  // 68 x49y117 SB_BIG plane 2
C8  // 69 x49y117 SB_BIG plane 3
02  // 70 x49y117 SB_BIG plane 3
00  // 71 x49y117 SB_DRIVE plane 4,3
76  // 72 x49y117 SB_BIG plane 4
24  // 73 x49y117 SB_BIG plane 4
88  // 74 x49y117 SB_BIG plane 5
12  // 75 x49y117 SB_BIG plane 5
00  // 76 x49y117 SB_DRIVE plane 6,5
8C  // 77 x49y117 SB_BIG plane 6
24  // 78 x49y117 SB_BIG plane 6
48  // 79 x49y117 SB_BIG plane 7
12  // 80 x49y117 SB_BIG plane 7
00  // 81 x49y117 SB_DRIVE plane 8,7
51  // 82 x49y117 SB_BIG plane 8
02  // 83 x49y117 SB_BIG plane 8
88  // 84 x49y117 SB_BIG plane 9
12  // 85 x49y117 SB_BIG plane 9
00  // 86 x49y117 SB_DRIVE plane 10,9
48  // 87 x49y117 SB_BIG plane 10
12  // 88 x49y117 SB_BIG plane 10
48  // 89 x49y117 SB_BIG plane 11
02  // 90 x49y117 SB_BIG plane 11
00  // 91 x49y117 SB_DRIVE plane 12,11
48  // 92 x49y117 SB_BIG plane 12
12  // 93 x49y117 SB_BIG plane 12
A8  // 94 x50y118 SB_SML plane 1
82  // 95 x50y118 SB_SML plane 2,1
2A  // 96 x50y118 SB_SML plane 2
A8  // 97 x50y118 SB_SML plane 3
82  // 98 x50y118 SB_SML plane 4,3
2A  // 99 x50y118 SB_SML plane 4
F1  // 100 x50y118 SB_SML plane 5
B4  // 101 x50y118 SB_SML plane 6,5
15  // 102 x50y118 SB_SML plane 6
28  // 103 x50y118 SB_SML plane 7
82  // 104 x50y118 SB_SML plane 8,7
2A  // 105 x50y118 SB_SML plane 8
A8  // 106 x50y118 SB_SML plane 9
80  // 107 x50y118 SB_SML plane 10,9
2A  // 108 x50y118 SB_SML plane 10
A8  // 109 x50y118 SB_SML plane 11
12  // 110 x50y118 SB_SML plane 12,11
2B  // 111 x50y118 SB_SML plane 12
15 // -- CRC low byte
CD // -- CRC high byte


// Config Latches on x51y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1651     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3B // y_sel: 117
6F // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1659
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y117 CPE[0]
00  //  1 x51y117 CPE[1]
00  //  2 x51y117 CPE[2]
00  //  3 x51y117 CPE[3]
00  //  4 x51y117 CPE[4]
00  //  5 x51y117 CPE[5]
00  //  6 x51y117 CPE[6]
00  //  7 x51y117 CPE[7]
00  //  8 x51y117 CPE[8]
00  //  9 x51y117 CPE[9]
00  // 10 x51y118 CPE[0]  _a545  C_AND////    _a388  C_///AND/D
00  // 11 x51y118 CPE[1]
00  // 12 x51y118 CPE[2]
00  // 13 x51y118 CPE[3]
00  // 14 x51y118 CPE[4]
00  // 15 x51y118 CPE[5]
00  // 16 x51y118 CPE[6]
00  // 17 x51y118 CPE[7]
00  // 18 x51y118 CPE[8]
00  // 19 x51y118 CPE[9]
00  // 20 x52y117 CPE[0]
00  // 21 x52y117 CPE[1]
00  // 22 x52y117 CPE[2]
00  // 23 x52y117 CPE[3]
00  // 24 x52y117 CPE[4]
00  // 25 x52y117 CPE[5]
00  // 26 x52y117 CPE[6]
00  // 27 x52y117 CPE[7]
00  // 28 x52y117 CPE[8]
00  // 29 x52y117 CPE[9]
00  // 30 x52y118 CPE[0]  _a443  C_MX2b////    
00  // 31 x52y118 CPE[1]
00  // 32 x52y118 CPE[2]
00  // 33 x52y118 CPE[3]
00  // 34 x52y118 CPE[4]
00  // 35 x52y118 CPE[5]
00  // 36 x52y118 CPE[6]
00  // 37 x52y118 CPE[7]
00  // 38 x52y118 CPE[8]
00  // 39 x52y118 CPE[9]
08  // 40 x51y117 INMUX plane 2,1
00  // 41 x51y117 INMUX plane 4,3
08  // 42 x51y117 INMUX plane 6,5
00  // 43 x51y117 INMUX plane 8,7
00  // 44 x51y117 INMUX plane 10,9
20  // 45 x51y117 INMUX plane 12,11
28  // 46 x51y118 INMUX plane 2,1
05  // 47 x51y118 INMUX plane 4,3
08  // 48 x51y118 INMUX plane 6,5
05  // 49 x51y118 INMUX plane 8,7
03  // 50 x51y118 INMUX plane 10,9
00  // 51 x51y118 INMUX plane 12,11
00  // 52 x52y117 INMUX plane 2,1
00  // 53 x52y117 INMUX plane 4,3
00  // 54 x52y117 INMUX plane 6,5
01  // 55 x52y117 INMUX plane 8,7
00  // 56 x52y117 INMUX plane 10,9
00  // 57 x52y117 INMUX plane 12,11
00  // 58 x52y118 INMUX plane 2,1
38  // 59 x52y118 INMUX plane 4,3
00  // 60 x52y118 INMUX plane 6,5
20  // 61 x52y118 INMUX plane 8,7
00  // 62 x52y118 INMUX plane 10,9
E0  // 63 x52y118 INMUX plane 12,11
00  // 64 x52y118 SB_BIG plane 1
00  // 65 x52y118 SB_BIG plane 1
00  // 66 x52y118 SB_DRIVE plane 2,1
C8  // 67 x52y118 SB_BIG plane 2
13  // 68 x52y118 SB_BIG plane 2
00  // 69 x52y118 SB_BIG plane 3
01  // 70 x52y118 SB_BIG plane 3
00  // 71 x52y118 SB_DRIVE plane 4,3
48  // 72 x52y118 SB_BIG plane 4
12  // 73 x52y118 SB_BIG plane 4
00  // 74 x52y118 SB_BIG plane 5
00  // 75 x52y118 SB_BIG plane 5
00  // 76 x52y118 SB_DRIVE plane 6,5
48  // 77 x52y118 SB_BIG plane 6
12  // 78 x52y118 SB_BIG plane 6
C0  // 79 x52y118 SB_BIG plane 7
01  // 80 x52y118 SB_BIG plane 7
00  // 81 x52y118 SB_DRIVE plane 8,7
48  // 82 x52y118 SB_BIG plane 8
12  // 83 x52y118 SB_BIG plane 8
00  // 84 x52y118 SB_BIG plane 9
00  // 85 x52y118 SB_BIG plane 9
00  // 86 x52y118 SB_DRIVE plane 10,9
00  // 87 x52y118 SB_BIG plane 10
00  // 88 x52y118 SB_BIG plane 10
00  // 89 x52y118 SB_BIG plane 11
00  // 90 x52y118 SB_BIG plane 11
00  // 91 x52y118 SB_DRIVE plane 12,11
02  // 92 x52y118 SB_BIG plane 12
00  // 93 x52y118 SB_BIG plane 12
00  // 94 x51y117 SB_SML plane 1
80  // 95 x51y117 SB_SML plane 2,1
28  // 96 x51y117 SB_SML plane 2
00  // 97 x51y117 SB_SML plane 3
90  // 98 x51y117 SB_SML plane 4,3
2B  // 99 x51y117 SB_SML plane 4
00  // 100 x51y117 SB_SML plane 5
80  // 101 x51y117 SB_SML plane 6,5
08  // 102 x51y117 SB_SML plane 6
19  // 103 x51y117 SB_SML plane 7
80  // 104 x51y117 SB_SML plane 8,7
2A  // 105 x51y117 SB_SML plane 8
00  // 106 x51y117 SB_SML plane 9
00  // 107 x51y117 SB_SML plane 10,9
00  // 108 x51y117 SB_SML plane 10
00  // 109 x51y117 SB_SML plane 11
40  // 110 x51y117 SB_SML plane 12,11
20  // 111 x51y117 SB_SML plane 12
D1 // -- CRC low byte
7F // -- CRC high byte


// Config Latches on x53y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 16CF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
3B // y_sel: 117
B7 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 16D7
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x53y117 CPE[0]
00  //  1 x53y117 CPE[1]
00  //  2 x53y117 CPE[2]
00  //  3 x53y117 CPE[3]
00  //  4 x53y117 CPE[4]
00  //  5 x53y117 CPE[5]
00  //  6 x53y117 CPE[6]
00  //  7 x53y117 CPE[7]
00  //  8 x53y117 CPE[8]
00  //  9 x53y117 CPE[9]
00  // 10 x53y118 CPE[0]
00  // 11 x53y118 CPE[1]
00  // 12 x53y118 CPE[2]
00  // 13 x53y118 CPE[3]
00  // 14 x53y118 CPE[4]
00  // 15 x53y118 CPE[5]
00  // 16 x53y118 CPE[6]
00  // 17 x53y118 CPE[7]
00  // 18 x53y118 CPE[8]
00  // 19 x53y118 CPE[9]
00  // 20 x54y117 CPE[0]
00  // 21 x54y117 CPE[1]
00  // 22 x54y117 CPE[2]
00  // 23 x54y117 CPE[3]
00  // 24 x54y117 CPE[4]
00  // 25 x54y117 CPE[5]
00  // 26 x54y117 CPE[6]
00  // 27 x54y117 CPE[7]
00  // 28 x54y117 CPE[8]
00  // 29 x54y117 CPE[9]
00  // 30 x54y118 CPE[0]
00  // 31 x54y118 CPE[1]
00  // 32 x54y118 CPE[2]
00  // 33 x54y118 CPE[3]
00  // 34 x54y118 CPE[4]
00  // 35 x54y118 CPE[5]
00  // 36 x54y118 CPE[6]
00  // 37 x54y118 CPE[7]
00  // 38 x54y118 CPE[8]
00  // 39 x54y118 CPE[9]
00  // 40 x53y117 INMUX plane 2,1
08  // 41 x53y117 INMUX plane 4,3
00  // 42 x53y117 INMUX plane 6,5
00  // 43 x53y117 INMUX plane 8,7
00  // 44 x53y117 INMUX plane 10,9
00  // 45 x53y117 INMUX plane 12,11
00  // 46 x53y118 INMUX plane 2,1
00  // 47 x53y118 INMUX plane 4,3
00  // 48 x53y118 INMUX plane 6,5
00  // 49 x53y118 INMUX plane 8,7
00  // 50 x53y118 INMUX plane 10,9
00  // 51 x53y118 INMUX plane 12,11
00  // 52 x54y117 INMUX plane 2,1
18  // 53 x54y117 INMUX plane 4,3
08  // 54 x54y117 INMUX plane 6,5
00  // 55 x54y117 INMUX plane 8,7
00  // 56 x54y117 INMUX plane 10,9
00  // 57 x54y117 INMUX plane 12,11
00  // 58 x54y118 INMUX plane 2,1
00  // 59 x54y118 INMUX plane 4,3
00  // 60 x54y118 INMUX plane 6,5
00  // 61 x54y118 INMUX plane 8,7
00  // 62 x54y118 INMUX plane 10,9
00  // 63 x54y118 INMUX plane 12,11
00  // 64 x53y117 SB_BIG plane 1
00  // 65 x53y117 SB_BIG plane 1
00  // 66 x53y117 SB_DRIVE plane 2,1
00  // 67 x53y117 SB_BIG plane 2
00  // 68 x53y117 SB_BIG plane 2
00  // 69 x53y117 SB_BIG plane 3
00  // 70 x53y117 SB_BIG plane 3
00  // 71 x53y117 SB_DRIVE plane 4,3
00  // 72 x53y117 SB_BIG plane 4
00  // 73 x53y117 SB_BIG plane 4
00  // 74 x53y117 SB_BIG plane 5
00  // 75 x53y117 SB_BIG plane 5
00  // 76 x53y117 SB_DRIVE plane 6,5
19  // 77 x53y117 SB_BIG plane 6
00  // 78 x53y117 SB_BIG plane 6
00  // 79 x53y117 SB_BIG plane 7
00  // 80 x53y117 SB_BIG plane 7
00  // 81 x53y117 SB_DRIVE plane 8,7
00  // 82 x53y117 SB_BIG plane 8
00  // 83 x53y117 SB_BIG plane 8
00  // 84 x53y117 SB_BIG plane 9
00  // 85 x53y117 SB_BIG plane 9
00  // 86 x53y117 SB_DRIVE plane 10,9
00  // 87 x53y117 SB_BIG plane 10
00  // 88 x53y117 SB_BIG plane 10
00  // 89 x53y117 SB_BIG plane 11
00  // 90 x53y117 SB_BIG plane 11
00  // 91 x53y117 SB_DRIVE plane 12,11
00  // 92 x53y117 SB_BIG plane 12
00  // 93 x53y117 SB_BIG plane 12
00  // 94 x54y118 SB_SML plane 1
00  // 95 x54y118 SB_SML plane 2,1
00  // 96 x54y118 SB_SML plane 2
00  // 97 x54y118 SB_SML plane 3
40  // 98 x54y118 SB_SML plane 4,3
20  // 99 x54y118 SB_SML plane 4
9E // -- CRC low byte
4E // -- CRC high byte


// Config Latches on x161y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1741     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3B // y_sel: 117
A1 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1749
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y117
00  // 14 right_edge_EN1 at x163y117
00  // 15 right_edge_EN2 at x163y117
00  // 16 right_edge_EN0 at x163y118
00  // 17 right_edge_EN1 at x163y118
00  // 18 right_edge_EN2 at x163y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y117 SB_BIG plane 1
12  // 65 x161y117 SB_BIG plane 1
00  // 66 x161y117 SB_DRIVE plane 2,1
48  // 67 x161y117 SB_BIG plane 2
12  // 68 x161y117 SB_BIG plane 2
48  // 69 x161y117 SB_BIG plane 3
12  // 70 x161y117 SB_BIG plane 3
00  // 71 x161y117 SB_DRIVE plane 4,3
48  // 72 x161y117 SB_BIG plane 4
12  // 73 x161y117 SB_BIG plane 4
48  // 74 x161y117 SB_BIG plane 5
12  // 75 x161y117 SB_BIG plane 5
00  // 76 x161y117 SB_DRIVE plane 6,5
48  // 77 x161y117 SB_BIG plane 6
12  // 78 x161y117 SB_BIG plane 6
48  // 79 x161y117 SB_BIG plane 7
12  // 80 x161y117 SB_BIG plane 7
00  // 81 x161y117 SB_DRIVE plane 8,7
48  // 82 x161y117 SB_BIG plane 8
12  // 83 x161y117 SB_BIG plane 8
48  // 84 x161y117 SB_BIG plane 9
12  // 85 x161y117 SB_BIG plane 9
00  // 86 x161y117 SB_DRIVE plane 10,9
48  // 87 x161y117 SB_BIG plane 10
12  // 88 x161y117 SB_BIG plane 10
48  // 89 x161y117 SB_BIG plane 11
12  // 90 x161y117 SB_BIG plane 11
00  // 91 x161y117 SB_DRIVE plane 12,11
48  // 92 x161y117 SB_BIG plane 12
12  // 93 x161y117 SB_BIG plane 12
A8  // 94 x162y118 SB_SML plane 1
82  // 95 x162y118 SB_SML plane 2,1
2A  // 96 x162y118 SB_SML plane 2
A8  // 97 x162y118 SB_SML plane 3
82  // 98 x162y118 SB_SML plane 4,3
2A  // 99 x162y118 SB_SML plane 4
A8  // 100 x162y118 SB_SML plane 5
82  // 101 x162y118 SB_SML plane 6,5
2A  // 102 x162y118 SB_SML plane 6
A8  // 103 x162y118 SB_SML plane 7
82  // 104 x162y118 SB_SML plane 8,7
2A  // 105 x162y118 SB_SML plane 8
A8  // 106 x162y118 SB_SML plane 9
82  // 107 x162y118 SB_SML plane 10,9
2A  // 108 x162y118 SB_SML plane 10
A8  // 109 x162y118 SB_SML plane 11
82  // 110 x162y118 SB_SML plane 12,11
2A  // 111 x162y118 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 17BF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3C // y_sel: 119
31 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 17C7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y119
00  // 14 left_edge_EN1 at x-2y119
00  // 15 left_edge_EN2 at x-2y119
00  // 16 left_edge_EN0 at x-2y120
00  // 17 left_edge_EN1 at x-2y120
00  // 18 left_edge_EN2 at x-2y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y119 SB_BIG plane 1
12  // 65 x-1y119 SB_BIG plane 1
00  // 66 x-1y119 SB_DRIVE plane 2,1
48  // 67 x-1y119 SB_BIG plane 2
12  // 68 x-1y119 SB_BIG plane 2
48  // 69 x-1y119 SB_BIG plane 3
12  // 70 x-1y119 SB_BIG plane 3
00  // 71 x-1y119 SB_DRIVE plane 4,3
48  // 72 x-1y119 SB_BIG plane 4
12  // 73 x-1y119 SB_BIG plane 4
48  // 74 x-1y119 SB_BIG plane 5
12  // 75 x-1y119 SB_BIG plane 5
00  // 76 x-1y119 SB_DRIVE plane 6,5
48  // 77 x-1y119 SB_BIG plane 6
12  // 78 x-1y119 SB_BIG plane 6
48  // 79 x-1y119 SB_BIG plane 7
12  // 80 x-1y119 SB_BIG plane 7
00  // 81 x-1y119 SB_DRIVE plane 8,7
48  // 82 x-1y119 SB_BIG plane 8
12  // 83 x-1y119 SB_BIG plane 8
48  // 84 x-1y119 SB_BIG plane 9
12  // 85 x-1y119 SB_BIG plane 9
00  // 86 x-1y119 SB_DRIVE plane 10,9
48  // 87 x-1y119 SB_BIG plane 10
12  // 88 x-1y119 SB_BIG plane 10
48  // 89 x-1y119 SB_BIG plane 11
12  // 90 x-1y119 SB_BIG plane 11
00  // 91 x-1y119 SB_DRIVE plane 12,11
48  // 92 x-1y119 SB_BIG plane 12
12  // 93 x-1y119 SB_BIG plane 12
A8  // 94 x0y120 SB_SML plane 1
82  // 95 x0y120 SB_SML plane 2,1
2A  // 96 x0y120 SB_SML plane 2
A8  // 97 x0y120 SB_SML plane 3
82  // 98 x0y120 SB_SML plane 4,3
2A  // 99 x0y120 SB_SML plane 4
A8  // 100 x0y120 SB_SML plane 5
82  // 101 x0y120 SB_SML plane 6,5
2A  // 102 x0y120 SB_SML plane 6
A8  // 103 x0y120 SB_SML plane 7
82  // 104 x0y120 SB_SML plane 8,7
2A  // 105 x0y120 SB_SML plane 8
A8  // 106 x0y120 SB_SML plane 9
82  // 107 x0y120 SB_SML plane 10,9
2A  // 108 x0y120 SB_SML plane 10
A8  // 109 x0y120 SB_SML plane 11
82  // 110 x0y120 SB_SML plane 12,11
2A  // 111 x0y120 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 183D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3C // y_sel: 119
99 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1845
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x21y119 CPE[0]
00  //  1 x21y119 CPE[1]
00  //  2 x21y119 CPE[2]
00  //  3 x21y119 CPE[3]
00  //  4 x21y119 CPE[4]
00  //  5 x21y119 CPE[5]
00  //  6 x21y119 CPE[6]
00  //  7 x21y119 CPE[7]
00  //  8 x21y119 CPE[8]
00  //  9 x21y119 CPE[9]
00  // 10 x21y120 CPE[0]
00  // 11 x21y120 CPE[1]
00  // 12 x21y120 CPE[2]
00  // 13 x21y120 CPE[3]
00  // 14 x21y120 CPE[4]
00  // 15 x21y120 CPE[5]
00  // 16 x21y120 CPE[6]
00  // 17 x21y120 CPE[7]
00  // 18 x21y120 CPE[8]
00  // 19 x21y120 CPE[9]
00  // 20 x22y119 CPE[0]
00  // 21 x22y119 CPE[1]
00  // 22 x22y119 CPE[2]
00  // 23 x22y119 CPE[3]
00  // 24 x22y119 CPE[4]
00  // 25 x22y119 CPE[5]
00  // 26 x22y119 CPE[6]
00  // 27 x22y119 CPE[7]
00  // 28 x22y119 CPE[8]
00  // 29 x22y119 CPE[9]
00  // 30 x22y120 CPE[0]
00  // 31 x22y120 CPE[1]
00  // 32 x22y120 CPE[2]
00  // 33 x22y120 CPE[3]
00  // 34 x22y120 CPE[4]
00  // 35 x22y120 CPE[5]
00  // 36 x22y120 CPE[6]
00  // 37 x22y120 CPE[7]
00  // 38 x22y120 CPE[8]
00  // 39 x22y120 CPE[9]
00  // 40 x21y119 INMUX plane 2,1
00  // 41 x21y119 INMUX plane 4,3
00  // 42 x21y119 INMUX plane 6,5
00  // 43 x21y119 INMUX plane 8,7
00  // 44 x21y119 INMUX plane 10,9
00  // 45 x21y119 INMUX plane 12,11
00  // 46 x21y120 INMUX plane 2,1
00  // 47 x21y120 INMUX plane 4,3
00  // 48 x21y120 INMUX plane 6,5
00  // 49 x21y120 INMUX plane 8,7
00  // 50 x21y120 INMUX plane 10,9
00  // 51 x21y120 INMUX plane 12,11
00  // 52 x22y119 INMUX plane 2,1
00  // 53 x22y119 INMUX plane 4,3
00  // 54 x22y119 INMUX plane 6,5
00  // 55 x22y119 INMUX plane 8,7
00  // 56 x22y119 INMUX plane 10,9
00  // 57 x22y119 INMUX plane 12,11
00  // 58 x22y120 INMUX plane 2,1
00  // 59 x22y120 INMUX plane 4,3
00  // 60 x22y120 INMUX plane 6,5
00  // 61 x22y120 INMUX plane 8,7
00  // 62 x22y120 INMUX plane 10,9
00  // 63 x22y120 INMUX plane 12,11
00  // 64 x22y120 SB_BIG plane 1
00  // 65 x22y120 SB_BIG plane 1
00  // 66 x22y120 SB_DRIVE plane 2,1
00  // 67 x22y120 SB_BIG plane 2
00  // 68 x22y120 SB_BIG plane 2
00  // 69 x22y120 SB_BIG plane 3
00  // 70 x22y120 SB_BIG plane 3
00  // 71 x22y120 SB_DRIVE plane 4,3
00  // 72 x22y120 SB_BIG plane 4
00  // 73 x22y120 SB_BIG plane 4
00  // 74 x22y120 SB_BIG plane 5
00  // 75 x22y120 SB_BIG plane 5
00  // 76 x22y120 SB_DRIVE plane 6,5
00  // 77 x22y120 SB_BIG plane 6
00  // 78 x22y120 SB_BIG plane 6
00  // 79 x22y120 SB_BIG plane 7
00  // 80 x22y120 SB_BIG plane 7
00  // 81 x22y120 SB_DRIVE plane 8,7
00  // 82 x22y120 SB_BIG plane 8
00  // 83 x22y120 SB_BIG plane 8
00  // 84 x22y120 SB_BIG plane 9
00  // 85 x22y120 SB_BIG plane 9
00  // 86 x22y120 SB_DRIVE plane 10,9
00  // 87 x22y120 SB_BIG plane 10
00  // 88 x22y120 SB_BIG plane 10
00  // 89 x22y120 SB_BIG plane 11
00  // 90 x22y120 SB_BIG plane 11
00  // 91 x22y120 SB_DRIVE plane 12,11
00  // 92 x22y120 SB_BIG plane 12
00  // 93 x22y120 SB_BIG plane 12
00  // 94 x21y119 SB_SML plane 1
00  // 95 x21y119 SB_SML plane 2,1
00  // 96 x21y119 SB_SML plane 2
00  // 97 x21y119 SB_SML plane 3
00  // 98 x21y119 SB_SML plane 4,3
00  // 99 x21y119 SB_SML plane 4
00  // 100 x21y119 SB_SML plane 5
00  // 101 x21y119 SB_SML plane 6,5
00  // 102 x21y119 SB_SML plane 6
00  // 103 x21y119 SB_SML plane 7
00  // 104 x21y119 SB_SML plane 8,7
00  // 105 x21y119 SB_SML plane 8
00  // 106 x21y119 SB_SML plane 9
04  // 107 x21y119 SB_SML plane 10,9
4D // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x23y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 18B7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3C // y_sel: 119
91 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 18BF
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x23y119 CPE[0]
00  //  1 x23y119 CPE[1]
00  //  2 x23y119 CPE[2]
00  //  3 x23y119 CPE[3]
00  //  4 x23y119 CPE[4]
00  //  5 x23y119 CPE[5]
00  //  6 x23y119 CPE[6]
00  //  7 x23y119 CPE[7]
00  //  8 x23y119 CPE[8]
00  //  9 x23y119 CPE[9]
00  // 10 x23y120 CPE[0]
00  // 11 x23y120 CPE[1]
00  // 12 x23y120 CPE[2]
00  // 13 x23y120 CPE[3]
00  // 14 x23y120 CPE[4]
00  // 15 x23y120 CPE[5]
00  // 16 x23y120 CPE[6]
00  // 17 x23y120 CPE[7]
00  // 18 x23y120 CPE[8]
00  // 19 x23y120 CPE[9]
00  // 20 x24y119 CPE[0]
00  // 21 x24y119 CPE[1]
00  // 22 x24y119 CPE[2]
00  // 23 x24y119 CPE[3]
00  // 24 x24y119 CPE[4]
00  // 25 x24y119 CPE[5]
00  // 26 x24y119 CPE[6]
00  // 27 x24y119 CPE[7]
00  // 28 x24y119 CPE[8]
00  // 29 x24y119 CPE[9]
00  // 30 x24y120 CPE[0]
00  // 31 x24y120 CPE[1]
00  // 32 x24y120 CPE[2]
00  // 33 x24y120 CPE[3]
00  // 34 x24y120 CPE[4]
00  // 35 x24y120 CPE[5]
00  // 36 x24y120 CPE[6]
00  // 37 x24y120 CPE[7]
00  // 38 x24y120 CPE[8]
00  // 39 x24y120 CPE[9]
00  // 40 x23y119 INMUX plane 2,1
00  // 41 x23y119 INMUX plane 4,3
00  // 42 x23y119 INMUX plane 6,5
00  // 43 x23y119 INMUX plane 8,7
00  // 44 x23y119 INMUX plane 10,9
00  // 45 x23y119 INMUX plane 12,11
00  // 46 x23y120 INMUX plane 2,1
00  // 47 x23y120 INMUX plane 4,3
00  // 48 x23y120 INMUX plane 6,5
00  // 49 x23y120 INMUX plane 8,7
00  // 50 x23y120 INMUX plane 10,9
00  // 51 x23y120 INMUX plane 12,11
00  // 52 x24y119 INMUX plane 2,1
05  // 53 x24y119 INMUX plane 4,3
00  // 54 x24y119 INMUX plane 6,5
00  // 55 x24y119 INMUX plane 8,7
00  // 56 x24y119 INMUX plane 10,9
28  // 57 x24y119 INMUX plane 12,11
00  // 58 x24y120 INMUX plane 2,1
00  // 59 x24y120 INMUX plane 4,3
00  // 60 x24y120 INMUX plane 6,5
00  // 61 x24y120 INMUX plane 8,7
00  // 62 x24y120 INMUX plane 10,9
00  // 63 x24y120 INMUX plane 12,11
00  // 64 x23y119 SB_BIG plane 1
00  // 65 x23y119 SB_BIG plane 1
00  // 66 x23y119 SB_DRIVE plane 2,1
00  // 67 x23y119 SB_BIG plane 2
00  // 68 x23y119 SB_BIG plane 2
00  // 69 x23y119 SB_BIG plane 3
00  // 70 x23y119 SB_BIG plane 3
00  // 71 x23y119 SB_DRIVE plane 4,3
00  // 72 x23y119 SB_BIG plane 4
00  // 73 x23y119 SB_BIG plane 4
06  // 74 x23y119 SB_BIG plane 5
10  // 75 x23y119 SB_BIG plane 5
00  // 76 x23y119 SB_DRIVE plane 6,5
00  // 77 x23y119 SB_BIG plane 6
00  // 78 x23y119 SB_BIG plane 6
00  // 79 x23y119 SB_BIG plane 7
00  // 80 x23y119 SB_BIG plane 7
00  // 81 x23y119 SB_DRIVE plane 8,7
00  // 82 x23y119 SB_BIG plane 8
00  // 83 x23y119 SB_BIG plane 8
00  // 84 x23y119 SB_BIG plane 9
40  // 85 x23y119 SB_BIG plane 9
33 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x25y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 191B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3C // y_sel: 119
49 // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1923
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y119 CPE[0]
00  //  1 x25y119 CPE[1]
00  //  2 x25y119 CPE[2]
00  //  3 x25y119 CPE[3]
00  //  4 x25y119 CPE[4]
00  //  5 x25y119 CPE[5]
00  //  6 x25y119 CPE[6]
00  //  7 x25y119 CPE[7]
00  //  8 x25y119 CPE[8]
00  //  9 x25y119 CPE[9]
00  // 10 x25y120 CPE[0]
00  // 11 x25y120 CPE[1]
00  // 12 x25y120 CPE[2]
00  // 13 x25y120 CPE[3]
00  // 14 x25y120 CPE[4]
00  // 15 x25y120 CPE[5]
00  // 16 x25y120 CPE[6]
00  // 17 x25y120 CPE[7]
00  // 18 x25y120 CPE[8]
00  // 19 x25y120 CPE[9]
00  // 20 x26y119 CPE[0]
00  // 21 x26y119 CPE[1]
00  // 22 x26y119 CPE[2]
00  // 23 x26y119 CPE[3]
00  // 24 x26y119 CPE[4]
00  // 25 x26y119 CPE[5]
00  // 26 x26y119 CPE[6]
00  // 27 x26y119 CPE[7]
00  // 28 x26y119 CPE[8]
00  // 29 x26y119 CPE[9]
00  // 30 x26y120 CPE[0]
00  // 31 x26y120 CPE[1]
00  // 32 x26y120 CPE[2]
00  // 33 x26y120 CPE[3]
00  // 34 x26y120 CPE[4]
00  // 35 x26y120 CPE[5]
00  // 36 x26y120 CPE[6]
00  // 37 x26y120 CPE[7]
00  // 38 x26y120 CPE[8]
00  // 39 x26y120 CPE[9]
00  // 40 x25y119 INMUX plane 2,1
01  // 41 x25y119 INMUX plane 4,3
00  // 42 x25y119 INMUX plane 6,5
00  // 43 x25y119 INMUX plane 8,7
00  // 44 x25y119 INMUX plane 10,9
00  // 45 x25y119 INMUX plane 12,11
00  // 46 x25y120 INMUX plane 2,1
01  // 47 x25y120 INMUX plane 4,3
00  // 48 x25y120 INMUX plane 6,5
00  // 49 x25y120 INMUX plane 8,7
00  // 50 x25y120 INMUX plane 10,9
08  // 51 x25y120 INMUX plane 12,11
00  // 52 x26y119 INMUX plane 2,1
00  // 53 x26y119 INMUX plane 4,3
00  // 54 x26y119 INMUX plane 6,5
08  // 55 x26y119 INMUX plane 8,7
00  // 56 x26y119 INMUX plane 10,9
00  // 57 x26y119 INMUX plane 12,11
00  // 58 x26y120 INMUX plane 2,1
00  // 59 x26y120 INMUX plane 4,3
00  // 60 x26y120 INMUX plane 6,5
00  // 61 x26y120 INMUX plane 8,7
00  // 62 x26y120 INMUX plane 10,9
00  // 63 x26y120 INMUX plane 12,11
00  // 64 x26y120 SB_BIG plane 1
00  // 65 x26y120 SB_BIG plane 1
00  // 66 x26y120 SB_DRIVE plane 2,1
00  // 67 x26y120 SB_BIG plane 2
00  // 68 x26y120 SB_BIG plane 2
00  // 69 x26y120 SB_BIG plane 3
00  // 70 x26y120 SB_BIG plane 3
00  // 71 x26y120 SB_DRIVE plane 4,3
00  // 72 x26y120 SB_BIG plane 4
00  // 73 x26y120 SB_BIG plane 4
00  // 74 x26y120 SB_BIG plane 5
00  // 75 x26y120 SB_BIG plane 5
00  // 76 x26y120 SB_DRIVE plane 6,5
00  // 77 x26y120 SB_BIG plane 6
00  // 78 x26y120 SB_BIG plane 6
00  // 79 x26y120 SB_BIG plane 7
00  // 80 x26y120 SB_BIG plane 7
00  // 81 x26y120 SB_DRIVE plane 8,7
00  // 82 x26y120 SB_BIG plane 8
00  // 83 x26y120 SB_BIG plane 8
00  // 84 x26y120 SB_BIG plane 9
40  // 85 x26y120 SB_BIG plane 9
00  // 86 x26y120 SB_DRIVE plane 10,9
00  // 87 x26y120 SB_BIG plane 10
00  // 88 x26y120 SB_BIG plane 10
00  // 89 x26y120 SB_BIG plane 11
00  // 90 x26y120 SB_BIG plane 11
00  // 91 x26y120 SB_DRIVE plane 12,11
00  // 92 x26y120 SB_BIG plane 12
00  // 93 x26y120 SB_BIG plane 12
00  // 94 x25y119 SB_SML plane 1
00  // 95 x25y119 SB_SML plane 2,1
00  // 96 x25y119 SB_SML plane 2
60  // 97 x25y119 SB_SML plane 3
00  // 98 x25y119 SB_SML plane 4,3
00  // 99 x25y119 SB_SML plane 4
00  // 100 x25y119 SB_SML plane 5
00  // 101 x25y119 SB_SML plane 6,5
00  // 102 x25y119 SB_SML plane 6
00  // 103 x25y119 SB_SML plane 7
00  // 104 x25y119 SB_SML plane 8,7
00  // 105 x25y119 SB_SML plane 8
00  // 106 x25y119 SB_SML plane 9
00  // 107 x25y119 SB_SML plane 10,9
00  // 108 x25y119 SB_SML plane 10
00  // 109 x25y119 SB_SML plane 11
00  // 110 x25y119 SB_SML plane 12,11
06  // 111 x25y119 SB_SML plane 12
56 // -- CRC low byte
29 // -- CRC high byte


// Config Latches on x27y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1999     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3C // y_sel: 119
21 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 19A1
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x27y119 CPE[0]
00  //  1 x27y119 CPE[1]
00  //  2 x27y119 CPE[2]
00  //  3 x27y119 CPE[3]
00  //  4 x27y119 CPE[4]
00  //  5 x27y119 CPE[5]
00  //  6 x27y119 CPE[6]
00  //  7 x27y119 CPE[7]
00  //  8 x27y119 CPE[8]
00  //  9 x27y119 CPE[9]
00  // 10 x27y120 CPE[0]  _a1587  C_////Bridge
00  // 11 x27y120 CPE[1]
00  // 12 x27y120 CPE[2]
00  // 13 x27y120 CPE[3]
00  // 14 x27y120 CPE[4]
00  // 15 x27y120 CPE[5]
00  // 16 x27y120 CPE[6]
00  // 17 x27y120 CPE[7]
00  // 18 x27y120 CPE[8]
00  // 19 x27y120 CPE[9]
00  // 20 x28y119 CPE[0]
00  // 21 x28y119 CPE[1]
00  // 22 x28y119 CPE[2]
00  // 23 x28y119 CPE[3]
00  // 24 x28y119 CPE[4]
00  // 25 x28y119 CPE[5]
00  // 26 x28y119 CPE[6]
00  // 27 x28y119 CPE[7]
00  // 28 x28y119 CPE[8]
00  // 29 x28y119 CPE[9]
00  // 30 x28y120 CPE[0]
00  // 31 x28y120 CPE[1]
00  // 32 x28y120 CPE[2]
00  // 33 x28y120 CPE[3]
00  // 34 x28y120 CPE[4]
00  // 35 x28y120 CPE[5]
00  // 36 x28y120 CPE[6]
00  // 37 x28y120 CPE[7]
00  // 38 x28y120 CPE[8]
00  // 39 x28y120 CPE[9]
00  // 40 x27y119 INMUX plane 2,1
00  // 41 x27y119 INMUX plane 4,3
00  // 42 x27y119 INMUX plane 6,5
00  // 43 x27y119 INMUX plane 8,7
05  // 44 x27y119 INMUX plane 10,9
01  // 45 x27y119 INMUX plane 12,11
00  // 46 x27y120 INMUX plane 2,1
30  // 47 x27y120 INMUX plane 4,3
00  // 48 x27y120 INMUX plane 6,5
20  // 49 x27y120 INMUX plane 8,7
00  // 50 x27y120 INMUX plane 10,9
00  // 51 x27y120 INMUX plane 12,11
00  // 52 x28y119 INMUX plane 2,1
00  // 53 x28y119 INMUX plane 4,3
08  // 54 x28y119 INMUX plane 6,5
00  // 55 x28y119 INMUX plane 8,7
00  // 56 x28y119 INMUX plane 10,9
00  // 57 x28y119 INMUX plane 12,11
00  // 58 x28y120 INMUX plane 2,1
00  // 59 x28y120 INMUX plane 4,3
00  // 60 x28y120 INMUX plane 6,5
00  // 61 x28y120 INMUX plane 8,7
01  // 62 x28y120 INMUX plane 10,9
00  // 63 x28y120 INMUX plane 12,11
00  // 64 x27y119 SB_BIG plane 1
00  // 65 x27y119 SB_BIG plane 1
00  // 66 x27y119 SB_DRIVE plane 2,1
48  // 67 x27y119 SB_BIG plane 2
12  // 68 x27y119 SB_BIG plane 2
00  // 69 x27y119 SB_BIG plane 3
00  // 70 x27y119 SB_BIG plane 3
00  // 71 x27y119 SB_DRIVE plane 4,3
00  // 72 x27y119 SB_BIG plane 4
00  // 73 x27y119 SB_BIG plane 4
00  // 74 x27y119 SB_BIG plane 5
00  // 75 x27y119 SB_BIG plane 5
00  // 76 x27y119 SB_DRIVE plane 6,5
41  // 77 x27y119 SB_BIG plane 6
12  // 78 x27y119 SB_BIG plane 6
00  // 79 x27y119 SB_BIG plane 7
00  // 80 x27y119 SB_BIG plane 7
00  // 81 x27y119 SB_DRIVE plane 8,7
00  // 82 x27y119 SB_BIG plane 8
00  // 83 x27y119 SB_BIG plane 8
00  // 84 x27y119 SB_BIG plane 9
40  // 85 x27y119 SB_BIG plane 9
00  // 86 x27y119 SB_DRIVE plane 10,9
00  // 87 x27y119 SB_BIG plane 10
00  // 88 x27y119 SB_BIG plane 10
00  // 89 x27y119 SB_BIG plane 11
00  // 90 x27y119 SB_BIG plane 11
00  // 91 x27y119 SB_DRIVE plane 12,11
00  // 92 x27y119 SB_BIG plane 12
00  // 93 x27y119 SB_BIG plane 12
00  // 94 x28y120 SB_SML plane 1
80  // 95 x28y120 SB_SML plane 2,1
2A  // 96 x28y120 SB_SML plane 2
00  // 97 x28y120 SB_SML plane 3
00  // 98 x28y120 SB_SML plane 4,3
00  // 99 x28y120 SB_SML plane 4
00  // 100 x28y120 SB_SML plane 5
80  // 101 x28y120 SB_SML plane 6,5
2A  // 102 x28y120 SB_SML plane 6
D6 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x29y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1A0E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3C // y_sel: 119
F9 // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1A16
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x29y119 CPE[0]
00  //  1 x29y119 CPE[1]
00  //  2 x29y119 CPE[2]
00  //  3 x29y119 CPE[3]
00  //  4 x29y119 CPE[4]
00  //  5 x29y119 CPE[5]
00  //  6 x29y119 CPE[6]
00  //  7 x29y119 CPE[7]
00  //  8 x29y119 CPE[8]
00  //  9 x29y119 CPE[9]
00  // 10 x29y120 CPE[0]
00  // 11 x29y120 CPE[1]
00  // 12 x29y120 CPE[2]
00  // 13 x29y120 CPE[3]
00  // 14 x29y120 CPE[4]
00  // 15 x29y120 CPE[5]
00  // 16 x29y120 CPE[6]
00  // 17 x29y120 CPE[7]
00  // 18 x29y120 CPE[8]
00  // 19 x29y120 CPE[9]
00  // 20 x30y119 CPE[0]
00  // 21 x30y119 CPE[1]
00  // 22 x30y119 CPE[2]
00  // 23 x30y119 CPE[3]
00  // 24 x30y119 CPE[4]
00  // 25 x30y119 CPE[5]
00  // 26 x30y119 CPE[6]
00  // 27 x30y119 CPE[7]
00  // 28 x30y119 CPE[8]
00  // 29 x30y119 CPE[9]
00  // 30 x30y120 CPE[0]
00  // 31 x30y120 CPE[1]
00  // 32 x30y120 CPE[2]
00  // 33 x30y120 CPE[3]
00  // 34 x30y120 CPE[4]
00  // 35 x30y120 CPE[5]
00  // 36 x30y120 CPE[6]
00  // 37 x30y120 CPE[7]
00  // 38 x30y120 CPE[8]
00  // 39 x30y120 CPE[9]
00  // 40 x29y119 INMUX plane 2,1
00  // 41 x29y119 INMUX plane 4,3
10  // 42 x29y119 INMUX plane 6,5
00  // 43 x29y119 INMUX plane 8,7
00  // 44 x29y119 INMUX plane 10,9
00  // 45 x29y119 INMUX plane 12,11
00  // 46 x29y120 INMUX plane 2,1
00  // 47 x29y120 INMUX plane 4,3
00  // 48 x29y120 INMUX plane 6,5
00  // 49 x29y120 INMUX plane 8,7
00  // 50 x29y120 INMUX plane 10,9
00  // 51 x29y120 INMUX plane 12,11
00  // 52 x30y119 INMUX plane 2,1
00  // 53 x30y119 INMUX plane 4,3
00  // 54 x30y119 INMUX plane 6,5
00  // 55 x30y119 INMUX plane 8,7
00  // 56 x30y119 INMUX plane 10,9
28  // 57 x30y119 INMUX plane 12,11
00  // 58 x30y120 INMUX plane 2,1
00  // 59 x30y120 INMUX plane 4,3
00  // 60 x30y120 INMUX plane 6,5
00  // 61 x30y120 INMUX plane 8,7
00  // 62 x30y120 INMUX plane 10,9
00  // 63 x30y120 INMUX plane 12,11
00  // 64 x30y120 SB_BIG plane 1
00  // 65 x30y120 SB_BIG plane 1
00  // 66 x30y120 SB_DRIVE plane 2,1
00  // 67 x30y120 SB_BIG plane 2
00  // 68 x30y120 SB_BIG plane 2
00  // 69 x30y120 SB_BIG plane 3
00  // 70 x30y120 SB_BIG plane 3
00  // 71 x30y120 SB_DRIVE plane 4,3
00  // 72 x30y120 SB_BIG plane 4
00  // 73 x30y120 SB_BIG plane 4
00  // 74 x30y120 SB_BIG plane 5
00  // 75 x30y120 SB_BIG plane 5
00  // 76 x30y120 SB_DRIVE plane 6,5
00  // 77 x30y120 SB_BIG plane 6
00  // 78 x30y120 SB_BIG plane 6
00  // 79 x30y120 SB_BIG plane 7
00  // 80 x30y120 SB_BIG plane 7
00  // 81 x30y120 SB_DRIVE plane 8,7
00  // 82 x30y120 SB_BIG plane 8
00  // 83 x30y120 SB_BIG plane 8
00  // 84 x30y120 SB_BIG plane 9
00  // 85 x30y120 SB_BIG plane 9
00  // 86 x30y120 SB_DRIVE plane 10,9
00  // 87 x30y120 SB_BIG plane 10
00  // 88 x30y120 SB_BIG plane 10
00  // 89 x30y120 SB_BIG plane 11
00  // 90 x30y120 SB_BIG plane 11
00  // 91 x30y120 SB_DRIVE plane 12,11
00  // 92 x30y120 SB_BIG plane 12
00  // 93 x30y120 SB_BIG plane 12
00  // 94 x29y119 SB_SML plane 1
00  // 95 x29y119 SB_SML plane 2,1
00  // 96 x29y119 SB_SML plane 2
00  // 97 x29y119 SB_SML plane 3
60  // 98 x29y119 SB_SML plane 4,3
20  // 99 x29y119 SB_SML plane 4
00  // 100 x29y119 SB_SML plane 5
10  // 101 x29y119 SB_SML plane 6,5
01  // 102 x29y119 SB_SML plane 6
59 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x31y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1A83     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3C // y_sel: 119
A0 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1A8B
5D // Length: 93
FD // -- CRC low byte
B1 // -- CRC high byte
00  //  0 x31y119 CPE[0]
00  //  1 x31y119 CPE[1]
00  //  2 x31y119 CPE[2]
00  //  3 x31y119 CPE[3]
00  //  4 x31y119 CPE[4]
00  //  5 x31y119 CPE[5]
00  //  6 x31y119 CPE[6]
00  //  7 x31y119 CPE[7]
00  //  8 x31y119 CPE[8]
00  //  9 x31y119 CPE[9]
00  // 10 x31y120 CPE[0]
00  // 11 x31y120 CPE[1]
00  // 12 x31y120 CPE[2]
00  // 13 x31y120 CPE[3]
00  // 14 x31y120 CPE[4]
00  // 15 x31y120 CPE[5]
00  // 16 x31y120 CPE[6]
00  // 17 x31y120 CPE[7]
00  // 18 x31y120 CPE[8]
00  // 19 x31y120 CPE[9]
00  // 20 x32y119 CPE[0]
00  // 21 x32y119 CPE[1]
00  // 22 x32y119 CPE[2]
00  // 23 x32y119 CPE[3]
00  // 24 x32y119 CPE[4]
00  // 25 x32y119 CPE[5]
00  // 26 x32y119 CPE[6]
00  // 27 x32y119 CPE[7]
00  // 28 x32y119 CPE[8]
00  // 29 x32y119 CPE[9]
00  // 30 x32y120 CPE[0]
00  // 31 x32y120 CPE[1]
00  // 32 x32y120 CPE[2]
00  // 33 x32y120 CPE[3]
00  // 34 x32y120 CPE[4]
00  // 35 x32y120 CPE[5]
00  // 36 x32y120 CPE[6]
00  // 37 x32y120 CPE[7]
00  // 38 x32y120 CPE[8]
00  // 39 x32y120 CPE[9]
28  // 40 x31y119 INMUX plane 2,1
00  // 41 x31y119 INMUX plane 4,3
08  // 42 x31y119 INMUX plane 6,5
01  // 43 x31y119 INMUX plane 8,7
00  // 44 x31y119 INMUX plane 10,9
00  // 45 x31y119 INMUX plane 12,11
00  // 46 x31y120 INMUX plane 2,1
00  // 47 x31y120 INMUX plane 4,3
00  // 48 x31y120 INMUX plane 6,5
00  // 49 x31y120 INMUX plane 8,7
00  // 50 x31y120 INMUX plane 10,9
08  // 51 x31y120 INMUX plane 12,11
00  // 52 x32y119 INMUX plane 2,1
01  // 53 x32y119 INMUX plane 4,3
00  // 54 x32y119 INMUX plane 6,5
00  // 55 x32y119 INMUX plane 8,7
00  // 56 x32y119 INMUX plane 10,9
00  // 57 x32y119 INMUX plane 12,11
08  // 58 x32y120 INMUX plane 2,1
00  // 59 x32y120 INMUX plane 4,3
00  // 60 x32y120 INMUX plane 6,5
00  // 61 x32y120 INMUX plane 8,7
00  // 62 x32y120 INMUX plane 10,9
00  // 63 x32y120 INMUX plane 12,11
00  // 64 x31y119 SB_BIG plane 1
00  // 65 x31y119 SB_BIG plane 1
00  // 66 x31y119 SB_DRIVE plane 2,1
00  // 67 x31y119 SB_BIG plane 2
00  // 68 x31y119 SB_BIG plane 2
00  // 69 x31y119 SB_BIG plane 3
00  // 70 x31y119 SB_BIG plane 3
00  // 71 x31y119 SB_DRIVE plane 4,3
00  // 72 x31y119 SB_BIG plane 4
00  // 73 x31y119 SB_BIG plane 4
00  // 74 x31y119 SB_BIG plane 5
00  // 75 x31y119 SB_BIG plane 5
00  // 76 x31y119 SB_DRIVE plane 6,5
00  // 77 x31y119 SB_BIG plane 6
00  // 78 x31y119 SB_BIG plane 6
00  // 79 x31y119 SB_BIG plane 7
00  // 80 x31y119 SB_BIG plane 7
80  // 81 x31y119 SB_DRIVE plane 8,7
00  // 82 x31y119 SB_BIG plane 8
00  // 83 x31y119 SB_BIG plane 8
00  // 84 x31y119 SB_BIG plane 9
00  // 85 x31y119 SB_BIG plane 9
00  // 86 x31y119 SB_DRIVE plane 10,9
00  // 87 x31y119 SB_BIG plane 10
00  // 88 x31y119 SB_BIG plane 10
00  // 89 x31y119 SB_BIG plane 11
00  // 90 x31y119 SB_BIG plane 11
00  // 91 x31y119 SB_DRIVE plane 12,11
C0  // 92 x31y119 SB_BIG plane 12
A2 // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x33y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1AEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3C // y_sel: 119
78 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1AF6
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x33y119 CPE[0]
00  //  1 x33y119 CPE[1]
00  //  2 x33y119 CPE[2]
00  //  3 x33y119 CPE[3]
00  //  4 x33y119 CPE[4]
00  //  5 x33y119 CPE[5]
00  //  6 x33y119 CPE[6]
00  //  7 x33y119 CPE[7]
00  //  8 x33y119 CPE[8]
00  //  9 x33y119 CPE[9]
00  // 10 x33y120 CPE[0]
00  // 11 x33y120 CPE[1]
00  // 12 x33y120 CPE[2]
00  // 13 x33y120 CPE[3]
00  // 14 x33y120 CPE[4]
00  // 15 x33y120 CPE[5]
00  // 16 x33y120 CPE[6]
00  // 17 x33y120 CPE[7]
00  // 18 x33y120 CPE[8]
00  // 19 x33y120 CPE[9]
00  // 20 x34y119 CPE[0]  _a1605  C_////Bridge
00  // 21 x34y119 CPE[1]
00  // 22 x34y119 CPE[2]
00  // 23 x34y119 CPE[3]
00  // 24 x34y119 CPE[4]
00  // 25 x34y119 CPE[5]
00  // 26 x34y119 CPE[6]
00  // 27 x34y119 CPE[7]
00  // 28 x34y119 CPE[8]
00  // 29 x34y119 CPE[9]
00  // 30 x34y120 CPE[0]
00  // 31 x34y120 CPE[1]
00  // 32 x34y120 CPE[2]
00  // 33 x34y120 CPE[3]
00  // 34 x34y120 CPE[4]
00  // 35 x34y120 CPE[5]
00  // 36 x34y120 CPE[6]
00  // 37 x34y120 CPE[7]
00  // 38 x34y120 CPE[8]
00  // 39 x34y120 CPE[9]
00  // 40 x33y119 INMUX plane 2,1
00  // 41 x33y119 INMUX plane 4,3
00  // 42 x33y119 INMUX plane 6,5
00  // 43 x33y119 INMUX plane 8,7
00  // 44 x33y119 INMUX plane 10,9
01  // 45 x33y119 INMUX plane 12,11
00  // 46 x33y120 INMUX plane 2,1
00  // 47 x33y120 INMUX plane 4,3
00  // 48 x33y120 INMUX plane 6,5
00  // 49 x33y120 INMUX plane 8,7
00  // 50 x33y120 INMUX plane 10,9
00  // 51 x33y120 INMUX plane 12,11
00  // 52 x34y119 INMUX plane 2,1
38  // 53 x34y119 INMUX plane 4,3
00  // 54 x34y119 INMUX plane 6,5
00  // 55 x34y119 INMUX plane 8,7
00  // 56 x34y119 INMUX plane 10,9
20  // 57 x34y119 INMUX plane 12,11
00  // 58 x34y120 INMUX plane 2,1
00  // 59 x34y120 INMUX plane 4,3
00  // 60 x34y120 INMUX plane 6,5
00  // 61 x34y120 INMUX plane 8,7
80  // 62 x34y120 INMUX plane 10,9
00  // 63 x34y120 INMUX plane 12,11
00  // 64 x34y120 SB_BIG plane 1
00  // 65 x34y120 SB_BIG plane 1
00  // 66 x34y120 SB_DRIVE plane 2,1
00  // 67 x34y120 SB_BIG plane 2
00  // 68 x34y120 SB_BIG plane 2
48  // 69 x34y120 SB_BIG plane 3
12  // 70 x34y120 SB_BIG plane 3
00  // 71 x34y120 SB_DRIVE plane 4,3
00  // 72 x34y120 SB_BIG plane 4
00  // 73 x34y120 SB_BIG plane 4
00  // 74 x34y120 SB_BIG plane 5
00  // 75 x34y120 SB_BIG plane 5
00  // 76 x34y120 SB_DRIVE plane 6,5
00  // 77 x34y120 SB_BIG plane 6
00  // 78 x34y120 SB_BIG plane 6
48  // 79 x34y120 SB_BIG plane 7
12  // 80 x34y120 SB_BIG plane 7
00  // 81 x34y120 SB_DRIVE plane 8,7
00  // 82 x34y120 SB_BIG plane 8
00  // 83 x34y120 SB_BIG plane 8
00  // 84 x34y120 SB_BIG plane 9
00  // 85 x34y120 SB_BIG plane 9
00  // 86 x34y120 SB_DRIVE plane 10,9
00  // 87 x34y120 SB_BIG plane 10
00  // 88 x34y120 SB_BIG plane 10
00  // 89 x34y120 SB_BIG plane 11
00  // 90 x34y120 SB_BIG plane 11
00  // 91 x34y120 SB_DRIVE plane 12,11
41  // 92 x34y120 SB_BIG plane 12
11  // 93 x34y120 SB_BIG plane 12
00  // 94 x33y119 SB_SML plane 1
00  // 95 x33y119 SB_SML plane 2,1
00  // 96 x33y119 SB_SML plane 2
A8  // 97 x33y119 SB_SML plane 3
02  // 98 x33y119 SB_SML plane 4,3
00  // 99 x33y119 SB_SML plane 4
00  // 100 x33y119 SB_SML plane 5
00  // 101 x33y119 SB_SML plane 6,5
00  // 102 x33y119 SB_SML plane 6
A8  // 103 x33y119 SB_SML plane 7
02  // 104 x33y119 SB_SML plane 8,7
5B // -- CRC low byte
13 // -- CRC high byte


// Config Latches on x39y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1B65     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3C // y_sel: 119
C0 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1B6D
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x39y119 CPE[0]
00  //  1 x39y119 CPE[1]
00  //  2 x39y119 CPE[2]
00  //  3 x39y119 CPE[3]
00  //  4 x39y119 CPE[4]
00  //  5 x39y119 CPE[5]
00  //  6 x39y119 CPE[6]
00  //  7 x39y119 CPE[7]
00  //  8 x39y119 CPE[8]
00  //  9 x39y119 CPE[9]
00  // 10 x39y120 CPE[0]
00  // 11 x39y120 CPE[1]
00  // 12 x39y120 CPE[2]
00  // 13 x39y120 CPE[3]
00  // 14 x39y120 CPE[4]
00  // 15 x39y120 CPE[5]
00  // 16 x39y120 CPE[6]
00  // 17 x39y120 CPE[7]
00  // 18 x39y120 CPE[8]
00  // 19 x39y120 CPE[9]
00  // 20 x40y119 CPE[0]
00  // 21 x40y119 CPE[1]
00  // 22 x40y119 CPE[2]
00  // 23 x40y119 CPE[3]
00  // 24 x40y119 CPE[4]
00  // 25 x40y119 CPE[5]
00  // 26 x40y119 CPE[6]
00  // 27 x40y119 CPE[7]
00  // 28 x40y119 CPE[8]
00  // 29 x40y119 CPE[9]
00  // 30 x40y120 CPE[0]
00  // 31 x40y120 CPE[1]
00  // 32 x40y120 CPE[2]
00  // 33 x40y120 CPE[3]
00  // 34 x40y120 CPE[4]
00  // 35 x40y120 CPE[5]
00  // 36 x40y120 CPE[6]
00  // 37 x40y120 CPE[7]
00  // 38 x40y120 CPE[8]
00  // 39 x40y120 CPE[9]
00  // 40 x39y119 INMUX plane 2,1
08  // 41 x39y119 INMUX plane 4,3
28  // 42 x39y119 INMUX plane 6,5
00  // 43 x39y119 INMUX plane 8,7
00  // 44 x39y119 INMUX plane 10,9
00  // 45 x39y119 INMUX plane 12,11
00  // 46 x39y120 INMUX plane 2,1
00  // 47 x39y120 INMUX plane 4,3
00  // 48 x39y120 INMUX plane 6,5
00  // 49 x39y120 INMUX plane 8,7
00  // 50 x39y120 INMUX plane 10,9
00  // 51 x39y120 INMUX plane 12,11
00  // 52 x40y119 INMUX plane 2,1
00  // 53 x40y119 INMUX plane 4,3
00  // 54 x40y119 INMUX plane 6,5
00  // 55 x40y119 INMUX plane 8,7
00  // 56 x40y119 INMUX plane 10,9
00  // 57 x40y119 INMUX plane 12,11
00  // 58 x40y120 INMUX plane 2,1
00  // 59 x40y120 INMUX plane 4,3
08  // 60 x40y120 INMUX plane 6,5
B6 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x41y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1BB0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3C // y_sel: 119
18 // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1BB8
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x41y119 CPE[0]
00  //  1 x41y119 CPE[1]
00  //  2 x41y119 CPE[2]
00  //  3 x41y119 CPE[3]
00  //  4 x41y119 CPE[4]
00  //  5 x41y119 CPE[5]
00  //  6 x41y119 CPE[6]
00  //  7 x41y119 CPE[7]
00  //  8 x41y119 CPE[8]
00  //  9 x41y119 CPE[9]
00  // 10 x41y120 CPE[0]
00  // 11 x41y120 CPE[1]
00  // 12 x41y120 CPE[2]
00  // 13 x41y120 CPE[3]
00  // 14 x41y120 CPE[4]
00  // 15 x41y120 CPE[5]
00  // 16 x41y120 CPE[6]
00  // 17 x41y120 CPE[7]
00  // 18 x41y120 CPE[8]
00  // 19 x41y120 CPE[9]
00  // 20 x42y119 CPE[0]
00  // 21 x42y119 CPE[1]
00  // 22 x42y119 CPE[2]
00  // 23 x42y119 CPE[3]
00  // 24 x42y119 CPE[4]
00  // 25 x42y119 CPE[5]
00  // 26 x42y119 CPE[6]
00  // 27 x42y119 CPE[7]
00  // 28 x42y119 CPE[8]
00  // 29 x42y119 CPE[9]
00  // 30 x42y120 CPE[0]
00  // 31 x42y120 CPE[1]
00  // 32 x42y120 CPE[2]
00  // 33 x42y120 CPE[3]
00  // 34 x42y120 CPE[4]
00  // 35 x42y120 CPE[5]
00  // 36 x42y120 CPE[6]
00  // 37 x42y120 CPE[7]
00  // 38 x42y120 CPE[8]
00  // 39 x42y120 CPE[9]
00  // 40 x41y119 INMUX plane 2,1
00  // 41 x41y119 INMUX plane 4,3
00  // 42 x41y119 INMUX plane 6,5
00  // 43 x41y119 INMUX plane 8,7
00  // 44 x41y119 INMUX plane 10,9
00  // 45 x41y119 INMUX plane 12,11
00  // 46 x41y120 INMUX plane 2,1
00  // 47 x41y120 INMUX plane 4,3
00  // 48 x41y120 INMUX plane 6,5
00  // 49 x41y120 INMUX plane 8,7
00  // 50 x41y120 INMUX plane 10,9
00  // 51 x41y120 INMUX plane 12,11
00  // 52 x42y119 INMUX plane 2,1
00  // 53 x42y119 INMUX plane 4,3
00  // 54 x42y119 INMUX plane 6,5
00  // 55 x42y119 INMUX plane 8,7
00  // 56 x42y119 INMUX plane 10,9
00  // 57 x42y119 INMUX plane 12,11
00  // 58 x42y120 INMUX plane 2,1
00  // 59 x42y120 INMUX plane 4,3
00  // 60 x42y120 INMUX plane 6,5
00  // 61 x42y120 INMUX plane 8,7
00  // 62 x42y120 INMUX plane 10,9
00  // 63 x42y120 INMUX plane 12,11
00  // 64 x42y120 SB_BIG plane 1
00  // 65 x42y120 SB_BIG plane 1
00  // 66 x42y120 SB_DRIVE plane 2,1
00  // 67 x42y120 SB_BIG plane 2
00  // 68 x42y120 SB_BIG plane 2
00  // 69 x42y120 SB_BIG plane 3
00  // 70 x42y120 SB_BIG plane 3
00  // 71 x42y120 SB_DRIVE plane 4,3
00  // 72 x42y120 SB_BIG plane 4
00  // 73 x42y120 SB_BIG plane 4
00  // 74 x42y120 SB_BIG plane 5
00  // 75 x42y120 SB_BIG plane 5
00  // 76 x42y120 SB_DRIVE plane 6,5
00  // 77 x42y120 SB_BIG plane 6
00  // 78 x42y120 SB_BIG plane 6
00  // 79 x42y120 SB_BIG plane 7
00  // 80 x42y120 SB_BIG plane 7
00  // 81 x42y120 SB_DRIVE plane 8,7
00  // 82 x42y120 SB_BIG plane 8
00  // 83 x42y120 SB_BIG plane 8
49  // 84 x42y120 SB_BIG plane 9
01  // 85 x42y120 SB_BIG plane 9
86 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x43y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1C14     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3C // y_sel: 119
70 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1C1C
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x43y119 CPE[0]
00  //  1 x43y119 CPE[1]
00  //  2 x43y119 CPE[2]
00  //  3 x43y119 CPE[3]
00  //  4 x43y119 CPE[4]
00  //  5 x43y119 CPE[5]
00  //  6 x43y119 CPE[6]
00  //  7 x43y119 CPE[7]
00  //  8 x43y119 CPE[8]
00  //  9 x43y119 CPE[9]
00  // 10 x43y120 CPE[0]
00  // 11 x43y120 CPE[1]
00  // 12 x43y120 CPE[2]
00  // 13 x43y120 CPE[3]
00  // 14 x43y120 CPE[4]
00  // 15 x43y120 CPE[5]
00  // 16 x43y120 CPE[6]
00  // 17 x43y120 CPE[7]
00  // 18 x43y120 CPE[8]
00  // 19 x43y120 CPE[9]
00  // 20 x44y119 CPE[0]
00  // 21 x44y119 CPE[1]
00  // 22 x44y119 CPE[2]
00  // 23 x44y119 CPE[3]
00  // 24 x44y119 CPE[4]
00  // 25 x44y119 CPE[5]
00  // 26 x44y119 CPE[6]
00  // 27 x44y119 CPE[7]
00  // 28 x44y119 CPE[8]
00  // 29 x44y119 CPE[9]
00  // 30 x44y120 CPE[0]
00  // 31 x44y120 CPE[1]
00  // 32 x44y120 CPE[2]
00  // 33 x44y120 CPE[3]
00  // 34 x44y120 CPE[4]
00  // 35 x44y120 CPE[5]
00  // 36 x44y120 CPE[6]
00  // 37 x44y120 CPE[7]
00  // 38 x44y120 CPE[8]
00  // 39 x44y120 CPE[9]
00  // 40 x43y119 INMUX plane 2,1
00  // 41 x43y119 INMUX plane 4,3
00  // 42 x43y119 INMUX plane 6,5
00  // 43 x43y119 INMUX plane 8,7
00  // 44 x43y119 INMUX plane 10,9
00  // 45 x43y119 INMUX plane 12,11
00  // 46 x43y120 INMUX plane 2,1
00  // 47 x43y120 INMUX plane 4,3
00  // 48 x43y120 INMUX plane 6,5
00  // 49 x43y120 INMUX plane 8,7
01  // 50 x43y120 INMUX plane 10,9
00  // 51 x43y120 INMUX plane 12,11
00  // 52 x44y119 INMUX plane 2,1
08  // 53 x44y119 INMUX plane 4,3
00  // 54 x44y119 INMUX plane 6,5
00  // 55 x44y119 INMUX plane 8,7
08  // 56 x44y119 INMUX plane 10,9
00  // 57 x44y119 INMUX plane 12,11
00  // 58 x44y120 INMUX plane 2,1
00  // 59 x44y120 INMUX plane 4,3
00  // 60 x44y120 INMUX plane 6,5
00  // 61 x44y120 INMUX plane 8,7
01  // 62 x44y120 INMUX plane 10,9
00  // 63 x44y120 INMUX plane 12,11
00  // 64 x43y119 SB_BIG plane 1
00  // 65 x43y119 SB_BIG plane 1
00  // 66 x43y119 SB_DRIVE plane 2,1
00  // 67 x43y119 SB_BIG plane 2
00  // 68 x43y119 SB_BIG plane 2
00  // 69 x43y119 SB_BIG plane 3
00  // 70 x43y119 SB_BIG plane 3
00  // 71 x43y119 SB_DRIVE plane 4,3
89  // 72 x43y119 SB_BIG plane 4
01  // 73 x43y119 SB_BIG plane 4
00  // 74 x43y119 SB_BIG plane 5
00  // 75 x43y119 SB_BIG plane 5
00  // 76 x43y119 SB_DRIVE plane 6,5
00  // 77 x43y119 SB_BIG plane 6
00  // 78 x43y119 SB_BIG plane 6
00  // 79 x43y119 SB_BIG plane 7
00  // 80 x43y119 SB_BIG plane 7
00  // 81 x43y119 SB_DRIVE plane 8,7
06  // 82 x43y119 SB_BIG plane 8
10  // 83 x43y119 SB_BIG plane 8
08 // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x45y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1C76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3C // y_sel: 119
A8 // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1C7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y119 CPE[0]
00  //  1 x45y119 CPE[1]
00  //  2 x45y119 CPE[2]
00  //  3 x45y119 CPE[3]
00  //  4 x45y119 CPE[4]
00  //  5 x45y119 CPE[5]
00  //  6 x45y119 CPE[6]
00  //  7 x45y119 CPE[7]
00  //  8 x45y119 CPE[8]
00  //  9 x45y119 CPE[9]
00  // 10 x45y120 CPE[0]
00  // 11 x45y120 CPE[1]
00  // 12 x45y120 CPE[2]
00  // 13 x45y120 CPE[3]
00  // 14 x45y120 CPE[4]
00  // 15 x45y120 CPE[5]
00  // 16 x45y120 CPE[6]
00  // 17 x45y120 CPE[7]
00  // 18 x45y120 CPE[8]
00  // 19 x45y120 CPE[9]
00  // 20 x46y119 CPE[0]
00  // 21 x46y119 CPE[1]
00  // 22 x46y119 CPE[2]
00  // 23 x46y119 CPE[3]
00  // 24 x46y119 CPE[4]
00  // 25 x46y119 CPE[5]
00  // 26 x46y119 CPE[6]
00  // 27 x46y119 CPE[7]
00  // 28 x46y119 CPE[8]
00  // 29 x46y119 CPE[9]
00  // 30 x46y120 CPE[0]
00  // 31 x46y120 CPE[1]
00  // 32 x46y120 CPE[2]
00  // 33 x46y120 CPE[3]
00  // 34 x46y120 CPE[4]
00  // 35 x46y120 CPE[5]
00  // 36 x46y120 CPE[6]
00  // 37 x46y120 CPE[7]
00  // 38 x46y120 CPE[8]
00  // 39 x46y120 CPE[9]
00  // 40 x45y119 INMUX plane 2,1
08  // 41 x45y119 INMUX plane 4,3
00  // 42 x45y119 INMUX plane 6,5
00  // 43 x45y119 INMUX plane 8,7
00  // 44 x45y119 INMUX plane 10,9
00  // 45 x45y119 INMUX plane 12,11
00  // 46 x45y120 INMUX plane 2,1
00  // 47 x45y120 INMUX plane 4,3
00  // 48 x45y120 INMUX plane 6,5
00  // 49 x45y120 INMUX plane 8,7
00  // 50 x45y120 INMUX plane 10,9
00  // 51 x45y120 INMUX plane 12,11
00  // 52 x46y119 INMUX plane 2,1
00  // 53 x46y119 INMUX plane 4,3
00  // 54 x46y119 INMUX plane 6,5
00  // 55 x46y119 INMUX plane 8,7
00  // 56 x46y119 INMUX plane 10,9
00  // 57 x46y119 INMUX plane 12,11
00  // 58 x46y120 INMUX plane 2,1
00  // 59 x46y120 INMUX plane 4,3
00  // 60 x46y120 INMUX plane 6,5
00  // 61 x46y120 INMUX plane 8,7
00  // 62 x46y120 INMUX plane 10,9
00  // 63 x46y120 INMUX plane 12,11
00  // 64 x46y120 SB_BIG plane 1
00  // 65 x46y120 SB_BIG plane 1
00  // 66 x46y120 SB_DRIVE plane 2,1
00  // 67 x46y120 SB_BIG plane 2
00  // 68 x46y120 SB_BIG plane 2
00  // 69 x46y120 SB_BIG plane 3
00  // 70 x46y120 SB_BIG plane 3
00  // 71 x46y120 SB_DRIVE plane 4,3
00  // 72 x46y120 SB_BIG plane 4
00  // 73 x46y120 SB_BIG plane 4
00  // 74 x46y120 SB_BIG plane 5
00  // 75 x46y120 SB_BIG plane 5
00  // 76 x46y120 SB_DRIVE plane 6,5
00  // 77 x46y120 SB_BIG plane 6
00  // 78 x46y120 SB_BIG plane 6
00  // 79 x46y120 SB_BIG plane 7
00  // 80 x46y120 SB_BIG plane 7
00  // 81 x46y120 SB_DRIVE plane 8,7
00  // 82 x46y120 SB_BIG plane 8
00  // 83 x46y120 SB_BIG plane 8
00  // 84 x46y120 SB_BIG plane 9
40  // 85 x46y120 SB_BIG plane 9
04  // 86 x46y120 SB_DRIVE plane 10,9
00  // 87 x46y120 SB_BIG plane 10
00  // 88 x46y120 SB_BIG plane 10
00  // 89 x46y120 SB_BIG plane 11
00  // 90 x46y120 SB_BIG plane 11
00  // 91 x46y120 SB_DRIVE plane 12,11
00  // 92 x46y120 SB_BIG plane 12
00  // 93 x46y120 SB_BIG plane 12
00  // 94 x45y119 SB_SML plane 1
00  // 95 x45y119 SB_SML plane 2,1
00  // 96 x45y119 SB_SML plane 2
00  // 97 x45y119 SB_SML plane 3
10  // 98 x45y119 SB_SML plane 4,3
01  // 99 x45y119 SB_SML plane 4
00  // 100 x45y119 SB_SML plane 5
00  // 101 x45y119 SB_SML plane 6,5
00  // 102 x45y119 SB_SML plane 6
00  // 103 x45y119 SB_SML plane 7
00  // 104 x45y119 SB_SML plane 8,7
00  // 105 x45y119 SB_SML plane 8
00  // 106 x45y119 SB_SML plane 9
00  // 107 x45y119 SB_SML plane 10,9
00  // 108 x45y119 SB_SML plane 10
00  // 109 x45y119 SB_SML plane 11
60  // 110 x45y119 SB_SML plane 12,11
20  // 111 x45y119 SB_SML plane 12
CD // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x47y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1CF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3C // y_sel: 119
60 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1CFC
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x47y119 CPE[0]
00  //  1 x47y119 CPE[1]
00  //  2 x47y119 CPE[2]
00  //  3 x47y119 CPE[3]
00  //  4 x47y119 CPE[4]
00  //  5 x47y119 CPE[5]
00  //  6 x47y119 CPE[6]
00  //  7 x47y119 CPE[7]
00  //  8 x47y119 CPE[8]
00  //  9 x47y119 CPE[9]
00  // 10 x47y120 CPE[0]
00  // 11 x47y120 CPE[1]
00  // 12 x47y120 CPE[2]
00  // 13 x47y120 CPE[3]
00  // 14 x47y120 CPE[4]
00  // 15 x47y120 CPE[5]
00  // 16 x47y120 CPE[6]
00  // 17 x47y120 CPE[7]
00  // 18 x47y120 CPE[8]
00  // 19 x47y120 CPE[9]
00  // 20 x48y119 CPE[0]
00  // 21 x48y119 CPE[1]
00  // 22 x48y119 CPE[2]
00  // 23 x48y119 CPE[3]
00  // 24 x48y119 CPE[4]
00  // 25 x48y119 CPE[5]
00  // 26 x48y119 CPE[6]
00  // 27 x48y119 CPE[7]
00  // 28 x48y119 CPE[8]
00  // 29 x48y119 CPE[9]
00  // 30 x48y120 CPE[0]
00  // 31 x48y120 CPE[1]
00  // 32 x48y120 CPE[2]
00  // 33 x48y120 CPE[3]
00  // 34 x48y120 CPE[4]
00  // 35 x48y120 CPE[5]
00  // 36 x48y120 CPE[6]
00  // 37 x48y120 CPE[7]
00  // 38 x48y120 CPE[8]
00  // 39 x48y120 CPE[9]
00  // 40 x47y119 INMUX plane 2,1
08  // 41 x47y119 INMUX plane 4,3
00  // 42 x47y119 INMUX plane 6,5
00  // 43 x47y119 INMUX plane 8,7
00  // 44 x47y119 INMUX plane 10,9
00  // 45 x47y119 INMUX plane 12,11
00  // 46 x47y120 INMUX plane 2,1
00  // 47 x47y120 INMUX plane 4,3
00  // 48 x47y120 INMUX plane 6,5
00  // 49 x47y120 INMUX plane 8,7
00  // 50 x47y120 INMUX plane 10,9
00  // 51 x47y120 INMUX plane 12,11
00  // 52 x48y119 INMUX plane 2,1
00  // 53 x48y119 INMUX plane 4,3
00  // 54 x48y119 INMUX plane 6,5
00  // 55 x48y119 INMUX plane 8,7
00  // 56 x48y119 INMUX plane 10,9
00  // 57 x48y119 INMUX plane 12,11
00  // 58 x48y120 INMUX plane 2,1
00  // 59 x48y120 INMUX plane 4,3
00  // 60 x48y120 INMUX plane 6,5
00  // 61 x48y120 INMUX plane 8,7
00  // 62 x48y120 INMUX plane 10,9
00  // 63 x48y120 INMUX plane 12,11
00  // 64 x47y119 SB_BIG plane 1
00  // 65 x47y119 SB_BIG plane 1
00  // 66 x47y119 SB_DRIVE plane 2,1
00  // 67 x47y119 SB_BIG plane 2
00  // 68 x47y119 SB_BIG plane 2
00  // 69 x47y119 SB_BIG plane 3
00  // 70 x47y119 SB_BIG plane 3
40  // 71 x47y119 SB_DRIVE plane 4,3
89 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x49y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1D4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3C // y_sel: 119
B8 // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1D52
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x49y119 CPE[0]
00  //  1 x49y119 CPE[1]
00  //  2 x49y119 CPE[2]
00  //  3 x49y119 CPE[3]
00  //  4 x49y119 CPE[4]
00  //  5 x49y119 CPE[5]
00  //  6 x49y119 CPE[6]
00  //  7 x49y119 CPE[7]
00  //  8 x49y119 CPE[8]
00  //  9 x49y119 CPE[9]
00  // 10 x49y120 CPE[0]
00  // 11 x49y120 CPE[1]
00  // 12 x49y120 CPE[2]
00  // 13 x49y120 CPE[3]
00  // 14 x49y120 CPE[4]
00  // 15 x49y120 CPE[5]
00  // 16 x49y120 CPE[6]
00  // 17 x49y120 CPE[7]
00  // 18 x49y120 CPE[8]
00  // 19 x49y120 CPE[9]
00  // 20 x50y119 CPE[0]
00  // 21 x50y119 CPE[1]
00  // 22 x50y119 CPE[2]
00  // 23 x50y119 CPE[3]
00  // 24 x50y119 CPE[4]
00  // 25 x50y119 CPE[5]
00  // 26 x50y119 CPE[6]
00  // 27 x50y119 CPE[7]
00  // 28 x50y119 CPE[8]
00  // 29 x50y119 CPE[9]
00  // 30 x50y120 CPE[0]
00  // 31 x50y120 CPE[1]
00  // 32 x50y120 CPE[2]
00  // 33 x50y120 CPE[3]
00  // 34 x50y120 CPE[4]
00  // 35 x50y120 CPE[5]
00  // 36 x50y120 CPE[6]
00  // 37 x50y120 CPE[7]
00  // 38 x50y120 CPE[8]
00  // 39 x50y120 CPE[9]
00  // 40 x49y119 INMUX plane 2,1
01  // 41 x49y119 INMUX plane 4,3
00  // 42 x49y119 INMUX plane 6,5
00  // 43 x49y119 INMUX plane 8,7
01  // 44 x49y119 INMUX plane 10,9
B1 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x51y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1D85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3C // y_sel: 119
D0 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1D8D
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x51y119 CPE[0]
00  //  1 x51y119 CPE[1]
00  //  2 x51y119 CPE[2]
00  //  3 x51y119 CPE[3]
00  //  4 x51y119 CPE[4]
00  //  5 x51y119 CPE[5]
00  //  6 x51y119 CPE[6]
00  //  7 x51y119 CPE[7]
00  //  8 x51y119 CPE[8]
00  //  9 x51y119 CPE[9]
00  // 10 x51y120 CPE[0]
00  // 11 x51y120 CPE[1]
00  // 12 x51y120 CPE[2]
00  // 13 x51y120 CPE[3]
00  // 14 x51y120 CPE[4]
00  // 15 x51y120 CPE[5]
00  // 16 x51y120 CPE[6]
00  // 17 x51y120 CPE[7]
00  // 18 x51y120 CPE[8]
00  // 19 x51y120 CPE[9]
00  // 20 x52y119 CPE[0]
00  // 21 x52y119 CPE[1]
00  // 22 x52y119 CPE[2]
00  // 23 x52y119 CPE[3]
00  // 24 x52y119 CPE[4]
00  // 25 x52y119 CPE[5]
00  // 26 x52y119 CPE[6]
00  // 27 x52y119 CPE[7]
00  // 28 x52y119 CPE[8]
00  // 29 x52y119 CPE[9]
00  // 30 x52y120 CPE[0]
00  // 31 x52y120 CPE[1]
00  // 32 x52y120 CPE[2]
00  // 33 x52y120 CPE[3]
00  // 34 x52y120 CPE[4]
00  // 35 x52y120 CPE[5]
00  // 36 x52y120 CPE[6]
00  // 37 x52y120 CPE[7]
00  // 38 x52y120 CPE[8]
00  // 39 x52y120 CPE[9]
00  // 40 x51y119 INMUX plane 2,1
00  // 41 x51y119 INMUX plane 4,3
00  // 42 x51y119 INMUX plane 6,5
00  // 43 x51y119 INMUX plane 8,7
00  // 44 x51y119 INMUX plane 10,9
00  // 45 x51y119 INMUX plane 12,11
00  // 46 x51y120 INMUX plane 2,1
00  // 47 x51y120 INMUX plane 4,3
00  // 48 x51y120 INMUX plane 6,5
00  // 49 x51y120 INMUX plane 8,7
00  // 50 x51y120 INMUX plane 10,9
00  // 51 x51y120 INMUX plane 12,11
08  // 52 x52y119 INMUX plane 2,1
01  // 53 x52y119 INMUX plane 4,3
00  // 54 x52y119 INMUX plane 6,5
01  // 55 x52y119 INMUX plane 8,7
00  // 56 x52y119 INMUX plane 10,9
00  // 57 x52y119 INMUX plane 12,11
00  // 58 x52y120 INMUX plane 2,1
00  // 59 x52y120 INMUX plane 4,3
00  // 60 x52y120 INMUX plane 6,5
00  // 61 x52y120 INMUX plane 8,7
00  // 62 x52y120 INMUX plane 10,9
00  // 63 x52y120 INMUX plane 12,11
00  // 64 x51y119 SB_BIG plane 1
00  // 65 x51y119 SB_BIG plane 1
20  // 66 x51y119 SB_DRIVE plane 2,1
80  // 67 x51y119 SB_BIG plane 2
00  // 68 x51y119 SB_BIG plane 2
00  // 69 x51y119 SB_BIG plane 3
00  // 70 x51y119 SB_BIG plane 3
00  // 71 x51y119 SB_DRIVE plane 4,3
00  // 72 x51y119 SB_BIG plane 4
00  // 73 x51y119 SB_BIG plane 4
00  // 74 x51y119 SB_BIG plane 5
00  // 75 x51y119 SB_BIG plane 5
20  // 76 x51y119 SB_DRIVE plane 6,5
80  // 77 x51y119 SB_BIG plane 6
00  // 78 x51y119 SB_BIG plane 6
00  // 79 x51y119 SB_BIG plane 7
00  // 80 x51y119 SB_BIG plane 7
00  // 81 x51y119 SB_DRIVE plane 8,7
00  // 82 x51y119 SB_BIG plane 8
00  // 83 x51y119 SB_BIG plane 8
00  // 84 x51y119 SB_BIG plane 9
40  // 85 x51y119 SB_BIG plane 9
9A // -- CRC low byte
3A // -- CRC high byte


// Config Latches on x53y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1DE9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
3C // y_sel: 119
08 // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1DF1
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x53y119 CPE[0]
00  //  1 x53y119 CPE[1]
00  //  2 x53y119 CPE[2]
00  //  3 x53y119 CPE[3]
00  //  4 x53y119 CPE[4]
00  //  5 x53y119 CPE[5]
00  //  6 x53y119 CPE[6]
00  //  7 x53y119 CPE[7]
00  //  8 x53y119 CPE[8]
00  //  9 x53y119 CPE[9]
00  // 10 x53y120 CPE[0]
00  // 11 x53y120 CPE[1]
00  // 12 x53y120 CPE[2]
00  // 13 x53y120 CPE[3]
00  // 14 x53y120 CPE[4]
00  // 15 x53y120 CPE[5]
00  // 16 x53y120 CPE[6]
00  // 17 x53y120 CPE[7]
00  // 18 x53y120 CPE[8]
00  // 19 x53y120 CPE[9]
00  // 20 x54y119 CPE[0]
00  // 21 x54y119 CPE[1]
00  // 22 x54y119 CPE[2]
00  // 23 x54y119 CPE[3]
00  // 24 x54y119 CPE[4]
00  // 25 x54y119 CPE[5]
00  // 26 x54y119 CPE[6]
00  // 27 x54y119 CPE[7]
00  // 28 x54y119 CPE[8]
00  // 29 x54y119 CPE[9]
00  // 30 x54y120 CPE[0]
00  // 31 x54y120 CPE[1]
00  // 32 x54y120 CPE[2]
00  // 33 x54y120 CPE[3]
00  // 34 x54y120 CPE[4]
00  // 35 x54y120 CPE[5]
00  // 36 x54y120 CPE[6]
00  // 37 x54y120 CPE[7]
00  // 38 x54y120 CPE[8]
00  // 39 x54y120 CPE[9]
00  // 40 x53y119 INMUX plane 2,1
00  // 41 x53y119 INMUX plane 4,3
00  // 42 x53y119 INMUX plane 6,5
00  // 43 x53y119 INMUX plane 8,7
00  // 44 x53y119 INMUX plane 10,9
00  // 45 x53y119 INMUX plane 12,11
00  // 46 x53y120 INMUX plane 2,1
00  // 47 x53y120 INMUX plane 4,3
00  // 48 x53y120 INMUX plane 6,5
00  // 49 x53y120 INMUX plane 8,7
00  // 50 x53y120 INMUX plane 10,9
00  // 51 x53y120 INMUX plane 12,11
00  // 52 x54y119 INMUX plane 2,1
00  // 53 x54y119 INMUX plane 4,3
00  // 54 x54y119 INMUX plane 6,5
00  // 55 x54y119 INMUX plane 8,7
00  // 56 x54y119 INMUX plane 10,9
00  // 57 x54y119 INMUX plane 12,11
00  // 58 x54y120 INMUX plane 2,1
00  // 59 x54y120 INMUX plane 4,3
00  // 60 x54y120 INMUX plane 6,5
00  // 61 x54y120 INMUX plane 8,7
00  // 62 x54y120 INMUX plane 10,9
00  // 63 x54y120 INMUX plane 12,11
00  // 64 x54y120 SB_BIG plane 1
00  // 65 x54y120 SB_BIG plane 1
00  // 66 x54y120 SB_DRIVE plane 2,1
00  // 67 x54y120 SB_BIG plane 2
00  // 68 x54y120 SB_BIG plane 2
00  // 69 x54y120 SB_BIG plane 3
00  // 70 x54y120 SB_BIG plane 3
00  // 71 x54y120 SB_DRIVE plane 4,3
00  // 72 x54y120 SB_BIG plane 4
00  // 73 x54y120 SB_BIG plane 4
00  // 74 x54y120 SB_BIG plane 5
00  // 75 x54y120 SB_BIG plane 5
00  // 76 x54y120 SB_DRIVE plane 6,5
00  // 77 x54y120 SB_BIG plane 6
00  // 78 x54y120 SB_BIG plane 6
00  // 79 x54y120 SB_BIG plane 7
00  // 80 x54y120 SB_BIG plane 7
00  // 81 x54y120 SB_DRIVE plane 8,7
00  // 82 x54y120 SB_BIG plane 8
00  // 83 x54y120 SB_BIG plane 8
28  // 84 x54y120 SB_BIG plane 9
10  // 85 x54y120 SB_BIG plane 9
03 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x55y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1E4D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
3C // y_sel: 119
00 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1E55
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x55y119 CPE[0]
00  //  1 x55y119 CPE[1]
00  //  2 x55y119 CPE[2]
00  //  3 x55y119 CPE[3]
00  //  4 x55y119 CPE[4]
00  //  5 x55y119 CPE[5]
00  //  6 x55y119 CPE[6]
00  //  7 x55y119 CPE[7]
00  //  8 x55y119 CPE[8]
00  //  9 x55y119 CPE[9]
00  // 10 x55y120 CPE[0]
00  // 11 x55y120 CPE[1]
00  // 12 x55y120 CPE[2]
00  // 13 x55y120 CPE[3]
00  // 14 x55y120 CPE[4]
00  // 15 x55y120 CPE[5]
00  // 16 x55y120 CPE[6]
00  // 17 x55y120 CPE[7]
00  // 18 x55y120 CPE[8]
00  // 19 x55y120 CPE[9]
00  // 20 x56y119 CPE[0]
00  // 21 x56y119 CPE[1]
00  // 22 x56y119 CPE[2]
00  // 23 x56y119 CPE[3]
00  // 24 x56y119 CPE[4]
00  // 25 x56y119 CPE[5]
00  // 26 x56y119 CPE[6]
00  // 27 x56y119 CPE[7]
00  // 28 x56y119 CPE[8]
00  // 29 x56y119 CPE[9]
00  // 30 x56y120 CPE[0]
00  // 31 x56y120 CPE[1]
00  // 32 x56y120 CPE[2]
00  // 33 x56y120 CPE[3]
00  // 34 x56y120 CPE[4]
00  // 35 x56y120 CPE[5]
00  // 36 x56y120 CPE[6]
00  // 37 x56y120 CPE[7]
00  // 38 x56y120 CPE[8]
00  // 39 x56y120 CPE[9]
00  // 40 x55y119 INMUX plane 2,1
00  // 41 x55y119 INMUX plane 4,3
00  // 42 x55y119 INMUX plane 6,5
00  // 43 x55y119 INMUX plane 8,7
00  // 44 x55y119 INMUX plane 10,9
00  // 45 x55y119 INMUX plane 12,11
00  // 46 x55y120 INMUX plane 2,1
00  // 47 x55y120 INMUX plane 4,3
00  // 48 x55y120 INMUX plane 6,5
00  // 49 x55y120 INMUX plane 8,7
01  // 50 x55y120 INMUX plane 10,9
00  // 51 x55y120 INMUX plane 12,11
00  // 52 x56y119 INMUX plane 2,1
08  // 53 x56y119 INMUX plane 4,3
00  // 54 x56y119 INMUX plane 6,5
00  // 55 x56y119 INMUX plane 8,7
00  // 56 x56y119 INMUX plane 10,9
00  // 57 x56y119 INMUX plane 12,11
00  // 58 x56y120 INMUX plane 2,1
00  // 59 x56y120 INMUX plane 4,3
00  // 60 x56y120 INMUX plane 6,5
00  // 61 x56y120 INMUX plane 8,7
01  // 62 x56y120 INMUX plane 10,9
00  // 63 x56y120 INMUX plane 12,11
00  // 64 x55y119 SB_BIG plane 1
00  // 65 x55y119 SB_BIG plane 1
00  // 66 x55y119 SB_DRIVE plane 2,1
00  // 67 x55y119 SB_BIG plane 2
00  // 68 x55y119 SB_BIG plane 2
00  // 69 x55y119 SB_BIG plane 3
00  // 70 x55y119 SB_BIG plane 3
00  // 71 x55y119 SB_DRIVE plane 4,3
28  // 72 x55y119 SB_BIG plane 4
C4 // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x57y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1EA4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
3C // y_sel: 119
D8 // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1EAC
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x57y119 CPE[0]
00  //  1 x57y119 CPE[1]
00  //  2 x57y119 CPE[2]
00  //  3 x57y119 CPE[3]
00  //  4 x57y119 CPE[4]
00  //  5 x57y119 CPE[5]
00  //  6 x57y119 CPE[6]
00  //  7 x57y119 CPE[7]
00  //  8 x57y119 CPE[8]
00  //  9 x57y119 CPE[9]
00  // 10 x57y120 CPE[0]
00  // 11 x57y120 CPE[1]
00  // 12 x57y120 CPE[2]
00  // 13 x57y120 CPE[3]
00  // 14 x57y120 CPE[4]
00  // 15 x57y120 CPE[5]
00  // 16 x57y120 CPE[6]
00  // 17 x57y120 CPE[7]
00  // 18 x57y120 CPE[8]
00  // 19 x57y120 CPE[9]
00  // 20 x58y119 CPE[0]
00  // 21 x58y119 CPE[1]
00  // 22 x58y119 CPE[2]
00  // 23 x58y119 CPE[3]
00  // 24 x58y119 CPE[4]
00  // 25 x58y119 CPE[5]
00  // 26 x58y119 CPE[6]
00  // 27 x58y119 CPE[7]
00  // 28 x58y119 CPE[8]
00  // 29 x58y119 CPE[9]
00  // 30 x58y120 CPE[0]
00  // 31 x58y120 CPE[1]
00  // 32 x58y120 CPE[2]
00  // 33 x58y120 CPE[3]
00  // 34 x58y120 CPE[4]
00  // 35 x58y120 CPE[5]
00  // 36 x58y120 CPE[6]
00  // 37 x58y120 CPE[7]
00  // 38 x58y120 CPE[8]
00  // 39 x58y120 CPE[9]
00  // 40 x57y119 INMUX plane 2,1
08  // 41 x57y119 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x73y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1EDC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
3C // y_sel: 119
BA // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1EE4
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x73y119 CPE[0]
00  //  1 x73y119 CPE[1]
00  //  2 x73y119 CPE[2]
00  //  3 x73y119 CPE[3]
00  //  4 x73y119 CPE[4]
00  //  5 x73y119 CPE[5]
00  //  6 x73y119 CPE[6]
00  //  7 x73y119 CPE[7]
00  //  8 x73y119 CPE[8]
00  //  9 x73y119 CPE[9]
00  // 10 x73y120 CPE[0]
00  // 11 x73y120 CPE[1]
00  // 12 x73y120 CPE[2]
00  // 13 x73y120 CPE[3]
00  // 14 x73y120 CPE[4]
00  // 15 x73y120 CPE[5]
00  // 16 x73y120 CPE[6]
00  // 17 x73y120 CPE[7]
00  // 18 x73y120 CPE[8]
00  // 19 x73y120 CPE[9]
00  // 20 x74y119 CPE[0]
00  // 21 x74y119 CPE[1]
00  // 22 x74y119 CPE[2]
00  // 23 x74y119 CPE[3]
00  // 24 x74y119 CPE[4]
00  // 25 x74y119 CPE[5]
00  // 26 x74y119 CPE[6]
00  // 27 x74y119 CPE[7]
00  // 28 x74y119 CPE[8]
00  // 29 x74y119 CPE[9]
00  // 30 x74y120 CPE[0]
00  // 31 x74y120 CPE[1]
00  // 32 x74y120 CPE[2]
00  // 33 x74y120 CPE[3]
00  // 34 x74y120 CPE[4]
00  // 35 x74y120 CPE[5]
00  // 36 x74y120 CPE[6]
00  // 37 x74y120 CPE[7]
00  // 38 x74y120 CPE[8]
00  // 39 x74y120 CPE[9]
00  // 40 x73y119 INMUX plane 2,1
00  // 41 x73y119 INMUX plane 4,3
00  // 42 x73y119 INMUX plane 6,5
00  // 43 x73y119 INMUX plane 8,7
00  // 44 x73y119 INMUX plane 10,9
00  // 45 x73y119 INMUX plane 12,11
00  // 46 x73y120 INMUX plane 2,1
00  // 47 x73y120 INMUX plane 4,3
00  // 48 x73y120 INMUX plane 6,5
00  // 49 x73y120 INMUX plane 8,7
00  // 50 x73y120 INMUX plane 10,9
00  // 51 x73y120 INMUX plane 12,11
00  // 52 x74y119 INMUX plane 2,1
00  // 53 x74y119 INMUX plane 4,3
00  // 54 x74y119 INMUX plane 6,5
00  // 55 x74y119 INMUX plane 8,7
00  // 56 x74y119 INMUX plane 10,9
00  // 57 x74y119 INMUX plane 12,11
00  // 58 x74y120 INMUX plane 2,1
00  // 59 x74y120 INMUX plane 4,3
00  // 60 x74y120 INMUX plane 6,5
00  // 61 x74y120 INMUX plane 8,7
00  // 62 x74y120 INMUX plane 10,9
00  // 63 x74y120 INMUX plane 12,11
00  // 64 x74y120 SB_BIG plane 1
00  // 65 x74y120 SB_BIG plane 1
00  // 66 x74y120 SB_DRIVE plane 2,1
00  // 67 x74y120 SB_BIG plane 2
00  // 68 x74y120 SB_BIG plane 2
00  // 69 x74y120 SB_BIG plane 3
00  // 70 x74y120 SB_BIG plane 3
08  // 71 x74y120 SB_DRIVE plane 4,3
03 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x161y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1F32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3C // y_sel: 119
1E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1F3A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y119
00  // 14 right_edge_EN1 at x163y119
00  // 15 right_edge_EN2 at x163y119
00  // 16 right_edge_EN0 at x163y120
00  // 17 right_edge_EN1 at x163y120
00  // 18 right_edge_EN2 at x163y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y120 SB_BIG plane 1
12  // 65 x162y120 SB_BIG plane 1
00  // 66 x162y120 SB_DRIVE plane 2,1
48  // 67 x162y120 SB_BIG plane 2
12  // 68 x162y120 SB_BIG plane 2
48  // 69 x162y120 SB_BIG plane 3
12  // 70 x162y120 SB_BIG plane 3
00  // 71 x162y120 SB_DRIVE plane 4,3
48  // 72 x162y120 SB_BIG plane 4
12  // 73 x162y120 SB_BIG plane 4
48  // 74 x162y120 SB_BIG plane 5
12  // 75 x162y120 SB_BIG plane 5
00  // 76 x162y120 SB_DRIVE plane 6,5
48  // 77 x162y120 SB_BIG plane 6
12  // 78 x162y120 SB_BIG plane 6
48  // 79 x162y120 SB_BIG plane 7
12  // 80 x162y120 SB_BIG plane 7
00  // 81 x162y120 SB_DRIVE plane 8,7
48  // 82 x162y120 SB_BIG plane 8
12  // 83 x162y120 SB_BIG plane 8
48  // 84 x162y120 SB_BIG plane 9
12  // 85 x162y120 SB_BIG plane 9
00  // 86 x162y120 SB_DRIVE plane 10,9
48  // 87 x162y120 SB_BIG plane 10
12  // 88 x162y120 SB_BIG plane 10
48  // 89 x162y120 SB_BIG plane 11
12  // 90 x162y120 SB_BIG plane 11
00  // 91 x162y120 SB_DRIVE plane 12,11
48  // 92 x162y120 SB_BIG plane 12
12  // 93 x162y120 SB_BIG plane 12
A8  // 94 x161y119 SB_SML plane 1
82  // 95 x161y119 SB_SML plane 2,1
2A  // 96 x161y119 SB_SML plane 2
A8  // 97 x161y119 SB_SML plane 3
82  // 98 x161y119 SB_SML plane 4,3
2A  // 99 x161y119 SB_SML plane 4
A8  // 100 x161y119 SB_SML plane 5
82  // 101 x161y119 SB_SML plane 6,5
2A  // 102 x161y119 SB_SML plane 6
A8  // 103 x161y119 SB_SML plane 7
82  // 104 x161y119 SB_SML plane 8,7
2A  // 105 x161y119 SB_SML plane 8
A8  // 106 x161y119 SB_SML plane 9
82  // 107 x161y119 SB_SML plane 10,9
2A  // 108 x161y119 SB_SML plane 10
A8  // 109 x161y119 SB_SML plane 11
82  // 110 x161y119 SB_SML plane 12,11
2A  // 111 x161y119 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 1FB0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3D // y_sel: 121
B8 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 1FB8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y121
00  // 14 left_edge_EN1 at x-2y121
00  // 15 left_edge_EN2 at x-2y121
00  // 16 left_edge_EN0 at x-2y122
00  // 17 left_edge_EN1 at x-2y122
00  // 18 left_edge_EN2 at x-2y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y122 SB_BIG plane 1
12  // 65 x0y122 SB_BIG plane 1
00  // 66 x0y122 SB_DRIVE plane 2,1
48  // 67 x0y122 SB_BIG plane 2
12  // 68 x0y122 SB_BIG plane 2
48  // 69 x0y122 SB_BIG plane 3
12  // 70 x0y122 SB_BIG plane 3
00  // 71 x0y122 SB_DRIVE plane 4,3
48  // 72 x0y122 SB_BIG plane 4
12  // 73 x0y122 SB_BIG plane 4
48  // 74 x0y122 SB_BIG plane 5
12  // 75 x0y122 SB_BIG plane 5
00  // 76 x0y122 SB_DRIVE plane 6,5
48  // 77 x0y122 SB_BIG plane 6
12  // 78 x0y122 SB_BIG plane 6
48  // 79 x0y122 SB_BIG plane 7
12  // 80 x0y122 SB_BIG plane 7
00  // 81 x0y122 SB_DRIVE plane 8,7
48  // 82 x0y122 SB_BIG plane 8
12  // 83 x0y122 SB_BIG plane 8
48  // 84 x0y122 SB_BIG plane 9
12  // 85 x0y122 SB_BIG plane 9
00  // 86 x0y122 SB_DRIVE plane 10,9
48  // 87 x0y122 SB_BIG plane 10
12  // 88 x0y122 SB_BIG plane 10
48  // 89 x0y122 SB_BIG plane 11
12  // 90 x0y122 SB_BIG plane 11
00  // 91 x0y122 SB_DRIVE plane 12,11
48  // 92 x0y122 SB_BIG plane 12
12  // 93 x0y122 SB_BIG plane 12
A8  // 94 x-1y121 SB_SML plane 1
82  // 95 x-1y121 SB_SML plane 2,1
2A  // 96 x-1y121 SB_SML plane 2
A8  // 97 x-1y121 SB_SML plane 3
82  // 98 x-1y121 SB_SML plane 4,3
2A  // 99 x-1y121 SB_SML plane 4
A8  // 100 x-1y121 SB_SML plane 5
82  // 101 x-1y121 SB_SML plane 6,5
2A  // 102 x-1y121 SB_SML plane 6
A8  // 103 x-1y121 SB_SML plane 7
82  // 104 x-1y121 SB_SML plane 8,7
2A  // 105 x-1y121 SB_SML plane 8
A8  // 106 x-1y121 SB_SML plane 9
82  // 107 x-1y121 SB_SML plane 10,9
2A  // 108 x-1y121 SB_SML plane 10
A8  // 109 x-1y121 SB_SML plane 11
82  // 110 x-1y121 SB_SML plane 12,11
2A  // 111 x-1y121 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 202E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3D // y_sel: 121
10 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2036
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x21y121 CPE[0]
00  //  1 x21y121 CPE[1]
00  //  2 x21y121 CPE[2]
00  //  3 x21y121 CPE[3]
00  //  4 x21y121 CPE[4]
00  //  5 x21y121 CPE[5]
00  //  6 x21y121 CPE[6]
00  //  7 x21y121 CPE[7]
00  //  8 x21y121 CPE[8]
00  //  9 x21y121 CPE[9]
00  // 10 x21y122 CPE[0]
00  // 11 x21y122 CPE[1]
00  // 12 x21y122 CPE[2]
00  // 13 x21y122 CPE[3]
00  // 14 x21y122 CPE[4]
00  // 15 x21y122 CPE[5]
00  // 16 x21y122 CPE[6]
00  // 17 x21y122 CPE[7]
00  // 18 x21y122 CPE[8]
00  // 19 x21y122 CPE[9]
00  // 20 x22y121 CPE[0]
00  // 21 x22y121 CPE[1]
00  // 22 x22y121 CPE[2]
00  // 23 x22y121 CPE[3]
00  // 24 x22y121 CPE[4]
00  // 25 x22y121 CPE[5]
00  // 26 x22y121 CPE[6]
00  // 27 x22y121 CPE[7]
00  // 28 x22y121 CPE[8]
00  // 29 x22y121 CPE[9]
00  // 30 x22y122 CPE[0]
00  // 31 x22y122 CPE[1]
00  // 32 x22y122 CPE[2]
00  // 33 x22y122 CPE[3]
00  // 34 x22y122 CPE[4]
00  // 35 x22y122 CPE[5]
00  // 36 x22y122 CPE[6]
00  // 37 x22y122 CPE[7]
00  // 38 x22y122 CPE[8]
00  // 39 x22y122 CPE[9]
00  // 40 x21y121 INMUX plane 2,1
00  // 41 x21y121 INMUX plane 4,3
00  // 42 x21y121 INMUX plane 6,5
00  // 43 x21y121 INMUX plane 8,7
00  // 44 x21y121 INMUX plane 10,9
00  // 45 x21y121 INMUX plane 12,11
00  // 46 x21y122 INMUX plane 2,1
00  // 47 x21y122 INMUX plane 4,3
00  // 48 x21y122 INMUX plane 6,5
00  // 49 x21y122 INMUX plane 8,7
00  // 50 x21y122 INMUX plane 10,9
00  // 51 x21y122 INMUX plane 12,11
00  // 52 x22y121 INMUX plane 2,1
00  // 53 x22y121 INMUX plane 4,3
00  // 54 x22y121 INMUX plane 6,5
00  // 55 x22y121 INMUX plane 8,7
00  // 56 x22y121 INMUX plane 10,9
00  // 57 x22y121 INMUX plane 12,11
00  // 58 x22y122 INMUX plane 2,1
00  // 59 x22y122 INMUX plane 4,3
00  // 60 x22y122 INMUX plane 6,5
00  // 61 x22y122 INMUX plane 8,7
00  // 62 x22y122 INMUX plane 10,9
00  // 63 x22y122 INMUX plane 12,11
00  // 64 x21y121 SB_BIG plane 1
00  // 65 x21y121 SB_BIG plane 1
00  // 66 x21y121 SB_DRIVE plane 2,1
00  // 67 x21y121 SB_BIG plane 2
00  // 68 x21y121 SB_BIG plane 2
00  // 69 x21y121 SB_BIG plane 3
00  // 70 x21y121 SB_BIG plane 3
00  // 71 x21y121 SB_DRIVE plane 4,3
00  // 72 x21y121 SB_BIG plane 4
00  // 73 x21y121 SB_BIG plane 4
00  // 74 x21y121 SB_BIG plane 5
00  // 75 x21y121 SB_BIG plane 5
00  // 76 x21y121 SB_DRIVE plane 6,5
00  // 77 x21y121 SB_BIG plane 6
00  // 78 x21y121 SB_BIG plane 6
00  // 79 x21y121 SB_BIG plane 7
00  // 80 x21y121 SB_BIG plane 7
00  // 81 x21y121 SB_DRIVE plane 8,7
00  // 82 x21y121 SB_BIG plane 8
00  // 83 x21y121 SB_BIG plane 8
00  // 84 x21y121 SB_BIG plane 9
40  // 85 x21y121 SB_BIG plane 9
75 // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x161y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2092     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3D // y_sel: 121
97 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 209A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y121
00  // 14 right_edge_EN1 at x163y121
00  // 15 right_edge_EN2 at x163y121
00  // 16 right_edge_EN0 at x163y122
00  // 17 right_edge_EN1 at x163y122
00  // 18 right_edge_EN2 at x163y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y121 SB_BIG plane 1
12  // 65 x161y121 SB_BIG plane 1
00  // 66 x161y121 SB_DRIVE plane 2,1
48  // 67 x161y121 SB_BIG plane 2
12  // 68 x161y121 SB_BIG plane 2
48  // 69 x161y121 SB_BIG plane 3
12  // 70 x161y121 SB_BIG plane 3
00  // 71 x161y121 SB_DRIVE plane 4,3
48  // 72 x161y121 SB_BIG plane 4
12  // 73 x161y121 SB_BIG plane 4
48  // 74 x161y121 SB_BIG plane 5
12  // 75 x161y121 SB_BIG plane 5
00  // 76 x161y121 SB_DRIVE plane 6,5
48  // 77 x161y121 SB_BIG plane 6
12  // 78 x161y121 SB_BIG plane 6
48  // 79 x161y121 SB_BIG plane 7
12  // 80 x161y121 SB_BIG plane 7
00  // 81 x161y121 SB_DRIVE plane 8,7
48  // 82 x161y121 SB_BIG plane 8
12  // 83 x161y121 SB_BIG plane 8
48  // 84 x161y121 SB_BIG plane 9
12  // 85 x161y121 SB_BIG plane 9
00  // 86 x161y121 SB_DRIVE plane 10,9
48  // 87 x161y121 SB_BIG plane 10
12  // 88 x161y121 SB_BIG plane 10
48  // 89 x161y121 SB_BIG plane 11
12  // 90 x161y121 SB_BIG plane 11
00  // 91 x161y121 SB_DRIVE plane 12,11
48  // 92 x161y121 SB_BIG plane 12
12  // 93 x161y121 SB_BIG plane 12
A8  // 94 x162y122 SB_SML plane 1
82  // 95 x162y122 SB_SML plane 2,1
2A  // 96 x162y122 SB_SML plane 2
A8  // 97 x162y122 SB_SML plane 3
82  // 98 x162y122 SB_SML plane 4,3
2A  // 99 x162y122 SB_SML plane 4
A8  // 100 x162y122 SB_SML plane 5
82  // 101 x162y122 SB_SML plane 6,5
2A  // 102 x162y122 SB_SML plane 6
A8  // 103 x162y122 SB_SML plane 7
82  // 104 x162y122 SB_SML plane 8,7
2A  // 105 x162y122 SB_SML plane 8
A8  // 106 x162y122 SB_SML plane 9
82  // 107 x162y122 SB_SML plane 10,9
2A  // 108 x162y122 SB_SML plane 10
A8  // 109 x162y122 SB_SML plane 11
82  // 110 x162y122 SB_SML plane 12,11
2A  // 111 x162y122 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2110     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3E // y_sel: 123
23 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2118
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y123
00  // 14 left_edge_EN1 at x-2y123
00  // 15 left_edge_EN2 at x-2y123
00  // 16 left_edge_EN0 at x-2y124
00  // 17 left_edge_EN1 at x-2y124
00  // 18 left_edge_EN2 at x-2y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y123 SB_BIG plane 1
12  // 65 x-1y123 SB_BIG plane 1
00  // 66 x-1y123 SB_DRIVE plane 2,1
48  // 67 x-1y123 SB_BIG plane 2
12  // 68 x-1y123 SB_BIG plane 2
48  // 69 x-1y123 SB_BIG plane 3
12  // 70 x-1y123 SB_BIG plane 3
00  // 71 x-1y123 SB_DRIVE plane 4,3
48  // 72 x-1y123 SB_BIG plane 4
12  // 73 x-1y123 SB_BIG plane 4
48  // 74 x-1y123 SB_BIG plane 5
12  // 75 x-1y123 SB_BIG plane 5
00  // 76 x-1y123 SB_DRIVE plane 6,5
48  // 77 x-1y123 SB_BIG plane 6
12  // 78 x-1y123 SB_BIG plane 6
48  // 79 x-1y123 SB_BIG plane 7
12  // 80 x-1y123 SB_BIG plane 7
00  // 81 x-1y123 SB_DRIVE plane 8,7
48  // 82 x-1y123 SB_BIG plane 8
12  // 83 x-1y123 SB_BIG plane 8
48  // 84 x-1y123 SB_BIG plane 9
12  // 85 x-1y123 SB_BIG plane 9
00  // 86 x-1y123 SB_DRIVE plane 10,9
48  // 87 x-1y123 SB_BIG plane 10
12  // 88 x-1y123 SB_BIG plane 10
48  // 89 x-1y123 SB_BIG plane 11
12  // 90 x-1y123 SB_BIG plane 11
00  // 91 x-1y123 SB_DRIVE plane 12,11
48  // 92 x-1y123 SB_BIG plane 12
12  // 93 x-1y123 SB_BIG plane 12
A8  // 94 x0y124 SB_SML plane 1
82  // 95 x0y124 SB_SML plane 2,1
2A  // 96 x0y124 SB_SML plane 2
A8  // 97 x0y124 SB_SML plane 3
82  // 98 x0y124 SB_SML plane 4,3
2A  // 99 x0y124 SB_SML plane 4
A8  // 100 x0y124 SB_SML plane 5
82  // 101 x0y124 SB_SML plane 6,5
2A  // 102 x0y124 SB_SML plane 6
A8  // 103 x0y124 SB_SML plane 7
82  // 104 x0y124 SB_SML plane 8,7
2A  // 105 x0y124 SB_SML plane 8
A8  // 106 x0y124 SB_SML plane 9
82  // 107 x0y124 SB_SML plane 10,9
2A  // 108 x0y124 SB_SML plane 10
A8  // 109 x0y124 SB_SML plane 11
82  // 110 x0y124 SB_SML plane 12,11
2A  // 111 x0y124 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 218E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3E // y_sel: 123
8B // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2196
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x21y123 CPE[0]
00  //  1 x21y123 CPE[1]
00  //  2 x21y123 CPE[2]
00  //  3 x21y123 CPE[3]
00  //  4 x21y123 CPE[4]
00  //  5 x21y123 CPE[5]
00  //  6 x21y123 CPE[6]
00  //  7 x21y123 CPE[7]
00  //  8 x21y123 CPE[8]
00  //  9 x21y123 CPE[9]
00  // 10 x21y124 CPE[0]
00  // 11 x21y124 CPE[1]
00  // 12 x21y124 CPE[2]
00  // 13 x21y124 CPE[3]
00  // 14 x21y124 CPE[4]
00  // 15 x21y124 CPE[5]
00  // 16 x21y124 CPE[6]
00  // 17 x21y124 CPE[7]
00  // 18 x21y124 CPE[8]
00  // 19 x21y124 CPE[9]
00  // 20 x22y123 CPE[0]
00  // 21 x22y123 CPE[1]
00  // 22 x22y123 CPE[2]
00  // 23 x22y123 CPE[3]
00  // 24 x22y123 CPE[4]
00  // 25 x22y123 CPE[5]
00  // 26 x22y123 CPE[6]
00  // 27 x22y123 CPE[7]
00  // 28 x22y123 CPE[8]
00  // 29 x22y123 CPE[9]
00  // 30 x22y124 CPE[0]
00  // 31 x22y124 CPE[1]
00  // 32 x22y124 CPE[2]
00  // 33 x22y124 CPE[3]
00  // 34 x22y124 CPE[4]
00  // 35 x22y124 CPE[5]
00  // 36 x22y124 CPE[6]
00  // 37 x22y124 CPE[7]
00  // 38 x22y124 CPE[8]
00  // 39 x22y124 CPE[9]
00  // 40 x21y123 INMUX plane 2,1
00  // 41 x21y123 INMUX plane 4,3
00  // 42 x21y123 INMUX plane 6,5
00  // 43 x21y123 INMUX plane 8,7
00  // 44 x21y123 INMUX plane 10,9
00  // 45 x21y123 INMUX plane 12,11
00  // 46 x21y124 INMUX plane 2,1
00  // 47 x21y124 INMUX plane 4,3
00  // 48 x21y124 INMUX plane 6,5
00  // 49 x21y124 INMUX plane 8,7
00  // 50 x21y124 INMUX plane 10,9
00  // 51 x21y124 INMUX plane 12,11
00  // 52 x22y123 INMUX plane 2,1
00  // 53 x22y123 INMUX plane 4,3
00  // 54 x22y123 INMUX plane 6,5
00  // 55 x22y123 INMUX plane 8,7
00  // 56 x22y123 INMUX plane 10,9
00  // 57 x22y123 INMUX plane 12,11
00  // 58 x22y124 INMUX plane 2,1
00  // 59 x22y124 INMUX plane 4,3
00  // 60 x22y124 INMUX plane 6,5
00  // 61 x22y124 INMUX plane 8,7
00  // 62 x22y124 INMUX plane 10,9
00  // 63 x22y124 INMUX plane 12,11
00  // 64 x22y124 SB_BIG plane 1
00  // 65 x22y124 SB_BIG plane 1
00  // 66 x22y124 SB_DRIVE plane 2,1
00  // 67 x22y124 SB_BIG plane 2
00  // 68 x22y124 SB_BIG plane 2
00  // 69 x22y124 SB_BIG plane 3
00  // 70 x22y124 SB_BIG plane 3
00  // 71 x22y124 SB_DRIVE plane 4,3
00  // 72 x22y124 SB_BIG plane 4
00  // 73 x22y124 SB_BIG plane 4
00  // 74 x22y124 SB_BIG plane 5
00  // 75 x22y124 SB_BIG plane 5
00  // 76 x22y124 SB_DRIVE plane 6,5
00  // 77 x22y124 SB_BIG plane 6
00  // 78 x22y124 SB_BIG plane 6
00  // 79 x22y124 SB_BIG plane 7
00  // 80 x22y124 SB_BIG plane 7
00  // 81 x22y124 SB_DRIVE plane 8,7
00  // 82 x22y124 SB_BIG plane 8
00  // 83 x22y124 SB_BIG plane 8
00  // 84 x22y124 SB_BIG plane 9
00  // 85 x22y124 SB_BIG plane 9
02  // 86 x22y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x23y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 21F3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3E // y_sel: 123
83 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 21FB
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x23y123 CPE[0]
00  //  1 x23y123 CPE[1]
00  //  2 x23y123 CPE[2]
00  //  3 x23y123 CPE[3]
00  //  4 x23y123 CPE[4]
00  //  5 x23y123 CPE[5]
00  //  6 x23y123 CPE[6]
00  //  7 x23y123 CPE[7]
00  //  8 x23y123 CPE[8]
00  //  9 x23y123 CPE[9]
00  // 10 x23y124 CPE[0]
00  // 11 x23y124 CPE[1]
00  // 12 x23y124 CPE[2]
00  // 13 x23y124 CPE[3]
00  // 14 x23y124 CPE[4]
00  // 15 x23y124 CPE[5]
00  // 16 x23y124 CPE[6]
00  // 17 x23y124 CPE[7]
00  // 18 x23y124 CPE[8]
00  // 19 x23y124 CPE[9]
00  // 20 x24y123 CPE[0]
00  // 21 x24y123 CPE[1]
00  // 22 x24y123 CPE[2]
00  // 23 x24y123 CPE[3]
00  // 24 x24y123 CPE[4]
00  // 25 x24y123 CPE[5]
00  // 26 x24y123 CPE[6]
00  // 27 x24y123 CPE[7]
00  // 28 x24y123 CPE[8]
00  // 29 x24y123 CPE[9]
00  // 30 x24y124 CPE[0]
00  // 31 x24y124 CPE[1]
00  // 32 x24y124 CPE[2]
00  // 33 x24y124 CPE[3]
00  // 34 x24y124 CPE[4]
00  // 35 x24y124 CPE[5]
00  // 36 x24y124 CPE[6]
00  // 37 x24y124 CPE[7]
00  // 38 x24y124 CPE[8]
00  // 39 x24y124 CPE[9]
00  // 40 x23y123 INMUX plane 2,1
00  // 41 x23y123 INMUX plane 4,3
00  // 42 x23y123 INMUX plane 6,5
00  // 43 x23y123 INMUX plane 8,7
00  // 44 x23y123 INMUX plane 10,9
00  // 45 x23y123 INMUX plane 12,11
00  // 46 x23y124 INMUX plane 2,1
00  // 47 x23y124 INMUX plane 4,3
00  // 48 x23y124 INMUX plane 6,5
00  // 49 x23y124 INMUX plane 8,7
00  // 50 x23y124 INMUX plane 10,9
00  // 51 x23y124 INMUX plane 12,11
00  // 52 x24y123 INMUX plane 2,1
00  // 53 x24y123 INMUX plane 4,3
00  // 54 x24y123 INMUX plane 6,5
00  // 55 x24y123 INMUX plane 8,7
00  // 56 x24y123 INMUX plane 10,9
00  // 57 x24y123 INMUX plane 12,11
00  // 58 x24y124 INMUX plane 2,1
00  // 59 x24y124 INMUX plane 4,3
00  // 60 x24y124 INMUX plane 6,5
00  // 61 x24y124 INMUX plane 8,7
00  // 62 x24y124 INMUX plane 10,9
00  // 63 x24y124 INMUX plane 12,11
00  // 64 x23y123 SB_BIG plane 1
00  // 65 x23y123 SB_BIG plane 1
00  // 66 x23y123 SB_DRIVE plane 2,1
00  // 67 x23y123 SB_BIG plane 2
00  // 68 x23y123 SB_BIG plane 2
00  // 69 x23y123 SB_BIG plane 3
00  // 70 x23y123 SB_BIG plane 3
00  // 71 x23y123 SB_DRIVE plane 4,3
00  // 72 x23y123 SB_BIG plane 4
00  // 73 x23y123 SB_BIG plane 4
00  // 74 x23y123 SB_BIG plane 5
00  // 75 x23y123 SB_BIG plane 5
00  // 76 x23y123 SB_DRIVE plane 6,5
00  // 77 x23y123 SB_BIG plane 6
00  // 78 x23y123 SB_BIG plane 6
00  // 79 x23y123 SB_BIG plane 7
00  // 80 x23y123 SB_BIG plane 7
00  // 81 x23y123 SB_DRIVE plane 8,7
00  // 82 x23y123 SB_BIG plane 8
00  // 83 x23y123 SB_BIG plane 8
00  // 84 x23y123 SB_BIG plane 9
00  // 85 x23y123 SB_BIG plane 9
02  // 86 x23y123 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x25y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2258     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3E // y_sel: 123
5B // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2260
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x25y123 CPE[0]
00  //  1 x25y123 CPE[1]
00  //  2 x25y123 CPE[2]
00  //  3 x25y123 CPE[3]
00  //  4 x25y123 CPE[4]
00  //  5 x25y123 CPE[5]
00  //  6 x25y123 CPE[6]
00  //  7 x25y123 CPE[7]
00  //  8 x25y123 CPE[8]
00  //  9 x25y123 CPE[9]
00  // 10 x25y124 CPE[0]
00  // 11 x25y124 CPE[1]
00  // 12 x25y124 CPE[2]
00  // 13 x25y124 CPE[3]
00  // 14 x25y124 CPE[4]
00  // 15 x25y124 CPE[5]
00  // 16 x25y124 CPE[6]
00  // 17 x25y124 CPE[7]
00  // 18 x25y124 CPE[8]
00  // 19 x25y124 CPE[9]
00  // 20 x26y123 CPE[0]
00  // 21 x26y123 CPE[1]
00  // 22 x26y123 CPE[2]
00  // 23 x26y123 CPE[3]
00  // 24 x26y123 CPE[4]
00  // 25 x26y123 CPE[5]
00  // 26 x26y123 CPE[6]
00  // 27 x26y123 CPE[7]
00  // 28 x26y123 CPE[8]
00  // 29 x26y123 CPE[9]
00  // 30 x26y124 CPE[0]
00  // 31 x26y124 CPE[1]
00  // 32 x26y124 CPE[2]
00  // 33 x26y124 CPE[3]
00  // 34 x26y124 CPE[4]
00  // 35 x26y124 CPE[5]
00  // 36 x26y124 CPE[6]
00  // 37 x26y124 CPE[7]
00  // 38 x26y124 CPE[8]
00  // 39 x26y124 CPE[9]
00  // 40 x25y123 INMUX plane 2,1
00  // 41 x25y123 INMUX plane 4,3
00  // 42 x25y123 INMUX plane 6,5
00  // 43 x25y123 INMUX plane 8,7
00  // 44 x25y123 INMUX plane 10,9
00  // 45 x25y123 INMUX plane 12,11
00  // 46 x25y124 INMUX plane 2,1
00  // 47 x25y124 INMUX plane 4,3
00  // 48 x25y124 INMUX plane 6,5
00  // 49 x25y124 INMUX plane 8,7
00  // 50 x25y124 INMUX plane 10,9
00  // 51 x25y124 INMUX plane 12,11
00  // 52 x26y123 INMUX plane 2,1
00  // 53 x26y123 INMUX plane 4,3
00  // 54 x26y123 INMUX plane 6,5
00  // 55 x26y123 INMUX plane 8,7
00  // 56 x26y123 INMUX plane 10,9
00  // 57 x26y123 INMUX plane 12,11
00  // 58 x26y124 INMUX plane 2,1
00  // 59 x26y124 INMUX plane 4,3
00  // 60 x26y124 INMUX plane 6,5
00  // 61 x26y124 INMUX plane 8,7
00  // 62 x26y124 INMUX plane 10,9
00  // 63 x26y124 INMUX plane 12,11
00  // 64 x26y124 SB_BIG plane 1
00  // 65 x26y124 SB_BIG plane 1
00  // 66 x26y124 SB_DRIVE plane 2,1
00  // 67 x26y124 SB_BIG plane 2
00  // 68 x26y124 SB_BIG plane 2
00  // 69 x26y124 SB_BIG plane 3
00  // 70 x26y124 SB_BIG plane 3
00  // 71 x26y124 SB_DRIVE plane 4,3
00  // 72 x26y124 SB_BIG plane 4
00  // 73 x26y124 SB_BIG plane 4
00  // 74 x26y124 SB_BIG plane 5
00  // 75 x26y124 SB_BIG plane 5
00  // 76 x26y124 SB_DRIVE plane 6,5
00  // 77 x26y124 SB_BIG plane 6
00  // 78 x26y124 SB_BIG plane 6
00  // 79 x26y124 SB_BIG plane 7
00  // 80 x26y124 SB_BIG plane 7
00  // 81 x26y124 SB_DRIVE plane 8,7
00  // 82 x26y124 SB_BIG plane 8
00  // 83 x26y124 SB_BIG plane 8
00  // 84 x26y124 SB_BIG plane 9
00  // 85 x26y124 SB_BIG plane 9
02  // 86 x26y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x27y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 22BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3E // y_sel: 123
33 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 22C5
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x27y123 CPE[0]
00  //  1 x27y123 CPE[1]
00  //  2 x27y123 CPE[2]
00  //  3 x27y123 CPE[3]
00  //  4 x27y123 CPE[4]
00  //  5 x27y123 CPE[5]
00  //  6 x27y123 CPE[6]
00  //  7 x27y123 CPE[7]
00  //  8 x27y123 CPE[8]
00  //  9 x27y123 CPE[9]
00  // 10 x27y124 CPE[0]
00  // 11 x27y124 CPE[1]
00  // 12 x27y124 CPE[2]
00  // 13 x27y124 CPE[3]
00  // 14 x27y124 CPE[4]
00  // 15 x27y124 CPE[5]
00  // 16 x27y124 CPE[6]
00  // 17 x27y124 CPE[7]
00  // 18 x27y124 CPE[8]
00  // 19 x27y124 CPE[9]
00  // 20 x28y123 CPE[0]
00  // 21 x28y123 CPE[1]
00  // 22 x28y123 CPE[2]
00  // 23 x28y123 CPE[3]
00  // 24 x28y123 CPE[4]
00  // 25 x28y123 CPE[5]
00  // 26 x28y123 CPE[6]
00  // 27 x28y123 CPE[7]
00  // 28 x28y123 CPE[8]
00  // 29 x28y123 CPE[9]
00  // 30 x28y124 CPE[0]
00  // 31 x28y124 CPE[1]
00  // 32 x28y124 CPE[2]
00  // 33 x28y124 CPE[3]
00  // 34 x28y124 CPE[4]
00  // 35 x28y124 CPE[5]
00  // 36 x28y124 CPE[6]
00  // 37 x28y124 CPE[7]
00  // 38 x28y124 CPE[8]
00  // 39 x28y124 CPE[9]
00  // 40 x27y123 INMUX plane 2,1
00  // 41 x27y123 INMUX plane 4,3
00  // 42 x27y123 INMUX plane 6,5
00  // 43 x27y123 INMUX plane 8,7
00  // 44 x27y123 INMUX plane 10,9
00  // 45 x27y123 INMUX plane 12,11
00  // 46 x27y124 INMUX plane 2,1
00  // 47 x27y124 INMUX plane 4,3
00  // 48 x27y124 INMUX plane 6,5
00  // 49 x27y124 INMUX plane 8,7
00  // 50 x27y124 INMUX plane 10,9
00  // 51 x27y124 INMUX plane 12,11
00  // 52 x28y123 INMUX plane 2,1
00  // 53 x28y123 INMUX plane 4,3
00  // 54 x28y123 INMUX plane 6,5
00  // 55 x28y123 INMUX plane 8,7
00  // 56 x28y123 INMUX plane 10,9
00  // 57 x28y123 INMUX plane 12,11
00  // 58 x28y124 INMUX plane 2,1
00  // 59 x28y124 INMUX plane 4,3
00  // 60 x28y124 INMUX plane 6,5
00  // 61 x28y124 INMUX plane 8,7
00  // 62 x28y124 INMUX plane 10,9
00  // 63 x28y124 INMUX plane 12,11
00  // 64 x27y123 SB_BIG plane 1
00  // 65 x27y123 SB_BIG plane 1
00  // 66 x27y123 SB_DRIVE plane 2,1
00  // 67 x27y123 SB_BIG plane 2
00  // 68 x27y123 SB_BIG plane 2
00  // 69 x27y123 SB_BIG plane 3
00  // 70 x27y123 SB_BIG plane 3
00  // 71 x27y123 SB_DRIVE plane 4,3
00  // 72 x27y123 SB_BIG plane 4
00  // 73 x27y123 SB_BIG plane 4
00  // 74 x27y123 SB_BIG plane 5
00  // 75 x27y123 SB_BIG plane 5
00  // 76 x27y123 SB_DRIVE plane 6,5
00  // 77 x27y123 SB_BIG plane 6
00  // 78 x27y123 SB_BIG plane 6
00  // 79 x27y123 SB_BIG plane 7
00  // 80 x27y123 SB_BIG plane 7
00  // 81 x27y123 SB_DRIVE plane 8,7
00  // 82 x27y123 SB_BIG plane 8
00  // 83 x27y123 SB_BIG plane 8
00  // 84 x27y123 SB_BIG plane 9
00  // 85 x27y123 SB_BIG plane 9
02  // 86 x27y123 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x29y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2322     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3E // y_sel: 123
EB // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 232A
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x29y123 CPE[0]
00  //  1 x29y123 CPE[1]
00  //  2 x29y123 CPE[2]
00  //  3 x29y123 CPE[3]
00  //  4 x29y123 CPE[4]
00  //  5 x29y123 CPE[5]
00  //  6 x29y123 CPE[6]
00  //  7 x29y123 CPE[7]
00  //  8 x29y123 CPE[8]
00  //  9 x29y123 CPE[9]
00  // 10 x29y124 CPE[0]
00  // 11 x29y124 CPE[1]
00  // 12 x29y124 CPE[2]
00  // 13 x29y124 CPE[3]
00  // 14 x29y124 CPE[4]
00  // 15 x29y124 CPE[5]
00  // 16 x29y124 CPE[6]
00  // 17 x29y124 CPE[7]
00  // 18 x29y124 CPE[8]
00  // 19 x29y124 CPE[9]
00  // 20 x30y123 CPE[0]
00  // 21 x30y123 CPE[1]
00  // 22 x30y123 CPE[2]
00  // 23 x30y123 CPE[3]
00  // 24 x30y123 CPE[4]
00  // 25 x30y123 CPE[5]
00  // 26 x30y123 CPE[6]
00  // 27 x30y123 CPE[7]
00  // 28 x30y123 CPE[8]
00  // 29 x30y123 CPE[9]
00  // 30 x30y124 CPE[0]
00  // 31 x30y124 CPE[1]
00  // 32 x30y124 CPE[2]
00  // 33 x30y124 CPE[3]
00  // 34 x30y124 CPE[4]
00  // 35 x30y124 CPE[5]
00  // 36 x30y124 CPE[6]
00  // 37 x30y124 CPE[7]
00  // 38 x30y124 CPE[8]
00  // 39 x30y124 CPE[9]
00  // 40 x29y123 INMUX plane 2,1
00  // 41 x29y123 INMUX plane 4,3
00  // 42 x29y123 INMUX plane 6,5
00  // 43 x29y123 INMUX plane 8,7
00  // 44 x29y123 INMUX plane 10,9
00  // 45 x29y123 INMUX plane 12,11
00  // 46 x29y124 INMUX plane 2,1
00  // 47 x29y124 INMUX plane 4,3
00  // 48 x29y124 INMUX plane 6,5
00  // 49 x29y124 INMUX plane 8,7
00  // 50 x29y124 INMUX plane 10,9
00  // 51 x29y124 INMUX plane 12,11
00  // 52 x30y123 INMUX plane 2,1
00  // 53 x30y123 INMUX plane 4,3
00  // 54 x30y123 INMUX plane 6,5
00  // 55 x30y123 INMUX plane 8,7
00  // 56 x30y123 INMUX plane 10,9
00  // 57 x30y123 INMUX plane 12,11
00  // 58 x30y124 INMUX plane 2,1
00  // 59 x30y124 INMUX plane 4,3
00  // 60 x30y124 INMUX plane 6,5
00  // 61 x30y124 INMUX plane 8,7
00  // 62 x30y124 INMUX plane 10,9
00  // 63 x30y124 INMUX plane 12,11
00  // 64 x30y124 SB_BIG plane 1
00  // 65 x30y124 SB_BIG plane 1
00  // 66 x30y124 SB_DRIVE plane 2,1
00  // 67 x30y124 SB_BIG plane 2
00  // 68 x30y124 SB_BIG plane 2
00  // 69 x30y124 SB_BIG plane 3
00  // 70 x30y124 SB_BIG plane 3
00  // 71 x30y124 SB_DRIVE plane 4,3
00  // 72 x30y124 SB_BIG plane 4
00  // 73 x30y124 SB_BIG plane 4
00  // 74 x30y124 SB_BIG plane 5
00  // 75 x30y124 SB_BIG plane 5
00  // 76 x30y124 SB_DRIVE plane 6,5
00  // 77 x30y124 SB_BIG plane 6
00  // 78 x30y124 SB_BIG plane 6
00  // 79 x30y124 SB_BIG plane 7
00  // 80 x30y124 SB_BIG plane 7
00  // 81 x30y124 SB_DRIVE plane 8,7
00  // 82 x30y124 SB_BIG plane 8
00  // 83 x30y124 SB_BIG plane 8
00  // 84 x30y124 SB_BIG plane 9
00  // 85 x30y124 SB_BIG plane 9
02  // 86 x30y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x31y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2387     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3E // y_sel: 123
B2 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 238F
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x31y123 CPE[0]
00  //  1 x31y123 CPE[1]
00  //  2 x31y123 CPE[2]
00  //  3 x31y123 CPE[3]
00  //  4 x31y123 CPE[4]
00  //  5 x31y123 CPE[5]
00  //  6 x31y123 CPE[6]
00  //  7 x31y123 CPE[7]
00  //  8 x31y123 CPE[8]
00  //  9 x31y123 CPE[9]
00  // 10 x31y124 CPE[0]
00  // 11 x31y124 CPE[1]
00  // 12 x31y124 CPE[2]
00  // 13 x31y124 CPE[3]
00  // 14 x31y124 CPE[4]
00  // 15 x31y124 CPE[5]
00  // 16 x31y124 CPE[6]
00  // 17 x31y124 CPE[7]
00  // 18 x31y124 CPE[8]
00  // 19 x31y124 CPE[9]
00  // 20 x32y123 CPE[0]
00  // 21 x32y123 CPE[1]
00  // 22 x32y123 CPE[2]
00  // 23 x32y123 CPE[3]
00  // 24 x32y123 CPE[4]
00  // 25 x32y123 CPE[5]
00  // 26 x32y123 CPE[6]
00  // 27 x32y123 CPE[7]
00  // 28 x32y123 CPE[8]
00  // 29 x32y123 CPE[9]
00  // 30 x32y124 CPE[0]
00  // 31 x32y124 CPE[1]
00  // 32 x32y124 CPE[2]
00  // 33 x32y124 CPE[3]
00  // 34 x32y124 CPE[4]
00  // 35 x32y124 CPE[5]
00  // 36 x32y124 CPE[6]
00  // 37 x32y124 CPE[7]
00  // 38 x32y124 CPE[8]
00  // 39 x32y124 CPE[9]
00  // 40 x31y123 INMUX plane 2,1
00  // 41 x31y123 INMUX plane 4,3
00  // 42 x31y123 INMUX plane 6,5
00  // 43 x31y123 INMUX plane 8,7
00  // 44 x31y123 INMUX plane 10,9
00  // 45 x31y123 INMUX plane 12,11
00  // 46 x31y124 INMUX plane 2,1
00  // 47 x31y124 INMUX plane 4,3
00  // 48 x31y124 INMUX plane 6,5
00  // 49 x31y124 INMUX plane 8,7
00  // 50 x31y124 INMUX plane 10,9
00  // 51 x31y124 INMUX plane 12,11
00  // 52 x32y123 INMUX plane 2,1
00  // 53 x32y123 INMUX plane 4,3
00  // 54 x32y123 INMUX plane 6,5
00  // 55 x32y123 INMUX plane 8,7
00  // 56 x32y123 INMUX plane 10,9
00  // 57 x32y123 INMUX plane 12,11
00  // 58 x32y124 INMUX plane 2,1
00  // 59 x32y124 INMUX plane 4,3
00  // 60 x32y124 INMUX plane 6,5
00  // 61 x32y124 INMUX plane 8,7
00  // 62 x32y124 INMUX plane 10,9
00  // 63 x32y124 INMUX plane 12,11
00  // 64 x31y123 SB_BIG plane 1
00  // 65 x31y123 SB_BIG plane 1
00  // 66 x31y123 SB_DRIVE plane 2,1
00  // 67 x31y123 SB_BIG plane 2
00  // 68 x31y123 SB_BIG plane 2
00  // 69 x31y123 SB_BIG plane 3
00  // 70 x31y123 SB_BIG plane 3
00  // 71 x31y123 SB_DRIVE plane 4,3
00  // 72 x31y123 SB_BIG plane 4
00  // 73 x31y123 SB_BIG plane 4
00  // 74 x31y123 SB_BIG plane 5
00  // 75 x31y123 SB_BIG plane 5
00  // 76 x31y123 SB_DRIVE plane 6,5
00  // 77 x31y123 SB_BIG plane 6
00  // 78 x31y123 SB_BIG plane 6
00  // 79 x31y123 SB_BIG plane 7
00  // 80 x31y123 SB_BIG plane 7
20  // 81 x31y123 SB_DRIVE plane 8,7
87 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x33y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 23E7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3E // y_sel: 123
6A // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 23EF
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x33y123 CPE[0]
00  //  1 x33y123 CPE[1]
00  //  2 x33y123 CPE[2]
00  //  3 x33y123 CPE[3]
00  //  4 x33y123 CPE[4]
00  //  5 x33y123 CPE[5]
00  //  6 x33y123 CPE[6]
00  //  7 x33y123 CPE[7]
00  //  8 x33y123 CPE[8]
00  //  9 x33y123 CPE[9]
00  // 10 x33y124 CPE[0]
00  // 11 x33y124 CPE[1]
00  // 12 x33y124 CPE[2]
00  // 13 x33y124 CPE[3]
00  // 14 x33y124 CPE[4]
00  // 15 x33y124 CPE[5]
00  // 16 x33y124 CPE[6]
00  // 17 x33y124 CPE[7]
00  // 18 x33y124 CPE[8]
00  // 19 x33y124 CPE[9]
00  // 20 x34y123 CPE[0]
00  // 21 x34y123 CPE[1]
00  // 22 x34y123 CPE[2]
00  // 23 x34y123 CPE[3]
00  // 24 x34y123 CPE[4]
00  // 25 x34y123 CPE[5]
00  // 26 x34y123 CPE[6]
00  // 27 x34y123 CPE[7]
00  // 28 x34y123 CPE[8]
00  // 29 x34y123 CPE[9]
00  // 30 x34y124 CPE[0]
00  // 31 x34y124 CPE[1]
00  // 32 x34y124 CPE[2]
00  // 33 x34y124 CPE[3]
00  // 34 x34y124 CPE[4]
00  // 35 x34y124 CPE[5]
00  // 36 x34y124 CPE[6]
00  // 37 x34y124 CPE[7]
00  // 38 x34y124 CPE[8]
00  // 39 x34y124 CPE[9]
00  // 40 x33y123 INMUX plane 2,1
00  // 41 x33y123 INMUX plane 4,3
00  // 42 x33y123 INMUX plane 6,5
00  // 43 x33y123 INMUX plane 8,7
00  // 44 x33y123 INMUX plane 10,9
00  // 45 x33y123 INMUX plane 12,11
00  // 46 x33y124 INMUX plane 2,1
00  // 47 x33y124 INMUX plane 4,3
00  // 48 x33y124 INMUX plane 6,5
00  // 49 x33y124 INMUX plane 8,7
00  // 50 x33y124 INMUX plane 10,9
00  // 51 x33y124 INMUX plane 12,11
00  // 52 x34y123 INMUX plane 2,1
00  // 53 x34y123 INMUX plane 4,3
00  // 54 x34y123 INMUX plane 6,5
00  // 55 x34y123 INMUX plane 8,7
00  // 56 x34y123 INMUX plane 10,9
00  // 57 x34y123 INMUX plane 12,11
00  // 58 x34y124 INMUX plane 2,1
00  // 59 x34y124 INMUX plane 4,3
00  // 60 x34y124 INMUX plane 6,5
00  // 61 x34y124 INMUX plane 8,7
00  // 62 x34y124 INMUX plane 10,9
00  // 63 x34y124 INMUX plane 12,11
00  // 64 x34y124 SB_BIG plane 1
00  // 65 x34y124 SB_BIG plane 1
00  // 66 x34y124 SB_DRIVE plane 2,1
00  // 67 x34y124 SB_BIG plane 2
00  // 68 x34y124 SB_BIG plane 2
00  // 69 x34y124 SB_BIG plane 3
00  // 70 x34y124 SB_BIG plane 3
00  // 71 x34y124 SB_DRIVE plane 4,3
00  // 72 x34y124 SB_BIG plane 4
00  // 73 x34y124 SB_BIG plane 4
00  // 74 x34y124 SB_BIG plane 5
00  // 75 x34y124 SB_BIG plane 5
00  // 76 x34y124 SB_DRIVE plane 6,5
00  // 77 x34y124 SB_BIG plane 6
00  // 78 x34y124 SB_BIG plane 6
00  // 79 x34y124 SB_BIG plane 7
00  // 80 x34y124 SB_BIG plane 7
00  // 81 x34y124 SB_DRIVE plane 8,7
00  // 82 x34y124 SB_BIG plane 8
00  // 83 x34y124 SB_BIG plane 8
00  // 84 x34y124 SB_BIG plane 9
00  // 85 x34y124 SB_BIG plane 9
02  // 86 x34y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x35y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 244C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3E // y_sel: 123
02 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2454
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x35y123 CPE[0]
00  //  1 x35y123 CPE[1]
00  //  2 x35y123 CPE[2]
00  //  3 x35y123 CPE[3]
00  //  4 x35y123 CPE[4]
00  //  5 x35y123 CPE[5]
00  //  6 x35y123 CPE[6]
00  //  7 x35y123 CPE[7]
00  //  8 x35y123 CPE[8]
00  //  9 x35y123 CPE[9]
00  // 10 x35y124 CPE[0]
00  // 11 x35y124 CPE[1]
00  // 12 x35y124 CPE[2]
00  // 13 x35y124 CPE[3]
00  // 14 x35y124 CPE[4]
00  // 15 x35y124 CPE[5]
00  // 16 x35y124 CPE[6]
00  // 17 x35y124 CPE[7]
00  // 18 x35y124 CPE[8]
00  // 19 x35y124 CPE[9]
00  // 20 x36y123 CPE[0]
00  // 21 x36y123 CPE[1]
00  // 22 x36y123 CPE[2]
00  // 23 x36y123 CPE[3]
00  // 24 x36y123 CPE[4]
00  // 25 x36y123 CPE[5]
00  // 26 x36y123 CPE[6]
00  // 27 x36y123 CPE[7]
00  // 28 x36y123 CPE[8]
00  // 29 x36y123 CPE[9]
00  // 30 x36y124 CPE[0]
00  // 31 x36y124 CPE[1]
00  // 32 x36y124 CPE[2]
00  // 33 x36y124 CPE[3]
00  // 34 x36y124 CPE[4]
00  // 35 x36y124 CPE[5]
00  // 36 x36y124 CPE[6]
00  // 37 x36y124 CPE[7]
00  // 38 x36y124 CPE[8]
00  // 39 x36y124 CPE[9]
00  // 40 x35y123 INMUX plane 2,1
00  // 41 x35y123 INMUX plane 4,3
00  // 42 x35y123 INMUX plane 6,5
00  // 43 x35y123 INMUX plane 8,7
00  // 44 x35y123 INMUX plane 10,9
00  // 45 x35y123 INMUX plane 12,11
00  // 46 x35y124 INMUX plane 2,1
00  // 47 x35y124 INMUX plane 4,3
00  // 48 x35y124 INMUX plane 6,5
00  // 49 x35y124 INMUX plane 8,7
00  // 50 x35y124 INMUX plane 10,9
00  // 51 x35y124 INMUX plane 12,11
00  // 52 x36y123 INMUX plane 2,1
00  // 53 x36y123 INMUX plane 4,3
00  // 54 x36y123 INMUX plane 6,5
00  // 55 x36y123 INMUX plane 8,7
00  // 56 x36y123 INMUX plane 10,9
00  // 57 x36y123 INMUX plane 12,11
00  // 58 x36y124 INMUX plane 2,1
00  // 59 x36y124 INMUX plane 4,3
00  // 60 x36y124 INMUX plane 6,5
00  // 61 x36y124 INMUX plane 8,7
00  // 62 x36y124 INMUX plane 10,9
00  // 63 x36y124 INMUX plane 12,11
00  // 64 x35y123 SB_BIG plane 1
00  // 65 x35y123 SB_BIG plane 1
00  // 66 x35y123 SB_DRIVE plane 2,1
00  // 67 x35y123 SB_BIG plane 2
00  // 68 x35y123 SB_BIG plane 2
00  // 69 x35y123 SB_BIG plane 3
00  // 70 x35y123 SB_BIG plane 3
00  // 71 x35y123 SB_DRIVE plane 4,3
00  // 72 x35y123 SB_BIG plane 4
00  // 73 x35y123 SB_BIG plane 4
00  // 74 x35y123 SB_BIG plane 5
00  // 75 x35y123 SB_BIG plane 5
00  // 76 x35y123 SB_DRIVE plane 6,5
00  // 77 x35y123 SB_BIG plane 6
00  // 78 x35y123 SB_BIG plane 6
00  // 79 x35y123 SB_BIG plane 7
00  // 80 x35y123 SB_BIG plane 7
00  // 81 x35y123 SB_DRIVE plane 8,7
00  // 82 x35y123 SB_BIG plane 8
00  // 83 x35y123 SB_BIG plane 8
00  // 84 x35y123 SB_BIG plane 9
00  // 85 x35y123 SB_BIG plane 9
02  // 86 x35y123 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x37y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 24B1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3E // y_sel: 123
DA // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 24B9
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x37y123 CPE[0]
00  //  1 x37y123 CPE[1]
00  //  2 x37y123 CPE[2]
00  //  3 x37y123 CPE[3]
00  //  4 x37y123 CPE[4]
00  //  5 x37y123 CPE[5]
00  //  6 x37y123 CPE[6]
00  //  7 x37y123 CPE[7]
00  //  8 x37y123 CPE[8]
00  //  9 x37y123 CPE[9]
00  // 10 x37y124 CPE[0]
00  // 11 x37y124 CPE[1]
00  // 12 x37y124 CPE[2]
00  // 13 x37y124 CPE[3]
00  // 14 x37y124 CPE[4]
00  // 15 x37y124 CPE[5]
00  // 16 x37y124 CPE[6]
00  // 17 x37y124 CPE[7]
00  // 18 x37y124 CPE[8]
00  // 19 x37y124 CPE[9]
00  // 20 x38y123 CPE[0]
00  // 21 x38y123 CPE[1]
00  // 22 x38y123 CPE[2]
00  // 23 x38y123 CPE[3]
00  // 24 x38y123 CPE[4]
00  // 25 x38y123 CPE[5]
00  // 26 x38y123 CPE[6]
00  // 27 x38y123 CPE[7]
00  // 28 x38y123 CPE[8]
00  // 29 x38y123 CPE[9]
00  // 30 x38y124 CPE[0]
00  // 31 x38y124 CPE[1]
00  // 32 x38y124 CPE[2]
00  // 33 x38y124 CPE[3]
00  // 34 x38y124 CPE[4]
00  // 35 x38y124 CPE[5]
00  // 36 x38y124 CPE[6]
00  // 37 x38y124 CPE[7]
00  // 38 x38y124 CPE[8]
00  // 39 x38y124 CPE[9]
00  // 40 x37y123 INMUX plane 2,1
00  // 41 x37y123 INMUX plane 4,3
00  // 42 x37y123 INMUX plane 6,5
00  // 43 x37y123 INMUX plane 8,7
00  // 44 x37y123 INMUX plane 10,9
00  // 45 x37y123 INMUX plane 12,11
00  // 46 x37y124 INMUX plane 2,1
00  // 47 x37y124 INMUX plane 4,3
00  // 48 x37y124 INMUX plane 6,5
00  // 49 x37y124 INMUX plane 8,7
00  // 50 x37y124 INMUX plane 10,9
00  // 51 x37y124 INMUX plane 12,11
00  // 52 x38y123 INMUX plane 2,1
00  // 53 x38y123 INMUX plane 4,3
00  // 54 x38y123 INMUX plane 6,5
00  // 55 x38y123 INMUX plane 8,7
00  // 56 x38y123 INMUX plane 10,9
00  // 57 x38y123 INMUX plane 12,11
00  // 58 x38y124 INMUX plane 2,1
00  // 59 x38y124 INMUX plane 4,3
00  // 60 x38y124 INMUX plane 6,5
00  // 61 x38y124 INMUX plane 8,7
00  // 62 x38y124 INMUX plane 10,9
00  // 63 x38y124 INMUX plane 12,11
00  // 64 x38y124 SB_BIG plane 1
00  // 65 x38y124 SB_BIG plane 1
00  // 66 x38y124 SB_DRIVE plane 2,1
00  // 67 x38y124 SB_BIG plane 2
00  // 68 x38y124 SB_BIG plane 2
00  // 69 x38y124 SB_BIG plane 3
00  // 70 x38y124 SB_BIG plane 3
00  // 71 x38y124 SB_DRIVE plane 4,3
00  // 72 x38y124 SB_BIG plane 4
00  // 73 x38y124 SB_BIG plane 4
00  // 74 x38y124 SB_BIG plane 5
00  // 75 x38y124 SB_BIG plane 5
00  // 76 x38y124 SB_DRIVE plane 6,5
00  // 77 x38y124 SB_BIG plane 6
00  // 78 x38y124 SB_BIG plane 6
00  // 79 x38y124 SB_BIG plane 7
00  // 80 x38y124 SB_BIG plane 7
00  // 81 x38y124 SB_DRIVE plane 8,7
00  // 82 x38y124 SB_BIG plane 8
00  // 83 x38y124 SB_BIG plane 8
00  // 84 x38y124 SB_BIG plane 9
00  // 85 x38y124 SB_BIG plane 9
02  // 86 x38y124 SB_DRIVE plane 10,9
00  // 87 x38y124 SB_BIG plane 10
00  // 88 x38y124 SB_BIG plane 10
00  // 89 x38y124 SB_BIG plane 11
00  // 90 x38y124 SB_BIG plane 11
02  // 91 x38y124 SB_DRIVE plane 12,11
96 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x39y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 251B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3E // y_sel: 123
D2 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2523
5C // Length: 92
74 // -- CRC low byte
A0 // -- CRC high byte
00  //  0 x39y123 CPE[0]
00  //  1 x39y123 CPE[1]
00  //  2 x39y123 CPE[2]
00  //  3 x39y123 CPE[3]
00  //  4 x39y123 CPE[4]
00  //  5 x39y123 CPE[5]
00  //  6 x39y123 CPE[6]
00  //  7 x39y123 CPE[7]
00  //  8 x39y123 CPE[8]
00  //  9 x39y123 CPE[9]
00  // 10 x39y124 CPE[0]
00  // 11 x39y124 CPE[1]
00  // 12 x39y124 CPE[2]
00  // 13 x39y124 CPE[3]
00  // 14 x39y124 CPE[4]
00  // 15 x39y124 CPE[5]
00  // 16 x39y124 CPE[6]
00  // 17 x39y124 CPE[7]
00  // 18 x39y124 CPE[8]
00  // 19 x39y124 CPE[9]
00  // 20 x40y123 CPE[0]
00  // 21 x40y123 CPE[1]
00  // 22 x40y123 CPE[2]
00  // 23 x40y123 CPE[3]
00  // 24 x40y123 CPE[4]
00  // 25 x40y123 CPE[5]
00  // 26 x40y123 CPE[6]
00  // 27 x40y123 CPE[7]
00  // 28 x40y123 CPE[8]
00  // 29 x40y123 CPE[9]
00  // 30 x40y124 CPE[0]
00  // 31 x40y124 CPE[1]
00  // 32 x40y124 CPE[2]
00  // 33 x40y124 CPE[3]
00  // 34 x40y124 CPE[4]
00  // 35 x40y124 CPE[5]
00  // 36 x40y124 CPE[6]
00  // 37 x40y124 CPE[7]
00  // 38 x40y124 CPE[8]
00  // 39 x40y124 CPE[9]
00  // 40 x39y123 INMUX plane 2,1
00  // 41 x39y123 INMUX plane 4,3
00  // 42 x39y123 INMUX plane 6,5
00  // 43 x39y123 INMUX plane 8,7
00  // 44 x39y123 INMUX plane 10,9
00  // 45 x39y123 INMUX plane 12,11
00  // 46 x39y124 INMUX plane 2,1
00  // 47 x39y124 INMUX plane 4,3
00  // 48 x39y124 INMUX plane 6,5
00  // 49 x39y124 INMUX plane 8,7
00  // 50 x39y124 INMUX plane 10,9
00  // 51 x39y124 INMUX plane 12,11
00  // 52 x40y123 INMUX plane 2,1
00  // 53 x40y123 INMUX plane 4,3
00  // 54 x40y123 INMUX plane 6,5
00  // 55 x40y123 INMUX plane 8,7
00  // 56 x40y123 INMUX plane 10,9
00  // 57 x40y123 INMUX plane 12,11
00  // 58 x40y124 INMUX plane 2,1
00  // 59 x40y124 INMUX plane 4,3
00  // 60 x40y124 INMUX plane 6,5
00  // 61 x40y124 INMUX plane 8,7
00  // 62 x40y124 INMUX plane 10,9
00  // 63 x40y124 INMUX plane 12,11
00  // 64 x39y123 SB_BIG plane 1
00  // 65 x39y123 SB_BIG plane 1
00  // 66 x39y123 SB_DRIVE plane 2,1
00  // 67 x39y123 SB_BIG plane 2
00  // 68 x39y123 SB_BIG plane 2
00  // 69 x39y123 SB_BIG plane 3
00  // 70 x39y123 SB_BIG plane 3
00  // 71 x39y123 SB_DRIVE plane 4,3
00  // 72 x39y123 SB_BIG plane 4
00  // 73 x39y123 SB_BIG plane 4
00  // 74 x39y123 SB_BIG plane 5
00  // 75 x39y123 SB_BIG plane 5
00  // 76 x39y123 SB_DRIVE plane 6,5
00  // 77 x39y123 SB_BIG plane 6
00  // 78 x39y123 SB_BIG plane 6
00  // 79 x39y123 SB_BIG plane 7
00  // 80 x39y123 SB_BIG plane 7
00  // 81 x39y123 SB_DRIVE plane 8,7
00  // 82 x39y123 SB_BIG plane 8
00  // 83 x39y123 SB_BIG plane 8
00  // 84 x39y123 SB_BIG plane 9
00  // 85 x39y123 SB_BIG plane 9
02  // 86 x39y123 SB_DRIVE plane 10,9
00  // 87 x39y123 SB_BIG plane 10
00  // 88 x39y123 SB_BIG plane 10
00  // 89 x39y123 SB_BIG plane 11
00  // 90 x39y123 SB_BIG plane 11
02  // 91 x39y123 SB_DRIVE plane 12,11
96 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x41y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2585     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3E // y_sel: 123
0A // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 258D
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x41y123 CPE[0]
00  //  1 x41y123 CPE[1]
00  //  2 x41y123 CPE[2]
00  //  3 x41y123 CPE[3]
00  //  4 x41y123 CPE[4]
00  //  5 x41y123 CPE[5]
00  //  6 x41y123 CPE[6]
00  //  7 x41y123 CPE[7]
00  //  8 x41y123 CPE[8]
00  //  9 x41y123 CPE[9]
00  // 10 x41y124 CPE[0]
00  // 11 x41y124 CPE[1]
00  // 12 x41y124 CPE[2]
00  // 13 x41y124 CPE[3]
00  // 14 x41y124 CPE[4]
00  // 15 x41y124 CPE[5]
00  // 16 x41y124 CPE[6]
00  // 17 x41y124 CPE[7]
00  // 18 x41y124 CPE[8]
00  // 19 x41y124 CPE[9]
00  // 20 x42y123 CPE[0]
00  // 21 x42y123 CPE[1]
00  // 22 x42y123 CPE[2]
00  // 23 x42y123 CPE[3]
00  // 24 x42y123 CPE[4]
00  // 25 x42y123 CPE[5]
00  // 26 x42y123 CPE[6]
00  // 27 x42y123 CPE[7]
00  // 28 x42y123 CPE[8]
00  // 29 x42y123 CPE[9]
00  // 30 x42y124 CPE[0]
00  // 31 x42y124 CPE[1]
00  // 32 x42y124 CPE[2]
00  // 33 x42y124 CPE[3]
00  // 34 x42y124 CPE[4]
00  // 35 x42y124 CPE[5]
00  // 36 x42y124 CPE[6]
00  // 37 x42y124 CPE[7]
00  // 38 x42y124 CPE[8]
00  // 39 x42y124 CPE[9]
00  // 40 x41y123 INMUX plane 2,1
00  // 41 x41y123 INMUX plane 4,3
00  // 42 x41y123 INMUX plane 6,5
00  // 43 x41y123 INMUX plane 8,7
00  // 44 x41y123 INMUX plane 10,9
00  // 45 x41y123 INMUX plane 12,11
00  // 46 x41y124 INMUX plane 2,1
00  // 47 x41y124 INMUX plane 4,3
00  // 48 x41y124 INMUX plane 6,5
00  // 49 x41y124 INMUX plane 8,7
00  // 50 x41y124 INMUX plane 10,9
00  // 51 x41y124 INMUX plane 12,11
00  // 52 x42y123 INMUX plane 2,1
00  // 53 x42y123 INMUX plane 4,3
00  // 54 x42y123 INMUX plane 6,5
00  // 55 x42y123 INMUX plane 8,7
00  // 56 x42y123 INMUX plane 10,9
00  // 57 x42y123 INMUX plane 12,11
00  // 58 x42y124 INMUX plane 2,1
00  // 59 x42y124 INMUX plane 4,3
00  // 60 x42y124 INMUX plane 6,5
00  // 61 x42y124 INMUX plane 8,7
00  // 62 x42y124 INMUX plane 10,9
00  // 63 x42y124 INMUX plane 12,11
00  // 64 x42y124 SB_BIG plane 1
00  // 65 x42y124 SB_BIG plane 1
00  // 66 x42y124 SB_DRIVE plane 2,1
00  // 67 x42y124 SB_BIG plane 2
00  // 68 x42y124 SB_BIG plane 2
00  // 69 x42y124 SB_BIG plane 3
00  // 70 x42y124 SB_BIG plane 3
00  // 71 x42y124 SB_DRIVE plane 4,3
00  // 72 x42y124 SB_BIG plane 4
00  // 73 x42y124 SB_BIG plane 4
00  // 74 x42y124 SB_BIG plane 5
00  // 75 x42y124 SB_BIG plane 5
00  // 76 x42y124 SB_DRIVE plane 6,5
00  // 77 x42y124 SB_BIG plane 6
00  // 78 x42y124 SB_BIG plane 6
00  // 79 x42y124 SB_BIG plane 7
00  // 80 x42y124 SB_BIG plane 7
00  // 81 x42y124 SB_DRIVE plane 8,7
00  // 82 x42y124 SB_BIG plane 8
00  // 83 x42y124 SB_BIG plane 8
00  // 84 x42y124 SB_BIG plane 9
00  // 85 x42y124 SB_BIG plane 9
02  // 86 x42y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x43y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 25EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3E // y_sel: 123
62 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 25F2
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x43y123 CPE[0]
00  //  1 x43y123 CPE[1]
00  //  2 x43y123 CPE[2]
00  //  3 x43y123 CPE[3]
00  //  4 x43y123 CPE[4]
00  //  5 x43y123 CPE[5]
00  //  6 x43y123 CPE[6]
00  //  7 x43y123 CPE[7]
00  //  8 x43y123 CPE[8]
00  //  9 x43y123 CPE[9]
00  // 10 x43y124 CPE[0]
00  // 11 x43y124 CPE[1]
00  // 12 x43y124 CPE[2]
00  // 13 x43y124 CPE[3]
00  // 14 x43y124 CPE[4]
00  // 15 x43y124 CPE[5]
00  // 16 x43y124 CPE[6]
00  // 17 x43y124 CPE[7]
00  // 18 x43y124 CPE[8]
00  // 19 x43y124 CPE[9]
00  // 20 x44y123 CPE[0]
00  // 21 x44y123 CPE[1]
00  // 22 x44y123 CPE[2]
00  // 23 x44y123 CPE[3]
00  // 24 x44y123 CPE[4]
00  // 25 x44y123 CPE[5]
00  // 26 x44y123 CPE[6]
00  // 27 x44y123 CPE[7]
00  // 28 x44y123 CPE[8]
00  // 29 x44y123 CPE[9]
00  // 30 x44y124 CPE[0]
00  // 31 x44y124 CPE[1]
00  // 32 x44y124 CPE[2]
00  // 33 x44y124 CPE[3]
00  // 34 x44y124 CPE[4]
00  // 35 x44y124 CPE[5]
00  // 36 x44y124 CPE[6]
00  // 37 x44y124 CPE[7]
00  // 38 x44y124 CPE[8]
00  // 39 x44y124 CPE[9]
00  // 40 x43y123 INMUX plane 2,1
00  // 41 x43y123 INMUX plane 4,3
00  // 42 x43y123 INMUX plane 6,5
00  // 43 x43y123 INMUX plane 8,7
00  // 44 x43y123 INMUX plane 10,9
00  // 45 x43y123 INMUX plane 12,11
00  // 46 x43y124 INMUX plane 2,1
00  // 47 x43y124 INMUX plane 4,3
00  // 48 x43y124 INMUX plane 6,5
00  // 49 x43y124 INMUX plane 8,7
00  // 50 x43y124 INMUX plane 10,9
00  // 51 x43y124 INMUX plane 12,11
00  // 52 x44y123 INMUX plane 2,1
00  // 53 x44y123 INMUX plane 4,3
00  // 54 x44y123 INMUX plane 6,5
00  // 55 x44y123 INMUX plane 8,7
00  // 56 x44y123 INMUX plane 10,9
00  // 57 x44y123 INMUX plane 12,11
00  // 58 x44y124 INMUX plane 2,1
00  // 59 x44y124 INMUX plane 4,3
00  // 60 x44y124 INMUX plane 6,5
00  // 61 x44y124 INMUX plane 8,7
00  // 62 x44y124 INMUX plane 10,9
00  // 63 x44y124 INMUX plane 12,11
00  // 64 x43y123 SB_BIG plane 1
00  // 65 x43y123 SB_BIG plane 1
00  // 66 x43y123 SB_DRIVE plane 2,1
00  // 67 x43y123 SB_BIG plane 2
00  // 68 x43y123 SB_BIG plane 2
00  // 69 x43y123 SB_BIG plane 3
00  // 70 x43y123 SB_BIG plane 3
00  // 71 x43y123 SB_DRIVE plane 4,3
00  // 72 x43y123 SB_BIG plane 4
00  // 73 x43y123 SB_BIG plane 4
00  // 74 x43y123 SB_BIG plane 5
00  // 75 x43y123 SB_BIG plane 5
00  // 76 x43y123 SB_DRIVE plane 6,5
00  // 77 x43y123 SB_BIG plane 6
00  // 78 x43y123 SB_BIG plane 6
00  // 79 x43y123 SB_BIG plane 7
00  // 80 x43y123 SB_BIG plane 7
00  // 81 x43y123 SB_DRIVE plane 8,7
00  // 82 x43y123 SB_BIG plane 8
00  // 83 x43y123 SB_BIG plane 8
00  // 84 x43y123 SB_BIG plane 9
00  // 85 x43y123 SB_BIG plane 9
02  // 86 x43y123 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x45y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 264F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3E // y_sel: 123
BA // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2657
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x45y123 CPE[0]
00  //  1 x45y123 CPE[1]
00  //  2 x45y123 CPE[2]
00  //  3 x45y123 CPE[3]
00  //  4 x45y123 CPE[4]
00  //  5 x45y123 CPE[5]
00  //  6 x45y123 CPE[6]
00  //  7 x45y123 CPE[7]
00  //  8 x45y123 CPE[8]
00  //  9 x45y123 CPE[9]
00  // 10 x45y124 CPE[0]
00  // 11 x45y124 CPE[1]
00  // 12 x45y124 CPE[2]
00  // 13 x45y124 CPE[3]
00  // 14 x45y124 CPE[4]
00  // 15 x45y124 CPE[5]
00  // 16 x45y124 CPE[6]
00  // 17 x45y124 CPE[7]
00  // 18 x45y124 CPE[8]
00  // 19 x45y124 CPE[9]
00  // 20 x46y123 CPE[0]
00  // 21 x46y123 CPE[1]
00  // 22 x46y123 CPE[2]
00  // 23 x46y123 CPE[3]
00  // 24 x46y123 CPE[4]
00  // 25 x46y123 CPE[5]
00  // 26 x46y123 CPE[6]
00  // 27 x46y123 CPE[7]
00  // 28 x46y123 CPE[8]
00  // 29 x46y123 CPE[9]
00  // 30 x46y124 CPE[0]
00  // 31 x46y124 CPE[1]
00  // 32 x46y124 CPE[2]
00  // 33 x46y124 CPE[3]
00  // 34 x46y124 CPE[4]
00  // 35 x46y124 CPE[5]
00  // 36 x46y124 CPE[6]
00  // 37 x46y124 CPE[7]
00  // 38 x46y124 CPE[8]
00  // 39 x46y124 CPE[9]
00  // 40 x45y123 INMUX plane 2,1
00  // 41 x45y123 INMUX plane 4,3
00  // 42 x45y123 INMUX plane 6,5
00  // 43 x45y123 INMUX plane 8,7
00  // 44 x45y123 INMUX plane 10,9
00  // 45 x45y123 INMUX plane 12,11
00  // 46 x45y124 INMUX plane 2,1
00  // 47 x45y124 INMUX plane 4,3
00  // 48 x45y124 INMUX plane 6,5
00  // 49 x45y124 INMUX plane 8,7
00  // 50 x45y124 INMUX plane 10,9
00  // 51 x45y124 INMUX plane 12,11
00  // 52 x46y123 INMUX plane 2,1
00  // 53 x46y123 INMUX plane 4,3
00  // 54 x46y123 INMUX plane 6,5
00  // 55 x46y123 INMUX plane 8,7
00  // 56 x46y123 INMUX plane 10,9
00  // 57 x46y123 INMUX plane 12,11
00  // 58 x46y124 INMUX plane 2,1
00  // 59 x46y124 INMUX plane 4,3
00  // 60 x46y124 INMUX plane 6,5
00  // 61 x46y124 INMUX plane 8,7
00  // 62 x46y124 INMUX plane 10,9
00  // 63 x46y124 INMUX plane 12,11
00  // 64 x46y124 SB_BIG plane 1
00  // 65 x46y124 SB_BIG plane 1
00  // 66 x46y124 SB_DRIVE plane 2,1
00  // 67 x46y124 SB_BIG plane 2
00  // 68 x46y124 SB_BIG plane 2
00  // 69 x46y124 SB_BIG plane 3
00  // 70 x46y124 SB_BIG plane 3
00  // 71 x46y124 SB_DRIVE plane 4,3
00  // 72 x46y124 SB_BIG plane 4
00  // 73 x46y124 SB_BIG plane 4
00  // 74 x46y124 SB_BIG plane 5
00  // 75 x46y124 SB_BIG plane 5
00  // 76 x46y124 SB_DRIVE plane 6,5
00  // 77 x46y124 SB_BIG plane 6
00  // 78 x46y124 SB_BIG plane 6
00  // 79 x46y124 SB_BIG plane 7
00  // 80 x46y124 SB_BIG plane 7
00  // 81 x46y124 SB_DRIVE plane 8,7
00  // 82 x46y124 SB_BIG plane 8
00  // 83 x46y124 SB_BIG plane 8
00  // 84 x46y124 SB_BIG plane 9
00  // 85 x46y124 SB_BIG plane 9
02  // 86 x46y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x47y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 26B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3E // y_sel: 123
72 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 26BC
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x47y123 CPE[0]
00  //  1 x47y123 CPE[1]
00  //  2 x47y123 CPE[2]
00  //  3 x47y123 CPE[3]
00  //  4 x47y123 CPE[4]
00  //  5 x47y123 CPE[5]
00  //  6 x47y123 CPE[6]
00  //  7 x47y123 CPE[7]
00  //  8 x47y123 CPE[8]
00  //  9 x47y123 CPE[9]
00  // 10 x47y124 CPE[0]
00  // 11 x47y124 CPE[1]
00  // 12 x47y124 CPE[2]
00  // 13 x47y124 CPE[3]
00  // 14 x47y124 CPE[4]
00  // 15 x47y124 CPE[5]
00  // 16 x47y124 CPE[6]
00  // 17 x47y124 CPE[7]
00  // 18 x47y124 CPE[8]
00  // 19 x47y124 CPE[9]
00  // 20 x48y123 CPE[0]
00  // 21 x48y123 CPE[1]
00  // 22 x48y123 CPE[2]
00  // 23 x48y123 CPE[3]
00  // 24 x48y123 CPE[4]
00  // 25 x48y123 CPE[5]
00  // 26 x48y123 CPE[6]
00  // 27 x48y123 CPE[7]
00  // 28 x48y123 CPE[8]
00  // 29 x48y123 CPE[9]
00  // 30 x48y124 CPE[0]
00  // 31 x48y124 CPE[1]
00  // 32 x48y124 CPE[2]
00  // 33 x48y124 CPE[3]
00  // 34 x48y124 CPE[4]
00  // 35 x48y124 CPE[5]
00  // 36 x48y124 CPE[6]
00  // 37 x48y124 CPE[7]
00  // 38 x48y124 CPE[8]
00  // 39 x48y124 CPE[9]
00  // 40 x47y123 INMUX plane 2,1
00  // 41 x47y123 INMUX plane 4,3
00  // 42 x47y123 INMUX plane 6,5
00  // 43 x47y123 INMUX plane 8,7
00  // 44 x47y123 INMUX plane 10,9
00  // 45 x47y123 INMUX plane 12,11
00  // 46 x47y124 INMUX plane 2,1
00  // 47 x47y124 INMUX plane 4,3
00  // 48 x47y124 INMUX plane 6,5
00  // 49 x47y124 INMUX plane 8,7
00  // 50 x47y124 INMUX plane 10,9
00  // 51 x47y124 INMUX plane 12,11
00  // 52 x48y123 INMUX plane 2,1
00  // 53 x48y123 INMUX plane 4,3
00  // 54 x48y123 INMUX plane 6,5
00  // 55 x48y123 INMUX plane 8,7
00  // 56 x48y123 INMUX plane 10,9
00  // 57 x48y123 INMUX plane 12,11
00  // 58 x48y124 INMUX plane 2,1
00  // 59 x48y124 INMUX plane 4,3
00  // 60 x48y124 INMUX plane 6,5
00  // 61 x48y124 INMUX plane 8,7
00  // 62 x48y124 INMUX plane 10,9
00  // 63 x48y124 INMUX plane 12,11
00  // 64 x47y123 SB_BIG plane 1
00  // 65 x47y123 SB_BIG plane 1
00  // 66 x47y123 SB_DRIVE plane 2,1
00  // 67 x47y123 SB_BIG plane 2
00  // 68 x47y123 SB_BIG plane 2
00  // 69 x47y123 SB_BIG plane 3
00  // 70 x47y123 SB_BIG plane 3
00  // 71 x47y123 SB_DRIVE plane 4,3
00  // 72 x47y123 SB_BIG plane 4
00  // 73 x47y123 SB_BIG plane 4
00  // 74 x47y123 SB_BIG plane 5
00  // 75 x47y123 SB_BIG plane 5
00  // 76 x47y123 SB_DRIVE plane 6,5
00  // 77 x47y123 SB_BIG plane 6
00  // 78 x47y123 SB_BIG plane 6
00  // 79 x47y123 SB_BIG plane 7
00  // 80 x47y123 SB_BIG plane 7
00  // 81 x47y123 SB_DRIVE plane 8,7
00  // 82 x47y123 SB_BIG plane 8
00  // 83 x47y123 SB_BIG plane 8
00  // 84 x47y123 SB_BIG plane 9
00  // 85 x47y123 SB_BIG plane 9
02  // 86 x47y123 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x49y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2719     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3E // y_sel: 123
AA // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2721
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x49y123 CPE[0]
00  //  1 x49y123 CPE[1]
00  //  2 x49y123 CPE[2]
00  //  3 x49y123 CPE[3]
00  //  4 x49y123 CPE[4]
00  //  5 x49y123 CPE[5]
00  //  6 x49y123 CPE[6]
00  //  7 x49y123 CPE[7]
00  //  8 x49y123 CPE[8]
00  //  9 x49y123 CPE[9]
00  // 10 x49y124 CPE[0]
00  // 11 x49y124 CPE[1]
00  // 12 x49y124 CPE[2]
00  // 13 x49y124 CPE[3]
00  // 14 x49y124 CPE[4]
00  // 15 x49y124 CPE[5]
00  // 16 x49y124 CPE[6]
00  // 17 x49y124 CPE[7]
00  // 18 x49y124 CPE[8]
00  // 19 x49y124 CPE[9]
00  // 20 x50y123 CPE[0]
00  // 21 x50y123 CPE[1]
00  // 22 x50y123 CPE[2]
00  // 23 x50y123 CPE[3]
00  // 24 x50y123 CPE[4]
00  // 25 x50y123 CPE[5]
00  // 26 x50y123 CPE[6]
00  // 27 x50y123 CPE[7]
00  // 28 x50y123 CPE[8]
00  // 29 x50y123 CPE[9]
00  // 30 x50y124 CPE[0]
00  // 31 x50y124 CPE[1]
00  // 32 x50y124 CPE[2]
00  // 33 x50y124 CPE[3]
00  // 34 x50y124 CPE[4]
00  // 35 x50y124 CPE[5]
00  // 36 x50y124 CPE[6]
00  // 37 x50y124 CPE[7]
00  // 38 x50y124 CPE[8]
00  // 39 x50y124 CPE[9]
00  // 40 x49y123 INMUX plane 2,1
00  // 41 x49y123 INMUX plane 4,3
00  // 42 x49y123 INMUX plane 6,5
00  // 43 x49y123 INMUX plane 8,7
00  // 44 x49y123 INMUX plane 10,9
00  // 45 x49y123 INMUX plane 12,11
00  // 46 x49y124 INMUX plane 2,1
00  // 47 x49y124 INMUX plane 4,3
00  // 48 x49y124 INMUX plane 6,5
00  // 49 x49y124 INMUX plane 8,7
00  // 50 x49y124 INMUX plane 10,9
00  // 51 x49y124 INMUX plane 12,11
00  // 52 x50y123 INMUX plane 2,1
00  // 53 x50y123 INMUX plane 4,3
00  // 54 x50y123 INMUX plane 6,5
00  // 55 x50y123 INMUX plane 8,7
00  // 56 x50y123 INMUX plane 10,9
00  // 57 x50y123 INMUX plane 12,11
00  // 58 x50y124 INMUX plane 2,1
00  // 59 x50y124 INMUX plane 4,3
00  // 60 x50y124 INMUX plane 6,5
00  // 61 x50y124 INMUX plane 8,7
00  // 62 x50y124 INMUX plane 10,9
00  // 63 x50y124 INMUX plane 12,11
00  // 64 x50y124 SB_BIG plane 1
00  // 65 x50y124 SB_BIG plane 1
00  // 66 x50y124 SB_DRIVE plane 2,1
00  // 67 x50y124 SB_BIG plane 2
00  // 68 x50y124 SB_BIG plane 2
00  // 69 x50y124 SB_BIG plane 3
00  // 70 x50y124 SB_BIG plane 3
00  // 71 x50y124 SB_DRIVE plane 4,3
00  // 72 x50y124 SB_BIG plane 4
00  // 73 x50y124 SB_BIG plane 4
00  // 74 x50y124 SB_BIG plane 5
00  // 75 x50y124 SB_BIG plane 5
00  // 76 x50y124 SB_DRIVE plane 6,5
00  // 77 x50y124 SB_BIG plane 6
00  // 78 x50y124 SB_BIG plane 6
00  // 79 x50y124 SB_BIG plane 7
00  // 80 x50y124 SB_BIG plane 7
00  // 81 x50y124 SB_DRIVE plane 8,7
00  // 82 x50y124 SB_BIG plane 8
00  // 83 x50y124 SB_BIG plane 8
00  // 84 x50y124 SB_BIG plane 9
00  // 85 x50y124 SB_BIG plane 9
02  // 86 x50y124 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x51y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 277E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3E // y_sel: 123
C2 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2786
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x51y123 CPE[0]
00  //  1 x51y123 CPE[1]
00  //  2 x51y123 CPE[2]
00  //  3 x51y123 CPE[3]
00  //  4 x51y123 CPE[4]
00  //  5 x51y123 CPE[5]
00  //  6 x51y123 CPE[6]
00  //  7 x51y123 CPE[7]
00  //  8 x51y123 CPE[8]
00  //  9 x51y123 CPE[9]
00  // 10 x51y124 CPE[0]
00  // 11 x51y124 CPE[1]
00  // 12 x51y124 CPE[2]
00  // 13 x51y124 CPE[3]
00  // 14 x51y124 CPE[4]
00  // 15 x51y124 CPE[5]
00  // 16 x51y124 CPE[6]
00  // 17 x51y124 CPE[7]
00  // 18 x51y124 CPE[8]
00  // 19 x51y124 CPE[9]
00  // 20 x52y123 CPE[0]
00  // 21 x52y123 CPE[1]
00  // 22 x52y123 CPE[2]
00  // 23 x52y123 CPE[3]
00  // 24 x52y123 CPE[4]
00  // 25 x52y123 CPE[5]
00  // 26 x52y123 CPE[6]
00  // 27 x52y123 CPE[7]
00  // 28 x52y123 CPE[8]
00  // 29 x52y123 CPE[9]
00  // 30 x52y124 CPE[0]
00  // 31 x52y124 CPE[1]
00  // 32 x52y124 CPE[2]
00  // 33 x52y124 CPE[3]
00  // 34 x52y124 CPE[4]
00  // 35 x52y124 CPE[5]
00  // 36 x52y124 CPE[6]
00  // 37 x52y124 CPE[7]
00  // 38 x52y124 CPE[8]
00  // 39 x52y124 CPE[9]
00  // 40 x51y123 INMUX plane 2,1
00  // 41 x51y123 INMUX plane 4,3
00  // 42 x51y123 INMUX plane 6,5
00  // 43 x51y123 INMUX plane 8,7
00  // 44 x51y123 INMUX plane 10,9
00  // 45 x51y123 INMUX plane 12,11
00  // 46 x51y124 INMUX plane 2,1
00  // 47 x51y124 INMUX plane 4,3
00  // 48 x51y124 INMUX plane 6,5
00  // 49 x51y124 INMUX plane 8,7
00  // 50 x51y124 INMUX plane 10,9
00  // 51 x51y124 INMUX plane 12,11
00  // 52 x52y123 INMUX plane 2,1
00  // 53 x52y123 INMUX plane 4,3
00  // 54 x52y123 INMUX plane 6,5
00  // 55 x52y123 INMUX plane 8,7
00  // 56 x52y123 INMUX plane 10,9
00  // 57 x52y123 INMUX plane 12,11
00  // 58 x52y124 INMUX plane 2,1
00  // 59 x52y124 INMUX plane 4,3
00  // 60 x52y124 INMUX plane 6,5
00  // 61 x52y124 INMUX plane 8,7
00  // 62 x52y124 INMUX plane 10,9
00  // 63 x52y124 INMUX plane 12,11
00  // 64 x51y123 SB_BIG plane 1
00  // 65 x51y123 SB_BIG plane 1
00  // 66 x51y123 SB_DRIVE plane 2,1
00  // 67 x51y123 SB_BIG plane 2
00  // 68 x51y123 SB_BIG plane 2
00  // 69 x51y123 SB_BIG plane 3
00  // 70 x51y123 SB_BIG plane 3
00  // 71 x51y123 SB_DRIVE plane 4,3
00  // 72 x51y123 SB_BIG plane 4
00  // 73 x51y123 SB_BIG plane 4
00  // 74 x51y123 SB_BIG plane 5
00  // 75 x51y123 SB_BIG plane 5
00  // 76 x51y123 SB_DRIVE plane 6,5
00  // 77 x51y123 SB_BIG plane 6
00  // 78 x51y123 SB_BIG plane 6
00  // 79 x51y123 SB_BIG plane 7
00  // 80 x51y123 SB_BIG plane 7
00  // 81 x51y123 SB_DRIVE plane 8,7
00  // 82 x51y123 SB_BIG plane 8
00  // 83 x51y123 SB_BIG plane 8
00  // 84 x51y123 SB_BIG plane 9
00  // 85 x51y123 SB_BIG plane 9
02  // 86 x51y123 SB_DRIVE plane 10,9
A4 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x73y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 27E3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
3E // y_sel: 123
A8 // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 27EB
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x73y123 CPE[0]
00  //  1 x73y123 CPE[1]
00  //  2 x73y123 CPE[2]
00  //  3 x73y123 CPE[3]
00  //  4 x73y123 CPE[4]
00  //  5 x73y123 CPE[5]
00  //  6 x73y123 CPE[6]
00  //  7 x73y123 CPE[7]
00  //  8 x73y123 CPE[8]
00  //  9 x73y123 CPE[9]
00  // 10 x73y124 CPE[0]
00  // 11 x73y124 CPE[1]
00  // 12 x73y124 CPE[2]
00  // 13 x73y124 CPE[3]
00  // 14 x73y124 CPE[4]
00  // 15 x73y124 CPE[5]
00  // 16 x73y124 CPE[6]
00  // 17 x73y124 CPE[7]
00  // 18 x73y124 CPE[8]
00  // 19 x73y124 CPE[9]
00  // 20 x74y123 CPE[0]
00  // 21 x74y123 CPE[1]
00  // 22 x74y123 CPE[2]
00  // 23 x74y123 CPE[3]
00  // 24 x74y123 CPE[4]
00  // 25 x74y123 CPE[5]
00  // 26 x74y123 CPE[6]
00  // 27 x74y123 CPE[7]
00  // 28 x74y123 CPE[8]
00  // 29 x74y123 CPE[9]
00  // 30 x74y124 CPE[0]
00  // 31 x74y124 CPE[1]
00  // 32 x74y124 CPE[2]
00  // 33 x74y124 CPE[3]
00  // 34 x74y124 CPE[4]
00  // 35 x74y124 CPE[5]
00  // 36 x74y124 CPE[6]
00  // 37 x74y124 CPE[7]
00  // 38 x74y124 CPE[8]
00  // 39 x74y124 CPE[9]
00  // 40 x73y123 INMUX plane 2,1
00  // 41 x73y123 INMUX plane 4,3
00  // 42 x73y123 INMUX plane 6,5
00  // 43 x73y123 INMUX plane 8,7
00  // 44 x73y123 INMUX plane 10,9
00  // 45 x73y123 INMUX plane 12,11
00  // 46 x73y124 INMUX plane 2,1
00  // 47 x73y124 INMUX plane 4,3
00  // 48 x73y124 INMUX plane 6,5
00  // 49 x73y124 INMUX plane 8,7
00  // 50 x73y124 INMUX plane 10,9
00  // 51 x73y124 INMUX plane 12,11
00  // 52 x74y123 INMUX plane 2,1
00  // 53 x74y123 INMUX plane 4,3
00  // 54 x74y123 INMUX plane 6,5
00  // 55 x74y123 INMUX plane 8,7
00  // 56 x74y123 INMUX plane 10,9
00  // 57 x74y123 INMUX plane 12,11
00  // 58 x74y124 INMUX plane 2,1
00  // 59 x74y124 INMUX plane 4,3
00  // 60 x74y124 INMUX plane 6,5
00  // 61 x74y124 INMUX plane 8,7
00  // 62 x74y124 INMUX plane 10,9
00  // 63 x74y124 INMUX plane 12,11
00  // 64 x74y124 SB_BIG plane 1
00  // 65 x74y124 SB_BIG plane 1
00  // 66 x74y124 SB_DRIVE plane 2,1
00  // 67 x74y124 SB_BIG plane 2
00  // 68 x74y124 SB_BIG plane 2
00  // 69 x74y124 SB_BIG plane 3
01  // 70 x74y124 SB_BIG plane 3
04 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x161y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2838     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3E // y_sel: 123
0C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2840
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y123
00  // 14 right_edge_EN1 at x163y123
00  // 15 right_edge_EN2 at x163y123
00  // 16 right_edge_EN0 at x163y124
00  // 17 right_edge_EN1 at x163y124
00  // 18 right_edge_EN2 at x163y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y124 SB_BIG plane 1
12  // 65 x162y124 SB_BIG plane 1
00  // 66 x162y124 SB_DRIVE plane 2,1
48  // 67 x162y124 SB_BIG plane 2
12  // 68 x162y124 SB_BIG plane 2
48  // 69 x162y124 SB_BIG plane 3
12  // 70 x162y124 SB_BIG plane 3
00  // 71 x162y124 SB_DRIVE plane 4,3
48  // 72 x162y124 SB_BIG plane 4
12  // 73 x162y124 SB_BIG plane 4
48  // 74 x162y124 SB_BIG plane 5
12  // 75 x162y124 SB_BIG plane 5
00  // 76 x162y124 SB_DRIVE plane 6,5
48  // 77 x162y124 SB_BIG plane 6
12  // 78 x162y124 SB_BIG plane 6
48  // 79 x162y124 SB_BIG plane 7
12  // 80 x162y124 SB_BIG plane 7
00  // 81 x162y124 SB_DRIVE plane 8,7
48  // 82 x162y124 SB_BIG plane 8
12  // 83 x162y124 SB_BIG plane 8
48  // 84 x162y124 SB_BIG plane 9
12  // 85 x162y124 SB_BIG plane 9
00  // 86 x162y124 SB_DRIVE plane 10,9
48  // 87 x162y124 SB_BIG plane 10
12  // 88 x162y124 SB_BIG plane 10
48  // 89 x162y124 SB_BIG plane 11
12  // 90 x162y124 SB_BIG plane 11
00  // 91 x162y124 SB_DRIVE plane 12,11
48  // 92 x162y124 SB_BIG plane 12
12  // 93 x162y124 SB_BIG plane 12
A8  // 94 x161y123 SB_SML plane 1
82  // 95 x161y123 SB_SML plane 2,1
2A  // 96 x161y123 SB_SML plane 2
A8  // 97 x161y123 SB_SML plane 3
82  // 98 x161y123 SB_SML plane 4,3
2A  // 99 x161y123 SB_SML plane 4
A8  // 100 x161y123 SB_SML plane 5
82  // 101 x161y123 SB_SML plane 6,5
2A  // 102 x161y123 SB_SML plane 6
A8  // 103 x161y123 SB_SML plane 7
82  // 104 x161y123 SB_SML plane 8,7
2A  // 105 x161y123 SB_SML plane 8
A8  // 106 x161y123 SB_SML plane 9
82  // 107 x161y123 SB_SML plane 10,9
2A  // 108 x161y123 SB_SML plane 10
A8  // 109 x161y123 SB_SML plane 11
82  // 110 x161y123 SB_SML plane 12,11
2A  // 111 x161y123 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 28B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3F // y_sel: 125
AA // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 28BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y125
00  // 14 left_edge_EN1 at x-2y125
00  // 15 left_edge_EN2 at x-2y125
00  // 16 left_edge_EN0 at x-2y126
00  // 17 left_edge_EN1 at x-2y126
00  // 18 left_edge_EN2 at x-2y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y126 SB_BIG plane 1
12  // 65 x0y126 SB_BIG plane 1
00  // 66 x0y126 SB_DRIVE plane 2,1
48  // 67 x0y126 SB_BIG plane 2
12  // 68 x0y126 SB_BIG plane 2
48  // 69 x0y126 SB_BIG plane 3
12  // 70 x0y126 SB_BIG plane 3
00  // 71 x0y126 SB_DRIVE plane 4,3
48  // 72 x0y126 SB_BIG plane 4
12  // 73 x0y126 SB_BIG plane 4
48  // 74 x0y126 SB_BIG plane 5
12  // 75 x0y126 SB_BIG plane 5
00  // 76 x0y126 SB_DRIVE plane 6,5
48  // 77 x0y126 SB_BIG plane 6
12  // 78 x0y126 SB_BIG plane 6
48  // 79 x0y126 SB_BIG plane 7
12  // 80 x0y126 SB_BIG plane 7
00  // 81 x0y126 SB_DRIVE plane 8,7
48  // 82 x0y126 SB_BIG plane 8
12  // 83 x0y126 SB_BIG plane 8
48  // 84 x0y126 SB_BIG plane 9
12  // 85 x0y126 SB_BIG plane 9
00  // 86 x0y126 SB_DRIVE plane 10,9
48  // 87 x0y126 SB_BIG plane 10
12  // 88 x0y126 SB_BIG plane 10
48  // 89 x0y126 SB_BIG plane 11
12  // 90 x0y126 SB_BIG plane 11
00  // 91 x0y126 SB_DRIVE plane 12,11
48  // 92 x0y126 SB_BIG plane 12
12  // 93 x0y126 SB_BIG plane 12
A8  // 94 x-1y125 SB_SML plane 1
82  // 95 x-1y125 SB_SML plane 2,1
2A  // 96 x-1y125 SB_SML plane 2
A8  // 97 x-1y125 SB_SML plane 3
82  // 98 x-1y125 SB_SML plane 4,3
2A  // 99 x-1y125 SB_SML plane 4
A8  // 100 x-1y125 SB_SML plane 5
82  // 101 x-1y125 SB_SML plane 6,5
2A  // 102 x-1y125 SB_SML plane 6
A8  // 103 x-1y125 SB_SML plane 7
82  // 104 x-1y125 SB_SML plane 8,7
2A  // 105 x-1y125 SB_SML plane 8
A8  // 106 x-1y125 SB_SML plane 9
82  // 107 x-1y125 SB_SML plane 10,9
2A  // 108 x-1y125 SB_SML plane 10
A8  // 109 x-1y125 SB_SML plane 11
82  // 110 x-1y125 SB_SML plane 12,11
2A  // 111 x-1y125 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2934     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
3F // y_sel: 125
21 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 293C
62 // Length: 98
89 // -- CRC low byte
78 // -- CRC high byte
00  //  0 x73y125 CPE[0]
00  //  1 x73y125 CPE[1]
00  //  2 x73y125 CPE[2]
00  //  3 x73y125 CPE[3]
00  //  4 x73y125 CPE[4]
00  //  5 x73y125 CPE[5]
00  //  6 x73y125 CPE[6]
00  //  7 x73y125 CPE[7]
00  //  8 x73y125 CPE[8]
00  //  9 x73y125 CPE[9]
00  // 10 x73y126 CPE[0]
00  // 11 x73y126 CPE[1]
00  // 12 x73y126 CPE[2]
00  // 13 x73y126 CPE[3]
00  // 14 x73y126 CPE[4]
00  // 15 x73y126 CPE[5]
00  // 16 x73y126 CPE[6]
00  // 17 x73y126 CPE[7]
00  // 18 x73y126 CPE[8]
00  // 19 x73y126 CPE[9]
00  // 20 x74y125 CPE[0]
00  // 21 x74y125 CPE[1]
00  // 22 x74y125 CPE[2]
00  // 23 x74y125 CPE[3]
00  // 24 x74y125 CPE[4]
00  // 25 x74y125 CPE[5]
00  // 26 x74y125 CPE[6]
00  // 27 x74y125 CPE[7]
00  // 28 x74y125 CPE[8]
00  // 29 x74y125 CPE[9]
00  // 30 x74y126 CPE[0]
00  // 31 x74y126 CPE[1]
00  // 32 x74y126 CPE[2]
00  // 33 x74y126 CPE[3]
00  // 34 x74y126 CPE[4]
00  // 35 x74y126 CPE[5]
00  // 36 x74y126 CPE[6]
00  // 37 x74y126 CPE[7]
00  // 38 x74y126 CPE[8]
00  // 39 x74y126 CPE[9]
00  // 40 x73y125 INMUX plane 2,1
00  // 41 x73y125 INMUX plane 4,3
00  // 42 x73y125 INMUX plane 6,5
00  // 43 x73y125 INMUX plane 8,7
00  // 44 x73y125 INMUX plane 10,9
00  // 45 x73y125 INMUX plane 12,11
00  // 46 x73y126 INMUX plane 2,1
00  // 47 x73y126 INMUX plane 4,3
00  // 48 x73y126 INMUX plane 6,5
00  // 49 x73y126 INMUX plane 8,7
00  // 50 x73y126 INMUX plane 10,9
00  // 51 x73y126 INMUX plane 12,11
00  // 52 x74y125 INMUX plane 2,1
00  // 53 x74y125 INMUX plane 4,3
00  // 54 x74y125 INMUX plane 6,5
00  // 55 x74y125 INMUX plane 8,7
00  // 56 x74y125 INMUX plane 10,9
00  // 57 x74y125 INMUX plane 12,11
00  // 58 x74y126 INMUX plane 2,1
00  // 59 x74y126 INMUX plane 4,3
00  // 60 x74y126 INMUX plane 6,5
00  // 61 x74y126 INMUX plane 8,7
00  // 62 x74y126 INMUX plane 10,9
00  // 63 x74y126 INMUX plane 12,11
00  // 64 x73y125 SB_BIG plane 1
00  // 65 x73y125 SB_BIG plane 1
00  // 66 x73y125 SB_DRIVE plane 2,1
00  // 67 x73y125 SB_BIG plane 2
00  // 68 x73y125 SB_BIG plane 2
00  // 69 x73y125 SB_BIG plane 3
00  // 70 x73y125 SB_BIG plane 3
00  // 71 x73y125 SB_DRIVE plane 4,3
00  // 72 x73y125 SB_BIG plane 4
00  // 73 x73y125 SB_BIG plane 4
00  // 74 x73y125 SB_BIG plane 5
00  // 75 x73y125 SB_BIG plane 5
00  // 76 x73y125 SB_DRIVE plane 6,5
00  // 77 x73y125 SB_BIG plane 6
00  // 78 x73y125 SB_BIG plane 6
00  // 79 x73y125 SB_BIG plane 7
00  // 80 x73y125 SB_BIG plane 7
00  // 81 x73y125 SB_DRIVE plane 8,7
00  // 82 x73y125 SB_BIG plane 8
00  // 83 x73y125 SB_BIG plane 8
00  // 84 x73y125 SB_BIG plane 9
00  // 85 x73y125 SB_BIG plane 9
00  // 86 x73y125 SB_DRIVE plane 10,9
00  // 87 x73y125 SB_BIG plane 10
00  // 88 x73y125 SB_BIG plane 10
00  // 89 x73y125 SB_BIG plane 11
00  // 90 x73y125 SB_BIG plane 11
00  // 91 x73y125 SB_DRIVE plane 12,11
00  // 92 x73y125 SB_BIG plane 12
00  // 93 x73y125 SB_BIG plane 12
00  // 94 x74y126 SB_SML plane 1
00  // 95 x74y126 SB_SML plane 2,1
00  // 96 x74y126 SB_SML plane 2
40  // 97 x74y126 SB_SML plane 3
99 // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x83y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 29A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
3F // y_sel: 125
E9 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 29AC
47 // Length: 71
26 // -- CRC low byte
0E // -- CRC high byte
00  //  0 x83y125 CPE[0]
00  //  1 x83y125 CPE[1]
00  //  2 x83y125 CPE[2]
00  //  3 x83y125 CPE[3]
00  //  4 x83y125 CPE[4]
00  //  5 x83y125 CPE[5]
00  //  6 x83y125 CPE[6]
00  //  7 x83y125 CPE[7]
00  //  8 x83y125 CPE[8]
00  //  9 x83y125 CPE[9]
00  // 10 x83y126 CPE[0]
00  // 11 x83y126 CPE[1]
00  // 12 x83y126 CPE[2]
00  // 13 x83y126 CPE[3]
00  // 14 x83y126 CPE[4]
00  // 15 x83y126 CPE[5]
00  // 16 x83y126 CPE[6]
00  // 17 x83y126 CPE[7]
00  // 18 x83y126 CPE[8]
00  // 19 x83y126 CPE[9]
00  // 20 x84y125 CPE[0]
00  // 21 x84y125 CPE[1]
00  // 22 x84y125 CPE[2]
00  // 23 x84y125 CPE[3]
00  // 24 x84y125 CPE[4]
00  // 25 x84y125 CPE[5]
00  // 26 x84y125 CPE[6]
00  // 27 x84y125 CPE[7]
00  // 28 x84y125 CPE[8]
00  // 29 x84y125 CPE[9]
00  // 30 x84y126 CPE[0]
00  // 31 x84y126 CPE[1]
00  // 32 x84y126 CPE[2]
00  // 33 x84y126 CPE[3]
00  // 34 x84y126 CPE[4]
00  // 35 x84y126 CPE[5]
00  // 36 x84y126 CPE[6]
00  // 37 x84y126 CPE[7]
00  // 38 x84y126 CPE[8]
00  // 39 x84y126 CPE[9]
00  // 40 x83y125 INMUX plane 2,1
00  // 41 x83y125 INMUX plane 4,3
00  // 42 x83y125 INMUX plane 6,5
00  // 43 x83y125 INMUX plane 8,7
00  // 44 x83y125 INMUX plane 10,9
00  // 45 x83y125 INMUX plane 12,11
00  // 46 x83y126 INMUX plane 2,1
00  // 47 x83y126 INMUX plane 4,3
00  // 48 x83y126 INMUX plane 6,5
00  // 49 x83y126 INMUX plane 8,7
00  // 50 x83y126 INMUX plane 10,9
00  // 51 x83y126 INMUX plane 12,11
00  // 52 x84y125 INMUX plane 2,1
00  // 53 x84y125 INMUX plane 4,3
00  // 54 x84y125 INMUX plane 6,5
00  // 55 x84y125 INMUX plane 8,7
00  // 56 x84y125 INMUX plane 10,9
00  // 57 x84y125 INMUX plane 12,11
00  // 58 x84y126 INMUX plane 2,1
00  // 59 x84y126 INMUX plane 4,3
00  // 60 x84y126 INMUX plane 6,5
00  // 61 x84y126 INMUX plane 8,7
00  // 62 x84y126 INMUX plane 10,9
00  // 63 x84y126 INMUX plane 12,11
00  // 64 x84y126 SB_BIG plane 1
00  // 65 x84y126 SB_BIG plane 1
00  // 66 x84y126 SB_DRIVE plane 2,1
00  // 67 x84y126 SB_BIG plane 2
00  // 68 x84y126 SB_BIG plane 2
80  // 69 x84y126 SB_BIG plane 3
01  // 70 x84y126 SB_BIG plane 3
C8 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x161y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 29F9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3F // y_sel: 125
85 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2A01
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y125
00  // 14 right_edge_EN1 at x163y125
00  // 15 right_edge_EN2 at x163y125
00  // 16 right_edge_EN0 at x163y126
00  // 17 right_edge_EN1 at x163y126
00  // 18 right_edge_EN2 at x163y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y125 SB_BIG plane 1
12  // 65 x161y125 SB_BIG plane 1
00  // 66 x161y125 SB_DRIVE plane 2,1
48  // 67 x161y125 SB_BIG plane 2
12  // 68 x161y125 SB_BIG plane 2
48  // 69 x161y125 SB_BIG plane 3
12  // 70 x161y125 SB_BIG plane 3
00  // 71 x161y125 SB_DRIVE plane 4,3
48  // 72 x161y125 SB_BIG plane 4
12  // 73 x161y125 SB_BIG plane 4
48  // 74 x161y125 SB_BIG plane 5
12  // 75 x161y125 SB_BIG plane 5
00  // 76 x161y125 SB_DRIVE plane 6,5
48  // 77 x161y125 SB_BIG plane 6
12  // 78 x161y125 SB_BIG plane 6
48  // 79 x161y125 SB_BIG plane 7
12  // 80 x161y125 SB_BIG plane 7
00  // 81 x161y125 SB_DRIVE plane 8,7
48  // 82 x161y125 SB_BIG plane 8
12  // 83 x161y125 SB_BIG plane 8
48  // 84 x161y125 SB_BIG plane 9
12  // 85 x161y125 SB_BIG plane 9
00  // 86 x161y125 SB_DRIVE plane 10,9
48  // 87 x161y125 SB_BIG plane 10
12  // 88 x161y125 SB_BIG plane 10
48  // 89 x161y125 SB_BIG plane 11
12  // 90 x161y125 SB_BIG plane 11
00  // 91 x161y125 SB_DRIVE plane 12,11
48  // 92 x161y125 SB_BIG plane 12
12  // 93 x161y125 SB_BIG plane 12
A8  // 94 x162y126 SB_SML plane 1
82  // 95 x162y126 SB_SML plane 2,1
2A  // 96 x162y126 SB_SML plane 2
A8  // 97 x162y126 SB_SML plane 3
82  // 98 x162y126 SB_SML plane 4,3
2A  // 99 x162y126 SB_SML plane 4
A8  // 100 x162y126 SB_SML plane 5
82  // 101 x162y126 SB_SML plane 6,5
2A  // 102 x162y126 SB_SML plane 6
A8  // 103 x162y126 SB_SML plane 7
82  // 104 x162y126 SB_SML plane 8,7
2A  // 105 x162y126 SB_SML plane 8
A8  // 106 x162y126 SB_SML plane 9
82  // 107 x162y126 SB_SML plane 10,9
2A  // 108 x162y126 SB_SML plane 10
A8  // 109 x162y126 SB_SML plane 11
82  // 110 x162y126 SB_SML plane 12,11
2A  // 111 x162y126 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2A77     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
40 // y_sel: 127
DA // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2A7F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y127
00  // 14 left_edge_EN1 at x-2y127
00  // 15 left_edge_EN2 at x-2y127
00  // 16 left_edge_EN0 at x-2y128
00  // 17 left_edge_EN1 at x-2y128
00  // 18 left_edge_EN2 at x-2y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y127 SB_BIG plane 1
12  // 65 x-1y127 SB_BIG plane 1
00  // 66 x-1y127 SB_DRIVE plane 2,1
48  // 67 x-1y127 SB_BIG plane 2
12  // 68 x-1y127 SB_BIG plane 2
48  // 69 x-1y127 SB_BIG plane 3
12  // 70 x-1y127 SB_BIG plane 3
00  // 71 x-1y127 SB_DRIVE plane 4,3
48  // 72 x-1y127 SB_BIG plane 4
12  // 73 x-1y127 SB_BIG plane 4
48  // 74 x-1y127 SB_BIG plane 5
12  // 75 x-1y127 SB_BIG plane 5
00  // 76 x-1y127 SB_DRIVE plane 6,5
48  // 77 x-1y127 SB_BIG plane 6
12  // 78 x-1y127 SB_BIG plane 6
48  // 79 x-1y127 SB_BIG plane 7
12  // 80 x-1y127 SB_BIG plane 7
00  // 81 x-1y127 SB_DRIVE plane 8,7
48  // 82 x-1y127 SB_BIG plane 8
12  // 83 x-1y127 SB_BIG plane 8
48  // 84 x-1y127 SB_BIG plane 9
12  // 85 x-1y127 SB_BIG plane 9
00  // 86 x-1y127 SB_DRIVE plane 10,9
48  // 87 x-1y127 SB_BIG plane 10
12  // 88 x-1y127 SB_BIG plane 10
48  // 89 x-1y127 SB_BIG plane 11
12  // 90 x-1y127 SB_BIG plane 11
00  // 91 x-1y127 SB_DRIVE plane 12,11
48  // 92 x-1y127 SB_BIG plane 12
12  // 93 x-1y127 SB_BIG plane 12
A8  // 94 x0y128 SB_SML plane 1
82  // 95 x0y128 SB_SML plane 2,1
2A  // 96 x0y128 SB_SML plane 2
A8  // 97 x0y128 SB_SML plane 3
82  // 98 x0y128 SB_SML plane 4,3
2A  // 99 x0y128 SB_SML plane 4
A8  // 100 x0y128 SB_SML plane 5
82  // 101 x0y128 SB_SML plane 6,5
2A  // 102 x0y128 SB_SML plane 6
A8  // 103 x0y128 SB_SML plane 7
82  // 104 x0y128 SB_SML plane 8,7
2A  // 105 x0y128 SB_SML plane 8
A8  // 106 x0y128 SB_SML plane 9
82  // 107 x0y128 SB_SML plane 10,9
2A  // 108 x0y128 SB_SML plane 10
A8  // 109 x0y128 SB_SML plane 11
82  // 110 x0y128 SB_SML plane 12,11
2A  // 111 x0y128 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2AF5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
40 // y_sel: 127
72 // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2AFD
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x21y127 CPE[0]
00  //  1 x21y127 CPE[1]
00  //  2 x21y127 CPE[2]
00  //  3 x21y127 CPE[3]
00  //  4 x21y127 CPE[4]
00  //  5 x21y127 CPE[5]
00  //  6 x21y127 CPE[6]
00  //  7 x21y127 CPE[7]
00  //  8 x21y127 CPE[8]
00  //  9 x21y127 CPE[9]
00  // 10 x21y128 CPE[0]
00  // 11 x21y128 CPE[1]
00  // 12 x21y128 CPE[2]
00  // 13 x21y128 CPE[3]
00  // 14 x21y128 CPE[4]
00  // 15 x21y128 CPE[5]
00  // 16 x21y128 CPE[6]
00  // 17 x21y128 CPE[7]
00  // 18 x21y128 CPE[8]
00  // 19 x21y128 CPE[9]
00  // 20 x22y127 CPE[0]
00  // 21 x22y127 CPE[1]
00  // 22 x22y127 CPE[2]
00  // 23 x22y127 CPE[3]
00  // 24 x22y127 CPE[4]
00  // 25 x22y127 CPE[5]
00  // 26 x22y127 CPE[6]
00  // 27 x22y127 CPE[7]
00  // 28 x22y127 CPE[8]
00  // 29 x22y127 CPE[9]
00  // 30 x22y128 CPE[0]
00  // 31 x22y128 CPE[1]
00  // 32 x22y128 CPE[2]
00  // 33 x22y128 CPE[3]
00  // 34 x22y128 CPE[4]
00  // 35 x22y128 CPE[5]
00  // 36 x22y128 CPE[6]
00  // 37 x22y128 CPE[7]
00  // 38 x22y128 CPE[8]
00  // 39 x22y128 CPE[9]
00  // 40 x21y127 INMUX plane 2,1
00  // 41 x21y127 INMUX plane 4,3
00  // 42 x21y127 INMUX plane 6,5
00  // 43 x21y127 INMUX plane 8,7
00  // 44 x21y127 INMUX plane 10,9
00  // 45 x21y127 INMUX plane 12,11
00  // 46 x21y128 INMUX plane 2,1
00  // 47 x21y128 INMUX plane 4,3
00  // 48 x21y128 INMUX plane 6,5
00  // 49 x21y128 INMUX plane 8,7
00  // 50 x21y128 INMUX plane 10,9
00  // 51 x21y128 INMUX plane 12,11
00  // 52 x22y127 INMUX plane 2,1
00  // 53 x22y127 INMUX plane 4,3
00  // 54 x22y127 INMUX plane 6,5
00  // 55 x22y127 INMUX plane 8,7
00  // 56 x22y127 INMUX plane 10,9
00  // 57 x22y127 INMUX plane 12,11
00  // 58 x22y128 INMUX plane 2,1
00  // 59 x22y128 INMUX plane 4,3
00  // 60 x22y128 INMUX plane 6,5
00  // 61 x22y128 INMUX plane 8,7
00  // 62 x22y128 INMUX plane 10,9
00  // 63 x22y128 INMUX plane 12,11
00  // 64 x22y128 SB_BIG plane 1
00  // 65 x22y128 SB_BIG plane 1
00  // 66 x22y128 SB_DRIVE plane 2,1
00  // 67 x22y128 SB_BIG plane 2
00  // 68 x22y128 SB_BIG plane 2
00  // 69 x22y128 SB_BIG plane 3
00  // 70 x22y128 SB_BIG plane 3
00  // 71 x22y128 SB_DRIVE plane 4,3
00  // 72 x22y128 SB_BIG plane 4
00  // 73 x22y128 SB_BIG plane 4
00  // 74 x22y128 SB_BIG plane 5
00  // 75 x22y128 SB_BIG plane 5
00  // 76 x22y128 SB_DRIVE plane 6,5
00  // 77 x22y128 SB_BIG plane 6
00  // 78 x22y128 SB_BIG plane 6
00  // 79 x22y128 SB_BIG plane 7
00  // 80 x22y128 SB_BIG plane 7
00  // 81 x22y128 SB_DRIVE plane 8,7
00  // 82 x22y128 SB_BIG plane 8
00  // 83 x22y128 SB_BIG plane 8
00  // 84 x22y128 SB_BIG plane 9
70  // 85 x22y128 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x23y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2B59     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
40 // y_sel: 127
7A // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2B61
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x23y127 CPE[0]
00  //  1 x23y127 CPE[1]
00  //  2 x23y127 CPE[2]
00  //  3 x23y127 CPE[3]
00  //  4 x23y127 CPE[4]
00  //  5 x23y127 CPE[5]
00  //  6 x23y127 CPE[6]
00  //  7 x23y127 CPE[7]
00  //  8 x23y127 CPE[8]
00  //  9 x23y127 CPE[9]
00  // 10 x23y128 CPE[0]
00  // 11 x23y128 CPE[1]
00  // 12 x23y128 CPE[2]
00  // 13 x23y128 CPE[3]
00  // 14 x23y128 CPE[4]
00  // 15 x23y128 CPE[5]
00  // 16 x23y128 CPE[6]
00  // 17 x23y128 CPE[7]
00  // 18 x23y128 CPE[8]
00  // 19 x23y128 CPE[9]
00  // 20 x24y127 CPE[0]
00  // 21 x24y127 CPE[1]
00  // 22 x24y127 CPE[2]
00  // 23 x24y127 CPE[3]
00  // 24 x24y127 CPE[4]
00  // 25 x24y127 CPE[5]
00  // 26 x24y127 CPE[6]
00  // 27 x24y127 CPE[7]
00  // 28 x24y127 CPE[8]
00  // 29 x24y127 CPE[9]
00  // 30 x24y128 CPE[0]
00  // 31 x24y128 CPE[1]
00  // 32 x24y128 CPE[2]
00  // 33 x24y128 CPE[3]
00  // 34 x24y128 CPE[4]
00  // 35 x24y128 CPE[5]
00  // 36 x24y128 CPE[6]
00  // 37 x24y128 CPE[7]
00  // 38 x24y128 CPE[8]
00  // 39 x24y128 CPE[9]
00  // 40 x23y127 INMUX plane 2,1
00  // 41 x23y127 INMUX plane 4,3
00  // 42 x23y127 INMUX plane 6,5
00  // 43 x23y127 INMUX plane 8,7
00  // 44 x23y127 INMUX plane 10,9
00  // 45 x23y127 INMUX plane 12,11
00  // 46 x23y128 INMUX plane 2,1
00  // 47 x23y128 INMUX plane 4,3
00  // 48 x23y128 INMUX plane 6,5
00  // 49 x23y128 INMUX plane 8,7
00  // 50 x23y128 INMUX plane 10,9
00  // 51 x23y128 INMUX plane 12,11
00  // 52 x24y127 INMUX plane 2,1
00  // 53 x24y127 INMUX plane 4,3
00  // 54 x24y127 INMUX plane 6,5
00  // 55 x24y127 INMUX plane 8,7
00  // 56 x24y127 INMUX plane 10,9
00  // 57 x24y127 INMUX plane 12,11
00  // 58 x24y128 INMUX plane 2,1
00  // 59 x24y128 INMUX plane 4,3
00  // 60 x24y128 INMUX plane 6,5
00  // 61 x24y128 INMUX plane 8,7
00  // 62 x24y128 INMUX plane 10,9
00  // 63 x24y128 INMUX plane 12,11
00  // 64 x23y127 SB_BIG plane 1
00  // 65 x23y127 SB_BIG plane 1
00  // 66 x23y127 SB_DRIVE plane 2,1
00  // 67 x23y127 SB_BIG plane 2
00  // 68 x23y127 SB_BIG plane 2
00  // 69 x23y127 SB_BIG plane 3
00  // 70 x23y127 SB_BIG plane 3
00  // 71 x23y127 SB_DRIVE plane 4,3
00  // 72 x23y127 SB_BIG plane 4
00  // 73 x23y127 SB_BIG plane 4
00  // 74 x23y127 SB_BIG plane 5
00  // 75 x23y127 SB_BIG plane 5
00  // 76 x23y127 SB_DRIVE plane 6,5
00  // 77 x23y127 SB_BIG plane 6
00  // 78 x23y127 SB_BIG plane 6
00  // 79 x23y127 SB_BIG plane 7
00  // 80 x23y127 SB_BIG plane 7
00  // 81 x23y127 SB_DRIVE plane 8,7
00  // 82 x23y127 SB_BIG plane 8
00  // 83 x23y127 SB_BIG plane 8
00  // 84 x23y127 SB_BIG plane 9
70  // 85 x23y127 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x25y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2BBD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
40 // y_sel: 127
A2 // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2BC5
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x25y127 CPE[0]
00  //  1 x25y127 CPE[1]
00  //  2 x25y127 CPE[2]
00  //  3 x25y127 CPE[3]
00  //  4 x25y127 CPE[4]
00  //  5 x25y127 CPE[5]
00  //  6 x25y127 CPE[6]
00  //  7 x25y127 CPE[7]
00  //  8 x25y127 CPE[8]
00  //  9 x25y127 CPE[9]
00  // 10 x25y128 CPE[0]
00  // 11 x25y128 CPE[1]
00  // 12 x25y128 CPE[2]
00  // 13 x25y128 CPE[3]
00  // 14 x25y128 CPE[4]
00  // 15 x25y128 CPE[5]
00  // 16 x25y128 CPE[6]
00  // 17 x25y128 CPE[7]
00  // 18 x25y128 CPE[8]
00  // 19 x25y128 CPE[9]
00  // 20 x26y127 CPE[0]
00  // 21 x26y127 CPE[1]
00  // 22 x26y127 CPE[2]
00  // 23 x26y127 CPE[3]
00  // 24 x26y127 CPE[4]
00  // 25 x26y127 CPE[5]
00  // 26 x26y127 CPE[6]
00  // 27 x26y127 CPE[7]
00  // 28 x26y127 CPE[8]
00  // 29 x26y127 CPE[9]
00  // 30 x26y128 CPE[0]
00  // 31 x26y128 CPE[1]
00  // 32 x26y128 CPE[2]
00  // 33 x26y128 CPE[3]
00  // 34 x26y128 CPE[4]
00  // 35 x26y128 CPE[5]
00  // 36 x26y128 CPE[6]
00  // 37 x26y128 CPE[7]
00  // 38 x26y128 CPE[8]
00  // 39 x26y128 CPE[9]
00  // 40 x25y127 INMUX plane 2,1
00  // 41 x25y127 INMUX plane 4,3
00  // 42 x25y127 INMUX plane 6,5
00  // 43 x25y127 INMUX plane 8,7
00  // 44 x25y127 INMUX plane 10,9
00  // 45 x25y127 INMUX plane 12,11
00  // 46 x25y128 INMUX plane 2,1
00  // 47 x25y128 INMUX plane 4,3
00  // 48 x25y128 INMUX plane 6,5
00  // 49 x25y128 INMUX plane 8,7
00  // 50 x25y128 INMUX plane 10,9
00  // 51 x25y128 INMUX plane 12,11
00  // 52 x26y127 INMUX plane 2,1
00  // 53 x26y127 INMUX plane 4,3
00  // 54 x26y127 INMUX plane 6,5
00  // 55 x26y127 INMUX plane 8,7
00  // 56 x26y127 INMUX plane 10,9
00  // 57 x26y127 INMUX plane 12,11
00  // 58 x26y128 INMUX plane 2,1
00  // 59 x26y128 INMUX plane 4,3
00  // 60 x26y128 INMUX plane 6,5
00  // 61 x26y128 INMUX plane 8,7
00  // 62 x26y128 INMUX plane 10,9
00  // 63 x26y128 INMUX plane 12,11
00  // 64 x26y128 SB_BIG plane 1
00  // 65 x26y128 SB_BIG plane 1
00  // 66 x26y128 SB_DRIVE plane 2,1
00  // 67 x26y128 SB_BIG plane 2
00  // 68 x26y128 SB_BIG plane 2
00  // 69 x26y128 SB_BIG plane 3
00  // 70 x26y128 SB_BIG plane 3
00  // 71 x26y128 SB_DRIVE plane 4,3
00  // 72 x26y128 SB_BIG plane 4
00  // 73 x26y128 SB_BIG plane 4
00  // 74 x26y128 SB_BIG plane 5
00  // 75 x26y128 SB_BIG plane 5
00  // 76 x26y128 SB_DRIVE plane 6,5
00  // 77 x26y128 SB_BIG plane 6
00  // 78 x26y128 SB_BIG plane 6
00  // 79 x26y128 SB_BIG plane 7
00  // 80 x26y128 SB_BIG plane 7
00  // 81 x26y128 SB_DRIVE plane 8,7
00  // 82 x26y128 SB_BIG plane 8
00  // 83 x26y128 SB_BIG plane 8
00  // 84 x26y128 SB_BIG plane 9
70  // 85 x26y128 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x27y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2C21     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
40 // y_sel: 127
CA // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2C29
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x27y127 CPE[0]
00  //  1 x27y127 CPE[1]
00  //  2 x27y127 CPE[2]
00  //  3 x27y127 CPE[3]
00  //  4 x27y127 CPE[4]
00  //  5 x27y127 CPE[5]
00  //  6 x27y127 CPE[6]
00  //  7 x27y127 CPE[7]
00  //  8 x27y127 CPE[8]
00  //  9 x27y127 CPE[9]
00  // 10 x27y128 CPE[0]
00  // 11 x27y128 CPE[1]
00  // 12 x27y128 CPE[2]
00  // 13 x27y128 CPE[3]
00  // 14 x27y128 CPE[4]
00  // 15 x27y128 CPE[5]
00  // 16 x27y128 CPE[6]
00  // 17 x27y128 CPE[7]
00  // 18 x27y128 CPE[8]
00  // 19 x27y128 CPE[9]
00  // 20 x28y127 CPE[0]
00  // 21 x28y127 CPE[1]
00  // 22 x28y127 CPE[2]
00  // 23 x28y127 CPE[3]
00  // 24 x28y127 CPE[4]
00  // 25 x28y127 CPE[5]
00  // 26 x28y127 CPE[6]
00  // 27 x28y127 CPE[7]
00  // 28 x28y127 CPE[8]
00  // 29 x28y127 CPE[9]
00  // 30 x28y128 CPE[0]
00  // 31 x28y128 CPE[1]
00  // 32 x28y128 CPE[2]
00  // 33 x28y128 CPE[3]
00  // 34 x28y128 CPE[4]
00  // 35 x28y128 CPE[5]
00  // 36 x28y128 CPE[6]
00  // 37 x28y128 CPE[7]
00  // 38 x28y128 CPE[8]
00  // 39 x28y128 CPE[9]
00  // 40 x27y127 INMUX plane 2,1
00  // 41 x27y127 INMUX plane 4,3
00  // 42 x27y127 INMUX plane 6,5
00  // 43 x27y127 INMUX plane 8,7
00  // 44 x27y127 INMUX plane 10,9
00  // 45 x27y127 INMUX plane 12,11
00  // 46 x27y128 INMUX plane 2,1
00  // 47 x27y128 INMUX plane 4,3
00  // 48 x27y128 INMUX plane 6,5
00  // 49 x27y128 INMUX plane 8,7
00  // 50 x27y128 INMUX plane 10,9
00  // 51 x27y128 INMUX plane 12,11
00  // 52 x28y127 INMUX plane 2,1
00  // 53 x28y127 INMUX plane 4,3
00  // 54 x28y127 INMUX plane 6,5
00  // 55 x28y127 INMUX plane 8,7
00  // 56 x28y127 INMUX plane 10,9
00  // 57 x28y127 INMUX plane 12,11
00  // 58 x28y128 INMUX plane 2,1
00  // 59 x28y128 INMUX plane 4,3
00  // 60 x28y128 INMUX plane 6,5
00  // 61 x28y128 INMUX plane 8,7
00  // 62 x28y128 INMUX plane 10,9
00  // 63 x28y128 INMUX plane 12,11
00  // 64 x27y127 SB_BIG plane 1
00  // 65 x27y127 SB_BIG plane 1
00  // 66 x27y127 SB_DRIVE plane 2,1
00  // 67 x27y127 SB_BIG plane 2
00  // 68 x27y127 SB_BIG plane 2
00  // 69 x27y127 SB_BIG plane 3
00  // 70 x27y127 SB_BIG plane 3
00  // 71 x27y127 SB_DRIVE plane 4,3
00  // 72 x27y127 SB_BIG plane 4
00  // 73 x27y127 SB_BIG plane 4
00  // 74 x27y127 SB_BIG plane 5
00  // 75 x27y127 SB_BIG plane 5
00  // 76 x27y127 SB_DRIVE plane 6,5
00  // 77 x27y127 SB_BIG plane 6
00  // 78 x27y127 SB_BIG plane 6
00  // 79 x27y127 SB_BIG plane 7
00  // 80 x27y127 SB_BIG plane 7
00  // 81 x27y127 SB_DRIVE plane 8,7
00  // 82 x27y127 SB_BIG plane 8
00  // 83 x27y127 SB_BIG plane 8
00  // 84 x27y127 SB_BIG plane 9
70  // 85 x27y127 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x29y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2C85     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
40 // y_sel: 127
12 // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2C8D
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x29y127 CPE[0]
00  //  1 x29y127 CPE[1]
00  //  2 x29y127 CPE[2]
00  //  3 x29y127 CPE[3]
00  //  4 x29y127 CPE[4]
00  //  5 x29y127 CPE[5]
00  //  6 x29y127 CPE[6]
00  //  7 x29y127 CPE[7]
00  //  8 x29y127 CPE[8]
00  //  9 x29y127 CPE[9]
00  // 10 x29y128 CPE[0]
00  // 11 x29y128 CPE[1]
00  // 12 x29y128 CPE[2]
00  // 13 x29y128 CPE[3]
00  // 14 x29y128 CPE[4]
00  // 15 x29y128 CPE[5]
00  // 16 x29y128 CPE[6]
00  // 17 x29y128 CPE[7]
00  // 18 x29y128 CPE[8]
00  // 19 x29y128 CPE[9]
00  // 20 x30y127 CPE[0]
00  // 21 x30y127 CPE[1]
00  // 22 x30y127 CPE[2]
00  // 23 x30y127 CPE[3]
00  // 24 x30y127 CPE[4]
00  // 25 x30y127 CPE[5]
00  // 26 x30y127 CPE[6]
00  // 27 x30y127 CPE[7]
00  // 28 x30y127 CPE[8]
00  // 29 x30y127 CPE[9]
00  // 30 x30y128 CPE[0]
00  // 31 x30y128 CPE[1]
00  // 32 x30y128 CPE[2]
00  // 33 x30y128 CPE[3]
00  // 34 x30y128 CPE[4]
00  // 35 x30y128 CPE[5]
00  // 36 x30y128 CPE[6]
00  // 37 x30y128 CPE[7]
00  // 38 x30y128 CPE[8]
00  // 39 x30y128 CPE[9]
00  // 40 x29y127 INMUX plane 2,1
00  // 41 x29y127 INMUX plane 4,3
00  // 42 x29y127 INMUX plane 6,5
00  // 43 x29y127 INMUX plane 8,7
00  // 44 x29y127 INMUX plane 10,9
00  // 45 x29y127 INMUX plane 12,11
00  // 46 x29y128 INMUX plane 2,1
00  // 47 x29y128 INMUX plane 4,3
00  // 48 x29y128 INMUX plane 6,5
00  // 49 x29y128 INMUX plane 8,7
00  // 50 x29y128 INMUX plane 10,9
00  // 51 x29y128 INMUX plane 12,11
00  // 52 x30y127 INMUX plane 2,1
00  // 53 x30y127 INMUX plane 4,3
00  // 54 x30y127 INMUX plane 6,5
00  // 55 x30y127 INMUX plane 8,7
00  // 56 x30y127 INMUX plane 10,9
00  // 57 x30y127 INMUX plane 12,11
00  // 58 x30y128 INMUX plane 2,1
00  // 59 x30y128 INMUX plane 4,3
00  // 60 x30y128 INMUX plane 6,5
00  // 61 x30y128 INMUX plane 8,7
00  // 62 x30y128 INMUX plane 10,9
00  // 63 x30y128 INMUX plane 12,11
00  // 64 x30y128 SB_BIG plane 1
00  // 65 x30y128 SB_BIG plane 1
00  // 66 x30y128 SB_DRIVE plane 2,1
00  // 67 x30y128 SB_BIG plane 2
00  // 68 x30y128 SB_BIG plane 2
00  // 69 x30y128 SB_BIG plane 3
00  // 70 x30y128 SB_BIG plane 3
00  // 71 x30y128 SB_DRIVE plane 4,3
00  // 72 x30y128 SB_BIG plane 4
00  // 73 x30y128 SB_BIG plane 4
00  // 74 x30y128 SB_BIG plane 5
00  // 75 x30y128 SB_BIG plane 5
00  // 76 x30y128 SB_DRIVE plane 6,5
00  // 77 x30y128 SB_BIG plane 6
00  // 78 x30y128 SB_BIG plane 6
00  // 79 x30y128 SB_BIG plane 7
00  // 80 x30y128 SB_BIG plane 7
00  // 81 x30y128 SB_DRIVE plane 8,7
00  // 82 x30y128 SB_BIG plane 8
00  // 83 x30y128 SB_BIG plane 8
00  // 84 x30y128 SB_BIG plane 9
70  // 85 x30y128 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x31y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2CE9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
40 // y_sel: 127
4B // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2CF1
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x31y127 CPE[0]
00  //  1 x31y127 CPE[1]
00  //  2 x31y127 CPE[2]
00  //  3 x31y127 CPE[3]
00  //  4 x31y127 CPE[4]
00  //  5 x31y127 CPE[5]
00  //  6 x31y127 CPE[6]
00  //  7 x31y127 CPE[7]
00  //  8 x31y127 CPE[8]
00  //  9 x31y127 CPE[9]
00  // 10 x31y128 CPE[0]
00  // 11 x31y128 CPE[1]
00  // 12 x31y128 CPE[2]
00  // 13 x31y128 CPE[3]
00  // 14 x31y128 CPE[4]
00  // 15 x31y128 CPE[5]
00  // 16 x31y128 CPE[6]
00  // 17 x31y128 CPE[7]
00  // 18 x31y128 CPE[8]
00  // 19 x31y128 CPE[9]
00  // 20 x32y127 CPE[0]
00  // 21 x32y127 CPE[1]
00  // 22 x32y127 CPE[2]
00  // 23 x32y127 CPE[3]
00  // 24 x32y127 CPE[4]
00  // 25 x32y127 CPE[5]
00  // 26 x32y127 CPE[6]
00  // 27 x32y127 CPE[7]
00  // 28 x32y127 CPE[8]
00  // 29 x32y127 CPE[9]
00  // 30 x32y128 CPE[0]
00  // 31 x32y128 CPE[1]
00  // 32 x32y128 CPE[2]
00  // 33 x32y128 CPE[3]
00  // 34 x32y128 CPE[4]
00  // 35 x32y128 CPE[5]
00  // 36 x32y128 CPE[6]
00  // 37 x32y128 CPE[7]
00  // 38 x32y128 CPE[8]
00  // 39 x32y128 CPE[9]
00  // 40 x31y127 INMUX plane 2,1
00  // 41 x31y127 INMUX plane 4,3
00  // 42 x31y127 INMUX plane 6,5
00  // 43 x31y127 INMUX plane 8,7
00  // 44 x31y127 INMUX plane 10,9
00  // 45 x31y127 INMUX plane 12,11
00  // 46 x31y128 INMUX plane 2,1
00  // 47 x31y128 INMUX plane 4,3
00  // 48 x31y128 INMUX plane 6,5
00  // 49 x31y128 INMUX plane 8,7
00  // 50 x31y128 INMUX plane 10,9
00  // 51 x31y128 INMUX plane 12,11
00  // 52 x32y127 INMUX plane 2,1
00  // 53 x32y127 INMUX plane 4,3
00  // 54 x32y127 INMUX plane 6,5
00  // 55 x32y127 INMUX plane 8,7
00  // 56 x32y127 INMUX plane 10,9
00  // 57 x32y127 INMUX plane 12,11
00  // 58 x32y128 INMUX plane 2,1
00  // 59 x32y128 INMUX plane 4,3
00  // 60 x32y128 INMUX plane 6,5
00  // 61 x32y128 INMUX plane 8,7
00  // 62 x32y128 INMUX plane 10,9
00  // 63 x32y128 INMUX plane 12,11
00  // 64 x31y127 SB_BIG plane 1
00  // 65 x31y127 SB_BIG plane 1
00  // 66 x31y127 SB_DRIVE plane 2,1
00  // 67 x31y127 SB_BIG plane 2
00  // 68 x31y127 SB_BIG plane 2
00  // 69 x31y127 SB_BIG plane 3
00  // 70 x31y127 SB_BIG plane 3
00  // 71 x31y127 SB_DRIVE plane 4,3
00  // 72 x31y127 SB_BIG plane 4
00  // 73 x31y127 SB_BIG plane 4
00  // 74 x31y127 SB_BIG plane 5
00  // 75 x31y127 SB_BIG plane 5
00  // 76 x31y127 SB_DRIVE plane 6,5
00  // 77 x31y127 SB_BIG plane 6
00  // 78 x31y127 SB_BIG plane 6
00  // 79 x31y127 SB_BIG plane 7
00  // 80 x31y127 SB_BIG plane 7
00  // 81 x31y127 SB_DRIVE plane 8,7
41  // 82 x31y127 SB_BIG plane 8
11  // 83 x31y127 SB_BIG plane 8
D7 // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x33y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2D4B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
40 // y_sel: 127
93 // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2D53
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x33y127 CPE[0]
00  //  1 x33y127 CPE[1]
00  //  2 x33y127 CPE[2]
00  //  3 x33y127 CPE[3]
00  //  4 x33y127 CPE[4]
00  //  5 x33y127 CPE[5]
00  //  6 x33y127 CPE[6]
00  //  7 x33y127 CPE[7]
00  //  8 x33y127 CPE[8]
00  //  9 x33y127 CPE[9]
00  // 10 x33y128 CPE[0]
00  // 11 x33y128 CPE[1]
00  // 12 x33y128 CPE[2]
00  // 13 x33y128 CPE[3]
00  // 14 x33y128 CPE[4]
00  // 15 x33y128 CPE[5]
00  // 16 x33y128 CPE[6]
00  // 17 x33y128 CPE[7]
00  // 18 x33y128 CPE[8]
00  // 19 x33y128 CPE[9]
00  // 20 x34y127 CPE[0]
00  // 21 x34y127 CPE[1]
00  // 22 x34y127 CPE[2]
00  // 23 x34y127 CPE[3]
00  // 24 x34y127 CPE[4]
00  // 25 x34y127 CPE[5]
00  // 26 x34y127 CPE[6]
00  // 27 x34y127 CPE[7]
00  // 28 x34y127 CPE[8]
00  // 29 x34y127 CPE[9]
00  // 30 x34y128 CPE[0]
00  // 31 x34y128 CPE[1]
00  // 32 x34y128 CPE[2]
00  // 33 x34y128 CPE[3]
00  // 34 x34y128 CPE[4]
00  // 35 x34y128 CPE[5]
00  // 36 x34y128 CPE[6]
00  // 37 x34y128 CPE[7]
00  // 38 x34y128 CPE[8]
00  // 39 x34y128 CPE[9]
00  // 40 x33y127 INMUX plane 2,1
00  // 41 x33y127 INMUX plane 4,3
00  // 42 x33y127 INMUX plane 6,5
00  // 43 x33y127 INMUX plane 8,7
00  // 44 x33y127 INMUX plane 10,9
00  // 45 x33y127 INMUX plane 12,11
00  // 46 x33y128 INMUX plane 2,1
00  // 47 x33y128 INMUX plane 4,3
00  // 48 x33y128 INMUX plane 6,5
00  // 49 x33y128 INMUX plane 8,7
00  // 50 x33y128 INMUX plane 10,9
00  // 51 x33y128 INMUX plane 12,11
00  // 52 x34y127 INMUX plane 2,1
00  // 53 x34y127 INMUX plane 4,3
00  // 54 x34y127 INMUX plane 6,5
00  // 55 x34y127 INMUX plane 8,7
00  // 56 x34y127 INMUX plane 10,9
00  // 57 x34y127 INMUX plane 12,11
00  // 58 x34y128 INMUX plane 2,1
00  // 59 x34y128 INMUX plane 4,3
00  // 60 x34y128 INMUX plane 6,5
00  // 61 x34y128 INMUX plane 8,7
00  // 62 x34y128 INMUX plane 10,9
00  // 63 x34y128 INMUX plane 12,11
00  // 64 x34y128 SB_BIG plane 1
00  // 65 x34y128 SB_BIG plane 1
00  // 66 x34y128 SB_DRIVE plane 2,1
00  // 67 x34y128 SB_BIG plane 2
00  // 68 x34y128 SB_BIG plane 2
00  // 69 x34y128 SB_BIG plane 3
00  // 70 x34y128 SB_BIG plane 3
00  // 71 x34y128 SB_DRIVE plane 4,3
00  // 72 x34y128 SB_BIG plane 4
00  // 73 x34y128 SB_BIG plane 4
00  // 74 x34y128 SB_BIG plane 5
00  // 75 x34y128 SB_BIG plane 5
00  // 76 x34y128 SB_DRIVE plane 6,5
00  // 77 x34y128 SB_BIG plane 6
00  // 78 x34y128 SB_BIG plane 6
00  // 79 x34y128 SB_BIG plane 7
00  // 80 x34y128 SB_BIG plane 7
00  // 81 x34y128 SB_DRIVE plane 8,7
00  // 82 x34y128 SB_BIG plane 8
00  // 83 x34y128 SB_BIG plane 8
07  // 84 x34y128 SB_BIG plane 9
10  // 85 x34y128 SB_BIG plane 9
00  // 86 x34y128 SB_DRIVE plane 10,9
03  // 87 x34y128 SB_BIG plane 10
70  // 88 x34y128 SB_BIG plane 10
F0 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x35y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2DB2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
40 // y_sel: 127
FB // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2DBA
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x35y127 CPE[0]
00  //  1 x35y127 CPE[1]
00  //  2 x35y127 CPE[2]
00  //  3 x35y127 CPE[3]
00  //  4 x35y127 CPE[4]
00  //  5 x35y127 CPE[5]
00  //  6 x35y127 CPE[6]
00  //  7 x35y127 CPE[7]
00  //  8 x35y127 CPE[8]
00  //  9 x35y127 CPE[9]
00  // 10 x35y128 CPE[0]
00  // 11 x35y128 CPE[1]
00  // 12 x35y128 CPE[2]
00  // 13 x35y128 CPE[3]
00  // 14 x35y128 CPE[4]
00  // 15 x35y128 CPE[5]
00  // 16 x35y128 CPE[6]
00  // 17 x35y128 CPE[7]
00  // 18 x35y128 CPE[8]
00  // 19 x35y128 CPE[9]
00  // 20 x36y127 CPE[0]
00  // 21 x36y127 CPE[1]
00  // 22 x36y127 CPE[2]
00  // 23 x36y127 CPE[3]
00  // 24 x36y127 CPE[4]
00  // 25 x36y127 CPE[5]
00  // 26 x36y127 CPE[6]
00  // 27 x36y127 CPE[7]
00  // 28 x36y127 CPE[8]
00  // 29 x36y127 CPE[9]
00  // 30 x36y128 CPE[0]
00  // 31 x36y128 CPE[1]
00  // 32 x36y128 CPE[2]
00  // 33 x36y128 CPE[3]
00  // 34 x36y128 CPE[4]
00  // 35 x36y128 CPE[5]
00  // 36 x36y128 CPE[6]
00  // 37 x36y128 CPE[7]
00  // 38 x36y128 CPE[8]
00  // 39 x36y128 CPE[9]
00  // 40 x35y127 INMUX plane 2,1
00  // 41 x35y127 INMUX plane 4,3
00  // 42 x35y127 INMUX plane 6,5
00  // 43 x35y127 INMUX plane 8,7
00  // 44 x35y127 INMUX plane 10,9
00  // 45 x35y127 INMUX plane 12,11
00  // 46 x35y128 INMUX plane 2,1
00  // 47 x35y128 INMUX plane 4,3
00  // 48 x35y128 INMUX plane 6,5
00  // 49 x35y128 INMUX plane 8,7
00  // 50 x35y128 INMUX plane 10,9
00  // 51 x35y128 INMUX plane 12,11
00  // 52 x36y127 INMUX plane 2,1
00  // 53 x36y127 INMUX plane 4,3
00  // 54 x36y127 INMUX plane 6,5
00  // 55 x36y127 INMUX plane 8,7
00  // 56 x36y127 INMUX plane 10,9
00  // 57 x36y127 INMUX plane 12,11
00  // 58 x36y128 INMUX plane 2,1
00  // 59 x36y128 INMUX plane 4,3
00  // 60 x36y128 INMUX plane 6,5
00  // 61 x36y128 INMUX plane 8,7
00  // 62 x36y128 INMUX plane 10,9
00  // 63 x36y128 INMUX plane 12,11
00  // 64 x35y127 SB_BIG plane 1
00  // 65 x35y127 SB_BIG plane 1
00  // 66 x35y127 SB_DRIVE plane 2,1
00  // 67 x35y127 SB_BIG plane 2
00  // 68 x35y127 SB_BIG plane 2
00  // 69 x35y127 SB_BIG plane 3
00  // 70 x35y127 SB_BIG plane 3
00  // 71 x35y127 SB_DRIVE plane 4,3
00  // 72 x35y127 SB_BIG plane 4
00  // 73 x35y127 SB_BIG plane 4
00  // 74 x35y127 SB_BIG plane 5
00  // 75 x35y127 SB_BIG plane 5
00  // 76 x35y127 SB_DRIVE plane 6,5
00  // 77 x35y127 SB_BIG plane 6
00  // 78 x35y127 SB_BIG plane 6
00  // 79 x35y127 SB_BIG plane 7
00  // 80 x35y127 SB_BIG plane 7
00  // 81 x35y127 SB_DRIVE plane 8,7
00  // 82 x35y127 SB_BIG plane 8
00  // 83 x35y127 SB_BIG plane 8
07  // 84 x35y127 SB_BIG plane 9
10  // 85 x35y127 SB_BIG plane 9
00  // 86 x35y127 SB_DRIVE plane 10,9
03  // 87 x35y127 SB_BIG plane 10
70  // 88 x35y127 SB_BIG plane 10
F0 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x37y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2E19     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
40 // y_sel: 127
23 // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2E21
5B // Length: 91
CB // -- CRC low byte
D4 // -- CRC high byte
00  //  0 x37y127 CPE[0]
00  //  1 x37y127 CPE[1]
00  //  2 x37y127 CPE[2]
00  //  3 x37y127 CPE[3]
00  //  4 x37y127 CPE[4]
00  //  5 x37y127 CPE[5]
00  //  6 x37y127 CPE[6]
00  //  7 x37y127 CPE[7]
00  //  8 x37y127 CPE[8]
00  //  9 x37y127 CPE[9]
00  // 10 x37y128 CPE[0]
00  // 11 x37y128 CPE[1]
00  // 12 x37y128 CPE[2]
00  // 13 x37y128 CPE[3]
00  // 14 x37y128 CPE[4]
00  // 15 x37y128 CPE[5]
00  // 16 x37y128 CPE[6]
00  // 17 x37y128 CPE[7]
00  // 18 x37y128 CPE[8]
00  // 19 x37y128 CPE[9]
00  // 20 x38y127 CPE[0]
00  // 21 x38y127 CPE[1]
00  // 22 x38y127 CPE[2]
00  // 23 x38y127 CPE[3]
00  // 24 x38y127 CPE[4]
00  // 25 x38y127 CPE[5]
00  // 26 x38y127 CPE[6]
00  // 27 x38y127 CPE[7]
00  // 28 x38y127 CPE[8]
00  // 29 x38y127 CPE[9]
00  // 30 x38y128 CPE[0]
00  // 31 x38y128 CPE[1]
00  // 32 x38y128 CPE[2]
00  // 33 x38y128 CPE[3]
00  // 34 x38y128 CPE[4]
00  // 35 x38y128 CPE[5]
00  // 36 x38y128 CPE[6]
00  // 37 x38y128 CPE[7]
00  // 38 x38y128 CPE[8]
00  // 39 x38y128 CPE[9]
00  // 40 x37y127 INMUX plane 2,1
00  // 41 x37y127 INMUX plane 4,3
00  // 42 x37y127 INMUX plane 6,5
00  // 43 x37y127 INMUX plane 8,7
00  // 44 x37y127 INMUX plane 10,9
00  // 45 x37y127 INMUX plane 12,11
00  // 46 x37y128 INMUX plane 2,1
00  // 47 x37y128 INMUX plane 4,3
00  // 48 x37y128 INMUX plane 6,5
00  // 49 x37y128 INMUX plane 8,7
00  // 50 x37y128 INMUX plane 10,9
00  // 51 x37y128 INMUX plane 12,11
00  // 52 x38y127 INMUX plane 2,1
00  // 53 x38y127 INMUX plane 4,3
00  // 54 x38y127 INMUX plane 6,5
00  // 55 x38y127 INMUX plane 8,7
00  // 56 x38y127 INMUX plane 10,9
00  // 57 x38y127 INMUX plane 12,11
00  // 58 x38y128 INMUX plane 2,1
00  // 59 x38y128 INMUX plane 4,3
00  // 60 x38y128 INMUX plane 6,5
00  // 61 x38y128 INMUX plane 8,7
00  // 62 x38y128 INMUX plane 10,9
00  // 63 x38y128 INMUX plane 12,11
00  // 64 x38y128 SB_BIG plane 1
00  // 65 x38y128 SB_BIG plane 1
00  // 66 x38y128 SB_DRIVE plane 2,1
00  // 67 x38y128 SB_BIG plane 2
00  // 68 x38y128 SB_BIG plane 2
00  // 69 x38y128 SB_BIG plane 3
00  // 70 x38y128 SB_BIG plane 3
00  // 71 x38y128 SB_DRIVE plane 4,3
00  // 72 x38y128 SB_BIG plane 4
00  // 73 x38y128 SB_BIG plane 4
00  // 74 x38y128 SB_BIG plane 5
00  // 75 x38y128 SB_BIG plane 5
00  // 76 x38y128 SB_DRIVE plane 6,5
00  // 77 x38y128 SB_BIG plane 6
00  // 78 x38y128 SB_BIG plane 6
00  // 79 x38y128 SB_BIG plane 7
00  // 80 x38y128 SB_BIG plane 7
00  // 81 x38y128 SB_DRIVE plane 8,7
00  // 82 x38y128 SB_BIG plane 8
00  // 83 x38y128 SB_BIG plane 8
00  // 84 x38y128 SB_BIG plane 9
70  // 85 x38y128 SB_BIG plane 9
00  // 86 x38y128 SB_DRIVE plane 10,9
03  // 87 x38y128 SB_BIG plane 10
70  // 88 x38y128 SB_BIG plane 10
05  // 89 x38y128 SB_BIG plane 11
10  // 90 x38y128 SB_BIG plane 11
34 // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x39y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2E82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
40 // y_sel: 127
2B // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2E8A
5B // Length: 91
CB // -- CRC low byte
D4 // -- CRC high byte
00  //  0 x39y127 CPE[0]
00  //  1 x39y127 CPE[1]
00  //  2 x39y127 CPE[2]
00  //  3 x39y127 CPE[3]
00  //  4 x39y127 CPE[4]
00  //  5 x39y127 CPE[5]
00  //  6 x39y127 CPE[6]
00  //  7 x39y127 CPE[7]
00  //  8 x39y127 CPE[8]
00  //  9 x39y127 CPE[9]
00  // 10 x39y128 CPE[0]
00  // 11 x39y128 CPE[1]
00  // 12 x39y128 CPE[2]
00  // 13 x39y128 CPE[3]
00  // 14 x39y128 CPE[4]
00  // 15 x39y128 CPE[5]
00  // 16 x39y128 CPE[6]
00  // 17 x39y128 CPE[7]
00  // 18 x39y128 CPE[8]
00  // 19 x39y128 CPE[9]
00  // 20 x40y127 CPE[0]
00  // 21 x40y127 CPE[1]
00  // 22 x40y127 CPE[2]
00  // 23 x40y127 CPE[3]
00  // 24 x40y127 CPE[4]
00  // 25 x40y127 CPE[5]
00  // 26 x40y127 CPE[6]
00  // 27 x40y127 CPE[7]
00  // 28 x40y127 CPE[8]
00  // 29 x40y127 CPE[9]
00  // 30 x40y128 CPE[0]
00  // 31 x40y128 CPE[1]
00  // 32 x40y128 CPE[2]
00  // 33 x40y128 CPE[3]
00  // 34 x40y128 CPE[4]
00  // 35 x40y128 CPE[5]
00  // 36 x40y128 CPE[6]
00  // 37 x40y128 CPE[7]
00  // 38 x40y128 CPE[8]
00  // 39 x40y128 CPE[9]
00  // 40 x39y127 INMUX plane 2,1
00  // 41 x39y127 INMUX plane 4,3
00  // 42 x39y127 INMUX plane 6,5
00  // 43 x39y127 INMUX plane 8,7
00  // 44 x39y127 INMUX plane 10,9
00  // 45 x39y127 INMUX plane 12,11
00  // 46 x39y128 INMUX plane 2,1
00  // 47 x39y128 INMUX plane 4,3
00  // 48 x39y128 INMUX plane 6,5
00  // 49 x39y128 INMUX plane 8,7
00  // 50 x39y128 INMUX plane 10,9
00  // 51 x39y128 INMUX plane 12,11
00  // 52 x40y127 INMUX plane 2,1
00  // 53 x40y127 INMUX plane 4,3
00  // 54 x40y127 INMUX plane 6,5
00  // 55 x40y127 INMUX plane 8,7
00  // 56 x40y127 INMUX plane 10,9
00  // 57 x40y127 INMUX plane 12,11
00  // 58 x40y128 INMUX plane 2,1
00  // 59 x40y128 INMUX plane 4,3
00  // 60 x40y128 INMUX plane 6,5
00  // 61 x40y128 INMUX plane 8,7
00  // 62 x40y128 INMUX plane 10,9
00  // 63 x40y128 INMUX plane 12,11
00  // 64 x39y127 SB_BIG plane 1
00  // 65 x39y127 SB_BIG plane 1
00  // 66 x39y127 SB_DRIVE plane 2,1
00  // 67 x39y127 SB_BIG plane 2
00  // 68 x39y127 SB_BIG plane 2
00  // 69 x39y127 SB_BIG plane 3
00  // 70 x39y127 SB_BIG plane 3
00  // 71 x39y127 SB_DRIVE plane 4,3
00  // 72 x39y127 SB_BIG plane 4
00  // 73 x39y127 SB_BIG plane 4
00  // 74 x39y127 SB_BIG plane 5
00  // 75 x39y127 SB_BIG plane 5
00  // 76 x39y127 SB_DRIVE plane 6,5
00  // 77 x39y127 SB_BIG plane 6
00  // 78 x39y127 SB_BIG plane 6
00  // 79 x39y127 SB_BIG plane 7
00  // 80 x39y127 SB_BIG plane 7
00  // 81 x39y127 SB_DRIVE plane 8,7
00  // 82 x39y127 SB_BIG plane 8
00  // 83 x39y127 SB_BIG plane 8
00  // 84 x39y127 SB_BIG plane 9
70  // 85 x39y127 SB_BIG plane 9
00  // 86 x39y127 SB_DRIVE plane 10,9
03  // 87 x39y127 SB_BIG plane 10
70  // 88 x39y127 SB_BIG plane 10
05  // 89 x39y127 SB_BIG plane 11
10  // 90 x39y127 SB_BIG plane 11
34 // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x41y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2EEB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
40 // y_sel: 127
F3 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2EF3
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x41y127 CPE[0]
00  //  1 x41y127 CPE[1]
00  //  2 x41y127 CPE[2]
00  //  3 x41y127 CPE[3]
00  //  4 x41y127 CPE[4]
00  //  5 x41y127 CPE[5]
00  //  6 x41y127 CPE[6]
00  //  7 x41y127 CPE[7]
00  //  8 x41y127 CPE[8]
00  //  9 x41y127 CPE[9]
00  // 10 x41y128 CPE[0]
00  // 11 x41y128 CPE[1]
00  // 12 x41y128 CPE[2]
00  // 13 x41y128 CPE[3]
00  // 14 x41y128 CPE[4]
00  // 15 x41y128 CPE[5]
00  // 16 x41y128 CPE[6]
00  // 17 x41y128 CPE[7]
00  // 18 x41y128 CPE[8]
00  // 19 x41y128 CPE[9]
00  // 20 x42y127 CPE[0]
00  // 21 x42y127 CPE[1]
00  // 22 x42y127 CPE[2]
00  // 23 x42y127 CPE[3]
00  // 24 x42y127 CPE[4]
00  // 25 x42y127 CPE[5]
00  // 26 x42y127 CPE[6]
00  // 27 x42y127 CPE[7]
00  // 28 x42y127 CPE[8]
00  // 29 x42y127 CPE[9]
00  // 30 x42y128 CPE[0]
00  // 31 x42y128 CPE[1]
00  // 32 x42y128 CPE[2]
00  // 33 x42y128 CPE[3]
00  // 34 x42y128 CPE[4]
00  // 35 x42y128 CPE[5]
00  // 36 x42y128 CPE[6]
00  // 37 x42y128 CPE[7]
00  // 38 x42y128 CPE[8]
00  // 39 x42y128 CPE[9]
00  // 40 x41y127 INMUX plane 2,1
00  // 41 x41y127 INMUX plane 4,3
00  // 42 x41y127 INMUX plane 6,5
00  // 43 x41y127 INMUX plane 8,7
00  // 44 x41y127 INMUX plane 10,9
00  // 45 x41y127 INMUX plane 12,11
00  // 46 x41y128 INMUX plane 2,1
00  // 47 x41y128 INMUX plane 4,3
00  // 48 x41y128 INMUX plane 6,5
00  // 49 x41y128 INMUX plane 8,7
00  // 50 x41y128 INMUX plane 10,9
00  // 51 x41y128 INMUX plane 12,11
00  // 52 x42y127 INMUX plane 2,1
00  // 53 x42y127 INMUX plane 4,3
00  // 54 x42y127 INMUX plane 6,5
00  // 55 x42y127 INMUX plane 8,7
00  // 56 x42y127 INMUX plane 10,9
00  // 57 x42y127 INMUX plane 12,11
00  // 58 x42y128 INMUX plane 2,1
00  // 59 x42y128 INMUX plane 4,3
00  // 60 x42y128 INMUX plane 6,5
00  // 61 x42y128 INMUX plane 8,7
00  // 62 x42y128 INMUX plane 10,9
00  // 63 x42y128 INMUX plane 12,11
00  // 64 x42y128 SB_BIG plane 1
00  // 65 x42y128 SB_BIG plane 1
00  // 66 x42y128 SB_DRIVE plane 2,1
00  // 67 x42y128 SB_BIG plane 2
00  // 68 x42y128 SB_BIG plane 2
00  // 69 x42y128 SB_BIG plane 3
00  // 70 x42y128 SB_BIG plane 3
00  // 71 x42y128 SB_DRIVE plane 4,3
00  // 72 x42y128 SB_BIG plane 4
00  // 73 x42y128 SB_BIG plane 4
00  // 74 x42y128 SB_BIG plane 5
00  // 75 x42y128 SB_BIG plane 5
00  // 76 x42y128 SB_DRIVE plane 6,5
00  // 77 x42y128 SB_BIG plane 6
00  // 78 x42y128 SB_BIG plane 6
00  // 79 x42y128 SB_BIG plane 7
00  // 80 x42y128 SB_BIG plane 7
00  // 81 x42y128 SB_DRIVE plane 8,7
00  // 82 x42y128 SB_BIG plane 8
00  // 83 x42y128 SB_BIG plane 8
00  // 84 x42y128 SB_BIG plane 9
70  // 85 x42y128 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x43y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2F4F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
40 // y_sel: 127
9B // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2F57
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x43y127 CPE[0]
00  //  1 x43y127 CPE[1]
00  //  2 x43y127 CPE[2]
00  //  3 x43y127 CPE[3]
00  //  4 x43y127 CPE[4]
00  //  5 x43y127 CPE[5]
00  //  6 x43y127 CPE[6]
00  //  7 x43y127 CPE[7]
00  //  8 x43y127 CPE[8]
00  //  9 x43y127 CPE[9]
00  // 10 x43y128 CPE[0]
00  // 11 x43y128 CPE[1]
00  // 12 x43y128 CPE[2]
00  // 13 x43y128 CPE[3]
00  // 14 x43y128 CPE[4]
00  // 15 x43y128 CPE[5]
00  // 16 x43y128 CPE[6]
00  // 17 x43y128 CPE[7]
00  // 18 x43y128 CPE[8]
00  // 19 x43y128 CPE[9]
00  // 20 x44y127 CPE[0]
00  // 21 x44y127 CPE[1]
00  // 22 x44y127 CPE[2]
00  // 23 x44y127 CPE[3]
00  // 24 x44y127 CPE[4]
00  // 25 x44y127 CPE[5]
00  // 26 x44y127 CPE[6]
00  // 27 x44y127 CPE[7]
00  // 28 x44y127 CPE[8]
00  // 29 x44y127 CPE[9]
00  // 30 x44y128 CPE[0]
00  // 31 x44y128 CPE[1]
00  // 32 x44y128 CPE[2]
00  // 33 x44y128 CPE[3]
00  // 34 x44y128 CPE[4]
00  // 35 x44y128 CPE[5]
00  // 36 x44y128 CPE[6]
00  // 37 x44y128 CPE[7]
00  // 38 x44y128 CPE[8]
00  // 39 x44y128 CPE[9]
00  // 40 x43y127 INMUX plane 2,1
00  // 41 x43y127 INMUX plane 4,3
00  // 42 x43y127 INMUX plane 6,5
00  // 43 x43y127 INMUX plane 8,7
00  // 44 x43y127 INMUX plane 10,9
00  // 45 x43y127 INMUX plane 12,11
00  // 46 x43y128 INMUX plane 2,1
00  // 47 x43y128 INMUX plane 4,3
00  // 48 x43y128 INMUX plane 6,5
00  // 49 x43y128 INMUX plane 8,7
00  // 50 x43y128 INMUX plane 10,9
00  // 51 x43y128 INMUX plane 12,11
00  // 52 x44y127 INMUX plane 2,1
00  // 53 x44y127 INMUX plane 4,3
00  // 54 x44y127 INMUX plane 6,5
00  // 55 x44y127 INMUX plane 8,7
00  // 56 x44y127 INMUX plane 10,9
00  // 57 x44y127 INMUX plane 12,11
00  // 58 x44y128 INMUX plane 2,1
00  // 59 x44y128 INMUX plane 4,3
00  // 60 x44y128 INMUX plane 6,5
00  // 61 x44y128 INMUX plane 8,7
00  // 62 x44y128 INMUX plane 10,9
00  // 63 x44y128 INMUX plane 12,11
00  // 64 x43y127 SB_BIG plane 1
00  // 65 x43y127 SB_BIG plane 1
00  // 66 x43y127 SB_DRIVE plane 2,1
00  // 67 x43y127 SB_BIG plane 2
00  // 68 x43y127 SB_BIG plane 2
00  // 69 x43y127 SB_BIG plane 3
00  // 70 x43y127 SB_BIG plane 3
00  // 71 x43y127 SB_DRIVE plane 4,3
00  // 72 x43y127 SB_BIG plane 4
00  // 73 x43y127 SB_BIG plane 4
00  // 74 x43y127 SB_BIG plane 5
00  // 75 x43y127 SB_BIG plane 5
00  // 76 x43y127 SB_DRIVE plane 6,5
00  // 77 x43y127 SB_BIG plane 6
00  // 78 x43y127 SB_BIG plane 6
00  // 79 x43y127 SB_BIG plane 7
00  // 80 x43y127 SB_BIG plane 7
00  // 81 x43y127 SB_DRIVE plane 8,7
00  // 82 x43y127 SB_BIG plane 8
00  // 83 x43y127 SB_BIG plane 8
07  // 84 x43y127 SB_BIG plane 9
10  // 85 x43y127 SB_BIG plane 9
00  // 86 x43y127 SB_DRIVE plane 10,9
03  // 87 x43y127 SB_BIG plane 10
70  // 88 x43y127 SB_BIG plane 10
F0 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x45y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 2FB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
40 // y_sel: 127
43 // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 2FBE
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x45y127 CPE[0]
00  //  1 x45y127 CPE[1]
00  //  2 x45y127 CPE[2]
00  //  3 x45y127 CPE[3]
00  //  4 x45y127 CPE[4]
00  //  5 x45y127 CPE[5]
00  //  6 x45y127 CPE[6]
00  //  7 x45y127 CPE[7]
00  //  8 x45y127 CPE[8]
00  //  9 x45y127 CPE[9]
00  // 10 x45y128 CPE[0]
00  // 11 x45y128 CPE[1]
00  // 12 x45y128 CPE[2]
00  // 13 x45y128 CPE[3]
00  // 14 x45y128 CPE[4]
00  // 15 x45y128 CPE[5]
00  // 16 x45y128 CPE[6]
00  // 17 x45y128 CPE[7]
00  // 18 x45y128 CPE[8]
00  // 19 x45y128 CPE[9]
00  // 20 x46y127 CPE[0]
00  // 21 x46y127 CPE[1]
00  // 22 x46y127 CPE[2]
00  // 23 x46y127 CPE[3]
00  // 24 x46y127 CPE[4]
00  // 25 x46y127 CPE[5]
00  // 26 x46y127 CPE[6]
00  // 27 x46y127 CPE[7]
00  // 28 x46y127 CPE[8]
00  // 29 x46y127 CPE[9]
00  // 30 x46y128 CPE[0]
00  // 31 x46y128 CPE[1]
00  // 32 x46y128 CPE[2]
00  // 33 x46y128 CPE[3]
00  // 34 x46y128 CPE[4]
00  // 35 x46y128 CPE[5]
00  // 36 x46y128 CPE[6]
00  // 37 x46y128 CPE[7]
00  // 38 x46y128 CPE[8]
00  // 39 x46y128 CPE[9]
00  // 40 x45y127 INMUX plane 2,1
00  // 41 x45y127 INMUX plane 4,3
00  // 42 x45y127 INMUX plane 6,5
00  // 43 x45y127 INMUX plane 8,7
00  // 44 x45y127 INMUX plane 10,9
00  // 45 x45y127 INMUX plane 12,11
00  // 46 x45y128 INMUX plane 2,1
00  // 47 x45y128 INMUX plane 4,3
00  // 48 x45y128 INMUX plane 6,5
00  // 49 x45y128 INMUX plane 8,7
00  // 50 x45y128 INMUX plane 10,9
00  // 51 x45y128 INMUX plane 12,11
00  // 52 x46y127 INMUX plane 2,1
00  // 53 x46y127 INMUX plane 4,3
00  // 54 x46y127 INMUX plane 6,5
00  // 55 x46y127 INMUX plane 8,7
00  // 56 x46y127 INMUX plane 10,9
00  // 57 x46y127 INMUX plane 12,11
00  // 58 x46y128 INMUX plane 2,1
00  // 59 x46y128 INMUX plane 4,3
00  // 60 x46y128 INMUX plane 6,5
00  // 61 x46y128 INMUX plane 8,7
00  // 62 x46y128 INMUX plane 10,9
00  // 63 x46y128 INMUX plane 12,11
00  // 64 x46y128 SB_BIG plane 1
00  // 65 x46y128 SB_BIG plane 1
00  // 66 x46y128 SB_DRIVE plane 2,1
00  // 67 x46y128 SB_BIG plane 2
00  // 68 x46y128 SB_BIG plane 2
00  // 69 x46y128 SB_BIG plane 3
00  // 70 x46y128 SB_BIG plane 3
00  // 71 x46y128 SB_DRIVE plane 4,3
00  // 72 x46y128 SB_BIG plane 4
00  // 73 x46y128 SB_BIG plane 4
00  // 74 x46y128 SB_BIG plane 5
00  // 75 x46y128 SB_BIG plane 5
00  // 76 x46y128 SB_DRIVE plane 6,5
00  // 77 x46y128 SB_BIG plane 6
00  // 78 x46y128 SB_BIG plane 6
00  // 79 x46y128 SB_BIG plane 7
00  // 80 x46y128 SB_BIG plane 7
00  // 81 x46y128 SB_DRIVE plane 8,7
00  // 82 x46y128 SB_BIG plane 8
00  // 83 x46y128 SB_BIG plane 8
00  // 84 x46y128 SB_BIG plane 9
70  // 85 x46y128 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x47y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 301A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
40 // y_sel: 127
8B // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3022
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x47y127 CPE[0]
00  //  1 x47y127 CPE[1]
00  //  2 x47y127 CPE[2]
00  //  3 x47y127 CPE[3]
00  //  4 x47y127 CPE[4]
00  //  5 x47y127 CPE[5]
00  //  6 x47y127 CPE[6]
00  //  7 x47y127 CPE[7]
00  //  8 x47y127 CPE[8]
00  //  9 x47y127 CPE[9]
00  // 10 x47y128 CPE[0]
00  // 11 x47y128 CPE[1]
00  // 12 x47y128 CPE[2]
00  // 13 x47y128 CPE[3]
00  // 14 x47y128 CPE[4]
00  // 15 x47y128 CPE[5]
00  // 16 x47y128 CPE[6]
00  // 17 x47y128 CPE[7]
00  // 18 x47y128 CPE[8]
00  // 19 x47y128 CPE[9]
00  // 20 x48y127 CPE[0]
00  // 21 x48y127 CPE[1]
00  // 22 x48y127 CPE[2]
00  // 23 x48y127 CPE[3]
00  // 24 x48y127 CPE[4]
00  // 25 x48y127 CPE[5]
00  // 26 x48y127 CPE[6]
00  // 27 x48y127 CPE[7]
00  // 28 x48y127 CPE[8]
00  // 29 x48y127 CPE[9]
00  // 30 x48y128 CPE[0]
00  // 31 x48y128 CPE[1]
00  // 32 x48y128 CPE[2]
00  // 33 x48y128 CPE[3]
00  // 34 x48y128 CPE[4]
00  // 35 x48y128 CPE[5]
00  // 36 x48y128 CPE[6]
00  // 37 x48y128 CPE[7]
00  // 38 x48y128 CPE[8]
00  // 39 x48y128 CPE[9]
00  // 40 x47y127 INMUX plane 2,1
00  // 41 x47y127 INMUX plane 4,3
00  // 42 x47y127 INMUX plane 6,5
00  // 43 x47y127 INMUX plane 8,7
00  // 44 x47y127 INMUX plane 10,9
00  // 45 x47y127 INMUX plane 12,11
00  // 46 x47y128 INMUX plane 2,1
00  // 47 x47y128 INMUX plane 4,3
00  // 48 x47y128 INMUX plane 6,5
00  // 49 x47y128 INMUX plane 8,7
00  // 50 x47y128 INMUX plane 10,9
00  // 51 x47y128 INMUX plane 12,11
00  // 52 x48y127 INMUX plane 2,1
00  // 53 x48y127 INMUX plane 4,3
00  // 54 x48y127 INMUX plane 6,5
00  // 55 x48y127 INMUX plane 8,7
00  // 56 x48y127 INMUX plane 10,9
00  // 57 x48y127 INMUX plane 12,11
00  // 58 x48y128 INMUX plane 2,1
00  // 59 x48y128 INMUX plane 4,3
00  // 60 x48y128 INMUX plane 6,5
00  // 61 x48y128 INMUX plane 8,7
00  // 62 x48y128 INMUX plane 10,9
00  // 63 x48y128 INMUX plane 12,11
00  // 64 x47y127 SB_BIG plane 1
00  // 65 x47y127 SB_BIG plane 1
00  // 66 x47y127 SB_DRIVE plane 2,1
00  // 67 x47y127 SB_BIG plane 2
00  // 68 x47y127 SB_BIG plane 2
00  // 69 x47y127 SB_BIG plane 3
00  // 70 x47y127 SB_BIG plane 3
00  // 71 x47y127 SB_DRIVE plane 4,3
00  // 72 x47y127 SB_BIG plane 4
00  // 73 x47y127 SB_BIG plane 4
00  // 74 x47y127 SB_BIG plane 5
00  // 75 x47y127 SB_BIG plane 5
00  // 76 x47y127 SB_DRIVE plane 6,5
00  // 77 x47y127 SB_BIG plane 6
00  // 78 x47y127 SB_BIG plane 6
00  // 79 x47y127 SB_BIG plane 7
00  // 80 x47y127 SB_BIG plane 7
00  // 81 x47y127 SB_DRIVE plane 8,7
00  // 82 x47y127 SB_BIG plane 8
00  // 83 x47y127 SB_BIG plane 8
00  // 84 x47y127 SB_BIG plane 9
70  // 85 x47y127 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x49y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 307E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
40 // y_sel: 127
53 // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3086
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x49y127 CPE[0]
00  //  1 x49y127 CPE[1]
00  //  2 x49y127 CPE[2]
00  //  3 x49y127 CPE[3]
00  //  4 x49y127 CPE[4]
00  //  5 x49y127 CPE[5]
00  //  6 x49y127 CPE[6]
00  //  7 x49y127 CPE[7]
00  //  8 x49y127 CPE[8]
00  //  9 x49y127 CPE[9]
00  // 10 x49y128 CPE[0]
00  // 11 x49y128 CPE[1]
00  // 12 x49y128 CPE[2]
00  // 13 x49y128 CPE[3]
00  // 14 x49y128 CPE[4]
00  // 15 x49y128 CPE[5]
00  // 16 x49y128 CPE[6]
00  // 17 x49y128 CPE[7]
00  // 18 x49y128 CPE[8]
00  // 19 x49y128 CPE[9]
00  // 20 x50y127 CPE[0]
00  // 21 x50y127 CPE[1]
00  // 22 x50y127 CPE[2]
00  // 23 x50y127 CPE[3]
00  // 24 x50y127 CPE[4]
00  // 25 x50y127 CPE[5]
00  // 26 x50y127 CPE[6]
00  // 27 x50y127 CPE[7]
00  // 28 x50y127 CPE[8]
00  // 29 x50y127 CPE[9]
00  // 30 x50y128 CPE[0]
00  // 31 x50y128 CPE[1]
00  // 32 x50y128 CPE[2]
00  // 33 x50y128 CPE[3]
00  // 34 x50y128 CPE[4]
00  // 35 x50y128 CPE[5]
00  // 36 x50y128 CPE[6]
00  // 37 x50y128 CPE[7]
00  // 38 x50y128 CPE[8]
00  // 39 x50y128 CPE[9]
00  // 40 x49y127 INMUX plane 2,1
00  // 41 x49y127 INMUX plane 4,3
00  // 42 x49y127 INMUX plane 6,5
00  // 43 x49y127 INMUX plane 8,7
00  // 44 x49y127 INMUX plane 10,9
00  // 45 x49y127 INMUX plane 12,11
00  // 46 x49y128 INMUX plane 2,1
00  // 47 x49y128 INMUX plane 4,3
00  // 48 x49y128 INMUX plane 6,5
00  // 49 x49y128 INMUX plane 8,7
00  // 50 x49y128 INMUX plane 10,9
00  // 51 x49y128 INMUX plane 12,11
00  // 52 x50y127 INMUX plane 2,1
00  // 53 x50y127 INMUX plane 4,3
00  // 54 x50y127 INMUX plane 6,5
00  // 55 x50y127 INMUX plane 8,7
00  // 56 x50y127 INMUX plane 10,9
00  // 57 x50y127 INMUX plane 12,11
00  // 58 x50y128 INMUX plane 2,1
00  // 59 x50y128 INMUX plane 4,3
00  // 60 x50y128 INMUX plane 6,5
00  // 61 x50y128 INMUX plane 8,7
00  // 62 x50y128 INMUX plane 10,9
00  // 63 x50y128 INMUX plane 12,11
00  // 64 x50y128 SB_BIG plane 1
00  // 65 x50y128 SB_BIG plane 1
00  // 66 x50y128 SB_DRIVE plane 2,1
00  // 67 x50y128 SB_BIG plane 2
00  // 68 x50y128 SB_BIG plane 2
00  // 69 x50y128 SB_BIG plane 3
00  // 70 x50y128 SB_BIG plane 3
00  // 71 x50y128 SB_DRIVE plane 4,3
00  // 72 x50y128 SB_BIG plane 4
00  // 73 x50y128 SB_BIG plane 4
00  // 74 x50y128 SB_BIG plane 5
00  // 75 x50y128 SB_BIG plane 5
00  // 76 x50y128 SB_DRIVE plane 6,5
00  // 77 x50y128 SB_BIG plane 6
00  // 78 x50y128 SB_BIG plane 6
00  // 79 x50y128 SB_BIG plane 7
00  // 80 x50y128 SB_BIG plane 7
00  // 81 x50y128 SB_DRIVE plane 8,7
00  // 82 x50y128 SB_BIG plane 8
00  // 83 x50y128 SB_BIG plane 8
00  // 84 x50y128 SB_BIG plane 9
70  // 85 x50y128 SB_BIG plane 9
F6 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x51y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 30E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
40 // y_sel: 127
3B // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 30EA
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x51y127 CPE[0]
00  //  1 x51y127 CPE[1]
00  //  2 x51y127 CPE[2]
00  //  3 x51y127 CPE[3]
00  //  4 x51y127 CPE[4]
00  //  5 x51y127 CPE[5]
00  //  6 x51y127 CPE[6]
00  //  7 x51y127 CPE[7]
00  //  8 x51y127 CPE[8]
00  //  9 x51y127 CPE[9]
00  // 10 x51y128 CPE[0]
00  // 11 x51y128 CPE[1]
00  // 12 x51y128 CPE[2]
00  // 13 x51y128 CPE[3]
00  // 14 x51y128 CPE[4]
00  // 15 x51y128 CPE[5]
00  // 16 x51y128 CPE[6]
00  // 17 x51y128 CPE[7]
00  // 18 x51y128 CPE[8]
00  // 19 x51y128 CPE[9]
00  // 20 x52y127 CPE[0]
00  // 21 x52y127 CPE[1]
00  // 22 x52y127 CPE[2]
00  // 23 x52y127 CPE[3]
00  // 24 x52y127 CPE[4]
00  // 25 x52y127 CPE[5]
00  // 26 x52y127 CPE[6]
00  // 27 x52y127 CPE[7]
00  // 28 x52y127 CPE[8]
00  // 29 x52y127 CPE[9]
00  // 30 x52y128 CPE[0]
00  // 31 x52y128 CPE[1]
00  // 32 x52y128 CPE[2]
00  // 33 x52y128 CPE[3]
00  // 34 x52y128 CPE[4]
00  // 35 x52y128 CPE[5]
00  // 36 x52y128 CPE[6]
00  // 37 x52y128 CPE[7]
00  // 38 x52y128 CPE[8]
00  // 39 x52y128 CPE[9]
00  // 40 x51y127 INMUX plane 2,1
00  // 41 x51y127 INMUX plane 4,3
00  // 42 x51y127 INMUX plane 6,5
00  // 43 x51y127 INMUX plane 8,7
00  // 44 x51y127 INMUX plane 10,9
00  // 45 x51y127 INMUX plane 12,11
00  // 46 x51y128 INMUX plane 2,1
00  // 47 x51y128 INMUX plane 4,3
00  // 48 x51y128 INMUX plane 6,5
00  // 49 x51y128 INMUX plane 8,7
00  // 50 x51y128 INMUX plane 10,9
00  // 51 x51y128 INMUX plane 12,11
08  // 52 x52y127 INMUX plane 2,1
08  // 53 x52y127 INMUX plane 4,3
08  // 54 x52y127 INMUX plane 6,5
00  // 55 x52y127 INMUX plane 8,7
00  // 56 x52y127 INMUX plane 10,9
00  // 57 x52y127 INMUX plane 12,11
00  // 58 x52y128 INMUX plane 2,1
00  // 59 x52y128 INMUX plane 4,3
00  // 60 x52y128 INMUX plane 6,5
00  // 61 x52y128 INMUX plane 8,7
00  // 62 x52y128 INMUX plane 10,9
00  // 63 x52y128 INMUX plane 12,11
00  // 64 x51y127 SB_BIG plane 1
00  // 65 x51y127 SB_BIG plane 1
00  // 66 x51y127 SB_DRIVE plane 2,1
09  // 67 x51y127 SB_BIG plane 2
01  // 68 x51y127 SB_BIG plane 2
00  // 69 x51y127 SB_BIG plane 3
00  // 70 x51y127 SB_BIG plane 3
00  // 71 x51y127 SB_DRIVE plane 4,3
89  // 72 x51y127 SB_BIG plane 4
01  // 73 x51y127 SB_BIG plane 4
00  // 74 x51y127 SB_BIG plane 5
00  // 75 x51y127 SB_BIG plane 5
00  // 76 x51y127 SB_DRIVE plane 6,5
09  // 77 x51y127 SB_BIG plane 6
01  // 78 x51y127 SB_BIG plane 6
00  // 79 x51y127 SB_BIG plane 7
00  // 80 x51y127 SB_BIG plane 7
00  // 81 x51y127 SB_DRIVE plane 8,7
00  // 82 x51y127 SB_BIG plane 8
00  // 83 x51y127 SB_BIG plane 8
00  // 84 x51y127 SB_BIG plane 9
70  // 85 x51y127 SB_BIG plane 9
F5 // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x53y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3146     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
40 // y_sel: 127
E3 // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 314E
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x53y127 CPE[0]
00  //  1 x53y127 CPE[1]
00  //  2 x53y127 CPE[2]
00  //  3 x53y127 CPE[3]
00  //  4 x53y127 CPE[4]
00  //  5 x53y127 CPE[5]
00  //  6 x53y127 CPE[6]
00  //  7 x53y127 CPE[7]
00  //  8 x53y127 CPE[8]
00  //  9 x53y127 CPE[9]
00  // 10 x53y128 CPE[0]
00  // 11 x53y128 CPE[1]
00  // 12 x53y128 CPE[2]
00  // 13 x53y128 CPE[3]
00  // 14 x53y128 CPE[4]
00  // 15 x53y128 CPE[5]
00  // 16 x53y128 CPE[6]
00  // 17 x53y128 CPE[7]
00  // 18 x53y128 CPE[8]
00  // 19 x53y128 CPE[9]
00  // 20 x54y127 CPE[0]
00  // 21 x54y127 CPE[1]
00  // 22 x54y127 CPE[2]
00  // 23 x54y127 CPE[3]
00  // 24 x54y127 CPE[4]
00  // 25 x54y127 CPE[5]
00  // 26 x54y127 CPE[6]
00  // 27 x54y127 CPE[7]
00  // 28 x54y127 CPE[8]
00  // 29 x54y127 CPE[9]
00  // 30 x54y128 CPE[0]
00  // 31 x54y128 CPE[1]
00  // 32 x54y128 CPE[2]
00  // 33 x54y128 CPE[3]
00  // 34 x54y128 CPE[4]
00  // 35 x54y128 CPE[5]
00  // 36 x54y128 CPE[6]
00  // 37 x54y128 CPE[7]
00  // 38 x54y128 CPE[8]
00  // 39 x54y128 CPE[9]
08  // 40 x53y127 INMUX plane 2,1
08  // 41 x53y127 INMUX plane 4,3
08  // 42 x53y127 INMUX plane 6,5
EF // -- CRC low byte
B4 // -- CRC high byte


// Config Latches on x55y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 317F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
40 // y_sel: 127
EB // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3187
4D // Length: 77
7C // -- CRC low byte
A1 // -- CRC high byte
00  //  0 x55y127 CPE[0]
00  //  1 x55y127 CPE[1]
00  //  2 x55y127 CPE[2]
00  //  3 x55y127 CPE[3]
00  //  4 x55y127 CPE[4]
00  //  5 x55y127 CPE[5]
00  //  6 x55y127 CPE[6]
00  //  7 x55y127 CPE[7]
00  //  8 x55y127 CPE[8]
00  //  9 x55y127 CPE[9]
00  // 10 x55y128 CPE[0]
00  // 11 x55y128 CPE[1]
00  // 12 x55y128 CPE[2]
00  // 13 x55y128 CPE[3]
00  // 14 x55y128 CPE[4]
00  // 15 x55y128 CPE[5]
00  // 16 x55y128 CPE[6]
00  // 17 x55y128 CPE[7]
00  // 18 x55y128 CPE[8]
00  // 19 x55y128 CPE[9]
00  // 20 x56y127 CPE[0]
00  // 21 x56y127 CPE[1]
00  // 22 x56y127 CPE[2]
00  // 23 x56y127 CPE[3]
00  // 24 x56y127 CPE[4]
00  // 25 x56y127 CPE[5]
00  // 26 x56y127 CPE[6]
00  // 27 x56y127 CPE[7]
00  // 28 x56y127 CPE[8]
00  // 29 x56y127 CPE[9]
00  // 30 x56y128 CPE[0]
00  // 31 x56y128 CPE[1]
00  // 32 x56y128 CPE[2]
00  // 33 x56y128 CPE[3]
00  // 34 x56y128 CPE[4]
00  // 35 x56y128 CPE[5]
00  // 36 x56y128 CPE[6]
00  // 37 x56y128 CPE[7]
00  // 38 x56y128 CPE[8]
00  // 39 x56y128 CPE[9]
00  // 40 x55y127 INMUX plane 2,1
00  // 41 x55y127 INMUX plane 4,3
00  // 42 x55y127 INMUX plane 6,5
00  // 43 x55y127 INMUX plane 8,7
00  // 44 x55y127 INMUX plane 10,9
00  // 45 x55y127 INMUX plane 12,11
00  // 46 x55y128 INMUX plane 2,1
00  // 47 x55y128 INMUX plane 4,3
00  // 48 x55y128 INMUX plane 6,5
00  // 49 x55y128 INMUX plane 8,7
00  // 50 x55y128 INMUX plane 10,9
00  // 51 x55y128 INMUX plane 12,11
00  // 52 x56y127 INMUX plane 2,1
00  // 53 x56y127 INMUX plane 4,3
00  // 54 x56y127 INMUX plane 6,5
00  // 55 x56y127 INMUX plane 8,7
00  // 56 x56y127 INMUX plane 10,9
00  // 57 x56y127 INMUX plane 12,11
00  // 58 x56y128 INMUX plane 2,1
00  // 59 x56y128 INMUX plane 4,3
00  // 60 x56y128 INMUX plane 6,5
00  // 61 x56y128 INMUX plane 8,7
00  // 62 x56y128 INMUX plane 10,9
00  // 63 x56y128 INMUX plane 12,11
00  // 64 x55y127 SB_BIG plane 1
00  // 65 x55y127 SB_BIG plane 1
40  // 66 x55y127 SB_DRIVE plane 2,1
00  // 67 x55y127 SB_BIG plane 2
00  // 68 x55y127 SB_BIG plane 2
00  // 69 x55y127 SB_BIG plane 3
00  // 70 x55y127 SB_BIG plane 3
40  // 71 x55y127 SB_DRIVE plane 4,3
00  // 72 x55y127 SB_BIG plane 4
00  // 73 x55y127 SB_BIG plane 4
00  // 74 x55y127 SB_BIG plane 5
00  // 75 x55y127 SB_BIG plane 5
40  // 76 x55y127 SB_DRIVE plane 6,5
AD // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x63y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 31DA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
40 // y_sel: 127
E9 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 31E2
44 // Length: 68
BD // -- CRC low byte
3C // -- CRC high byte
00  //  0 x63y127 CPE[0]
00  //  1 x63y127 CPE[1]
00  //  2 x63y127 CPE[2]
00  //  3 x63y127 CPE[3]
00  //  4 x63y127 CPE[4]
00  //  5 x63y127 CPE[5]
00  //  6 x63y127 CPE[6]
00  //  7 x63y127 CPE[7]
00  //  8 x63y127 CPE[8]
00  //  9 x63y127 CPE[9]
00  // 10 x63y128 CPE[0]
00  // 11 x63y128 CPE[1]
00  // 12 x63y128 CPE[2]
00  // 13 x63y128 CPE[3]
00  // 14 x63y128 CPE[4]
00  // 15 x63y128 CPE[5]
00  // 16 x63y128 CPE[6]
00  // 17 x63y128 CPE[7]
00  // 18 x63y128 CPE[8]
00  // 19 x63y128 CPE[9]
00  // 20 x64y127 CPE[0]
00  // 21 x64y127 CPE[1]
00  // 22 x64y127 CPE[2]
00  // 23 x64y127 CPE[3]
00  // 24 x64y127 CPE[4]
00  // 25 x64y127 CPE[5]
00  // 26 x64y127 CPE[6]
00  // 27 x64y127 CPE[7]
00  // 28 x64y127 CPE[8]
00  // 29 x64y127 CPE[9]
00  // 30 x64y128 CPE[0]
00  // 31 x64y128 CPE[1]
00  // 32 x64y128 CPE[2]
00  // 33 x64y128 CPE[3]
00  // 34 x64y128 CPE[4]
00  // 35 x64y128 CPE[5]
00  // 36 x64y128 CPE[6]
00  // 37 x64y128 CPE[7]
00  // 38 x64y128 CPE[8]
00  // 39 x64y128 CPE[9]
00  // 40 x63y127 INMUX plane 2,1
00  // 41 x63y127 INMUX plane 4,3
00  // 42 x63y127 INMUX plane 6,5
00  // 43 x63y127 INMUX plane 8,7
00  // 44 x63y127 INMUX plane 10,9
00  // 45 x63y127 INMUX plane 12,11
00  // 46 x63y128 INMUX plane 2,1
00  // 47 x63y128 INMUX plane 4,3
00  // 48 x63y128 INMUX plane 6,5
00  // 49 x63y128 INMUX plane 8,7
00  // 50 x63y128 INMUX plane 10,9
00  // 51 x63y128 INMUX plane 12,11
08  // 52 x64y127 INMUX plane 2,1
00  // 53 x64y127 INMUX plane 4,3
00  // 54 x64y127 INMUX plane 6,5
00  // 55 x64y127 INMUX plane 8,7
00  // 56 x64y127 INMUX plane 10,9
00  // 57 x64y127 INMUX plane 12,11
00  // 58 x64y128 INMUX plane 2,1
00  // 59 x64y128 INMUX plane 4,3
00  // 60 x64y128 INMUX plane 6,5
00  // 61 x64y128 INMUX plane 8,7
00  // 62 x64y128 INMUX plane 10,9
00  // 63 x64y128 INMUX plane 12,11
00  // 64 x63y127 SB_BIG plane 1
00  // 65 x63y127 SB_BIG plane 1
10  // 66 x63y127 SB_DRIVE plane 2,1
29  // 67 x63y127 SB_BIG plane 2
73 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x65y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 322C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
40 // y_sel: 127
31 // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3234
29 // Length: 41
5E // -- CRC low byte
84 // -- CRC high byte
00  //  0 x65y127 CPE[0]
00  //  1 x65y127 CPE[1]
00  //  2 x65y127 CPE[2]
00  //  3 x65y127 CPE[3]
00  //  4 x65y127 CPE[4]
00  //  5 x65y127 CPE[5]
00  //  6 x65y127 CPE[6]
00  //  7 x65y127 CPE[7]
00  //  8 x65y127 CPE[8]
00  //  9 x65y127 CPE[9]
00  // 10 x65y128 CPE[0]
00  // 11 x65y128 CPE[1]
00  // 12 x65y128 CPE[2]
00  // 13 x65y128 CPE[3]
00  // 14 x65y128 CPE[4]
00  // 15 x65y128 CPE[5]
00  // 16 x65y128 CPE[6]
00  // 17 x65y128 CPE[7]
00  // 18 x65y128 CPE[8]
00  // 19 x65y128 CPE[9]
00  // 20 x66y127 CPE[0]
00  // 21 x66y127 CPE[1]
00  // 22 x66y127 CPE[2]
00  // 23 x66y127 CPE[3]
00  // 24 x66y127 CPE[4]
00  // 25 x66y127 CPE[5]
00  // 26 x66y127 CPE[6]
00  // 27 x66y127 CPE[7]
00  // 28 x66y127 CPE[8]
00  // 29 x66y127 CPE[9]
00  // 30 x66y128 CPE[0]
00  // 31 x66y128 CPE[1]
00  // 32 x66y128 CPE[2]
00  // 33 x66y128 CPE[3]
00  // 34 x66y128 CPE[4]
00  // 35 x66y128 CPE[5]
00  // 36 x66y128 CPE[6]
00  // 37 x66y128 CPE[7]
00  // 38 x66y128 CPE[8]
00  // 39 x66y128 CPE[9]
08  // 40 x65y127 INMUX plane 2,1
49 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x67y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3263     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
40 // y_sel: 127
59 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 326B
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x67y127 CPE[0]
00  //  1 x67y127 CPE[1]
00  //  2 x67y127 CPE[2]
00  //  3 x67y127 CPE[3]
00  //  4 x67y127 CPE[4]
00  //  5 x67y127 CPE[5]
00  //  6 x67y127 CPE[6]
00  //  7 x67y127 CPE[7]
00  //  8 x67y127 CPE[8]
00  //  9 x67y127 CPE[9]
00  // 10 x67y128 CPE[0]
00  // 11 x67y128 CPE[1]
00  // 12 x67y128 CPE[2]
00  // 13 x67y128 CPE[3]
00  // 14 x67y128 CPE[4]
00  // 15 x67y128 CPE[5]
00  // 16 x67y128 CPE[6]
00  // 17 x67y128 CPE[7]
00  // 18 x67y128 CPE[8]
00  // 19 x67y128 CPE[9]
00  // 20 x68y127 CPE[0]
00  // 21 x68y127 CPE[1]
00  // 22 x68y127 CPE[2]
00  // 23 x68y127 CPE[3]
00  // 24 x68y127 CPE[4]
00  // 25 x68y127 CPE[5]
00  // 26 x68y127 CPE[6]
00  // 27 x68y127 CPE[7]
00  // 28 x68y127 CPE[8]
00  // 29 x68y127 CPE[9]
00  // 30 x68y128 CPE[0]
00  // 31 x68y128 CPE[1]
00  // 32 x68y128 CPE[2]
00  // 33 x68y128 CPE[3]
00  // 34 x68y128 CPE[4]
00  // 35 x68y128 CPE[5]
00  // 36 x68y128 CPE[6]
00  // 37 x68y128 CPE[7]
00  // 38 x68y128 CPE[8]
00  // 39 x68y128 CPE[9]
00  // 40 x67y127 INMUX plane 2,1
00  // 41 x67y127 INMUX plane 4,3
00  // 42 x67y127 INMUX plane 6,5
00  // 43 x67y127 INMUX plane 8,7
00  // 44 x67y127 INMUX plane 10,9
00  // 45 x67y127 INMUX plane 12,11
00  // 46 x67y128 INMUX plane 2,1
00  // 47 x67y128 INMUX plane 4,3
00  // 48 x67y128 INMUX plane 6,5
00  // 49 x67y128 INMUX plane 8,7
00  // 50 x67y128 INMUX plane 10,9
00  // 51 x67y128 INMUX plane 12,11
00  // 52 x68y127 INMUX plane 2,1
08  // 53 x68y127 INMUX plane 4,3
00  // 54 x68y127 INMUX plane 6,5
00  // 55 x68y127 INMUX plane 8,7
00  // 56 x68y127 INMUX plane 10,9
00  // 57 x68y127 INMUX plane 12,11
00  // 58 x68y128 INMUX plane 2,1
00  // 59 x68y128 INMUX plane 4,3
00  // 60 x68y128 INMUX plane 6,5
00  // 61 x68y128 INMUX plane 8,7
00  // 62 x68y128 INMUX plane 10,9
00  // 63 x68y128 INMUX plane 12,11
00  // 64 x67y127 SB_BIG plane 1
00  // 65 x67y127 SB_BIG plane 1
00  // 66 x67y127 SB_DRIVE plane 2,1
00  // 67 x67y127 SB_BIG plane 2
00  // 68 x67y127 SB_BIG plane 2
00  // 69 x67y127 SB_BIG plane 3
00  // 70 x67y127 SB_BIG plane 3
00  // 71 x67y127 SB_DRIVE plane 4,3
31  // 72 x67y127 SB_BIG plane 4
DC // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x69y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 32BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
40 // y_sel: 127
81 // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 32C2
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x69y127 CPE[0]
00  //  1 x69y127 CPE[1]
00  //  2 x69y127 CPE[2]
00  //  3 x69y127 CPE[3]
00  //  4 x69y127 CPE[4]
00  //  5 x69y127 CPE[5]
00  //  6 x69y127 CPE[6]
00  //  7 x69y127 CPE[7]
00  //  8 x69y127 CPE[8]
00  //  9 x69y127 CPE[9]
00  // 10 x69y128 CPE[0]
00  // 11 x69y128 CPE[1]
00  // 12 x69y128 CPE[2]
00  // 13 x69y128 CPE[3]
00  // 14 x69y128 CPE[4]
00  // 15 x69y128 CPE[5]
00  // 16 x69y128 CPE[6]
00  // 17 x69y128 CPE[7]
00  // 18 x69y128 CPE[8]
00  // 19 x69y128 CPE[9]
00  // 20 x70y127 CPE[0]
00  // 21 x70y127 CPE[1]
00  // 22 x70y127 CPE[2]
00  // 23 x70y127 CPE[3]
00  // 24 x70y127 CPE[4]
00  // 25 x70y127 CPE[5]
00  // 26 x70y127 CPE[6]
00  // 27 x70y127 CPE[7]
00  // 28 x70y127 CPE[8]
00  // 29 x70y127 CPE[9]
00  // 30 x70y128 CPE[0]
00  // 31 x70y128 CPE[1]
00  // 32 x70y128 CPE[2]
00  // 33 x70y128 CPE[3]
00  // 34 x70y128 CPE[4]
00  // 35 x70y128 CPE[5]
00  // 36 x70y128 CPE[6]
00  // 37 x70y128 CPE[7]
00  // 38 x70y128 CPE[8]
00  // 39 x70y128 CPE[9]
00  // 40 x69y127 INMUX plane 2,1
08  // 41 x69y127 INMUX plane 4,3
EE // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x71y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 32F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
40 // y_sel: 127
89 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 32FA
4E // Length: 78
E7 // -- CRC low byte
93 // -- CRC high byte
00  //  0 x71y127 CPE[0]
00  //  1 x71y127 CPE[1]
00  //  2 x71y127 CPE[2]
00  //  3 x71y127 CPE[3]
00  //  4 x71y127 CPE[4]
00  //  5 x71y127 CPE[5]
00  //  6 x71y127 CPE[6]
00  //  7 x71y127 CPE[7]
00  //  8 x71y127 CPE[8]
00  //  9 x71y127 CPE[9]
00  // 10 x71y128 CPE[0]
00  // 11 x71y128 CPE[1]
00  // 12 x71y128 CPE[2]
00  // 13 x71y128 CPE[3]
00  // 14 x71y128 CPE[4]
00  // 15 x71y128 CPE[5]
00  // 16 x71y128 CPE[6]
00  // 17 x71y128 CPE[7]
00  // 18 x71y128 CPE[8]
00  // 19 x71y128 CPE[9]
00  // 20 x72y127 CPE[0]
00  // 21 x72y127 CPE[1]
00  // 22 x72y127 CPE[2]
00  // 23 x72y127 CPE[3]
00  // 24 x72y127 CPE[4]
00  // 25 x72y127 CPE[5]
00  // 26 x72y127 CPE[6]
00  // 27 x72y127 CPE[7]
00  // 28 x72y127 CPE[8]
00  // 29 x72y127 CPE[9]
00  // 30 x72y128 CPE[0]
00  // 31 x72y128 CPE[1]
00  // 32 x72y128 CPE[2]
00  // 33 x72y128 CPE[3]
00  // 34 x72y128 CPE[4]
00  // 35 x72y128 CPE[5]
00  // 36 x72y128 CPE[6]
00  // 37 x72y128 CPE[7]
00  // 38 x72y128 CPE[8]
00  // 39 x72y128 CPE[9]
00  // 40 x71y127 INMUX plane 2,1
00  // 41 x71y127 INMUX plane 4,3
00  // 42 x71y127 INMUX plane 6,5
00  // 43 x71y127 INMUX plane 8,7
00  // 44 x71y127 INMUX plane 10,9
00  // 45 x71y127 INMUX plane 12,11
00  // 46 x71y128 INMUX plane 2,1
00  // 47 x71y128 INMUX plane 4,3
00  // 48 x71y128 INMUX plane 6,5
00  // 49 x71y128 INMUX plane 8,7
00  // 50 x71y128 INMUX plane 10,9
00  // 51 x71y128 INMUX plane 12,11
00  // 52 x72y127 INMUX plane 2,1
00  // 53 x72y127 INMUX plane 4,3
00  // 54 x72y127 INMUX plane 6,5
00  // 55 x72y127 INMUX plane 8,7
00  // 56 x72y127 INMUX plane 10,9
00  // 57 x72y127 INMUX plane 12,11
00  // 58 x72y128 INMUX plane 2,1
00  // 59 x72y128 INMUX plane 4,3
00  // 60 x72y128 INMUX plane 6,5
00  // 61 x72y128 INMUX plane 8,7
00  // 62 x72y128 INMUX plane 10,9
00  // 63 x72y128 INMUX plane 12,11
00  // 64 x71y127 SB_BIG plane 1
00  // 65 x71y127 SB_BIG plane 1
00  // 66 x71y127 SB_DRIVE plane 2,1
00  // 67 x71y127 SB_BIG plane 2
00  // 68 x71y127 SB_BIG plane 2
00  // 69 x71y127 SB_BIG plane 3
00  // 70 x71y127 SB_BIG plane 3
40  // 71 x71y127 SB_DRIVE plane 4,3
00  // 72 x71y127 SB_BIG plane 4
00  // 73 x71y127 SB_BIG plane 4
00  // 74 x71y127 SB_BIG plane 5
00  // 75 x71y127 SB_BIG plane 5
00  // 76 x71y127 SB_DRIVE plane 6,5
39  // 77 x71y127 SB_BIG plane 6
07 // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x73y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 334E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
40 // y_sel: 127
51 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3356
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x73y127 CPE[0]
00  //  1 x73y127 CPE[1]
00  //  2 x73y127 CPE[2]
00  //  3 x73y127 CPE[3]
00  //  4 x73y127 CPE[4]
00  //  5 x73y127 CPE[5]
00  //  6 x73y127 CPE[6]
00  //  7 x73y127 CPE[7]
00  //  8 x73y127 CPE[8]
00  //  9 x73y127 CPE[9]
00  // 10 x73y128 CPE[0]  _a1542  C_///AND/
00  // 11 x73y128 CPE[1]
00  // 12 x73y128 CPE[2]
00  // 13 x73y128 CPE[3]
00  // 14 x73y128 CPE[4]
00  // 15 x73y128 CPE[5]
00  // 16 x73y128 CPE[6]
00  // 17 x73y128 CPE[7]
00  // 18 x73y128 CPE[8]
00  // 19 x73y128 CPE[9]
00  // 20 x74y127 CPE[0]
00  // 21 x74y127 CPE[1]
00  // 22 x74y127 CPE[2]
00  // 23 x74y127 CPE[3]
00  // 24 x74y127 CPE[4]
00  // 25 x74y127 CPE[5]
00  // 26 x74y127 CPE[6]
00  // 27 x74y127 CPE[7]
00  // 28 x74y127 CPE[8]
00  // 29 x74y127 CPE[9]
00  // 30 x74y128 CPE[0]
00  // 31 x74y128 CPE[1]
00  // 32 x74y128 CPE[2]
00  // 33 x74y128 CPE[3]
00  // 34 x74y128 CPE[4]
00  // 35 x74y128 CPE[5]
00  // 36 x74y128 CPE[6]
00  // 37 x74y128 CPE[7]
00  // 38 x74y128 CPE[8]
00  // 39 x74y128 CPE[9]
00  // 40 x73y127 INMUX plane 2,1
00  // 41 x73y127 INMUX plane 4,3
08  // 42 x73y127 INMUX plane 6,5
00  // 43 x73y127 INMUX plane 8,7
00  // 44 x73y127 INMUX plane 10,9
00  // 45 x73y127 INMUX plane 12,11
30  // 46 x73y128 INMUX plane 2,1
00  // 47 x73y128 INMUX plane 4,3
20  // 48 x73y128 INMUX plane 6,5
00  // 49 x73y128 INMUX plane 8,7
00  // 50 x73y128 INMUX plane 10,9
00  // 51 x73y128 INMUX plane 12,11
00  // 52 x74y127 INMUX plane 2,1
01  // 53 x74y127 INMUX plane 4,3
00  // 54 x74y127 INMUX plane 6,5
00  // 55 x74y127 INMUX plane 8,7
00  // 56 x74y127 INMUX plane 10,9
00  // 57 x74y127 INMUX plane 12,11
00  // 58 x74y128 INMUX plane 2,1
00  // 59 x74y128 INMUX plane 4,3
00  // 60 x74y128 INMUX plane 6,5
00  // 61 x74y128 INMUX plane 8,7
00  // 62 x74y128 INMUX plane 10,9
00  // 63 x74y128 INMUX plane 12,11
00  // 64 x74y128 SB_BIG plane 1
00  // 65 x74y128 SB_BIG plane 1
00  // 66 x74y128 SB_DRIVE plane 2,1
48  // 67 x74y128 SB_BIG plane 2
12  // 68 x74y128 SB_BIG plane 2
00  // 69 x74y128 SB_BIG plane 3
00  // 70 x74y128 SB_BIG plane 3
00  // 71 x74y128 SB_DRIVE plane 4,3
00  // 72 x74y128 SB_BIG plane 4
00  // 73 x74y128 SB_BIG plane 4
00  // 74 x74y128 SB_BIG plane 5
00  // 75 x74y128 SB_BIG plane 5
00  // 76 x74y128 SB_DRIVE plane 6,5
48  // 77 x74y128 SB_BIG plane 6
12  // 78 x74y128 SB_BIG plane 6
00  // 79 x74y128 SB_BIG plane 7
00  // 80 x74y128 SB_BIG plane 7
00  // 81 x74y128 SB_DRIVE plane 8,7
00  // 82 x74y128 SB_BIG plane 8
00  // 83 x74y128 SB_BIG plane 8
00  // 84 x74y128 SB_BIG plane 9
00  // 85 x74y128 SB_BIG plane 9
00  // 86 x74y128 SB_DRIVE plane 10,9
00  // 87 x74y128 SB_BIG plane 10
00  // 88 x74y128 SB_BIG plane 10
00  // 89 x74y128 SB_BIG plane 11
00  // 90 x74y128 SB_BIG plane 11
00  // 91 x74y128 SB_DRIVE plane 12,11
00  // 92 x74y128 SB_BIG plane 12
00  // 93 x74y128 SB_BIG plane 12
00  // 94 x73y127 SB_SML plane 1
80  // 95 x73y127 SB_SML plane 2,1
2A  // 96 x73y127 SB_SML plane 2
00  // 97 x73y127 SB_SML plane 3
00  // 98 x73y127 SB_SML plane 4,3
00  // 99 x73y127 SB_SML plane 4
00  // 100 x73y127 SB_SML plane 5
80  // 101 x73y127 SB_SML plane 6,5
2A  // 102 x73y127 SB_SML plane 6
9E // -- CRC low byte
47 // -- CRC high byte


// Config Latches on x75y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 33C3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
40 // y_sel: 127
39 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 33CB
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x75y127 CPE[0]
00  //  1 x75y127 CPE[1]
00  //  2 x75y127 CPE[2]
00  //  3 x75y127 CPE[3]
00  //  4 x75y127 CPE[4]
00  //  5 x75y127 CPE[5]
00  //  6 x75y127 CPE[6]
00  //  7 x75y127 CPE[7]
00  //  8 x75y127 CPE[8]
00  //  9 x75y127 CPE[9]
00  // 10 x75y128 CPE[0]  _a1547  C_///AND/
00  // 11 x75y128 CPE[1]
00  // 12 x75y128 CPE[2]
00  // 13 x75y128 CPE[3]
00  // 14 x75y128 CPE[4]
00  // 15 x75y128 CPE[5]
00  // 16 x75y128 CPE[6]
00  // 17 x75y128 CPE[7]
00  // 18 x75y128 CPE[8]
00  // 19 x75y128 CPE[9]
00  // 20 x76y127 CPE[0]
00  // 21 x76y127 CPE[1]
00  // 22 x76y127 CPE[2]
00  // 23 x76y127 CPE[3]
00  // 24 x76y127 CPE[4]
00  // 25 x76y127 CPE[5]
00  // 26 x76y127 CPE[6]
00  // 27 x76y127 CPE[7]
00  // 28 x76y127 CPE[8]
00  // 29 x76y127 CPE[9]
00  // 30 x76y128 CPE[0]
00  // 31 x76y128 CPE[1]
00  // 32 x76y128 CPE[2]
00  // 33 x76y128 CPE[3]
00  // 34 x76y128 CPE[4]
00  // 35 x76y128 CPE[5]
00  // 36 x76y128 CPE[6]
00  // 37 x76y128 CPE[7]
00  // 38 x76y128 CPE[8]
00  // 39 x76y128 CPE[9]
00  // 40 x75y127 INMUX plane 2,1
00  // 41 x75y127 INMUX plane 4,3
00  // 42 x75y127 INMUX plane 6,5
00  // 43 x75y127 INMUX plane 8,7
00  // 44 x75y127 INMUX plane 10,9
00  // 45 x75y127 INMUX plane 12,11
00  // 46 x75y128 INMUX plane 2,1
04  // 47 x75y128 INMUX plane 4,3
00  // 48 x75y128 INMUX plane 6,5
00  // 49 x75y128 INMUX plane 8,7
00  // 50 x75y128 INMUX plane 10,9
00  // 51 x75y128 INMUX plane 12,11
00  // 52 x76y127 INMUX plane 2,1
00  // 53 x76y127 INMUX plane 4,3
00  // 54 x76y127 INMUX plane 6,5
00  // 55 x76y127 INMUX plane 8,7
00  // 56 x76y127 INMUX plane 10,9
00  // 57 x76y127 INMUX plane 12,11
00  // 58 x76y128 INMUX plane 2,1
00  // 59 x76y128 INMUX plane 4,3
00  // 60 x76y128 INMUX plane 6,5
00  // 61 x76y128 INMUX plane 8,7
00  // 62 x76y128 INMUX plane 10,9
00  // 63 x76y128 INMUX plane 12,11
00  // 64 x75y127 SB_BIG plane 1
00  // 65 x75y127 SB_BIG plane 1
00  // 66 x75y127 SB_DRIVE plane 2,1
69  // 67 x75y127 SB_BIG plane 2
12  // 68 x75y127 SB_BIG plane 2
00  // 69 x75y127 SB_BIG plane 3
00  // 70 x75y127 SB_BIG plane 3
00  // 71 x75y127 SB_DRIVE plane 4,3
00  // 72 x75y127 SB_BIG plane 4
00  // 73 x75y127 SB_BIG plane 4
00  // 74 x75y127 SB_BIG plane 5
00  // 75 x75y127 SB_BIG plane 5
00  // 76 x75y127 SB_DRIVE plane 6,5
48  // 77 x75y127 SB_BIG plane 6
12  // 78 x75y127 SB_BIG plane 6
00  // 79 x75y127 SB_BIG plane 7
00  // 80 x75y127 SB_BIG plane 7
00  // 81 x75y127 SB_DRIVE plane 8,7
00  // 82 x75y127 SB_BIG plane 8
00  // 83 x75y127 SB_BIG plane 8
00  // 84 x75y127 SB_BIG plane 9
00  // 85 x75y127 SB_BIG plane 9
00  // 86 x75y127 SB_DRIVE plane 10,9
00  // 87 x75y127 SB_BIG plane 10
00  // 88 x75y127 SB_BIG plane 10
00  // 89 x75y127 SB_BIG plane 11
00  // 90 x75y127 SB_BIG plane 11
00  // 91 x75y127 SB_DRIVE plane 12,11
00  // 92 x75y127 SB_BIG plane 12
00  // 93 x75y127 SB_BIG plane 12
00  // 94 x76y128 SB_SML plane 1
80  // 95 x76y128 SB_SML plane 2,1
2A  // 96 x76y128 SB_SML plane 2
00  // 97 x76y128 SB_SML plane 3
00  // 98 x76y128 SB_SML plane 4,3
00  // 99 x76y128 SB_SML plane 4
00  // 100 x76y128 SB_SML plane 5
80  // 101 x76y128 SB_SML plane 6,5
2A  // 102 x76y128 SB_SML plane 6
41 // -- CRC low byte
98 // -- CRC high byte


// Config Latches on x77y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3438     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
40 // y_sel: 127
E1 // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3440
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x77y127 CPE[0]
00  //  1 x77y127 CPE[1]
00  //  2 x77y127 CPE[2]
00  //  3 x77y127 CPE[3]
00  //  4 x77y127 CPE[4]
00  //  5 x77y127 CPE[5]
00  //  6 x77y127 CPE[6]
00  //  7 x77y127 CPE[7]
00  //  8 x77y127 CPE[8]
00  //  9 x77y127 CPE[9]
00  // 10 x77y128 CPE[0]  _a1540  C_///AND/
00  // 11 x77y128 CPE[1]
00  // 12 x77y128 CPE[2]
00  // 13 x77y128 CPE[3]
00  // 14 x77y128 CPE[4]
00  // 15 x77y128 CPE[5]
00  // 16 x77y128 CPE[6]
00  // 17 x77y128 CPE[7]
00  // 18 x77y128 CPE[8]
00  // 19 x77y128 CPE[9]
00  // 20 x78y127 CPE[0]
00  // 21 x78y127 CPE[1]
00  // 22 x78y127 CPE[2]
00  // 23 x78y127 CPE[3]
00  // 24 x78y127 CPE[4]
00  // 25 x78y127 CPE[5]
00  // 26 x78y127 CPE[6]
00  // 27 x78y127 CPE[7]
00  // 28 x78y127 CPE[8]
00  // 29 x78y127 CPE[9]
00  // 30 x78y128 CPE[0]
00  // 31 x78y128 CPE[1]
00  // 32 x78y128 CPE[2]
00  // 33 x78y128 CPE[3]
00  // 34 x78y128 CPE[4]
00  // 35 x78y128 CPE[5]
00  // 36 x78y128 CPE[6]
00  // 37 x78y128 CPE[7]
00  // 38 x78y128 CPE[8]
00  // 39 x78y128 CPE[9]
08  // 40 x77y127 INMUX plane 2,1
00  // 41 x77y127 INMUX plane 4,3
00  // 42 x77y127 INMUX plane 6,5
00  // 43 x77y127 INMUX plane 8,7
00  // 44 x77y127 INMUX plane 10,9
00  // 45 x77y127 INMUX plane 12,11
20  // 46 x77y128 INMUX plane 2,1
00  // 47 x77y128 INMUX plane 4,3
00  // 48 x77y128 INMUX plane 6,5
00  // 49 x77y128 INMUX plane 8,7
00  // 50 x77y128 INMUX plane 10,9
00  // 51 x77y128 INMUX plane 12,11
00  // 52 x78y127 INMUX plane 2,1
00  // 53 x78y127 INMUX plane 4,3
00  // 54 x78y127 INMUX plane 6,5
00  // 55 x78y127 INMUX plane 8,7
00  // 56 x78y127 INMUX plane 10,9
00  // 57 x78y127 INMUX plane 12,11
00  // 58 x78y128 INMUX plane 2,1
00  // 59 x78y128 INMUX plane 4,3
00  // 60 x78y128 INMUX plane 6,5
00  // 61 x78y128 INMUX plane 8,7
00  // 62 x78y128 INMUX plane 10,9
00  // 63 x78y128 INMUX plane 12,11
00  // 64 x78y128 SB_BIG plane 1
00  // 65 x78y128 SB_BIG plane 1
00  // 66 x78y128 SB_DRIVE plane 2,1
48  // 67 x78y128 SB_BIG plane 2
12  // 68 x78y128 SB_BIG plane 2
00  // 69 x78y128 SB_BIG plane 3
00  // 70 x78y128 SB_BIG plane 3
00  // 71 x78y128 SB_DRIVE plane 4,3
00  // 72 x78y128 SB_BIG plane 4
00  // 73 x78y128 SB_BIG plane 4
00  // 74 x78y128 SB_BIG plane 5
00  // 75 x78y128 SB_BIG plane 5
00  // 76 x78y128 SB_DRIVE plane 6,5
48  // 77 x78y128 SB_BIG plane 6
12  // 78 x78y128 SB_BIG plane 6
00  // 79 x78y128 SB_BIG plane 7
00  // 80 x78y128 SB_BIG plane 7
00  // 81 x78y128 SB_DRIVE plane 8,7
00  // 82 x78y128 SB_BIG plane 8
00  // 83 x78y128 SB_BIG plane 8
00  // 84 x78y128 SB_BIG plane 9
00  // 85 x78y128 SB_BIG plane 9
00  // 86 x78y128 SB_DRIVE plane 10,9
00  // 87 x78y128 SB_BIG plane 10
00  // 88 x78y128 SB_BIG plane 10
00  // 89 x78y128 SB_BIG plane 11
00  // 90 x78y128 SB_BIG plane 11
00  // 91 x78y128 SB_DRIVE plane 12,11
00  // 92 x78y128 SB_BIG plane 12
00  // 93 x78y128 SB_BIG plane 12
00  // 94 x77y127 SB_SML plane 1
80  // 95 x77y127 SB_SML plane 2,1
2A  // 96 x77y127 SB_SML plane 2
00  // 97 x77y127 SB_SML plane 3
00  // 98 x77y127 SB_SML plane 4,3
00  // 99 x77y127 SB_SML plane 4
00  // 100 x77y127 SB_SML plane 5
80  // 101 x77y127 SB_SML plane 6,5
2A  // 102 x77y127 SB_SML plane 6
38 // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x79y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 34AD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
40 // y_sel: 127
29 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 34B5
49 // Length: 73
58 // -- CRC low byte
E7 // -- CRC high byte
00  //  0 x79y127 CPE[0]
00  //  1 x79y127 CPE[1]
00  //  2 x79y127 CPE[2]
00  //  3 x79y127 CPE[3]
00  //  4 x79y127 CPE[4]
00  //  5 x79y127 CPE[5]
00  //  6 x79y127 CPE[6]
00  //  7 x79y127 CPE[7]
00  //  8 x79y127 CPE[8]
00  //  9 x79y127 CPE[9]
00  // 10 x79y128 CPE[0]
00  // 11 x79y128 CPE[1]
00  // 12 x79y128 CPE[2]
00  // 13 x79y128 CPE[3]
00  // 14 x79y128 CPE[4]
00  // 15 x79y128 CPE[5]
00  // 16 x79y128 CPE[6]
00  // 17 x79y128 CPE[7]
00  // 18 x79y128 CPE[8]
00  // 19 x79y128 CPE[9]
00  // 20 x80y127 CPE[0]
00  // 21 x80y127 CPE[1]
00  // 22 x80y127 CPE[2]
00  // 23 x80y127 CPE[3]
00  // 24 x80y127 CPE[4]
00  // 25 x80y127 CPE[5]
00  // 26 x80y127 CPE[6]
00  // 27 x80y127 CPE[7]
00  // 28 x80y127 CPE[8]
00  // 29 x80y127 CPE[9]
00  // 30 x80y128 CPE[0]
00  // 31 x80y128 CPE[1]
00  // 32 x80y128 CPE[2]
00  // 33 x80y128 CPE[3]
00  // 34 x80y128 CPE[4]
00  // 35 x80y128 CPE[5]
00  // 36 x80y128 CPE[6]
00  // 37 x80y128 CPE[7]
00  // 38 x80y128 CPE[8]
00  // 39 x80y128 CPE[9]
00  // 40 x79y127 INMUX plane 2,1
00  // 41 x79y127 INMUX plane 4,3
00  // 42 x79y127 INMUX plane 6,5
00  // 43 x79y127 INMUX plane 8,7
00  // 44 x79y127 INMUX plane 10,9
00  // 45 x79y127 INMUX plane 12,11
00  // 46 x79y128 INMUX plane 2,1
00  // 47 x79y128 INMUX plane 4,3
00  // 48 x79y128 INMUX plane 6,5
00  // 49 x79y128 INMUX plane 8,7
00  // 50 x79y128 INMUX plane 10,9
00  // 51 x79y128 INMUX plane 12,11
00  // 52 x80y127 INMUX plane 2,1
00  // 53 x80y127 INMUX plane 4,3
00  // 54 x80y127 INMUX plane 6,5
00  // 55 x80y127 INMUX plane 8,7
00  // 56 x80y127 INMUX plane 10,9
00  // 57 x80y127 INMUX plane 12,11
00  // 58 x80y128 INMUX plane 2,1
00  // 59 x80y128 INMUX plane 4,3
00  // 60 x80y128 INMUX plane 6,5
00  // 61 x80y128 INMUX plane 8,7
00  // 62 x80y128 INMUX plane 10,9
00  // 63 x80y128 INMUX plane 12,11
00  // 64 x79y127 SB_BIG plane 1
00  // 65 x79y127 SB_BIG plane 1
00  // 66 x79y127 SB_DRIVE plane 2,1
00  // 67 x79y127 SB_BIG plane 2
00  // 68 x79y127 SB_BIG plane 2
00  // 69 x79y127 SB_BIG plane 3
00  // 70 x79y127 SB_BIG plane 3
00  // 71 x79y127 SB_DRIVE plane 4,3
29  // 72 x79y127 SB_BIG plane 4
C3 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x81y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3504     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
40 // y_sel: 127
F1 // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 350C
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x81y127 CPE[0]
00  //  1 x81y127 CPE[1]
00  //  2 x81y127 CPE[2]
00  //  3 x81y127 CPE[3]
00  //  4 x81y127 CPE[4]
00  //  5 x81y127 CPE[5]
00  //  6 x81y127 CPE[6]
00  //  7 x81y127 CPE[7]
00  //  8 x81y127 CPE[8]
00  //  9 x81y127 CPE[9]
00  // 10 x81y128 CPE[0]  _a1545  C_///AND/
00  // 11 x81y128 CPE[1]
00  // 12 x81y128 CPE[2]
00  // 13 x81y128 CPE[3]
00  // 14 x81y128 CPE[4]
00  // 15 x81y128 CPE[5]
00  // 16 x81y128 CPE[6]
00  // 17 x81y128 CPE[7]
00  // 18 x81y128 CPE[8]
00  // 19 x81y128 CPE[9]
00  // 20 x82y127 CPE[0]
00  // 21 x82y127 CPE[1]
00  // 22 x82y127 CPE[2]
00  // 23 x82y127 CPE[3]
00  // 24 x82y127 CPE[4]
00  // 25 x82y127 CPE[5]
00  // 26 x82y127 CPE[6]
00  // 27 x82y127 CPE[7]
00  // 28 x82y127 CPE[8]
00  // 29 x82y127 CPE[9]
00  // 30 x82y128 CPE[0]
00  // 31 x82y128 CPE[1]
00  // 32 x82y128 CPE[2]
00  // 33 x82y128 CPE[3]
00  // 34 x82y128 CPE[4]
00  // 35 x82y128 CPE[5]
00  // 36 x82y128 CPE[6]
00  // 37 x82y128 CPE[7]
00  // 38 x82y128 CPE[8]
00  // 39 x82y128 CPE[9]
00  // 40 x81y127 INMUX plane 2,1
08  // 41 x81y127 INMUX plane 4,3
00  // 42 x81y127 INMUX plane 6,5
00  // 43 x81y127 INMUX plane 8,7
00  // 44 x81y127 INMUX plane 10,9
00  // 45 x81y127 INMUX plane 12,11
00  // 46 x81y128 INMUX plane 2,1
20  // 47 x81y128 INMUX plane 4,3
00  // 48 x81y128 INMUX plane 6,5
00  // 49 x81y128 INMUX plane 8,7
00  // 50 x81y128 INMUX plane 10,9
00  // 51 x81y128 INMUX plane 12,11
00  // 52 x82y127 INMUX plane 2,1
00  // 53 x82y127 INMUX plane 4,3
00  // 54 x82y127 INMUX plane 6,5
00  // 55 x82y127 INMUX plane 8,7
00  // 56 x82y127 INMUX plane 10,9
00  // 57 x82y127 INMUX plane 12,11
00  // 58 x82y128 INMUX plane 2,1
00  // 59 x82y128 INMUX plane 4,3
00  // 60 x82y128 INMUX plane 6,5
00  // 61 x82y128 INMUX plane 8,7
00  // 62 x82y128 INMUX plane 10,9
00  // 63 x82y128 INMUX plane 12,11
00  // 64 x82y128 SB_BIG plane 1
00  // 65 x82y128 SB_BIG plane 1
00  // 66 x82y128 SB_DRIVE plane 2,1
48  // 67 x82y128 SB_BIG plane 2
12  // 68 x82y128 SB_BIG plane 2
00  // 69 x82y128 SB_BIG plane 3
00  // 70 x82y128 SB_BIG plane 3
00  // 71 x82y128 SB_DRIVE plane 4,3
00  // 72 x82y128 SB_BIG plane 4
00  // 73 x82y128 SB_BIG plane 4
00  // 74 x82y128 SB_BIG plane 5
00  // 75 x82y128 SB_BIG plane 5
00  // 76 x82y128 SB_DRIVE plane 6,5
48  // 77 x82y128 SB_BIG plane 6
12  // 78 x82y128 SB_BIG plane 6
00  // 79 x82y128 SB_BIG plane 7
00  // 80 x82y128 SB_BIG plane 7
00  // 81 x82y128 SB_DRIVE plane 8,7
00  // 82 x82y128 SB_BIG plane 8
00  // 83 x82y128 SB_BIG plane 8
00  // 84 x82y128 SB_BIG plane 9
00  // 85 x82y128 SB_BIG plane 9
00  // 86 x82y128 SB_DRIVE plane 10,9
00  // 87 x82y128 SB_BIG plane 10
00  // 88 x82y128 SB_BIG plane 10
00  // 89 x82y128 SB_BIG plane 11
00  // 90 x82y128 SB_BIG plane 11
00  // 91 x82y128 SB_DRIVE plane 12,11
00  // 92 x82y128 SB_BIG plane 12
00  // 93 x82y128 SB_BIG plane 12
00  // 94 x81y127 SB_SML plane 1
80  // 95 x81y127 SB_SML plane 2,1
2A  // 96 x81y127 SB_SML plane 2
00  // 97 x81y127 SB_SML plane 3
00  // 98 x81y127 SB_SML plane 4,3
00  // 99 x81y127 SB_SML plane 4
00  // 100 x81y127 SB_SML plane 5
80  // 101 x81y127 SB_SML plane 6,5
2A  // 102 x81y127 SB_SML plane 6
6D // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x83y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3579     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
40 // y_sel: 127
99 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3581
36 // Length: 54
28 // -- CRC low byte
6C // -- CRC high byte
00  //  0 x83y127 CPE[0]
00  //  1 x83y127 CPE[1]
00  //  2 x83y127 CPE[2]
00  //  3 x83y127 CPE[3]
00  //  4 x83y127 CPE[4]
00  //  5 x83y127 CPE[5]
00  //  6 x83y127 CPE[6]
00  //  7 x83y127 CPE[7]
00  //  8 x83y127 CPE[8]
00  //  9 x83y127 CPE[9]
00  // 10 x83y128 CPE[0]
00  // 11 x83y128 CPE[1]
00  // 12 x83y128 CPE[2]
00  // 13 x83y128 CPE[3]
00  // 14 x83y128 CPE[4]
00  // 15 x83y128 CPE[5]
00  // 16 x83y128 CPE[6]
00  // 17 x83y128 CPE[7]
00  // 18 x83y128 CPE[8]
00  // 19 x83y128 CPE[9]
00  // 20 x84y127 CPE[0]
00  // 21 x84y127 CPE[1]
00  // 22 x84y127 CPE[2]
00  // 23 x84y127 CPE[3]
00  // 24 x84y127 CPE[4]
00  // 25 x84y127 CPE[5]
00  // 26 x84y127 CPE[6]
00  // 27 x84y127 CPE[7]
00  // 28 x84y127 CPE[8]
00  // 29 x84y127 CPE[9]
00  // 30 x84y128 CPE[0]
00  // 31 x84y128 CPE[1]
00  // 32 x84y128 CPE[2]
00  // 33 x84y128 CPE[3]
00  // 34 x84y128 CPE[4]
00  // 35 x84y128 CPE[5]
00  // 36 x84y128 CPE[6]
00  // 37 x84y128 CPE[7]
00  // 38 x84y128 CPE[8]
00  // 39 x84y128 CPE[9]
00  // 40 x83y127 INMUX plane 2,1
00  // 41 x83y127 INMUX plane 4,3
00  // 42 x83y127 INMUX plane 6,5
00  // 43 x83y127 INMUX plane 8,7
00  // 44 x83y127 INMUX plane 10,9
00  // 45 x83y127 INMUX plane 12,11
00  // 46 x83y128 INMUX plane 2,1
00  // 47 x83y128 INMUX plane 4,3
00  // 48 x83y128 INMUX plane 6,5
00  // 49 x83y128 INMUX plane 8,7
00  // 50 x83y128 INMUX plane 10,9
00  // 51 x83y128 INMUX plane 12,11
00  // 52 x84y127 INMUX plane 2,1
01  // 53 x84y127 INMUX plane 4,3
EF // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x85y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 35BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
40 // y_sel: 127
41 // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 35C5
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x85y127 CPE[0]
00  //  1 x85y127 CPE[1]
00  //  2 x85y127 CPE[2]
00  //  3 x85y127 CPE[3]
00  //  4 x85y127 CPE[4]
00  //  5 x85y127 CPE[5]
00  //  6 x85y127 CPE[6]
00  //  7 x85y127 CPE[7]
00  //  8 x85y127 CPE[8]
00  //  9 x85y127 CPE[9]
00  // 10 x85y128 CPE[0]  _a1543  C_///AND/
00  // 11 x85y128 CPE[1]
00  // 12 x85y128 CPE[2]
00  // 13 x85y128 CPE[3]
00  // 14 x85y128 CPE[4]
00  // 15 x85y128 CPE[5]
00  // 16 x85y128 CPE[6]
00  // 17 x85y128 CPE[7]
00  // 18 x85y128 CPE[8]
00  // 19 x85y128 CPE[9]
00  // 20 x86y127 CPE[0]
00  // 21 x86y127 CPE[1]
00  // 22 x86y127 CPE[2]
00  // 23 x86y127 CPE[3]
00  // 24 x86y127 CPE[4]
00  // 25 x86y127 CPE[5]
00  // 26 x86y127 CPE[6]
00  // 27 x86y127 CPE[7]
00  // 28 x86y127 CPE[8]
00  // 29 x86y127 CPE[9]
00  // 30 x86y128 CPE[0]
00  // 31 x86y128 CPE[1]
00  // 32 x86y128 CPE[2]
00  // 33 x86y128 CPE[3]
00  // 34 x86y128 CPE[4]
00  // 35 x86y128 CPE[5]
00  // 36 x86y128 CPE[6]
00  // 37 x86y128 CPE[7]
00  // 38 x86y128 CPE[8]
00  // 39 x86y128 CPE[9]
00  // 40 x85y127 INMUX plane 2,1
00  // 41 x85y127 INMUX plane 4,3
00  // 42 x85y127 INMUX plane 6,5
00  // 43 x85y127 INMUX plane 8,7
00  // 44 x85y127 INMUX plane 10,9
00  // 45 x85y127 INMUX plane 12,11
00  // 46 x85y128 INMUX plane 2,1
04  // 47 x85y128 INMUX plane 4,3
00  // 48 x85y128 INMUX plane 6,5
00  // 49 x85y128 INMUX plane 8,7
00  // 50 x85y128 INMUX plane 10,9
00  // 51 x85y128 INMUX plane 12,11
00  // 52 x86y127 INMUX plane 2,1
00  // 53 x86y127 INMUX plane 4,3
00  // 54 x86y127 INMUX plane 6,5
00  // 55 x86y127 INMUX plane 8,7
00  // 56 x86y127 INMUX plane 10,9
00  // 57 x86y127 INMUX plane 12,11
00  // 58 x86y128 INMUX plane 2,1
00  // 59 x86y128 INMUX plane 4,3
00  // 60 x86y128 INMUX plane 6,5
00  // 61 x86y128 INMUX plane 8,7
00  // 62 x86y128 INMUX plane 10,9
00  // 63 x86y128 INMUX plane 12,11
00  // 64 x86y128 SB_BIG plane 1
00  // 65 x86y128 SB_BIG plane 1
00  // 66 x86y128 SB_DRIVE plane 2,1
48  // 67 x86y128 SB_BIG plane 2
12  // 68 x86y128 SB_BIG plane 2
00  // 69 x86y128 SB_BIG plane 3
00  // 70 x86y128 SB_BIG plane 3
00  // 71 x86y128 SB_DRIVE plane 4,3
00  // 72 x86y128 SB_BIG plane 4
00  // 73 x86y128 SB_BIG plane 4
00  // 74 x86y128 SB_BIG plane 5
00  // 75 x86y128 SB_BIG plane 5
00  // 76 x86y128 SB_DRIVE plane 6,5
48  // 77 x86y128 SB_BIG plane 6
12  // 78 x86y128 SB_BIG plane 6
00  // 79 x86y128 SB_BIG plane 7
00  // 80 x86y128 SB_BIG plane 7
00  // 81 x86y128 SB_DRIVE plane 8,7
00  // 82 x86y128 SB_BIG plane 8
00  // 83 x86y128 SB_BIG plane 8
00  // 84 x86y128 SB_BIG plane 9
00  // 85 x86y128 SB_BIG plane 9
00  // 86 x86y128 SB_DRIVE plane 10,9
00  // 87 x86y128 SB_BIG plane 10
00  // 88 x86y128 SB_BIG plane 10
00  // 89 x86y128 SB_BIG plane 11
00  // 90 x86y128 SB_BIG plane 11
00  // 91 x86y128 SB_DRIVE plane 12,11
00  // 92 x86y128 SB_BIG plane 12
00  // 93 x86y128 SB_BIG plane 12
00  // 94 x85y127 SB_SML plane 1
80  // 95 x85y127 SB_SML plane 2,1
2A  // 96 x85y127 SB_SML plane 2
00  // 97 x85y127 SB_SML plane 3
00  // 98 x85y127 SB_SML plane 4,3
00  // 99 x85y127 SB_SML plane 4
00  // 100 x85y127 SB_SML plane 5
80  // 101 x85y127 SB_SML plane 6,5
2A  // 102 x85y127 SB_SML plane 6
AB // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x161y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3632     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
40 // y_sel: 127
F5 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 363A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y127
00  // 14 right_edge_EN1 at x163y127
00  // 15 right_edge_EN2 at x163y127
00  // 16 right_edge_EN0 at x163y128
00  // 17 right_edge_EN1 at x163y128
00  // 18 right_edge_EN2 at x163y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y128 SB_BIG plane 1
12  // 65 x162y128 SB_BIG plane 1
00  // 66 x162y128 SB_DRIVE plane 2,1
48  // 67 x162y128 SB_BIG plane 2
12  // 68 x162y128 SB_BIG plane 2
48  // 69 x162y128 SB_BIG plane 3
12  // 70 x162y128 SB_BIG plane 3
00  // 71 x162y128 SB_DRIVE plane 4,3
48  // 72 x162y128 SB_BIG plane 4
12  // 73 x162y128 SB_BIG plane 4
48  // 74 x162y128 SB_BIG plane 5
12  // 75 x162y128 SB_BIG plane 5
00  // 76 x162y128 SB_DRIVE plane 6,5
48  // 77 x162y128 SB_BIG plane 6
12  // 78 x162y128 SB_BIG plane 6
48  // 79 x162y128 SB_BIG plane 7
12  // 80 x162y128 SB_BIG plane 7
00  // 81 x162y128 SB_DRIVE plane 8,7
48  // 82 x162y128 SB_BIG plane 8
12  // 83 x162y128 SB_BIG plane 8
48  // 84 x162y128 SB_BIG plane 9
12  // 85 x162y128 SB_BIG plane 9
00  // 86 x162y128 SB_DRIVE plane 10,9
48  // 87 x162y128 SB_BIG plane 10
12  // 88 x162y128 SB_BIG plane 10
48  // 89 x162y128 SB_BIG plane 11
12  // 90 x162y128 SB_BIG plane 11
00  // 91 x162y128 SB_DRIVE plane 12,11
48  // 92 x162y128 SB_BIG plane 12
12  // 93 x162y128 SB_BIG plane 12
A8  // 94 x161y127 SB_SML plane 1
82  // 95 x161y127 SB_SML plane 2,1
2A  // 96 x161y127 SB_SML plane 2
A8  // 97 x161y127 SB_SML plane 3
82  // 98 x161y127 SB_SML plane 4,3
2A  // 99 x161y127 SB_SML plane 4
A8  // 100 x161y127 SB_SML plane 5
82  // 101 x161y127 SB_SML plane 6,5
2A  // 102 x161y127 SB_SML plane 6
A8  // 103 x161y127 SB_SML plane 7
82  // 104 x161y127 SB_SML plane 8,7
2A  // 105 x161y127 SB_SML plane 8
A8  // 106 x161y127 SB_SML plane 9
82  // 107 x161y127 SB_SML plane 10,9
2A  // 108 x161y127 SB_SML plane 10
A8  // 109 x161y127 SB_SML plane 11
82  // 110 x161y127 SB_SML plane 12,11
2A  // 111 x161y127 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 36B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
41 // y_sel: 129
53 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 36B8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y129
00  // 14 left_edge_EN1 at x-2y129
00  // 15 left_edge_EN2 at x-2y129
00  // 16 left_edge_EN0 at x-2y130
00  // 17 left_edge_EN1 at x-2y130
00  // 18 left_edge_EN2 at x-2y130
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y130 SB_BIG plane 1
12  // 65 x0y130 SB_BIG plane 1
00  // 66 x0y130 SB_DRIVE plane 2,1
48  // 67 x0y130 SB_BIG plane 2
12  // 68 x0y130 SB_BIG plane 2
48  // 69 x0y130 SB_BIG plane 3
12  // 70 x0y130 SB_BIG plane 3
00  // 71 x0y130 SB_DRIVE plane 4,3
48  // 72 x0y130 SB_BIG plane 4
12  // 73 x0y130 SB_BIG plane 4
48  // 74 x0y130 SB_BIG plane 5
12  // 75 x0y130 SB_BIG plane 5
00  // 76 x0y130 SB_DRIVE plane 6,5
48  // 77 x0y130 SB_BIG plane 6
12  // 78 x0y130 SB_BIG plane 6
48  // 79 x0y130 SB_BIG plane 7
12  // 80 x0y130 SB_BIG plane 7
00  // 81 x0y130 SB_DRIVE plane 8,7
48  // 82 x0y130 SB_BIG plane 8
12  // 83 x0y130 SB_BIG plane 8
48  // 84 x0y130 SB_BIG plane 9
12  // 85 x0y130 SB_BIG plane 9
00  // 86 x0y130 SB_DRIVE plane 10,9
48  // 87 x0y130 SB_BIG plane 10
12  // 88 x0y130 SB_BIG plane 10
48  // 89 x0y130 SB_BIG plane 11
12  // 90 x0y130 SB_BIG plane 11
00  // 91 x0y130 SB_DRIVE plane 12,11
48  // 92 x0y130 SB_BIG plane 12
12  // 93 x0y130 SB_BIG plane 12
A8  // 94 x-1y129 SB_SML plane 1
82  // 95 x-1y129 SB_SML plane 2,1
2A  // 96 x-1y129 SB_SML plane 2
A8  // 97 x-1y129 SB_SML plane 3
82  // 98 x-1y129 SB_SML plane 4,3
2A  // 99 x-1y129 SB_SML plane 4
A8  // 100 x-1y129 SB_SML plane 5
82  // 101 x-1y129 SB_SML plane 6,5
2A  // 102 x-1y129 SB_SML plane 6
A8  // 103 x-1y129 SB_SML plane 7
82  // 104 x-1y129 SB_SML plane 8,7
2A  // 105 x-1y129 SB_SML plane 8
A8  // 106 x-1y129 SB_SML plane 9
82  // 107 x-1y129 SB_SML plane 10,9
2A  // 108 x-1y129 SB_SML plane 10
A8  // 109 x-1y129 SB_SML plane 11
82  // 110 x-1y129 SB_SML plane 12,11
2A  // 111 x-1y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 372E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
41 // y_sel: 129
8B // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3736
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x1y131
00  // 14 top_edge_EN1 at x1y131
00  // 15 top_edge_EN2 at x1y131
00  // 16 top_edge_EN0 at x2y131
00  // 17 top_edge_EN1 at x2y131
00  // 18 top_edge_EN2 at x2y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x1y129 SB_BIG plane 1
12  // 65 x1y129 SB_BIG plane 1
00  // 66 x1y129 SB_DRIVE plane 2,1
48  // 67 x1y129 SB_BIG plane 2
12  // 68 x1y129 SB_BIG plane 2
48  // 69 x1y129 SB_BIG plane 3
12  // 70 x1y129 SB_BIG plane 3
00  // 71 x1y129 SB_DRIVE plane 4,3
48  // 72 x1y129 SB_BIG plane 4
12  // 73 x1y129 SB_BIG plane 4
48  // 74 x1y129 SB_BIG plane 5
12  // 75 x1y129 SB_BIG plane 5
00  // 76 x1y129 SB_DRIVE plane 6,5
48  // 77 x1y129 SB_BIG plane 6
12  // 78 x1y129 SB_BIG plane 6
48  // 79 x1y129 SB_BIG plane 7
12  // 80 x1y129 SB_BIG plane 7
00  // 81 x1y129 SB_DRIVE plane 8,7
48  // 82 x1y129 SB_BIG plane 8
12  // 83 x1y129 SB_BIG plane 8
48  // 84 x1y129 SB_BIG plane 9
12  // 85 x1y129 SB_BIG plane 9
00  // 86 x1y129 SB_DRIVE plane 10,9
48  // 87 x1y129 SB_BIG plane 10
12  // 88 x1y129 SB_BIG plane 10
48  // 89 x1y129 SB_BIG plane 11
12  // 90 x1y129 SB_BIG plane 11
00  // 91 x1y129 SB_DRIVE plane 12,11
48  // 92 x1y129 SB_BIG plane 12
12  // 93 x1y129 SB_BIG plane 12
A8  // 94 x2y130 SB_SML plane 1
82  // 95 x2y130 SB_SML plane 2,1
2A  // 96 x2y130 SB_SML plane 2
A8  // 97 x2y130 SB_SML plane 3
82  // 98 x2y130 SB_SML plane 4,3
2A  // 99 x2y130 SB_SML plane 4
A8  // 100 x2y130 SB_SML plane 5
82  // 101 x2y130 SB_SML plane 6,5
2A  // 102 x2y130 SB_SML plane 6
A8  // 103 x2y130 SB_SML plane 7
82  // 104 x2y130 SB_SML plane 8,7
2A  // 105 x2y130 SB_SML plane 8
A8  // 106 x2y130 SB_SML plane 9
82  // 107 x2y130 SB_SML plane 10,9
2A  // 108 x2y130 SB_SML plane 10
A8  // 109 x2y130 SB_SML plane 11
82  // 110 x2y130 SB_SML plane 12,11
2A  // 111 x2y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 37AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
41 // y_sel: 129
E3 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 37B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x3y131
00  // 14 top_edge_EN1 at x3y131
00  // 15 top_edge_EN2 at x3y131
00  // 16 top_edge_EN0 at x4y131
00  // 17 top_edge_EN1 at x4y131
00  // 18 top_edge_EN2 at x4y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x4y130 SB_BIG plane 1
12  // 65 x4y130 SB_BIG plane 1
00  // 66 x4y130 SB_DRIVE plane 2,1
48  // 67 x4y130 SB_BIG plane 2
12  // 68 x4y130 SB_BIG plane 2
48  // 69 x4y130 SB_BIG plane 3
12  // 70 x4y130 SB_BIG plane 3
00  // 71 x4y130 SB_DRIVE plane 4,3
48  // 72 x4y130 SB_BIG plane 4
12  // 73 x4y130 SB_BIG plane 4
48  // 74 x4y130 SB_BIG plane 5
12  // 75 x4y130 SB_BIG plane 5
00  // 76 x4y130 SB_DRIVE plane 6,5
48  // 77 x4y130 SB_BIG plane 6
12  // 78 x4y130 SB_BIG plane 6
48  // 79 x4y130 SB_BIG plane 7
12  // 80 x4y130 SB_BIG plane 7
00  // 81 x4y130 SB_DRIVE plane 8,7
48  // 82 x4y130 SB_BIG plane 8
12  // 83 x4y130 SB_BIG plane 8
48  // 84 x4y130 SB_BIG plane 9
12  // 85 x4y130 SB_BIG plane 9
00  // 86 x4y130 SB_DRIVE plane 10,9
48  // 87 x4y130 SB_BIG plane 10
12  // 88 x4y130 SB_BIG plane 10
48  // 89 x4y130 SB_BIG plane 11
12  // 90 x4y130 SB_BIG plane 11
00  // 91 x4y130 SB_DRIVE plane 12,11
48  // 92 x4y130 SB_BIG plane 12
12  // 93 x4y130 SB_BIG plane 12
A8  // 94 x3y129 SB_SML plane 1
82  // 95 x3y129 SB_SML plane 2,1
2A  // 96 x3y129 SB_SML plane 2
A8  // 97 x3y129 SB_SML plane 3
82  // 98 x3y129 SB_SML plane 4,3
2A  // 99 x3y129 SB_SML plane 4
A8  // 100 x3y129 SB_SML plane 5
82  // 101 x3y129 SB_SML plane 6,5
2A  // 102 x3y129 SB_SML plane 6
A8  // 103 x3y129 SB_SML plane 7
82  // 104 x3y129 SB_SML plane 8,7
2A  // 105 x3y129 SB_SML plane 8
A8  // 106 x3y129 SB_SML plane 9
82  // 107 x3y129 SB_SML plane 10,9
2A  // 108 x3y129 SB_SML plane 10
A8  // 109 x3y129 SB_SML plane 11
82  // 110 x3y129 SB_SML plane 12,11
2A  // 111 x3y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 382A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
41 // y_sel: 129
3B // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3832
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x5y131
00  // 14 top_edge_EN1 at x5y131
00  // 15 top_edge_EN2 at x5y131
00  // 16 top_edge_EN0 at x6y131
00  // 17 top_edge_EN1 at x6y131
00  // 18 top_edge_EN2 at x6y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x5y129 SB_BIG plane 1
12  // 65 x5y129 SB_BIG plane 1
00  // 66 x5y129 SB_DRIVE plane 2,1
48  // 67 x5y129 SB_BIG plane 2
12  // 68 x5y129 SB_BIG plane 2
48  // 69 x5y129 SB_BIG plane 3
12  // 70 x5y129 SB_BIG plane 3
00  // 71 x5y129 SB_DRIVE plane 4,3
48  // 72 x5y129 SB_BIG plane 4
12  // 73 x5y129 SB_BIG plane 4
48  // 74 x5y129 SB_BIG plane 5
12  // 75 x5y129 SB_BIG plane 5
00  // 76 x5y129 SB_DRIVE plane 6,5
48  // 77 x5y129 SB_BIG plane 6
12  // 78 x5y129 SB_BIG plane 6
48  // 79 x5y129 SB_BIG plane 7
12  // 80 x5y129 SB_BIG plane 7
00  // 81 x5y129 SB_DRIVE plane 8,7
48  // 82 x5y129 SB_BIG plane 8
12  // 83 x5y129 SB_BIG plane 8
48  // 84 x5y129 SB_BIG plane 9
12  // 85 x5y129 SB_BIG plane 9
00  // 86 x5y129 SB_DRIVE plane 10,9
48  // 87 x5y129 SB_BIG plane 10
12  // 88 x5y129 SB_BIG plane 10
48  // 89 x5y129 SB_BIG plane 11
12  // 90 x5y129 SB_BIG plane 11
00  // 91 x5y129 SB_DRIVE plane 12,11
48  // 92 x5y129 SB_BIG plane 12
12  // 93 x5y129 SB_BIG plane 12
A8  // 94 x6y130 SB_SML plane 1
82  // 95 x6y130 SB_SML plane 2,1
2A  // 96 x6y130 SB_SML plane 2
A8  // 97 x6y130 SB_SML plane 3
82  // 98 x6y130 SB_SML plane 4,3
2A  // 99 x6y130 SB_SML plane 4
A8  // 100 x6y130 SB_SML plane 5
82  // 101 x6y130 SB_SML plane 6,5
2A  // 102 x6y130 SB_SML plane 6
A8  // 103 x6y130 SB_SML plane 7
82  // 104 x6y130 SB_SML plane 8,7
2A  // 105 x6y130 SB_SML plane 8
A8  // 106 x6y130 SB_SML plane 9
82  // 107 x6y130 SB_SML plane 10,9
2A  // 108 x6y130 SB_SML plane 10
A8  // 109 x6y130 SB_SML plane 11
82  // 110 x6y130 SB_SML plane 12,11
2A  // 111 x6y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 38A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
41 // y_sel: 129
33 // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 38B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x7y131
00  // 14 top_edge_EN1 at x7y131
00  // 15 top_edge_EN2 at x7y131
00  // 16 top_edge_EN0 at x8y131
00  // 17 top_edge_EN1 at x8y131
00  // 18 top_edge_EN2 at x8y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x8y130 SB_BIG plane 1
12  // 65 x8y130 SB_BIG plane 1
00  // 66 x8y130 SB_DRIVE plane 2,1
48  // 67 x8y130 SB_BIG plane 2
12  // 68 x8y130 SB_BIG plane 2
48  // 69 x8y130 SB_BIG plane 3
12  // 70 x8y130 SB_BIG plane 3
00  // 71 x8y130 SB_DRIVE plane 4,3
48  // 72 x8y130 SB_BIG plane 4
12  // 73 x8y130 SB_BIG plane 4
48  // 74 x8y130 SB_BIG plane 5
12  // 75 x8y130 SB_BIG plane 5
00  // 76 x8y130 SB_DRIVE plane 6,5
48  // 77 x8y130 SB_BIG plane 6
12  // 78 x8y130 SB_BIG plane 6
48  // 79 x8y130 SB_BIG plane 7
12  // 80 x8y130 SB_BIG plane 7
00  // 81 x8y130 SB_DRIVE plane 8,7
48  // 82 x8y130 SB_BIG plane 8
12  // 83 x8y130 SB_BIG plane 8
48  // 84 x8y130 SB_BIG plane 9
12  // 85 x8y130 SB_BIG plane 9
00  // 86 x8y130 SB_DRIVE plane 10,9
48  // 87 x8y130 SB_BIG plane 10
12  // 88 x8y130 SB_BIG plane 10
48  // 89 x8y130 SB_BIG plane 11
12  // 90 x8y130 SB_BIG plane 11
00  // 91 x8y130 SB_DRIVE plane 12,11
48  // 92 x8y130 SB_BIG plane 12
12  // 93 x8y130 SB_BIG plane 12
A8  // 94 x7y129 SB_SML plane 1
82  // 95 x7y129 SB_SML plane 2,1
2A  // 96 x7y129 SB_SML plane 2
A8  // 97 x7y129 SB_SML plane 3
82  // 98 x7y129 SB_SML plane 4,3
2A  // 99 x7y129 SB_SML plane 4
A8  // 100 x7y129 SB_SML plane 5
82  // 101 x7y129 SB_SML plane 6,5
2A  // 102 x7y129 SB_SML plane 6
A8  // 103 x7y129 SB_SML plane 7
82  // 104 x7y129 SB_SML plane 8,7
2A  // 105 x7y129 SB_SML plane 8
A8  // 106 x7y129 SB_SML plane 9
82  // 107 x7y129 SB_SML plane 10,9
2A  // 108 x7y129 SB_SML plane 10
A8  // 109 x7y129 SB_SML plane 11
82  // 110 x7y129 SB_SML plane 12,11
2A  // 111 x7y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3926     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
41 // y_sel: 129
EB // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 392E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x9y131
00  // 14 top_edge_EN1 at x9y131
00  // 15 top_edge_EN2 at x9y131
00  // 16 top_edge_EN0 at x10y131
00  // 17 top_edge_EN1 at x10y131
00  // 18 top_edge_EN2 at x10y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x9y129 SB_BIG plane 1
12  // 65 x9y129 SB_BIG plane 1
00  // 66 x9y129 SB_DRIVE plane 2,1
48  // 67 x9y129 SB_BIG plane 2
12  // 68 x9y129 SB_BIG plane 2
48  // 69 x9y129 SB_BIG plane 3
12  // 70 x9y129 SB_BIG plane 3
00  // 71 x9y129 SB_DRIVE plane 4,3
48  // 72 x9y129 SB_BIG plane 4
12  // 73 x9y129 SB_BIG plane 4
48  // 74 x9y129 SB_BIG plane 5
12  // 75 x9y129 SB_BIG plane 5
00  // 76 x9y129 SB_DRIVE plane 6,5
48  // 77 x9y129 SB_BIG plane 6
12  // 78 x9y129 SB_BIG plane 6
48  // 79 x9y129 SB_BIG plane 7
12  // 80 x9y129 SB_BIG plane 7
00  // 81 x9y129 SB_DRIVE plane 8,7
48  // 82 x9y129 SB_BIG plane 8
12  // 83 x9y129 SB_BIG plane 8
48  // 84 x9y129 SB_BIG plane 9
12  // 85 x9y129 SB_BIG plane 9
00  // 86 x9y129 SB_DRIVE plane 10,9
48  // 87 x9y129 SB_BIG plane 10
12  // 88 x9y129 SB_BIG plane 10
48  // 89 x9y129 SB_BIG plane 11
12  // 90 x9y129 SB_BIG plane 11
00  // 91 x9y129 SB_DRIVE plane 12,11
48  // 92 x9y129 SB_BIG plane 12
12  // 93 x9y129 SB_BIG plane 12
A8  // 94 x10y130 SB_SML plane 1
82  // 95 x10y130 SB_SML plane 2,1
2A  // 96 x10y130 SB_SML plane 2
A8  // 97 x10y130 SB_SML plane 3
82  // 98 x10y130 SB_SML plane 4,3
2A  // 99 x10y130 SB_SML plane 4
A8  // 100 x10y130 SB_SML plane 5
82  // 101 x10y130 SB_SML plane 6,5
2A  // 102 x10y130 SB_SML plane 6
A8  // 103 x10y130 SB_SML plane 7
82  // 104 x10y130 SB_SML plane 8,7
2A  // 105 x10y130 SB_SML plane 8
A8  // 106 x10y130 SB_SML plane 9
82  // 107 x10y130 SB_SML plane 10,9
2A  // 108 x10y130 SB_SML plane 10
A8  // 109 x10y130 SB_SML plane 11
82  // 110 x10y130 SB_SML plane 12,11
2A  // 111 x10y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 39A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
41 // y_sel: 129
83 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 39AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x11y131
00  // 14 top_edge_EN1 at x11y131
00  // 15 top_edge_EN2 at x11y131
00  // 16 top_edge_EN0 at x12y131
00  // 17 top_edge_EN1 at x12y131
00  // 18 top_edge_EN2 at x12y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x12y130 SB_BIG plane 1
12  // 65 x12y130 SB_BIG plane 1
00  // 66 x12y130 SB_DRIVE plane 2,1
48  // 67 x12y130 SB_BIG plane 2
12  // 68 x12y130 SB_BIG plane 2
48  // 69 x12y130 SB_BIG plane 3
12  // 70 x12y130 SB_BIG plane 3
00  // 71 x12y130 SB_DRIVE plane 4,3
48  // 72 x12y130 SB_BIG plane 4
12  // 73 x12y130 SB_BIG plane 4
48  // 74 x12y130 SB_BIG plane 5
12  // 75 x12y130 SB_BIG plane 5
00  // 76 x12y130 SB_DRIVE plane 6,5
48  // 77 x12y130 SB_BIG plane 6
12  // 78 x12y130 SB_BIG plane 6
48  // 79 x12y130 SB_BIG plane 7
12  // 80 x12y130 SB_BIG plane 7
00  // 81 x12y130 SB_DRIVE plane 8,7
48  // 82 x12y130 SB_BIG plane 8
12  // 83 x12y130 SB_BIG plane 8
48  // 84 x12y130 SB_BIG plane 9
12  // 85 x12y130 SB_BIG plane 9
00  // 86 x12y130 SB_DRIVE plane 10,9
48  // 87 x12y130 SB_BIG plane 10
12  // 88 x12y130 SB_BIG plane 10
48  // 89 x12y130 SB_BIG plane 11
12  // 90 x12y130 SB_BIG plane 11
00  // 91 x12y130 SB_DRIVE plane 12,11
48  // 92 x12y130 SB_BIG plane 12
12  // 93 x12y130 SB_BIG plane 12
A8  // 94 x11y129 SB_SML plane 1
82  // 95 x11y129 SB_SML plane 2,1
2A  // 96 x11y129 SB_SML plane 2
A8  // 97 x11y129 SB_SML plane 3
82  // 98 x11y129 SB_SML plane 4,3
2A  // 99 x11y129 SB_SML plane 4
A8  // 100 x11y129 SB_SML plane 5
82  // 101 x11y129 SB_SML plane 6,5
2A  // 102 x11y129 SB_SML plane 6
A8  // 103 x11y129 SB_SML plane 7
82  // 104 x11y129 SB_SML plane 8,7
2A  // 105 x11y129 SB_SML plane 8
A8  // 106 x11y129 SB_SML plane 9
82  // 107 x11y129 SB_SML plane 10,9
2A  // 108 x11y129 SB_SML plane 10
A8  // 109 x11y129 SB_SML plane 11
82  // 110 x11y129 SB_SML plane 12,11
2A  // 111 x11y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3A22     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
41 // y_sel: 129
5B // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3A2A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x13y131
00  // 14 top_edge_EN1 at x13y131
00  // 15 top_edge_EN2 at x13y131
00  // 16 top_edge_EN0 at x14y131
00  // 17 top_edge_EN1 at x14y131
00  // 18 top_edge_EN2 at x14y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x13y129 SB_BIG plane 1
12  // 65 x13y129 SB_BIG plane 1
00  // 66 x13y129 SB_DRIVE plane 2,1
48  // 67 x13y129 SB_BIG plane 2
12  // 68 x13y129 SB_BIG plane 2
48  // 69 x13y129 SB_BIG plane 3
12  // 70 x13y129 SB_BIG plane 3
00  // 71 x13y129 SB_DRIVE plane 4,3
48  // 72 x13y129 SB_BIG plane 4
12  // 73 x13y129 SB_BIG plane 4
48  // 74 x13y129 SB_BIG plane 5
12  // 75 x13y129 SB_BIG plane 5
00  // 76 x13y129 SB_DRIVE plane 6,5
48  // 77 x13y129 SB_BIG plane 6
12  // 78 x13y129 SB_BIG plane 6
48  // 79 x13y129 SB_BIG plane 7
12  // 80 x13y129 SB_BIG plane 7
00  // 81 x13y129 SB_DRIVE plane 8,7
48  // 82 x13y129 SB_BIG plane 8
12  // 83 x13y129 SB_BIG plane 8
48  // 84 x13y129 SB_BIG plane 9
12  // 85 x13y129 SB_BIG plane 9
00  // 86 x13y129 SB_DRIVE plane 10,9
48  // 87 x13y129 SB_BIG plane 10
12  // 88 x13y129 SB_BIG plane 10
48  // 89 x13y129 SB_BIG plane 11
12  // 90 x13y129 SB_BIG plane 11
00  // 91 x13y129 SB_DRIVE plane 12,11
48  // 92 x13y129 SB_BIG plane 12
12  // 93 x13y129 SB_BIG plane 12
A8  // 94 x14y130 SB_SML plane 1
82  // 95 x14y130 SB_SML plane 2,1
2A  // 96 x14y130 SB_SML plane 2
A8  // 97 x14y130 SB_SML plane 3
82  // 98 x14y130 SB_SML plane 4,3
2A  // 99 x14y130 SB_SML plane 4
A8  // 100 x14y130 SB_SML plane 5
82  // 101 x14y130 SB_SML plane 6,5
2A  // 102 x14y130 SB_SML plane 6
A8  // 103 x14y130 SB_SML plane 7
82  // 104 x14y130 SB_SML plane 8,7
2A  // 105 x14y130 SB_SML plane 8
A8  // 106 x14y130 SB_SML plane 9
82  // 107 x14y130 SB_SML plane 10,9
2A  // 108 x14y130 SB_SML plane 10
A8  // 109 x14y130 SB_SML plane 11
82  // 110 x14y130 SB_SML plane 12,11
2A  // 111 x14y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3AA0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
41 // y_sel: 129
93 // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3AA8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x15y131
00  // 14 top_edge_EN1 at x15y131
00  // 15 top_edge_EN2 at x15y131
00  // 16 top_edge_EN0 at x16y131
00  // 17 top_edge_EN1 at x16y131
00  // 18 top_edge_EN2 at x16y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x16y130 SB_BIG plane 1
12  // 65 x16y130 SB_BIG plane 1
00  // 66 x16y130 SB_DRIVE plane 2,1
48  // 67 x16y130 SB_BIG plane 2
12  // 68 x16y130 SB_BIG plane 2
48  // 69 x16y130 SB_BIG plane 3
12  // 70 x16y130 SB_BIG plane 3
00  // 71 x16y130 SB_DRIVE plane 4,3
48  // 72 x16y130 SB_BIG plane 4
12  // 73 x16y130 SB_BIG plane 4
48  // 74 x16y130 SB_BIG plane 5
12  // 75 x16y130 SB_BIG plane 5
00  // 76 x16y130 SB_DRIVE plane 6,5
48  // 77 x16y130 SB_BIG plane 6
12  // 78 x16y130 SB_BIG plane 6
48  // 79 x16y130 SB_BIG plane 7
12  // 80 x16y130 SB_BIG plane 7
00  // 81 x16y130 SB_DRIVE plane 8,7
48  // 82 x16y130 SB_BIG plane 8
12  // 83 x16y130 SB_BIG plane 8
48  // 84 x16y130 SB_BIG plane 9
12  // 85 x16y130 SB_BIG plane 9
00  // 86 x16y130 SB_DRIVE plane 10,9
48  // 87 x16y130 SB_BIG plane 10
12  // 88 x16y130 SB_BIG plane 10
48  // 89 x16y130 SB_BIG plane 11
12  // 90 x16y130 SB_BIG plane 11
00  // 91 x16y130 SB_DRIVE plane 12,11
48  // 92 x16y130 SB_BIG plane 12
12  // 93 x16y130 SB_BIG plane 12
A8  // 94 x15y129 SB_SML plane 1
82  // 95 x15y129 SB_SML plane 2,1
2A  // 96 x15y129 SB_SML plane 2
A8  // 97 x15y129 SB_SML plane 3
82  // 98 x15y129 SB_SML plane 4,3
2A  // 99 x15y129 SB_SML plane 4
A8  // 100 x15y129 SB_SML plane 5
82  // 101 x15y129 SB_SML plane 6,5
2A  // 102 x15y129 SB_SML plane 6
A8  // 103 x15y129 SB_SML plane 7
82  // 104 x15y129 SB_SML plane 8,7
2A  // 105 x15y129 SB_SML plane 8
A8  // 106 x15y129 SB_SML plane 9
82  // 107 x15y129 SB_SML plane 10,9
2A  // 108 x15y129 SB_SML plane 10
A8  // 109 x15y129 SB_SML plane 11
82  // 110 x15y129 SB_SML plane 12,11
2A  // 111 x15y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3B1E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
41 // y_sel: 129
4B // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3B26
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x17y131
00  // 14 top_edge_EN1 at x17y131
00  // 15 top_edge_EN2 at x17y131
00  // 16 top_edge_EN0 at x18y131
00  // 17 top_edge_EN1 at x18y131
00  // 18 top_edge_EN2 at x18y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x17y129 SB_BIG plane 1
12  // 65 x17y129 SB_BIG plane 1
00  // 66 x17y129 SB_DRIVE plane 2,1
48  // 67 x17y129 SB_BIG plane 2
12  // 68 x17y129 SB_BIG plane 2
48  // 69 x17y129 SB_BIG plane 3
12  // 70 x17y129 SB_BIG plane 3
00  // 71 x17y129 SB_DRIVE plane 4,3
48  // 72 x17y129 SB_BIG plane 4
12  // 73 x17y129 SB_BIG plane 4
48  // 74 x17y129 SB_BIG plane 5
12  // 75 x17y129 SB_BIG plane 5
00  // 76 x17y129 SB_DRIVE plane 6,5
48  // 77 x17y129 SB_BIG plane 6
12  // 78 x17y129 SB_BIG plane 6
48  // 79 x17y129 SB_BIG plane 7
12  // 80 x17y129 SB_BIG plane 7
00  // 81 x17y129 SB_DRIVE plane 8,7
48  // 82 x17y129 SB_BIG plane 8
12  // 83 x17y129 SB_BIG plane 8
48  // 84 x17y129 SB_BIG plane 9
12  // 85 x17y129 SB_BIG plane 9
00  // 86 x17y129 SB_DRIVE plane 10,9
48  // 87 x17y129 SB_BIG plane 10
12  // 88 x17y129 SB_BIG plane 10
48  // 89 x17y129 SB_BIG plane 11
12  // 90 x17y129 SB_BIG plane 11
00  // 91 x17y129 SB_DRIVE plane 12,11
48  // 92 x17y129 SB_BIG plane 12
12  // 93 x17y129 SB_BIG plane 12
A8  // 94 x18y130 SB_SML plane 1
82  // 95 x18y130 SB_SML plane 2,1
2A  // 96 x18y130 SB_SML plane 2
A8  // 97 x18y130 SB_SML plane 3
82  // 98 x18y130 SB_SML plane 4,3
2A  // 99 x18y130 SB_SML plane 4
A8  // 100 x18y130 SB_SML plane 5
82  // 101 x18y130 SB_SML plane 6,5
2A  // 102 x18y130 SB_SML plane 6
A8  // 103 x18y130 SB_SML plane 7
82  // 104 x18y130 SB_SML plane 8,7
2A  // 105 x18y130 SB_SML plane 8
A8  // 106 x18y130 SB_SML plane 9
82  // 107 x18y130 SB_SML plane 10,9
2A  // 108 x18y130 SB_SML plane 10
A8  // 109 x18y130 SB_SML plane 11
82  // 110 x18y130 SB_SML plane 12,11
2A  // 111 x18y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3B9C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
41 // y_sel: 129
23 // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3BA4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x19y131
00  // 14 top_edge_EN1 at x19y131
00  // 15 top_edge_EN2 at x19y131
00  // 16 top_edge_EN0 at x20y131
00  // 17 top_edge_EN1 at x20y131
00  // 18 top_edge_EN2 at x20y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x20y130 SB_BIG plane 1
12  // 65 x20y130 SB_BIG plane 1
00  // 66 x20y130 SB_DRIVE plane 2,1
48  // 67 x20y130 SB_BIG plane 2
12  // 68 x20y130 SB_BIG plane 2
48  // 69 x20y130 SB_BIG plane 3
12  // 70 x20y130 SB_BIG plane 3
00  // 71 x20y130 SB_DRIVE plane 4,3
48  // 72 x20y130 SB_BIG plane 4
12  // 73 x20y130 SB_BIG plane 4
48  // 74 x20y130 SB_BIG plane 5
12  // 75 x20y130 SB_BIG plane 5
00  // 76 x20y130 SB_DRIVE plane 6,5
48  // 77 x20y130 SB_BIG plane 6
12  // 78 x20y130 SB_BIG plane 6
48  // 79 x20y130 SB_BIG plane 7
12  // 80 x20y130 SB_BIG plane 7
00  // 81 x20y130 SB_DRIVE plane 8,7
48  // 82 x20y130 SB_BIG plane 8
12  // 83 x20y130 SB_BIG plane 8
48  // 84 x20y130 SB_BIG plane 9
12  // 85 x20y130 SB_BIG plane 9
00  // 86 x20y130 SB_DRIVE plane 10,9
48  // 87 x20y130 SB_BIG plane 10
12  // 88 x20y130 SB_BIG plane 10
48  // 89 x20y130 SB_BIG plane 11
12  // 90 x20y130 SB_BIG plane 11
00  // 91 x20y130 SB_DRIVE plane 12,11
48  // 92 x20y130 SB_BIG plane 12
12  // 93 x20y130 SB_BIG plane 12
A8  // 94 x19y129 SB_SML plane 1
82  // 95 x19y129 SB_SML plane 2,1
2A  // 96 x19y129 SB_SML plane 2
A8  // 97 x19y129 SB_SML plane 3
82  // 98 x19y129 SB_SML plane 4,3
2A  // 99 x19y129 SB_SML plane 4
A8  // 100 x19y129 SB_SML plane 5
82  // 101 x19y129 SB_SML plane 6,5
2A  // 102 x19y129 SB_SML plane 6
A8  // 103 x19y129 SB_SML plane 7
82  // 104 x19y129 SB_SML plane 8,7
2A  // 105 x19y129 SB_SML plane 8
A8  // 106 x19y129 SB_SML plane 9
82  // 107 x19y129 SB_SML plane 10,9
2A  // 108 x19y129 SB_SML plane 10
A8  // 109 x19y129 SB_SML plane 11
82  // 110 x19y129 SB_SML plane 12,11
2A  // 111 x19y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3C1A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
41 // y_sel: 129
FB // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3C22
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x21y131
00  // 14 top_edge_EN1 at x21y131
00  // 15 top_edge_EN2 at x21y131
00  // 16 top_edge_EN0 at x22y131
00  // 17 top_edge_EN1 at x22y131
00  // 18 top_edge_EN2 at x22y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x21y129 SB_BIG plane 1
12  // 65 x21y129 SB_BIG plane 1
00  // 66 x21y129 SB_DRIVE plane 2,1
48  // 67 x21y129 SB_BIG plane 2
12  // 68 x21y129 SB_BIG plane 2
48  // 69 x21y129 SB_BIG plane 3
12  // 70 x21y129 SB_BIG plane 3
00  // 71 x21y129 SB_DRIVE plane 4,3
48  // 72 x21y129 SB_BIG plane 4
12  // 73 x21y129 SB_BIG plane 4
48  // 74 x21y129 SB_BIG plane 5
12  // 75 x21y129 SB_BIG plane 5
00  // 76 x21y129 SB_DRIVE plane 6,5
48  // 77 x21y129 SB_BIG plane 6
12  // 78 x21y129 SB_BIG plane 6
48  // 79 x21y129 SB_BIG plane 7
12  // 80 x21y129 SB_BIG plane 7
00  // 81 x21y129 SB_DRIVE plane 8,7
48  // 82 x21y129 SB_BIG plane 8
12  // 83 x21y129 SB_BIG plane 8
48  // 84 x21y129 SB_BIG plane 9
72  // 85 x21y129 SB_BIG plane 9
08  // 86 x21y129 SB_DRIVE plane 10,9
48  // 87 x21y129 SB_BIG plane 10
12  // 88 x21y129 SB_BIG plane 10
48  // 89 x21y129 SB_BIG plane 11
12  // 90 x21y129 SB_BIG plane 11
00  // 91 x21y129 SB_DRIVE plane 12,11
48  // 92 x21y129 SB_BIG plane 12
12  // 93 x21y129 SB_BIG plane 12
A8  // 94 x22y130 SB_SML plane 1
82  // 95 x22y130 SB_SML plane 2,1
2A  // 96 x22y130 SB_SML plane 2
A8  // 97 x22y130 SB_SML plane 3
82  // 98 x22y130 SB_SML plane 4,3
2A  // 99 x22y130 SB_SML plane 4
A8  // 100 x22y130 SB_SML plane 5
82  // 101 x22y130 SB_SML plane 6,5
2A  // 102 x22y130 SB_SML plane 6
A8  // 103 x22y130 SB_SML plane 7
82  // 104 x22y130 SB_SML plane 8,7
2A  // 105 x22y130 SB_SML plane 8
A8  // 106 x22y130 SB_SML plane 9
82  // 107 x22y130 SB_SML plane 10,9
2A  // 108 x22y130 SB_SML plane 10
A8  // 109 x22y130 SB_SML plane 11
82  // 110 x22y130 SB_SML plane 12,11
2A  // 111 x22y130 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x23y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3C98     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
41 // y_sel: 129
F3 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3CA0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x23y131
00  // 14 top_edge_EN1 at x23y131
00  // 15 top_edge_EN2 at x23y131
00  // 16 top_edge_EN0 at x24y131
00  // 17 top_edge_EN1 at x24y131
00  // 18 top_edge_EN2 at x24y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x24y130 SB_BIG plane 1
12  // 65 x24y130 SB_BIG plane 1
00  // 66 x24y130 SB_DRIVE plane 2,1
48  // 67 x24y130 SB_BIG plane 2
12  // 68 x24y130 SB_BIG plane 2
48  // 69 x24y130 SB_BIG plane 3
12  // 70 x24y130 SB_BIG plane 3
00  // 71 x24y130 SB_DRIVE plane 4,3
48  // 72 x24y130 SB_BIG plane 4
12  // 73 x24y130 SB_BIG plane 4
48  // 74 x24y130 SB_BIG plane 5
12  // 75 x24y130 SB_BIG plane 5
00  // 76 x24y130 SB_DRIVE plane 6,5
48  // 77 x24y130 SB_BIG plane 6
12  // 78 x24y130 SB_BIG plane 6
48  // 79 x24y130 SB_BIG plane 7
12  // 80 x24y130 SB_BIG plane 7
00  // 81 x24y130 SB_DRIVE plane 8,7
48  // 82 x24y130 SB_BIG plane 8
12  // 83 x24y130 SB_BIG plane 8
48  // 84 x24y130 SB_BIG plane 9
72  // 85 x24y130 SB_BIG plane 9
08  // 86 x24y130 SB_DRIVE plane 10,9
93  // 87 x24y130 SB_BIG plane 10
74  // 88 x24y130 SB_BIG plane 10
95  // 89 x24y130 SB_BIG plane 11
14  // 90 x24y130 SB_BIG plane 11
08  // 91 x24y130 SB_DRIVE plane 12,11
48  // 92 x24y130 SB_BIG plane 12
12  // 93 x24y130 SB_BIG plane 12
A8  // 94 x23y129 SB_SML plane 1
82  // 95 x23y129 SB_SML plane 2,1
2A  // 96 x23y129 SB_SML plane 2
A8  // 97 x23y129 SB_SML plane 3
82  // 98 x23y129 SB_SML plane 4,3
2A  // 99 x23y129 SB_SML plane 4
A8  // 100 x23y129 SB_SML plane 5
82  // 101 x23y129 SB_SML plane 6,5
2A  // 102 x23y129 SB_SML plane 6
A8  // 103 x23y129 SB_SML plane 7
82  // 104 x23y129 SB_SML plane 8,7
2A  // 105 x23y129 SB_SML plane 8
A8  // 106 x23y129 SB_SML plane 9
82  // 107 x23y129 SB_SML plane 10,9
2A  // 108 x23y129 SB_SML plane 10
A8  // 109 x23y129 SB_SML plane 11
82  // 110 x23y129 SB_SML plane 12,11
2A  // 111 x23y129 SB_SML plane 12
F2 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x25y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3D16     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
41 // y_sel: 129
2B // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3D1E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x25y131
00  // 14 top_edge_EN1 at x25y131
00  // 15 top_edge_EN2 at x25y131
00  // 16 top_edge_EN0 at x26y131
00  // 17 top_edge_EN1 at x26y131
00  // 18 top_edge_EN2 at x26y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x25y129 SB_BIG plane 1
12  // 65 x25y129 SB_BIG plane 1
00  // 66 x25y129 SB_DRIVE plane 2,1
48  // 67 x25y129 SB_BIG plane 2
12  // 68 x25y129 SB_BIG plane 2
48  // 69 x25y129 SB_BIG plane 3
12  // 70 x25y129 SB_BIG plane 3
00  // 71 x25y129 SB_DRIVE plane 4,3
48  // 72 x25y129 SB_BIG plane 4
12  // 73 x25y129 SB_BIG plane 4
48  // 74 x25y129 SB_BIG plane 5
12  // 75 x25y129 SB_BIG plane 5
00  // 76 x25y129 SB_DRIVE plane 6,5
48  // 77 x25y129 SB_BIG plane 6
12  // 78 x25y129 SB_BIG plane 6
48  // 79 x25y129 SB_BIG plane 7
12  // 80 x25y129 SB_BIG plane 7
00  // 81 x25y129 SB_DRIVE plane 8,7
48  // 82 x25y129 SB_BIG plane 8
12  // 83 x25y129 SB_BIG plane 8
97  // 84 x25y129 SB_BIG plane 9
14  // 85 x25y129 SB_BIG plane 9
08  // 86 x25y129 SB_DRIVE plane 10,9
93  // 87 x25y129 SB_BIG plane 10
74  // 88 x25y129 SB_BIG plane 10
48  // 89 x25y129 SB_BIG plane 11
12  // 90 x25y129 SB_BIG plane 11
00  // 91 x25y129 SB_DRIVE plane 12,11
48  // 92 x25y129 SB_BIG plane 12
12  // 93 x25y129 SB_BIG plane 12
A8  // 94 x26y130 SB_SML plane 1
82  // 95 x26y130 SB_SML plane 2,1
2A  // 96 x26y130 SB_SML plane 2
A8  // 97 x26y130 SB_SML plane 3
82  // 98 x26y130 SB_SML plane 4,3
2A  // 99 x26y130 SB_SML plane 4
A8  // 100 x26y130 SB_SML plane 5
82  // 101 x26y130 SB_SML plane 6,5
2A  // 102 x26y130 SB_SML plane 6
A8  // 103 x26y130 SB_SML plane 7
82  // 104 x26y130 SB_SML plane 8,7
2A  // 105 x26y130 SB_SML plane 8
A8  // 106 x26y130 SB_SML plane 9
82  // 107 x26y130 SB_SML plane 10,9
2A  // 108 x26y130 SB_SML plane 10
A8  // 109 x26y130 SB_SML plane 11
82  // 110 x26y130 SB_SML plane 12,11
2A  // 111 x26y130 SB_SML plane 12
7B // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x27y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3D94     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
41 // y_sel: 129
43 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3D9C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x27y131
00  // 14 top_edge_EN1 at x27y131
00  // 15 top_edge_EN2 at x27y131
00  // 16 top_edge_EN0 at x28y131
00  // 17 top_edge_EN1 at x28y131
00  // 18 top_edge_EN2 at x28y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x28y130 SB_BIG plane 1
12  // 65 x28y130 SB_BIG plane 1
00  // 66 x28y130 SB_DRIVE plane 2,1
48  // 67 x28y130 SB_BIG plane 2
12  // 68 x28y130 SB_BIG plane 2
48  // 69 x28y130 SB_BIG plane 3
12  // 70 x28y130 SB_BIG plane 3
00  // 71 x28y130 SB_DRIVE plane 4,3
48  // 72 x28y130 SB_BIG plane 4
12  // 73 x28y130 SB_BIG plane 4
48  // 74 x28y130 SB_BIG plane 5
12  // 75 x28y130 SB_BIG plane 5
00  // 76 x28y130 SB_DRIVE plane 6,5
48  // 77 x28y130 SB_BIG plane 6
12  // 78 x28y130 SB_BIG plane 6
48  // 79 x28y130 SB_BIG plane 7
12  // 80 x28y130 SB_BIG plane 7
00  // 81 x28y130 SB_DRIVE plane 8,7
48  // 82 x28y130 SB_BIG plane 8
12  // 83 x28y130 SB_BIG plane 8
97  // 84 x28y130 SB_BIG plane 9
14  // 85 x28y130 SB_BIG plane 9
08  // 86 x28y130 SB_DRIVE plane 10,9
93  // 87 x28y130 SB_BIG plane 10
74  // 88 x28y130 SB_BIG plane 10
48  // 89 x28y130 SB_BIG plane 11
12  // 90 x28y130 SB_BIG plane 11
00  // 91 x28y130 SB_DRIVE plane 12,11
48  // 92 x28y130 SB_BIG plane 12
12  // 93 x28y130 SB_BIG plane 12
A8  // 94 x27y129 SB_SML plane 1
82  // 95 x27y129 SB_SML plane 2,1
2A  // 96 x27y129 SB_SML plane 2
A8  // 97 x27y129 SB_SML plane 3
82  // 98 x27y129 SB_SML plane 4,3
2A  // 99 x27y129 SB_SML plane 4
A8  // 100 x27y129 SB_SML plane 5
82  // 101 x27y129 SB_SML plane 6,5
2A  // 102 x27y129 SB_SML plane 6
A8  // 103 x27y129 SB_SML plane 7
82  // 104 x27y129 SB_SML plane 8,7
2A  // 105 x27y129 SB_SML plane 8
A8  // 106 x27y129 SB_SML plane 9
82  // 107 x27y129 SB_SML plane 10,9
2A  // 108 x27y129 SB_SML plane 10
A8  // 109 x27y129 SB_SML plane 11
82  // 110 x27y129 SB_SML plane 12,11
2A  // 111 x27y129 SB_SML plane 12
7B // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x29y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3E12     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
41 // y_sel: 129
9B // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3E1A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x29y131
00  // 14 top_edge_EN1 at x29y131
00  // 15 top_edge_EN2 at x29y131
00  // 16 top_edge_EN0 at x30y131
00  // 17 top_edge_EN1 at x30y131
00  // 18 top_edge_EN2 at x30y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x29y129 SB_BIG plane 1
12  // 65 x29y129 SB_BIG plane 1
00  // 66 x29y129 SB_DRIVE plane 2,1
48  // 67 x29y129 SB_BIG plane 2
12  // 68 x29y129 SB_BIG plane 2
48  // 69 x29y129 SB_BIG plane 3
12  // 70 x29y129 SB_BIG plane 3
00  // 71 x29y129 SB_DRIVE plane 4,3
48  // 72 x29y129 SB_BIG plane 4
12  // 73 x29y129 SB_BIG plane 4
48  // 74 x29y129 SB_BIG plane 5
12  // 75 x29y129 SB_BIG plane 5
00  // 76 x29y129 SB_DRIVE plane 6,5
48  // 77 x29y129 SB_BIG plane 6
12  // 78 x29y129 SB_BIG plane 6
48  // 79 x29y129 SB_BIG plane 7
12  // 80 x29y129 SB_BIG plane 7
00  // 81 x29y129 SB_DRIVE plane 8,7
48  // 82 x29y129 SB_BIG plane 8
12  // 83 x29y129 SB_BIG plane 8
97  // 84 x29y129 SB_BIG plane 9
14  // 85 x29y129 SB_BIG plane 9
08  // 86 x29y129 SB_DRIVE plane 10,9
93  // 87 x29y129 SB_BIG plane 10
74  // 88 x29y129 SB_BIG plane 10
48  // 89 x29y129 SB_BIG plane 11
12  // 90 x29y129 SB_BIG plane 11
00  // 91 x29y129 SB_DRIVE plane 12,11
48  // 92 x29y129 SB_BIG plane 12
12  // 93 x29y129 SB_BIG plane 12
A8  // 94 x30y130 SB_SML plane 1
82  // 95 x30y130 SB_SML plane 2,1
2A  // 96 x30y130 SB_SML plane 2
A8  // 97 x30y130 SB_SML plane 3
82  // 98 x30y130 SB_SML plane 4,3
2A  // 99 x30y130 SB_SML plane 4
A8  // 100 x30y130 SB_SML plane 5
82  // 101 x30y130 SB_SML plane 6,5
2A  // 102 x30y130 SB_SML plane 6
A8  // 103 x30y130 SB_SML plane 7
82  // 104 x30y130 SB_SML plane 8,7
2A  // 105 x30y130 SB_SML plane 8
A8  // 106 x30y130 SB_SML plane 9
82  // 107 x30y130 SB_SML plane 10,9
2A  // 108 x30y130 SB_SML plane 10
A8  // 109 x30y130 SB_SML plane 11
82  // 110 x30y130 SB_SML plane 12,11
2A  // 111 x30y130 SB_SML plane 12
7B // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x31y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3E90     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
41 // y_sel: 129
C2 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3E98
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x31y131
00  // 14 top_edge_EN1 at x31y131
00  // 15 top_edge_EN2 at x31y131
00  // 16 top_edge_EN0 at x32y131
00  // 17 top_edge_EN1 at x32y131
00  // 18 top_edge_EN2 at x32y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x32y130 SB_BIG plane 1
12  // 65 x32y130 SB_BIG plane 1
00  // 66 x32y130 SB_DRIVE plane 2,1
48  // 67 x32y130 SB_BIG plane 2
12  // 68 x32y130 SB_BIG plane 2
48  // 69 x32y130 SB_BIG plane 3
12  // 70 x32y130 SB_BIG plane 3
00  // 71 x32y130 SB_DRIVE plane 4,3
48  // 72 x32y130 SB_BIG plane 4
12  // 73 x32y130 SB_BIG plane 4
48  // 74 x32y130 SB_BIG plane 5
12  // 75 x32y130 SB_BIG plane 5
00  // 76 x32y130 SB_DRIVE plane 6,5
48  // 77 x32y130 SB_BIG plane 6
12  // 78 x32y130 SB_BIG plane 6
48  // 79 x32y130 SB_BIG plane 7
12  // 80 x32y130 SB_BIG plane 7
00  // 81 x32y130 SB_DRIVE plane 8,7
48  // 82 x32y130 SB_BIG plane 8
12  // 83 x32y130 SB_BIG plane 8
48  // 84 x32y130 SB_BIG plane 9
72  // 85 x32y130 SB_BIG plane 9
08  // 86 x32y130 SB_DRIVE plane 10,9
93  // 87 x32y130 SB_BIG plane 10
74  // 88 x32y130 SB_BIG plane 10
95  // 89 x32y130 SB_BIG plane 11
14  // 90 x32y130 SB_BIG plane 11
08  // 91 x32y130 SB_DRIVE plane 12,11
48  // 92 x32y130 SB_BIG plane 12
12  // 93 x32y130 SB_BIG plane 12
A8  // 94 x31y129 SB_SML plane 1
82  // 95 x31y129 SB_SML plane 2,1
2A  // 96 x31y129 SB_SML plane 2
A8  // 97 x31y129 SB_SML plane 3
82  // 98 x31y129 SB_SML plane 4,3
2A  // 99 x31y129 SB_SML plane 4
A8  // 100 x31y129 SB_SML plane 5
82  // 101 x31y129 SB_SML plane 6,5
2A  // 102 x31y129 SB_SML plane 6
A8  // 103 x31y129 SB_SML plane 7
82  // 104 x31y129 SB_SML plane 8,7
2A  // 105 x31y129 SB_SML plane 8
A8  // 106 x31y129 SB_SML plane 9
82  // 107 x31y129 SB_SML plane 10,9
2A  // 108 x31y129 SB_SML plane 10
A8  // 109 x31y129 SB_SML plane 11
82  // 110 x31y129 SB_SML plane 12,11
2A  // 111 x31y129 SB_SML plane 12
F2 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x33y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3F0E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
41 // y_sel: 129
1A // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3F16
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x33y131
00  // 14 top_edge_EN1 at x33y131
00  // 15 top_edge_EN2 at x33y131
00  // 16 top_edge_EN0 at x34y131
00  // 17 top_edge_EN1 at x34y131
00  // 18 top_edge_EN2 at x34y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x33y129 SB_BIG plane 1
12  // 65 x33y129 SB_BIG plane 1
00  // 66 x33y129 SB_DRIVE plane 2,1
48  // 67 x33y129 SB_BIG plane 2
12  // 68 x33y129 SB_BIG plane 2
48  // 69 x33y129 SB_BIG plane 3
12  // 70 x33y129 SB_BIG plane 3
00  // 71 x33y129 SB_DRIVE plane 4,3
48  // 72 x33y129 SB_BIG plane 4
12  // 73 x33y129 SB_BIG plane 4
48  // 74 x33y129 SB_BIG plane 5
12  // 75 x33y129 SB_BIG plane 5
00  // 76 x33y129 SB_DRIVE plane 6,5
48  // 77 x33y129 SB_BIG plane 6
12  // 78 x33y129 SB_BIG plane 6
48  // 79 x33y129 SB_BIG plane 7
12  // 80 x33y129 SB_BIG plane 7
00  // 81 x33y129 SB_DRIVE plane 8,7
48  // 82 x33y129 SB_BIG plane 8
12  // 83 x33y129 SB_BIG plane 8
48  // 84 x33y129 SB_BIG plane 9
72  // 85 x33y129 SB_BIG plane 9
08  // 86 x33y129 SB_DRIVE plane 10,9
93  // 87 x33y129 SB_BIG plane 10
74  // 88 x33y129 SB_BIG plane 10
95  // 89 x33y129 SB_BIG plane 11
14  // 90 x33y129 SB_BIG plane 11
08  // 91 x33y129 SB_DRIVE plane 12,11
48  // 92 x33y129 SB_BIG plane 12
12  // 93 x33y129 SB_BIG plane 12
A8  // 94 x34y130 SB_SML plane 1
82  // 95 x34y130 SB_SML plane 2,1
2A  // 96 x34y130 SB_SML plane 2
A8  // 97 x34y130 SB_SML plane 3
82  // 98 x34y130 SB_SML plane 4,3
2A  // 99 x34y130 SB_SML plane 4
A8  // 100 x34y130 SB_SML plane 5
82  // 101 x34y130 SB_SML plane 6,5
2A  // 102 x34y130 SB_SML plane 6
A8  // 103 x34y130 SB_SML plane 7
82  // 104 x34y130 SB_SML plane 8,7
2A  // 105 x34y130 SB_SML plane 8
A8  // 106 x34y130 SB_SML plane 9
82  // 107 x34y130 SB_SML plane 10,9
2A  // 108 x34y130 SB_SML plane 10
A8  // 109 x34y130 SB_SML plane 11
82  // 110 x34y130 SB_SML plane 12,11
2A  // 111 x34y130 SB_SML plane 12
F2 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x35y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 3F8C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
41 // y_sel: 129
72 // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 3F94
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x35y131
00  // 14 top_edge_EN1 at x35y131
00  // 15 top_edge_EN2 at x35y131
00  // 16 top_edge_EN0 at x36y131
00  // 17 top_edge_EN1 at x36y131
00  // 18 top_edge_EN2 at x36y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x36y130 SB_BIG plane 1
12  // 65 x36y130 SB_BIG plane 1
00  // 66 x36y130 SB_DRIVE plane 2,1
48  // 67 x36y130 SB_BIG plane 2
12  // 68 x36y130 SB_BIG plane 2
48  // 69 x36y130 SB_BIG plane 3
12  // 70 x36y130 SB_BIG plane 3
00  // 71 x36y130 SB_DRIVE plane 4,3
48  // 72 x36y130 SB_BIG plane 4
12  // 73 x36y130 SB_BIG plane 4
48  // 74 x36y130 SB_BIG plane 5
12  // 75 x36y130 SB_BIG plane 5
00  // 76 x36y130 SB_DRIVE plane 6,5
48  // 77 x36y130 SB_BIG plane 6
12  // 78 x36y130 SB_BIG plane 6
48  // 79 x36y130 SB_BIG plane 7
12  // 80 x36y130 SB_BIG plane 7
00  // 81 x36y130 SB_DRIVE plane 8,7
48  // 82 x36y130 SB_BIG plane 8
12  // 83 x36y130 SB_BIG plane 8
97  // 84 x36y130 SB_BIG plane 9
14  // 85 x36y130 SB_BIG plane 9
08  // 86 x36y130 SB_DRIVE plane 10,9
93  // 87 x36y130 SB_BIG plane 10
74  // 88 x36y130 SB_BIG plane 10
48  // 89 x36y130 SB_BIG plane 11
12  // 90 x36y130 SB_BIG plane 11
00  // 91 x36y130 SB_DRIVE plane 12,11
48  // 92 x36y130 SB_BIG plane 12
12  // 93 x36y130 SB_BIG plane 12
A8  // 94 x35y129 SB_SML plane 1
82  // 95 x35y129 SB_SML plane 2,1
2A  // 96 x35y129 SB_SML plane 2
A8  // 97 x35y129 SB_SML plane 3
82  // 98 x35y129 SB_SML plane 4,3
2A  // 99 x35y129 SB_SML plane 4
A8  // 100 x35y129 SB_SML plane 5
82  // 101 x35y129 SB_SML plane 6,5
2A  // 102 x35y129 SB_SML plane 6
A8  // 103 x35y129 SB_SML plane 7
82  // 104 x35y129 SB_SML plane 8,7
2A  // 105 x35y129 SB_SML plane 8
A8  // 106 x35y129 SB_SML plane 9
82  // 107 x35y129 SB_SML plane 10,9
2A  // 108 x35y129 SB_SML plane 10
A8  // 109 x35y129 SB_SML plane 11
82  // 110 x35y129 SB_SML plane 12,11
2A  // 111 x35y129 SB_SML plane 12
7B // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x37y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 400A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
41 // y_sel: 129
AA // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4012
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x37y131
00  // 14 top_edge_EN1 at x37y131
00  // 15 top_edge_EN2 at x37y131
00  // 16 top_edge_EN0 at x38y131
00  // 17 top_edge_EN1 at x38y131
00  // 18 top_edge_EN2 at x38y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x37y129 SB_BIG plane 1
12  // 65 x37y129 SB_BIG plane 1
00  // 66 x37y129 SB_DRIVE plane 2,1
48  // 67 x37y129 SB_BIG plane 2
12  // 68 x37y129 SB_BIG plane 2
48  // 69 x37y129 SB_BIG plane 3
12  // 70 x37y129 SB_BIG plane 3
00  // 71 x37y129 SB_DRIVE plane 4,3
48  // 72 x37y129 SB_BIG plane 4
12  // 73 x37y129 SB_BIG plane 4
48  // 74 x37y129 SB_BIG plane 5
12  // 75 x37y129 SB_BIG plane 5
00  // 76 x37y129 SB_DRIVE plane 6,5
48  // 77 x37y129 SB_BIG plane 6
12  // 78 x37y129 SB_BIG plane 6
48  // 79 x37y129 SB_BIG plane 7
12  // 80 x37y129 SB_BIG plane 7
00  // 81 x37y129 SB_DRIVE plane 8,7
48  // 82 x37y129 SB_BIG plane 8
12  // 83 x37y129 SB_BIG plane 8
48  // 84 x37y129 SB_BIG plane 9
72  // 85 x37y129 SB_BIG plane 9
08  // 86 x37y129 SB_DRIVE plane 10,9
93  // 87 x37y129 SB_BIG plane 10
74  // 88 x37y129 SB_BIG plane 10
95  // 89 x37y129 SB_BIG plane 11
14  // 90 x37y129 SB_BIG plane 11
08  // 91 x37y129 SB_DRIVE plane 12,11
48  // 92 x37y129 SB_BIG plane 12
12  // 93 x37y129 SB_BIG plane 12
A8  // 94 x38y130 SB_SML plane 1
82  // 95 x38y130 SB_SML plane 2,1
2A  // 96 x38y130 SB_SML plane 2
A8  // 97 x38y130 SB_SML plane 3
82  // 98 x38y130 SB_SML plane 4,3
2A  // 99 x38y130 SB_SML plane 4
A8  // 100 x38y130 SB_SML plane 5
82  // 101 x38y130 SB_SML plane 6,5
2A  // 102 x38y130 SB_SML plane 6
A8  // 103 x38y130 SB_SML plane 7
82  // 104 x38y130 SB_SML plane 8,7
2A  // 105 x38y130 SB_SML plane 8
A8  // 106 x38y130 SB_SML plane 9
82  // 107 x38y130 SB_SML plane 10,9
2A  // 108 x38y130 SB_SML plane 10
A8  // 109 x38y130 SB_SML plane 11
82  // 110 x38y130 SB_SML plane 12,11
2A  // 111 x38y130 SB_SML plane 12
F2 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x39y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4088     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
41 // y_sel: 129
A2 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4090
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x39y131
00  // 14 top_edge_EN1 at x39y131
00  // 15 top_edge_EN2 at x39y131
00  // 16 top_edge_EN0 at x40y131
00  // 17 top_edge_EN1 at x40y131
00  // 18 top_edge_EN2 at x40y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x40y130 SB_BIG plane 1
12  // 65 x40y130 SB_BIG plane 1
00  // 66 x40y130 SB_DRIVE plane 2,1
48  // 67 x40y130 SB_BIG plane 2
12  // 68 x40y130 SB_BIG plane 2
48  // 69 x40y130 SB_BIG plane 3
12  // 70 x40y130 SB_BIG plane 3
00  // 71 x40y130 SB_DRIVE plane 4,3
48  // 72 x40y130 SB_BIG plane 4
12  // 73 x40y130 SB_BIG plane 4
48  // 74 x40y130 SB_BIG plane 5
12  // 75 x40y130 SB_BIG plane 5
00  // 76 x40y130 SB_DRIVE plane 6,5
48  // 77 x40y130 SB_BIG plane 6
12  // 78 x40y130 SB_BIG plane 6
48  // 79 x40y130 SB_BIG plane 7
12  // 80 x40y130 SB_BIG plane 7
00  // 81 x40y130 SB_DRIVE plane 8,7
48  // 82 x40y130 SB_BIG plane 8
12  // 83 x40y130 SB_BIG plane 8
97  // 84 x40y130 SB_BIG plane 9
14  // 85 x40y130 SB_BIG plane 9
08  // 86 x40y130 SB_DRIVE plane 10,9
93  // 87 x40y130 SB_BIG plane 10
74  // 88 x40y130 SB_BIG plane 10
48  // 89 x40y130 SB_BIG plane 11
12  // 90 x40y130 SB_BIG plane 11
00  // 91 x40y130 SB_DRIVE plane 12,11
48  // 92 x40y130 SB_BIG plane 12
12  // 93 x40y130 SB_BIG plane 12
A8  // 94 x39y129 SB_SML plane 1
82  // 95 x39y129 SB_SML plane 2,1
2A  // 96 x39y129 SB_SML plane 2
A8  // 97 x39y129 SB_SML plane 3
82  // 98 x39y129 SB_SML plane 4,3
2A  // 99 x39y129 SB_SML plane 4
A8  // 100 x39y129 SB_SML plane 5
82  // 101 x39y129 SB_SML plane 6,5
2A  // 102 x39y129 SB_SML plane 6
A8  // 103 x39y129 SB_SML plane 7
82  // 104 x39y129 SB_SML plane 8,7
2A  // 105 x39y129 SB_SML plane 8
A8  // 106 x39y129 SB_SML plane 9
82  // 107 x39y129 SB_SML plane 10,9
2A  // 108 x39y129 SB_SML plane 10
A8  // 109 x39y129 SB_SML plane 11
82  // 110 x39y129 SB_SML plane 12,11
2A  // 111 x39y129 SB_SML plane 12
7B // -- CRC low byte
33 // -- CRC high byte


// Config Latches on x41y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4106     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
41 // y_sel: 129
7A // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 410E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x41y131
00  // 14 top_edge_EN1 at x41y131
00  // 15 top_edge_EN2 at x41y131
00  // 16 top_edge_EN0 at x42y131
00  // 17 top_edge_EN1 at x42y131
00  // 18 top_edge_EN2 at x42y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x41y129 SB_BIG plane 1
12  // 65 x41y129 SB_BIG plane 1
00  // 66 x41y129 SB_DRIVE plane 2,1
48  // 67 x41y129 SB_BIG plane 2
12  // 68 x41y129 SB_BIG plane 2
48  // 69 x41y129 SB_BIG plane 3
12  // 70 x41y129 SB_BIG plane 3
00  // 71 x41y129 SB_DRIVE plane 4,3
48  // 72 x41y129 SB_BIG plane 4
12  // 73 x41y129 SB_BIG plane 4
48  // 74 x41y129 SB_BIG plane 5
12  // 75 x41y129 SB_BIG plane 5
00  // 76 x41y129 SB_DRIVE plane 6,5
48  // 77 x41y129 SB_BIG plane 6
12  // 78 x41y129 SB_BIG plane 6
48  // 79 x41y129 SB_BIG plane 7
12  // 80 x41y129 SB_BIG plane 7
00  // 81 x41y129 SB_DRIVE plane 8,7
48  // 82 x41y129 SB_BIG plane 8
12  // 83 x41y129 SB_BIG plane 8
48  // 84 x41y129 SB_BIG plane 9
72  // 85 x41y129 SB_BIG plane 9
08  // 86 x41y129 SB_DRIVE plane 10,9
48  // 87 x41y129 SB_BIG plane 10
12  // 88 x41y129 SB_BIG plane 10
48  // 89 x41y129 SB_BIG plane 11
12  // 90 x41y129 SB_BIG plane 11
00  // 91 x41y129 SB_DRIVE plane 12,11
48  // 92 x41y129 SB_BIG plane 12
12  // 93 x41y129 SB_BIG plane 12
A8  // 94 x42y130 SB_SML plane 1
82  // 95 x42y130 SB_SML plane 2,1
2A  // 96 x42y130 SB_SML plane 2
A8  // 97 x42y130 SB_SML plane 3
82  // 98 x42y130 SB_SML plane 4,3
2A  // 99 x42y130 SB_SML plane 4
A8  // 100 x42y130 SB_SML plane 5
82  // 101 x42y130 SB_SML plane 6,5
2A  // 102 x42y130 SB_SML plane 6
A8  // 103 x42y130 SB_SML plane 7
82  // 104 x42y130 SB_SML plane 8,7
2A  // 105 x42y130 SB_SML plane 8
A8  // 106 x42y130 SB_SML plane 9
82  // 107 x42y130 SB_SML plane 10,9
2A  // 108 x42y130 SB_SML plane 10
A8  // 109 x42y130 SB_SML plane 11
82  // 110 x42y130 SB_SML plane 12,11
2A  // 111 x42y130 SB_SML plane 12
02 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x43y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4184     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
41 // y_sel: 129
12 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 418C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x43y131
00  // 14 top_edge_EN1 at x43y131
00  // 15 top_edge_EN2 at x43y131
00  // 16 top_edge_EN0 at x44y131
00  // 17 top_edge_EN1 at x44y131
00  // 18 top_edge_EN2 at x44y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x44y130 SB_BIG plane 1
12  // 65 x44y130 SB_BIG plane 1
00  // 66 x44y130 SB_DRIVE plane 2,1
48  // 67 x44y130 SB_BIG plane 2
12  // 68 x44y130 SB_BIG plane 2
48  // 69 x44y130 SB_BIG plane 3
12  // 70 x44y130 SB_BIG plane 3
00  // 71 x44y130 SB_DRIVE plane 4,3
48  // 72 x44y130 SB_BIG plane 4
12  // 73 x44y130 SB_BIG plane 4
48  // 74 x44y130 SB_BIG plane 5
12  // 75 x44y130 SB_BIG plane 5
00  // 76 x44y130 SB_DRIVE plane 6,5
48  // 77 x44y130 SB_BIG plane 6
12  // 78 x44y130 SB_BIG plane 6
48  // 79 x44y130 SB_BIG plane 7
12  // 80 x44y130 SB_BIG plane 7
00  // 81 x44y130 SB_DRIVE plane 8,7
48  // 82 x44y130 SB_BIG plane 8
12  // 83 x44y130 SB_BIG plane 8
48  // 84 x44y130 SB_BIG plane 9
72  // 85 x44y130 SB_BIG plane 9
08  // 86 x44y130 SB_DRIVE plane 10,9
93  // 87 x44y130 SB_BIG plane 10
74  // 88 x44y130 SB_BIG plane 10
95  // 89 x44y130 SB_BIG plane 11
14  // 90 x44y130 SB_BIG plane 11
08  // 91 x44y130 SB_DRIVE plane 12,11
48  // 92 x44y130 SB_BIG plane 12
12  // 93 x44y130 SB_BIG plane 12
A8  // 94 x43y129 SB_SML plane 1
82  // 95 x43y129 SB_SML plane 2,1
2A  // 96 x43y129 SB_SML plane 2
A8  // 97 x43y129 SB_SML plane 3
82  // 98 x43y129 SB_SML plane 4,3
2A  // 99 x43y129 SB_SML plane 4
A8  // 100 x43y129 SB_SML plane 5
82  // 101 x43y129 SB_SML plane 6,5
2A  // 102 x43y129 SB_SML plane 6
A8  // 103 x43y129 SB_SML plane 7
82  // 104 x43y129 SB_SML plane 8,7
2A  // 105 x43y129 SB_SML plane 8
A8  // 106 x43y129 SB_SML plane 9
82  // 107 x43y129 SB_SML plane 10,9
2A  // 108 x43y129 SB_SML plane 10
A8  // 109 x43y129 SB_SML plane 11
82  // 110 x43y129 SB_SML plane 12,11
2A  // 111 x43y129 SB_SML plane 12
F2 // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x45y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4202     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
41 // y_sel: 129
CA // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 420A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x45y131
00  // 14 top_edge_EN1 at x45y131
00  // 15 top_edge_EN2 at x45y131
00  // 16 top_edge_EN0 at x46y131
00  // 17 top_edge_EN1 at x46y131
00  // 18 top_edge_EN2 at x46y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x45y129 SB_BIG plane 1
12  // 65 x45y129 SB_BIG plane 1
00  // 66 x45y129 SB_DRIVE plane 2,1
48  // 67 x45y129 SB_BIG plane 2
12  // 68 x45y129 SB_BIG plane 2
48  // 69 x45y129 SB_BIG plane 3
12  // 70 x45y129 SB_BIG plane 3
00  // 71 x45y129 SB_DRIVE plane 4,3
48  // 72 x45y129 SB_BIG plane 4
12  // 73 x45y129 SB_BIG plane 4
48  // 74 x45y129 SB_BIG plane 5
12  // 75 x45y129 SB_BIG plane 5
00  // 76 x45y129 SB_DRIVE plane 6,5
48  // 77 x45y129 SB_BIG plane 6
12  // 78 x45y129 SB_BIG plane 6
48  // 79 x45y129 SB_BIG plane 7
12  // 80 x45y129 SB_BIG plane 7
00  // 81 x45y129 SB_DRIVE plane 8,7
48  // 82 x45y129 SB_BIG plane 8
12  // 83 x45y129 SB_BIG plane 8
48  // 84 x45y129 SB_BIG plane 9
12  // 85 x45y129 SB_BIG plane 9
00  // 86 x45y129 SB_DRIVE plane 10,9
48  // 87 x45y129 SB_BIG plane 10
12  // 88 x45y129 SB_BIG plane 10
48  // 89 x45y129 SB_BIG plane 11
12  // 90 x45y129 SB_BIG plane 11
00  // 91 x45y129 SB_DRIVE plane 12,11
48  // 92 x45y129 SB_BIG plane 12
12  // 93 x45y129 SB_BIG plane 12
A8  // 94 x46y130 SB_SML plane 1
82  // 95 x46y130 SB_SML plane 2,1
2A  // 96 x46y130 SB_SML plane 2
A8  // 97 x46y130 SB_SML plane 3
82  // 98 x46y130 SB_SML plane 4,3
2A  // 99 x46y130 SB_SML plane 4
A8  // 100 x46y130 SB_SML plane 5
82  // 101 x46y130 SB_SML plane 6,5
2A  // 102 x46y130 SB_SML plane 6
A8  // 103 x46y130 SB_SML plane 7
82  // 104 x46y130 SB_SML plane 8,7
2A  // 105 x46y130 SB_SML plane 8
A8  // 106 x46y130 SB_SML plane 9
82  // 107 x46y130 SB_SML plane 10,9
2A  // 108 x46y130 SB_SML plane 10
A8  // 109 x46y130 SB_SML plane 11
82  // 110 x46y130 SB_SML plane 12,11
2A  // 111 x46y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4280     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
41 // y_sel: 129
02 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4288
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x47y131
00  // 14 top_edge_EN1 at x47y131
00  // 15 top_edge_EN2 at x47y131
00  // 16 top_edge_EN0 at x48y131
00  // 17 top_edge_EN1 at x48y131
00  // 18 top_edge_EN2 at x48y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x48y130 SB_BIG plane 1
12  // 65 x48y130 SB_BIG plane 1
00  // 66 x48y130 SB_DRIVE plane 2,1
48  // 67 x48y130 SB_BIG plane 2
12  // 68 x48y130 SB_BIG plane 2
48  // 69 x48y130 SB_BIG plane 3
12  // 70 x48y130 SB_BIG plane 3
00  // 71 x48y130 SB_DRIVE plane 4,3
48  // 72 x48y130 SB_BIG plane 4
12  // 73 x48y130 SB_BIG plane 4
48  // 74 x48y130 SB_BIG plane 5
12  // 75 x48y130 SB_BIG plane 5
00  // 76 x48y130 SB_DRIVE plane 6,5
48  // 77 x48y130 SB_BIG plane 6
12  // 78 x48y130 SB_BIG plane 6
48  // 79 x48y130 SB_BIG plane 7
12  // 80 x48y130 SB_BIG plane 7
00  // 81 x48y130 SB_DRIVE plane 8,7
48  // 82 x48y130 SB_BIG plane 8
12  // 83 x48y130 SB_BIG plane 8
48  // 84 x48y130 SB_BIG plane 9
12  // 85 x48y130 SB_BIG plane 9
00  // 86 x48y130 SB_DRIVE plane 10,9
48  // 87 x48y130 SB_BIG plane 10
12  // 88 x48y130 SB_BIG plane 10
48  // 89 x48y130 SB_BIG plane 11
12  // 90 x48y130 SB_BIG plane 11
00  // 91 x48y130 SB_DRIVE plane 12,11
48  // 92 x48y130 SB_BIG plane 12
12  // 93 x48y130 SB_BIG plane 12
A8  // 94 x47y129 SB_SML plane 1
82  // 95 x47y129 SB_SML plane 2,1
2A  // 96 x47y129 SB_SML plane 2
A8  // 97 x47y129 SB_SML plane 3
82  // 98 x47y129 SB_SML plane 4,3
2A  // 99 x47y129 SB_SML plane 4
A8  // 100 x47y129 SB_SML plane 5
82  // 101 x47y129 SB_SML plane 6,5
2A  // 102 x47y129 SB_SML plane 6
A8  // 103 x47y129 SB_SML plane 7
82  // 104 x47y129 SB_SML plane 8,7
2A  // 105 x47y129 SB_SML plane 8
A8  // 106 x47y129 SB_SML plane 9
82  // 107 x47y129 SB_SML plane 10,9
2A  // 108 x47y129 SB_SML plane 10
A8  // 109 x47y129 SB_SML plane 11
82  // 110 x47y129 SB_SML plane 12,11
2A  // 111 x47y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 42FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
41 // y_sel: 129
DA // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4306
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x49y131
00  // 14 top_edge_EN1 at x49y131
00  // 15 top_edge_EN2 at x49y131
00  // 16 top_edge_EN0 at x50y131
00  // 17 top_edge_EN1 at x50y131
00  // 18 top_edge_EN2 at x50y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x49y129 SB_BIG plane 1
12  // 65 x49y129 SB_BIG plane 1
00  // 66 x49y129 SB_DRIVE plane 2,1
48  // 67 x49y129 SB_BIG plane 2
12  // 68 x49y129 SB_BIG plane 2
48  // 69 x49y129 SB_BIG plane 3
12  // 70 x49y129 SB_BIG plane 3
00  // 71 x49y129 SB_DRIVE plane 4,3
48  // 72 x49y129 SB_BIG plane 4
12  // 73 x49y129 SB_BIG plane 4
48  // 74 x49y129 SB_BIG plane 5
12  // 75 x49y129 SB_BIG plane 5
00  // 76 x49y129 SB_DRIVE plane 6,5
48  // 77 x49y129 SB_BIG plane 6
12  // 78 x49y129 SB_BIG plane 6
48  // 79 x49y129 SB_BIG plane 7
12  // 80 x49y129 SB_BIG plane 7
00  // 81 x49y129 SB_DRIVE plane 8,7
48  // 82 x49y129 SB_BIG plane 8
12  // 83 x49y129 SB_BIG plane 8
48  // 84 x49y129 SB_BIG plane 9
12  // 85 x49y129 SB_BIG plane 9
00  // 86 x49y129 SB_DRIVE plane 10,9
48  // 87 x49y129 SB_BIG plane 10
12  // 88 x49y129 SB_BIG plane 10
48  // 89 x49y129 SB_BIG plane 11
12  // 90 x49y129 SB_BIG plane 11
00  // 91 x49y129 SB_DRIVE plane 12,11
48  // 92 x49y129 SB_BIG plane 12
12  // 93 x49y129 SB_BIG plane 12
A8  // 94 x50y130 SB_SML plane 1
82  // 95 x50y130 SB_SML plane 2,1
2A  // 96 x50y130 SB_SML plane 2
A8  // 97 x50y130 SB_SML plane 3
82  // 98 x50y130 SB_SML plane 4,3
2A  // 99 x50y130 SB_SML plane 4
A8  // 100 x50y130 SB_SML plane 5
82  // 101 x50y130 SB_SML plane 6,5
2A  // 102 x50y130 SB_SML plane 6
A8  // 103 x50y130 SB_SML plane 7
82  // 104 x50y130 SB_SML plane 8,7
2A  // 105 x50y130 SB_SML plane 8
A8  // 106 x50y130 SB_SML plane 9
82  // 107 x50y130 SB_SML plane 10,9
2A  // 108 x50y130 SB_SML plane 10
A8  // 109 x50y130 SB_SML plane 11
82  // 110 x50y130 SB_SML plane 12,11
2A  // 111 x50y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 437C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
41 // y_sel: 129
B2 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4384
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x51y131
00  // 14 top_edge_EN1 at x51y131
00  // 15 top_edge_EN2 at x51y131
00  // 16 top_edge_EN0 at x52y131
00  // 17 top_edge_EN1 at x52y131
00  // 18 top_edge_EN2 at x52y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x52y130 SB_BIG plane 1
12  // 65 x52y130 SB_BIG plane 1
00  // 66 x52y130 SB_DRIVE plane 2,1
48  // 67 x52y130 SB_BIG plane 2
12  // 68 x52y130 SB_BIG plane 2
48  // 69 x52y130 SB_BIG plane 3
12  // 70 x52y130 SB_BIG plane 3
00  // 71 x52y130 SB_DRIVE plane 4,3
48  // 72 x52y130 SB_BIG plane 4
12  // 73 x52y130 SB_BIG plane 4
48  // 74 x52y130 SB_BIG plane 5
12  // 75 x52y130 SB_BIG plane 5
00  // 76 x52y130 SB_DRIVE plane 6,5
48  // 77 x52y130 SB_BIG plane 6
12  // 78 x52y130 SB_BIG plane 6
48  // 79 x52y130 SB_BIG plane 7
12  // 80 x52y130 SB_BIG plane 7
00  // 81 x52y130 SB_DRIVE plane 8,7
48  // 82 x52y130 SB_BIG plane 8
12  // 83 x52y130 SB_BIG plane 8
48  // 84 x52y130 SB_BIG plane 9
12  // 85 x52y130 SB_BIG plane 9
00  // 86 x52y130 SB_DRIVE plane 10,9
48  // 87 x52y130 SB_BIG plane 10
12  // 88 x52y130 SB_BIG plane 10
48  // 89 x52y130 SB_BIG plane 11
12  // 90 x52y130 SB_BIG plane 11
00  // 91 x52y130 SB_DRIVE plane 12,11
48  // 92 x52y130 SB_BIG plane 12
12  // 93 x52y130 SB_BIG plane 12
A8  // 94 x51y129 SB_SML plane 1
82  // 95 x51y129 SB_SML plane 2,1
2A  // 96 x51y129 SB_SML plane 2
A8  // 97 x51y129 SB_SML plane 3
82  // 98 x51y129 SB_SML plane 4,3
2A  // 99 x51y129 SB_SML plane 4
A8  // 100 x51y129 SB_SML plane 5
82  // 101 x51y129 SB_SML plane 6,5
2A  // 102 x51y129 SB_SML plane 6
A8  // 103 x51y129 SB_SML plane 7
82  // 104 x51y129 SB_SML plane 8,7
2A  // 105 x51y129 SB_SML plane 8
A8  // 106 x51y129 SB_SML plane 9
82  // 107 x51y129 SB_SML plane 10,9
2A  // 108 x51y129 SB_SML plane 10
A8  // 109 x51y129 SB_SML plane 11
82  // 110 x51y129 SB_SML plane 12,11
2A  // 111 x51y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 43FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
41 // y_sel: 129
6A // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4402
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x53y131
00  // 14 top_edge_EN1 at x53y131
00  // 15 top_edge_EN2 at x53y131
00  // 16 top_edge_EN0 at x54y131
00  // 17 top_edge_EN1 at x54y131
00  // 18 top_edge_EN2 at x54y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x53y129 SB_BIG plane 1
12  // 65 x53y129 SB_BIG plane 1
00  // 66 x53y129 SB_DRIVE plane 2,1
48  // 67 x53y129 SB_BIG plane 2
12  // 68 x53y129 SB_BIG plane 2
48  // 69 x53y129 SB_BIG plane 3
12  // 70 x53y129 SB_BIG plane 3
00  // 71 x53y129 SB_DRIVE plane 4,3
48  // 72 x53y129 SB_BIG plane 4
12  // 73 x53y129 SB_BIG plane 4
48  // 74 x53y129 SB_BIG plane 5
12  // 75 x53y129 SB_BIG plane 5
00  // 76 x53y129 SB_DRIVE plane 6,5
48  // 77 x53y129 SB_BIG plane 6
12  // 78 x53y129 SB_BIG plane 6
48  // 79 x53y129 SB_BIG plane 7
12  // 80 x53y129 SB_BIG plane 7
00  // 81 x53y129 SB_DRIVE plane 8,7
48  // 82 x53y129 SB_BIG plane 8
12  // 83 x53y129 SB_BIG plane 8
48  // 84 x53y129 SB_BIG plane 9
12  // 85 x53y129 SB_BIG plane 9
00  // 86 x53y129 SB_DRIVE plane 10,9
48  // 87 x53y129 SB_BIG plane 10
12  // 88 x53y129 SB_BIG plane 10
48  // 89 x53y129 SB_BIG plane 11
12  // 90 x53y129 SB_BIG plane 11
00  // 91 x53y129 SB_DRIVE plane 12,11
48  // 92 x53y129 SB_BIG plane 12
12  // 93 x53y129 SB_BIG plane 12
A8  // 94 x54y130 SB_SML plane 1
82  // 95 x54y130 SB_SML plane 2,1
2A  // 96 x54y130 SB_SML plane 2
A8  // 97 x54y130 SB_SML plane 3
82  // 98 x54y130 SB_SML plane 4,3
2A  // 99 x54y130 SB_SML plane 4
A8  // 100 x54y130 SB_SML plane 5
82  // 101 x54y130 SB_SML plane 6,5
2A  // 102 x54y130 SB_SML plane 6
A8  // 103 x54y130 SB_SML plane 7
82  // 104 x54y130 SB_SML plane 8,7
2A  // 105 x54y130 SB_SML plane 8
A8  // 106 x54y130 SB_SML plane 9
82  // 107 x54y130 SB_SML plane 10,9
2A  // 108 x54y130 SB_SML plane 10
A8  // 109 x54y130 SB_SML plane 11
82  // 110 x54y130 SB_SML plane 12,11
2A  // 111 x54y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4478     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
41 // y_sel: 129
62 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4480
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x55y131
00  // 14 top_edge_EN1 at x55y131
00  // 15 top_edge_EN2 at x55y131
00  // 16 top_edge_EN0 at x56y131
00  // 17 top_edge_EN1 at x56y131
00  // 18 top_edge_EN2 at x56y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x56y130 SB_BIG plane 1
12  // 65 x56y130 SB_BIG plane 1
00  // 66 x56y130 SB_DRIVE plane 2,1
48  // 67 x56y130 SB_BIG plane 2
12  // 68 x56y130 SB_BIG plane 2
48  // 69 x56y130 SB_BIG plane 3
12  // 70 x56y130 SB_BIG plane 3
00  // 71 x56y130 SB_DRIVE plane 4,3
48  // 72 x56y130 SB_BIG plane 4
12  // 73 x56y130 SB_BIG plane 4
48  // 74 x56y130 SB_BIG plane 5
12  // 75 x56y130 SB_BIG plane 5
00  // 76 x56y130 SB_DRIVE plane 6,5
48  // 77 x56y130 SB_BIG plane 6
12  // 78 x56y130 SB_BIG plane 6
48  // 79 x56y130 SB_BIG plane 7
12  // 80 x56y130 SB_BIG plane 7
00  // 81 x56y130 SB_DRIVE plane 8,7
48  // 82 x56y130 SB_BIG plane 8
12  // 83 x56y130 SB_BIG plane 8
48  // 84 x56y130 SB_BIG plane 9
12  // 85 x56y130 SB_BIG plane 9
00  // 86 x56y130 SB_DRIVE plane 10,9
48  // 87 x56y130 SB_BIG plane 10
12  // 88 x56y130 SB_BIG plane 10
48  // 89 x56y130 SB_BIG plane 11
12  // 90 x56y130 SB_BIG plane 11
00  // 91 x56y130 SB_DRIVE plane 12,11
48  // 92 x56y130 SB_BIG plane 12
12  // 93 x56y130 SB_BIG plane 12
A8  // 94 x55y129 SB_SML plane 1
82  // 95 x55y129 SB_SML plane 2,1
2A  // 96 x55y129 SB_SML plane 2
A8  // 97 x55y129 SB_SML plane 3
82  // 98 x55y129 SB_SML plane 4,3
2A  // 99 x55y129 SB_SML plane 4
A8  // 100 x55y129 SB_SML plane 5
82  // 101 x55y129 SB_SML plane 6,5
2A  // 102 x55y129 SB_SML plane 6
A8  // 103 x55y129 SB_SML plane 7
82  // 104 x55y129 SB_SML plane 8,7
2A  // 105 x55y129 SB_SML plane 8
A8  // 106 x55y129 SB_SML plane 9
82  // 107 x55y129 SB_SML plane 10,9
2A  // 108 x55y129 SB_SML plane 10
A8  // 109 x55y129 SB_SML plane 11
82  // 110 x55y129 SB_SML plane 12,11
2A  // 111 x55y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 44F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
41 // y_sel: 129
BA // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 44FE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x57y131
00  // 14 top_edge_EN1 at x57y131
00  // 15 top_edge_EN2 at x57y131
00  // 16 top_edge_EN0 at x58y131
00  // 17 top_edge_EN1 at x58y131
00  // 18 top_edge_EN2 at x58y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x57y129 SB_BIG plane 1
12  // 65 x57y129 SB_BIG plane 1
00  // 66 x57y129 SB_DRIVE plane 2,1
48  // 67 x57y129 SB_BIG plane 2
12  // 68 x57y129 SB_BIG plane 2
48  // 69 x57y129 SB_BIG plane 3
12  // 70 x57y129 SB_BIG plane 3
00  // 71 x57y129 SB_DRIVE plane 4,3
48  // 72 x57y129 SB_BIG plane 4
12  // 73 x57y129 SB_BIG plane 4
48  // 74 x57y129 SB_BIG plane 5
12  // 75 x57y129 SB_BIG plane 5
00  // 76 x57y129 SB_DRIVE plane 6,5
48  // 77 x57y129 SB_BIG plane 6
12  // 78 x57y129 SB_BIG plane 6
48  // 79 x57y129 SB_BIG plane 7
12  // 80 x57y129 SB_BIG plane 7
00  // 81 x57y129 SB_DRIVE plane 8,7
48  // 82 x57y129 SB_BIG plane 8
12  // 83 x57y129 SB_BIG plane 8
48  // 84 x57y129 SB_BIG plane 9
12  // 85 x57y129 SB_BIG plane 9
00  // 86 x57y129 SB_DRIVE plane 10,9
48  // 87 x57y129 SB_BIG plane 10
12  // 88 x57y129 SB_BIG plane 10
48  // 89 x57y129 SB_BIG plane 11
12  // 90 x57y129 SB_BIG plane 11
00  // 91 x57y129 SB_DRIVE plane 12,11
48  // 92 x57y129 SB_BIG plane 12
12  // 93 x57y129 SB_BIG plane 12
A8  // 94 x58y130 SB_SML plane 1
82  // 95 x58y130 SB_SML plane 2,1
2A  // 96 x58y130 SB_SML plane 2
A8  // 97 x58y130 SB_SML plane 3
82  // 98 x58y130 SB_SML plane 4,3
2A  // 99 x58y130 SB_SML plane 4
A8  // 100 x58y130 SB_SML plane 5
82  // 101 x58y130 SB_SML plane 6,5
2A  // 102 x58y130 SB_SML plane 6
A8  // 103 x58y130 SB_SML plane 7
82  // 104 x58y130 SB_SML plane 8,7
2A  // 105 x58y130 SB_SML plane 8
A8  // 106 x58y130 SB_SML plane 9
82  // 107 x58y130 SB_SML plane 10,9
2A  // 108 x58y130 SB_SML plane 10
A8  // 109 x58y130 SB_SML plane 11
82  // 110 x58y130 SB_SML plane 12,11
2A  // 111 x58y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4574     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
41 // y_sel: 129
D2 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 457C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x59y131
00  // 14 top_edge_EN1 at x59y131
00  // 15 top_edge_EN2 at x59y131
00  // 16 top_edge_EN0 at x60y131
00  // 17 top_edge_EN1 at x60y131
00  // 18 top_edge_EN2 at x60y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x60y130 SB_BIG plane 1
12  // 65 x60y130 SB_BIG plane 1
00  // 66 x60y130 SB_DRIVE plane 2,1
48  // 67 x60y130 SB_BIG plane 2
12  // 68 x60y130 SB_BIG plane 2
48  // 69 x60y130 SB_BIG plane 3
12  // 70 x60y130 SB_BIG plane 3
00  // 71 x60y130 SB_DRIVE plane 4,3
48  // 72 x60y130 SB_BIG plane 4
12  // 73 x60y130 SB_BIG plane 4
48  // 74 x60y130 SB_BIG plane 5
12  // 75 x60y130 SB_BIG plane 5
00  // 76 x60y130 SB_DRIVE plane 6,5
48  // 77 x60y130 SB_BIG plane 6
12  // 78 x60y130 SB_BIG plane 6
48  // 79 x60y130 SB_BIG plane 7
12  // 80 x60y130 SB_BIG plane 7
00  // 81 x60y130 SB_DRIVE plane 8,7
48  // 82 x60y130 SB_BIG plane 8
12  // 83 x60y130 SB_BIG plane 8
48  // 84 x60y130 SB_BIG plane 9
12  // 85 x60y130 SB_BIG plane 9
00  // 86 x60y130 SB_DRIVE plane 10,9
48  // 87 x60y130 SB_BIG plane 10
12  // 88 x60y130 SB_BIG plane 10
48  // 89 x60y130 SB_BIG plane 11
12  // 90 x60y130 SB_BIG plane 11
00  // 91 x60y130 SB_DRIVE plane 12,11
48  // 92 x60y130 SB_BIG plane 12
12  // 93 x60y130 SB_BIG plane 12
A8  // 94 x59y129 SB_SML plane 1
82  // 95 x59y129 SB_SML plane 2,1
2A  // 96 x59y129 SB_SML plane 2
A8  // 97 x59y129 SB_SML plane 3
82  // 98 x59y129 SB_SML plane 4,3
2A  // 99 x59y129 SB_SML plane 4
A8  // 100 x59y129 SB_SML plane 5
82  // 101 x59y129 SB_SML plane 6,5
2A  // 102 x59y129 SB_SML plane 6
A8  // 103 x59y129 SB_SML plane 7
82  // 104 x59y129 SB_SML plane 8,7
2A  // 105 x59y129 SB_SML plane 8
A8  // 106 x59y129 SB_SML plane 9
82  // 107 x59y129 SB_SML plane 10,9
2A  // 108 x59y129 SB_SML plane 10
A8  // 109 x59y129 SB_SML plane 11
82  // 110 x59y129 SB_SML plane 12,11
2A  // 111 x59y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 45F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
41 // y_sel: 129
0A // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 45FA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x61y131
00  // 14 top_edge_EN1 at x61y131
00  // 15 top_edge_EN2 at x61y131
00  // 16 top_edge_EN0 at x62y131
00  // 17 top_edge_EN1 at x62y131
00  // 18 top_edge_EN2 at x62y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x61y129 SB_BIG plane 1
12  // 65 x61y129 SB_BIG plane 1
00  // 66 x61y129 SB_DRIVE plane 2,1
48  // 67 x61y129 SB_BIG plane 2
12  // 68 x61y129 SB_BIG plane 2
48  // 69 x61y129 SB_BIG plane 3
12  // 70 x61y129 SB_BIG plane 3
00  // 71 x61y129 SB_DRIVE plane 4,3
48  // 72 x61y129 SB_BIG plane 4
12  // 73 x61y129 SB_BIG plane 4
48  // 74 x61y129 SB_BIG plane 5
12  // 75 x61y129 SB_BIG plane 5
00  // 76 x61y129 SB_DRIVE plane 6,5
48  // 77 x61y129 SB_BIG plane 6
12  // 78 x61y129 SB_BIG plane 6
48  // 79 x61y129 SB_BIG plane 7
12  // 80 x61y129 SB_BIG plane 7
00  // 81 x61y129 SB_DRIVE plane 8,7
48  // 82 x61y129 SB_BIG plane 8
12  // 83 x61y129 SB_BIG plane 8
48  // 84 x61y129 SB_BIG plane 9
12  // 85 x61y129 SB_BIG plane 9
00  // 86 x61y129 SB_DRIVE plane 10,9
48  // 87 x61y129 SB_BIG plane 10
12  // 88 x61y129 SB_BIG plane 10
48  // 89 x61y129 SB_BIG plane 11
12  // 90 x61y129 SB_BIG plane 11
00  // 91 x61y129 SB_DRIVE plane 12,11
48  // 92 x61y129 SB_BIG plane 12
12  // 93 x61y129 SB_BIG plane 12
A8  // 94 x62y130 SB_SML plane 1
82  // 95 x62y130 SB_SML plane 2,1
2A  // 96 x62y130 SB_SML plane 2
A8  // 97 x62y130 SB_SML plane 3
82  // 98 x62y130 SB_SML plane 4,3
2A  // 99 x62y130 SB_SML plane 4
A8  // 100 x62y130 SB_SML plane 5
82  // 101 x62y130 SB_SML plane 6,5
2A  // 102 x62y130 SB_SML plane 6
A8  // 103 x62y130 SB_SML plane 7
82  // 104 x62y130 SB_SML plane 8,7
2A  // 105 x62y130 SB_SML plane 8
A8  // 106 x62y130 SB_SML plane 9
82  // 107 x62y130 SB_SML plane 10,9
2A  // 108 x62y130 SB_SML plane 10
A8  // 109 x62y130 SB_SML plane 11
82  // 110 x62y130 SB_SML plane 12,11
2A  // 111 x62y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4670     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
41 // y_sel: 129
60 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4678
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x63y131
00  // 14 top_edge_EN1 at x63y131
00  // 15 top_edge_EN2 at x63y131
00  // 16 top_edge_EN0 at x64y131
00  // 17 top_edge_EN1 at x64y131
00  // 18 top_edge_EN2 at x64y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x64y130 SB_BIG plane 1
12  // 65 x64y130 SB_BIG plane 1
00  // 66 x64y130 SB_DRIVE plane 2,1
48  // 67 x64y130 SB_BIG plane 2
12  // 68 x64y130 SB_BIG plane 2
48  // 69 x64y130 SB_BIG plane 3
12  // 70 x64y130 SB_BIG plane 3
00  // 71 x64y130 SB_DRIVE plane 4,3
48  // 72 x64y130 SB_BIG plane 4
12  // 73 x64y130 SB_BIG plane 4
48  // 74 x64y130 SB_BIG plane 5
12  // 75 x64y130 SB_BIG plane 5
00  // 76 x64y130 SB_DRIVE plane 6,5
48  // 77 x64y130 SB_BIG plane 6
12  // 78 x64y130 SB_BIG plane 6
48  // 79 x64y130 SB_BIG plane 7
12  // 80 x64y130 SB_BIG plane 7
00  // 81 x64y130 SB_DRIVE plane 8,7
48  // 82 x64y130 SB_BIG plane 8
12  // 83 x64y130 SB_BIG plane 8
48  // 84 x64y130 SB_BIG plane 9
12  // 85 x64y130 SB_BIG plane 9
00  // 86 x64y130 SB_DRIVE plane 10,9
48  // 87 x64y130 SB_BIG plane 10
12  // 88 x64y130 SB_BIG plane 10
48  // 89 x64y130 SB_BIG plane 11
12  // 90 x64y130 SB_BIG plane 11
00  // 91 x64y130 SB_DRIVE plane 12,11
48  // 92 x64y130 SB_BIG plane 12
12  // 93 x64y130 SB_BIG plane 12
A8  // 94 x63y129 SB_SML plane 1
82  // 95 x63y129 SB_SML plane 2,1
2A  // 96 x63y129 SB_SML plane 2
A8  // 97 x63y129 SB_SML plane 3
82  // 98 x63y129 SB_SML plane 4,3
2A  // 99 x63y129 SB_SML plane 4
A8  // 100 x63y129 SB_SML plane 5
82  // 101 x63y129 SB_SML plane 6,5
2A  // 102 x63y129 SB_SML plane 6
A8  // 103 x63y129 SB_SML plane 7
82  // 104 x63y129 SB_SML plane 8,7
2A  // 105 x63y129 SB_SML plane 8
A8  // 106 x63y129 SB_SML plane 9
82  // 107 x63y129 SB_SML plane 10,9
2A  // 108 x63y129 SB_SML plane 10
A8  // 109 x63y129 SB_SML plane 11
82  // 110 x63y129 SB_SML plane 12,11
2A  // 111 x63y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 46EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
41 // y_sel: 129
B8 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 46F6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x65y131
00  // 14 top_edge_EN1 at x65y131
00  // 15 top_edge_EN2 at x65y131
00  // 16 top_edge_EN0 at x66y131
00  // 17 top_edge_EN1 at x66y131
00  // 18 top_edge_EN2 at x66y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x65y129 SB_BIG plane 1
12  // 65 x65y129 SB_BIG plane 1
00  // 66 x65y129 SB_DRIVE plane 2,1
48  // 67 x65y129 SB_BIG plane 2
12  // 68 x65y129 SB_BIG plane 2
48  // 69 x65y129 SB_BIG plane 3
12  // 70 x65y129 SB_BIG plane 3
00  // 71 x65y129 SB_DRIVE plane 4,3
48  // 72 x65y129 SB_BIG plane 4
12  // 73 x65y129 SB_BIG plane 4
48  // 74 x65y129 SB_BIG plane 5
12  // 75 x65y129 SB_BIG plane 5
00  // 76 x65y129 SB_DRIVE plane 6,5
48  // 77 x65y129 SB_BIG plane 6
12  // 78 x65y129 SB_BIG plane 6
48  // 79 x65y129 SB_BIG plane 7
12  // 80 x65y129 SB_BIG plane 7
00  // 81 x65y129 SB_DRIVE plane 8,7
48  // 82 x65y129 SB_BIG plane 8
12  // 83 x65y129 SB_BIG plane 8
48  // 84 x65y129 SB_BIG plane 9
12  // 85 x65y129 SB_BIG plane 9
00  // 86 x65y129 SB_DRIVE plane 10,9
48  // 87 x65y129 SB_BIG plane 10
12  // 88 x65y129 SB_BIG plane 10
48  // 89 x65y129 SB_BIG plane 11
12  // 90 x65y129 SB_BIG plane 11
00  // 91 x65y129 SB_DRIVE plane 12,11
48  // 92 x65y129 SB_BIG plane 12
12  // 93 x65y129 SB_BIG plane 12
A8  // 94 x66y130 SB_SML plane 1
82  // 95 x66y130 SB_SML plane 2,1
2A  // 96 x66y130 SB_SML plane 2
A8  // 97 x66y130 SB_SML plane 3
82  // 98 x66y130 SB_SML plane 4,3
2A  // 99 x66y130 SB_SML plane 4
A8  // 100 x66y130 SB_SML plane 5
82  // 101 x66y130 SB_SML plane 6,5
2A  // 102 x66y130 SB_SML plane 6
A8  // 103 x66y130 SB_SML plane 7
82  // 104 x66y130 SB_SML plane 8,7
2A  // 105 x66y130 SB_SML plane 8
A8  // 106 x66y130 SB_SML plane 9
82  // 107 x66y130 SB_SML plane 10,9
2A  // 108 x66y130 SB_SML plane 10
A8  // 109 x66y130 SB_SML plane 11
82  // 110 x66y130 SB_SML plane 12,11
2A  // 111 x66y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 476C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
41 // y_sel: 129
D0 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4774
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x67y131
00  // 14 top_edge_EN1 at x67y131
00  // 15 top_edge_EN2 at x67y131
00  // 16 top_edge_EN0 at x68y131
00  // 17 top_edge_EN1 at x68y131
00  // 18 top_edge_EN2 at x68y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x68y130 SB_BIG plane 1
12  // 65 x68y130 SB_BIG plane 1
00  // 66 x68y130 SB_DRIVE plane 2,1
48  // 67 x68y130 SB_BIG plane 2
12  // 68 x68y130 SB_BIG plane 2
48  // 69 x68y130 SB_BIG plane 3
12  // 70 x68y130 SB_BIG plane 3
00  // 71 x68y130 SB_DRIVE plane 4,3
48  // 72 x68y130 SB_BIG plane 4
12  // 73 x68y130 SB_BIG plane 4
48  // 74 x68y130 SB_BIG plane 5
12  // 75 x68y130 SB_BIG plane 5
00  // 76 x68y130 SB_DRIVE plane 6,5
48  // 77 x68y130 SB_BIG plane 6
12  // 78 x68y130 SB_BIG plane 6
48  // 79 x68y130 SB_BIG plane 7
12  // 80 x68y130 SB_BIG plane 7
00  // 81 x68y130 SB_DRIVE plane 8,7
48  // 82 x68y130 SB_BIG plane 8
12  // 83 x68y130 SB_BIG plane 8
48  // 84 x68y130 SB_BIG plane 9
12  // 85 x68y130 SB_BIG plane 9
00  // 86 x68y130 SB_DRIVE plane 10,9
48  // 87 x68y130 SB_BIG plane 10
12  // 88 x68y130 SB_BIG plane 10
48  // 89 x68y130 SB_BIG plane 11
12  // 90 x68y130 SB_BIG plane 11
00  // 91 x68y130 SB_DRIVE plane 12,11
48  // 92 x68y130 SB_BIG plane 12
12  // 93 x68y130 SB_BIG plane 12
A8  // 94 x67y129 SB_SML plane 1
82  // 95 x67y129 SB_SML plane 2,1
2A  // 96 x67y129 SB_SML plane 2
A8  // 97 x67y129 SB_SML plane 3
82  // 98 x67y129 SB_SML plane 4,3
2A  // 99 x67y129 SB_SML plane 4
A8  // 100 x67y129 SB_SML plane 5
82  // 101 x67y129 SB_SML plane 6,5
2A  // 102 x67y129 SB_SML plane 6
A8  // 103 x67y129 SB_SML plane 7
82  // 104 x67y129 SB_SML plane 8,7
2A  // 105 x67y129 SB_SML plane 8
A8  // 106 x67y129 SB_SML plane 9
82  // 107 x67y129 SB_SML plane 10,9
2A  // 108 x67y129 SB_SML plane 10
A8  // 109 x67y129 SB_SML plane 11
82  // 110 x67y129 SB_SML plane 12,11
2A  // 111 x67y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 47EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
41 // y_sel: 129
08 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 47F2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x69y131
00  // 14 top_edge_EN1 at x69y131
00  // 15 top_edge_EN2 at x69y131
00  // 16 top_edge_EN0 at x70y131
00  // 17 top_edge_EN1 at x70y131
00  // 18 top_edge_EN2 at x70y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x69y129 SB_BIG plane 1
12  // 65 x69y129 SB_BIG plane 1
00  // 66 x69y129 SB_DRIVE plane 2,1
48  // 67 x69y129 SB_BIG plane 2
12  // 68 x69y129 SB_BIG plane 2
48  // 69 x69y129 SB_BIG plane 3
12  // 70 x69y129 SB_BIG plane 3
00  // 71 x69y129 SB_DRIVE plane 4,3
48  // 72 x69y129 SB_BIG plane 4
12  // 73 x69y129 SB_BIG plane 4
48  // 74 x69y129 SB_BIG plane 5
12  // 75 x69y129 SB_BIG plane 5
00  // 76 x69y129 SB_DRIVE plane 6,5
48  // 77 x69y129 SB_BIG plane 6
12  // 78 x69y129 SB_BIG plane 6
48  // 79 x69y129 SB_BIG plane 7
12  // 80 x69y129 SB_BIG plane 7
00  // 81 x69y129 SB_DRIVE plane 8,7
48  // 82 x69y129 SB_BIG plane 8
12  // 83 x69y129 SB_BIG plane 8
48  // 84 x69y129 SB_BIG plane 9
12  // 85 x69y129 SB_BIG plane 9
00  // 86 x69y129 SB_DRIVE plane 10,9
48  // 87 x69y129 SB_BIG plane 10
12  // 88 x69y129 SB_BIG plane 10
48  // 89 x69y129 SB_BIG plane 11
12  // 90 x69y129 SB_BIG plane 11
00  // 91 x69y129 SB_DRIVE plane 12,11
48  // 92 x69y129 SB_BIG plane 12
12  // 93 x69y129 SB_BIG plane 12
A8  // 94 x70y130 SB_SML plane 1
82  // 95 x70y130 SB_SML plane 2,1
2A  // 96 x70y130 SB_SML plane 2
A8  // 97 x70y130 SB_SML plane 3
82  // 98 x70y130 SB_SML plane 4,3
2A  // 99 x70y130 SB_SML plane 4
A8  // 100 x70y130 SB_SML plane 5
82  // 101 x70y130 SB_SML plane 6,5
2A  // 102 x70y130 SB_SML plane 6
A8  // 103 x70y130 SB_SML plane 7
82  // 104 x70y130 SB_SML plane 8,7
2A  // 105 x70y130 SB_SML plane 8
A8  // 106 x70y130 SB_SML plane 9
82  // 107 x70y130 SB_SML plane 10,9
2A  // 108 x70y130 SB_SML plane 10
A8  // 109 x70y130 SB_SML plane 11
82  // 110 x70y130 SB_SML plane 12,11
2A  // 111 x70y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4868     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
41 // y_sel: 129
00 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4870
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x71y131
00  // 14 top_edge_EN1 at x71y131
00  // 15 top_edge_EN2 at x71y131
00  // 16 top_edge_EN0 at x72y131
00  // 17 top_edge_EN1 at x72y131
00  // 18 top_edge_EN2 at x72y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x72y130 SB_BIG plane 1
12  // 65 x72y130 SB_BIG plane 1
00  // 66 x72y130 SB_DRIVE plane 2,1
48  // 67 x72y130 SB_BIG plane 2
12  // 68 x72y130 SB_BIG plane 2
48  // 69 x72y130 SB_BIG plane 3
12  // 70 x72y130 SB_BIG plane 3
00  // 71 x72y130 SB_DRIVE plane 4,3
48  // 72 x72y130 SB_BIG plane 4
12  // 73 x72y130 SB_BIG plane 4
48  // 74 x72y130 SB_BIG plane 5
12  // 75 x72y130 SB_BIG plane 5
00  // 76 x72y130 SB_DRIVE plane 6,5
48  // 77 x72y130 SB_BIG plane 6
12  // 78 x72y130 SB_BIG plane 6
48  // 79 x72y130 SB_BIG plane 7
12  // 80 x72y130 SB_BIG plane 7
00  // 81 x72y130 SB_DRIVE plane 8,7
48  // 82 x72y130 SB_BIG plane 8
12  // 83 x72y130 SB_BIG plane 8
48  // 84 x72y130 SB_BIG plane 9
12  // 85 x72y130 SB_BIG plane 9
00  // 86 x72y130 SB_DRIVE plane 10,9
48  // 87 x72y130 SB_BIG plane 10
12  // 88 x72y130 SB_BIG plane 10
48  // 89 x72y130 SB_BIG plane 11
12  // 90 x72y130 SB_BIG plane 11
00  // 91 x72y130 SB_DRIVE plane 12,11
48  // 92 x72y130 SB_BIG plane 12
12  // 93 x72y130 SB_BIG plane 12
A8  // 94 x71y129 SB_SML plane 1
82  // 95 x71y129 SB_SML plane 2,1
2A  // 96 x71y129 SB_SML plane 2
A8  // 97 x71y129 SB_SML plane 3
82  // 98 x71y129 SB_SML plane 4,3
2A  // 99 x71y129 SB_SML plane 4
A8  // 100 x71y129 SB_SML plane 5
82  // 101 x71y129 SB_SML plane 6,5
2A  // 102 x71y129 SB_SML plane 6
A8  // 103 x71y129 SB_SML plane 7
82  // 104 x71y129 SB_SML plane 8,7
2A  // 105 x71y129 SB_SML plane 8
A8  // 106 x71y129 SB_SML plane 9
82  // 107 x71y129 SB_SML plane 10,9
2A  // 108 x71y129 SB_SML plane 10
A8  // 109 x71y129 SB_SML plane 11
82  // 110 x71y129 SB_SML plane 12,11
2A  // 111 x71y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 48E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
41 // y_sel: 129
D8 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 48EE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_N1_A[4]  _a1183  OBF  at x73y129
09  //  1 GPIO_N1_A[4]
01  //  2 GPIO_N1_A[4]
00  //  3 GPIO_N1_A[4]
01  //  4 GPIO_N1_A[4]
00  //  5 GPIO_N1_A[4]
00  //  6 GPIO_N1_A[4]
00  //  7 GPIO_N1_A[4]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x73y131
00  // 10 edge_io_EN1 at x73y131
00  // 11 edge_io_EN0 at x74y131
00  // 12 edge_io_EN1 at x74y131
00  // 13 top_edge_EN0 at x73y131
00  // 14 top_edge_EN1 at x73y131
00  // 15 top_edge_EN2 at x73y131
00  // 16 top_edge_EN0 at x74y131
00  // 17 top_edge_EN1 at x74y131
00  // 18 top_edge_EN2 at x74y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x73y129 SB_BIG plane 1
12  // 65 x73y129 SB_BIG plane 1
00  // 66 x73y129 SB_DRIVE plane 2,1
48  // 67 x73y129 SB_BIG plane 2
12  // 68 x73y129 SB_BIG plane 2
48  // 69 x73y129 SB_BIG plane 3
12  // 70 x73y129 SB_BIG plane 3
00  // 71 x73y129 SB_DRIVE plane 4,3
48  // 72 x73y129 SB_BIG plane 4
12  // 73 x73y129 SB_BIG plane 4
48  // 74 x73y129 SB_BIG plane 5
12  // 75 x73y129 SB_BIG plane 5
00  // 76 x73y129 SB_DRIVE plane 6,5
48  // 77 x73y129 SB_BIG plane 6
12  // 78 x73y129 SB_BIG plane 6
48  // 79 x73y129 SB_BIG plane 7
12  // 80 x73y129 SB_BIG plane 7
00  // 81 x73y129 SB_DRIVE plane 8,7
48  // 82 x73y129 SB_BIG plane 8
12  // 83 x73y129 SB_BIG plane 8
48  // 84 x73y129 SB_BIG plane 9
12  // 85 x73y129 SB_BIG plane 9
00  // 86 x73y129 SB_DRIVE plane 10,9
48  // 87 x73y129 SB_BIG plane 10
12  // 88 x73y129 SB_BIG plane 10
48  // 89 x73y129 SB_BIG plane 11
12  // 90 x73y129 SB_BIG plane 11
00  // 91 x73y129 SB_DRIVE plane 12,11
48  // 92 x73y129 SB_BIG plane 12
12  // 93 x73y129 SB_BIG plane 12
A8  // 94 x74y130 SB_SML plane 1
82  // 95 x74y130 SB_SML plane 2,1
2A  // 96 x74y130 SB_SML plane 2
A8  // 97 x74y130 SB_SML plane 3
82  // 98 x74y130 SB_SML plane 4,3
2A  // 99 x74y130 SB_SML plane 4
A8  // 100 x74y130 SB_SML plane 5
82  // 101 x74y130 SB_SML plane 6,5
2A  // 102 x74y130 SB_SML plane 6
A8  // 103 x74y130 SB_SML plane 7
82  // 104 x74y130 SB_SML plane 8,7
2A  // 105 x74y130 SB_SML plane 8
A8  // 106 x74y130 SB_SML plane 9
82  // 107 x74y130 SB_SML plane 10,9
2A  // 108 x74y130 SB_SML plane 10
A8  // 109 x74y130 SB_SML plane 11
82  // 110 x74y130 SB_SML plane 12,11
2A  // 111 x74y130 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x75y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4964     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
41 // y_sel: 129
B0 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 496C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_N1_B[4]  _a1188  OBF  at x75y129
09  //  1 GPIO_N1_B[4]
01  //  2 GPIO_N1_B[4]
00  //  3 GPIO_N1_B[4]
01  //  4 GPIO_N1_B[4]
00  //  5 GPIO_N1_B[4]
00  //  6 GPIO_N1_B[4]
00  //  7 GPIO_N1_B[4]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x75y131
00  // 10 edge_io_EN1 at x75y131
00  // 11 edge_io_EN0 at x76y131
00  // 12 edge_io_EN1 at x76y131
00  // 13 top_edge_EN0 at x75y131
00  // 14 top_edge_EN1 at x75y131
00  // 15 top_edge_EN2 at x75y131
00  // 16 top_edge_EN0 at x76y131
00  // 17 top_edge_EN1 at x76y131
00  // 18 top_edge_EN2 at x76y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x76y130 SB_BIG plane 1
12  // 65 x76y130 SB_BIG plane 1
00  // 66 x76y130 SB_DRIVE plane 2,1
48  // 67 x76y130 SB_BIG plane 2
12  // 68 x76y130 SB_BIG plane 2
48  // 69 x76y130 SB_BIG plane 3
12  // 70 x76y130 SB_BIG plane 3
00  // 71 x76y130 SB_DRIVE plane 4,3
48  // 72 x76y130 SB_BIG plane 4
12  // 73 x76y130 SB_BIG plane 4
48  // 74 x76y130 SB_BIG plane 5
12  // 75 x76y130 SB_BIG plane 5
00  // 76 x76y130 SB_DRIVE plane 6,5
48  // 77 x76y130 SB_BIG plane 6
12  // 78 x76y130 SB_BIG plane 6
48  // 79 x76y130 SB_BIG plane 7
12  // 80 x76y130 SB_BIG plane 7
00  // 81 x76y130 SB_DRIVE plane 8,7
48  // 82 x76y130 SB_BIG plane 8
12  // 83 x76y130 SB_BIG plane 8
48  // 84 x76y130 SB_BIG plane 9
12  // 85 x76y130 SB_BIG plane 9
00  // 86 x76y130 SB_DRIVE plane 10,9
48  // 87 x76y130 SB_BIG plane 10
12  // 88 x76y130 SB_BIG plane 10
48  // 89 x76y130 SB_BIG plane 11
12  // 90 x76y130 SB_BIG plane 11
00  // 91 x76y130 SB_DRIVE plane 12,11
48  // 92 x76y130 SB_BIG plane 12
12  // 93 x76y130 SB_BIG plane 12
A8  // 94 x75y129 SB_SML plane 1
82  // 95 x75y129 SB_SML plane 2,1
2A  // 96 x75y129 SB_SML plane 2
A8  // 97 x75y129 SB_SML plane 3
82  // 98 x75y129 SB_SML plane 4,3
2A  // 99 x75y129 SB_SML plane 4
A8  // 100 x75y129 SB_SML plane 5
82  // 101 x75y129 SB_SML plane 6,5
2A  // 102 x75y129 SB_SML plane 6
A8  // 103 x75y129 SB_SML plane 7
82  // 104 x75y129 SB_SML plane 8,7
2A  // 105 x75y129 SB_SML plane 8
A8  // 106 x75y129 SB_SML plane 9
82  // 107 x75y129 SB_SML plane 10,9
2A  // 108 x75y129 SB_SML plane 10
A8  // 109 x75y129 SB_SML plane 11
82  // 110 x75y129 SB_SML plane 12,11
2A  // 111 x75y129 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x77y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 49E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
41 // y_sel: 129
68 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 49EA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_N1_A[5]  _a1181  OBF  at x77y129
09  //  1 GPIO_N1_A[5]
01  //  2 GPIO_N1_A[5]
00  //  3 GPIO_N1_A[5]
01  //  4 GPIO_N1_A[5]
00  //  5 GPIO_N1_A[5]
00  //  6 GPIO_N1_A[5]
00  //  7 GPIO_N1_A[5]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x77y131
00  // 10 edge_io_EN1 at x77y131
00  // 11 edge_io_EN0 at x78y131
00  // 12 edge_io_EN1 at x78y131
00  // 13 top_edge_EN0 at x77y131
00  // 14 top_edge_EN1 at x77y131
00  // 15 top_edge_EN2 at x77y131
00  // 16 top_edge_EN0 at x78y131
00  // 17 top_edge_EN1 at x78y131
00  // 18 top_edge_EN2 at x78y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x77y129 SB_BIG plane 1
12  // 65 x77y129 SB_BIG plane 1
00  // 66 x77y129 SB_DRIVE plane 2,1
48  // 67 x77y129 SB_BIG plane 2
12  // 68 x77y129 SB_BIG plane 2
48  // 69 x77y129 SB_BIG plane 3
12  // 70 x77y129 SB_BIG plane 3
00  // 71 x77y129 SB_DRIVE plane 4,3
48  // 72 x77y129 SB_BIG plane 4
12  // 73 x77y129 SB_BIG plane 4
48  // 74 x77y129 SB_BIG plane 5
12  // 75 x77y129 SB_BIG plane 5
00  // 76 x77y129 SB_DRIVE plane 6,5
48  // 77 x77y129 SB_BIG plane 6
12  // 78 x77y129 SB_BIG plane 6
48  // 79 x77y129 SB_BIG plane 7
12  // 80 x77y129 SB_BIG plane 7
00  // 81 x77y129 SB_DRIVE plane 8,7
48  // 82 x77y129 SB_BIG plane 8
12  // 83 x77y129 SB_BIG plane 8
48  // 84 x77y129 SB_BIG plane 9
12  // 85 x77y129 SB_BIG plane 9
00  // 86 x77y129 SB_DRIVE plane 10,9
48  // 87 x77y129 SB_BIG plane 10
12  // 88 x77y129 SB_BIG plane 10
48  // 89 x77y129 SB_BIG plane 11
12  // 90 x77y129 SB_BIG plane 11
00  // 91 x77y129 SB_DRIVE plane 12,11
48  // 92 x77y129 SB_BIG plane 12
12  // 93 x77y129 SB_BIG plane 12
A8  // 94 x78y130 SB_SML plane 1
82  // 95 x78y130 SB_SML plane 2,1
2A  // 96 x78y130 SB_SML plane 2
A8  // 97 x78y130 SB_SML plane 3
82  // 98 x78y130 SB_SML plane 4,3
2A  // 99 x78y130 SB_SML plane 4
A8  // 100 x78y130 SB_SML plane 5
82  // 101 x78y130 SB_SML plane 6,5
2A  // 102 x78y130 SB_SML plane 6
A8  // 103 x78y130 SB_SML plane 7
82  // 104 x78y130 SB_SML plane 8,7
2A  // 105 x78y130 SB_SML plane 8
A8  // 106 x78y130 SB_SML plane 9
82  // 107 x78y130 SB_SML plane 10,9
2A  // 108 x78y130 SB_SML plane 10
A8  // 109 x78y130 SB_SML plane 11
82  // 110 x78y130 SB_SML plane 12,11
2A  // 111 x78y130 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x79y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4A60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
41 // y_sel: 129
A0 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4A68
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x79y131
00  // 14 top_edge_EN1 at x79y131
00  // 15 top_edge_EN2 at x79y131
00  // 16 top_edge_EN0 at x80y131
00  // 17 top_edge_EN1 at x80y131
00  // 18 top_edge_EN2 at x80y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x80y130 SB_BIG plane 1
12  // 65 x80y130 SB_BIG plane 1
00  // 66 x80y130 SB_DRIVE plane 2,1
48  // 67 x80y130 SB_BIG plane 2
12  // 68 x80y130 SB_BIG plane 2
48  // 69 x80y130 SB_BIG plane 3
12  // 70 x80y130 SB_BIG plane 3
00  // 71 x80y130 SB_DRIVE plane 4,3
48  // 72 x80y130 SB_BIG plane 4
12  // 73 x80y130 SB_BIG plane 4
48  // 74 x80y130 SB_BIG plane 5
12  // 75 x80y130 SB_BIG plane 5
00  // 76 x80y130 SB_DRIVE plane 6,5
48  // 77 x80y130 SB_BIG plane 6
12  // 78 x80y130 SB_BIG plane 6
48  // 79 x80y130 SB_BIG plane 7
12  // 80 x80y130 SB_BIG plane 7
00  // 81 x80y130 SB_DRIVE plane 8,7
48  // 82 x80y130 SB_BIG plane 8
12  // 83 x80y130 SB_BIG plane 8
48  // 84 x80y130 SB_BIG plane 9
12  // 85 x80y130 SB_BIG plane 9
00  // 86 x80y130 SB_DRIVE plane 10,9
48  // 87 x80y130 SB_BIG plane 10
12  // 88 x80y130 SB_BIG plane 10
48  // 89 x80y130 SB_BIG plane 11
12  // 90 x80y130 SB_BIG plane 11
00  // 91 x80y130 SB_DRIVE plane 12,11
48  // 92 x80y130 SB_BIG plane 12
12  // 93 x80y130 SB_BIG plane 12
A8  // 94 x79y129 SB_SML plane 1
82  // 95 x79y129 SB_SML plane 2,1
2A  // 96 x79y129 SB_SML plane 2
A8  // 97 x79y129 SB_SML plane 3
82  // 98 x79y129 SB_SML plane 4,3
2A  // 99 x79y129 SB_SML plane 4
A8  // 100 x79y129 SB_SML plane 5
82  // 101 x79y129 SB_SML plane 6,5
2A  // 102 x79y129 SB_SML plane 6
A8  // 103 x79y129 SB_SML plane 7
82  // 104 x79y129 SB_SML plane 8,7
2A  // 105 x79y129 SB_SML plane 8
A8  // 106 x79y129 SB_SML plane 9
82  // 107 x79y129 SB_SML plane 10,9
2A  // 108 x79y129 SB_SML plane 10
A8  // 109 x79y129 SB_SML plane 11
82  // 110 x79y129 SB_SML plane 12,11
2A  // 111 x79y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4ADE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
41 // y_sel: 129
78 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4AE6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_N1_A[6]  _a1186  OBF  at x81y129
09  //  1 GPIO_N1_A[6]
01  //  2 GPIO_N1_A[6]
00  //  3 GPIO_N1_A[6]
01  //  4 GPIO_N1_A[6]
00  //  5 GPIO_N1_A[6]
00  //  6 GPIO_N1_A[6]
00  //  7 GPIO_N1_A[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x81y131
00  // 10 edge_io_EN1 at x81y131
00  // 11 edge_io_EN0 at x82y131
00  // 12 edge_io_EN1 at x82y131
00  // 13 top_edge_EN0 at x81y131
00  // 14 top_edge_EN1 at x81y131
00  // 15 top_edge_EN2 at x81y131
00  // 16 top_edge_EN0 at x82y131
00  // 17 top_edge_EN1 at x82y131
00  // 18 top_edge_EN2 at x82y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x81y129 SB_BIG plane 1
12  // 65 x81y129 SB_BIG plane 1
00  // 66 x81y129 SB_DRIVE plane 2,1
48  // 67 x81y129 SB_BIG plane 2
12  // 68 x81y129 SB_BIG plane 2
48  // 69 x81y129 SB_BIG plane 3
12  // 70 x81y129 SB_BIG plane 3
00  // 71 x81y129 SB_DRIVE plane 4,3
48  // 72 x81y129 SB_BIG plane 4
12  // 73 x81y129 SB_BIG plane 4
48  // 74 x81y129 SB_BIG plane 5
12  // 75 x81y129 SB_BIG plane 5
00  // 76 x81y129 SB_DRIVE plane 6,5
48  // 77 x81y129 SB_BIG plane 6
12  // 78 x81y129 SB_BIG plane 6
48  // 79 x81y129 SB_BIG plane 7
12  // 80 x81y129 SB_BIG plane 7
00  // 81 x81y129 SB_DRIVE plane 8,7
48  // 82 x81y129 SB_BIG plane 8
12  // 83 x81y129 SB_BIG plane 8
48  // 84 x81y129 SB_BIG plane 9
12  // 85 x81y129 SB_BIG plane 9
00  // 86 x81y129 SB_DRIVE plane 10,9
48  // 87 x81y129 SB_BIG plane 10
12  // 88 x81y129 SB_BIG plane 10
48  // 89 x81y129 SB_BIG plane 11
12  // 90 x81y129 SB_BIG plane 11
00  // 91 x81y129 SB_DRIVE plane 12,11
48  // 92 x81y129 SB_BIG plane 12
12  // 93 x81y129 SB_BIG plane 12
A8  // 94 x82y130 SB_SML plane 1
82  // 95 x82y130 SB_SML plane 2,1
2A  // 96 x82y130 SB_SML plane 2
A8  // 97 x82y130 SB_SML plane 3
82  // 98 x82y130 SB_SML plane 4,3
2A  // 99 x82y130 SB_SML plane 4
A8  // 100 x82y130 SB_SML plane 5
82  // 101 x82y130 SB_SML plane 6,5
2A  // 102 x82y130 SB_SML plane 6
A8  // 103 x82y130 SB_SML plane 7
82  // 104 x82y130 SB_SML plane 8,7
2A  // 105 x82y130 SB_SML plane 8
A8  // 106 x82y130 SB_SML plane 9
82  // 107 x82y130 SB_SML plane 10,9
2A  // 108 x82y130 SB_SML plane 10
A8  // 109 x82y130 SB_SML plane 11
82  // 110 x82y130 SB_SML plane 12,11
2A  // 111 x82y130 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x83y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4B5C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
41 // y_sel: 129
10 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4B64
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x83y131
00  // 14 top_edge_EN1 at x83y131
00  // 15 top_edge_EN2 at x83y131
00  // 16 top_edge_EN0 at x84y131
00  // 17 top_edge_EN1 at x84y131
00  // 18 top_edge_EN2 at x84y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x84y130 SB_BIG plane 1
12  // 65 x84y130 SB_BIG plane 1
00  // 66 x84y130 SB_DRIVE plane 2,1
48  // 67 x84y130 SB_BIG plane 2
12  // 68 x84y130 SB_BIG plane 2
48  // 69 x84y130 SB_BIG plane 3
12  // 70 x84y130 SB_BIG plane 3
00  // 71 x84y130 SB_DRIVE plane 4,3
48  // 72 x84y130 SB_BIG plane 4
12  // 73 x84y130 SB_BIG plane 4
48  // 74 x84y130 SB_BIG plane 5
12  // 75 x84y130 SB_BIG plane 5
00  // 76 x84y130 SB_DRIVE plane 6,5
48  // 77 x84y130 SB_BIG plane 6
12  // 78 x84y130 SB_BIG plane 6
48  // 79 x84y130 SB_BIG plane 7
12  // 80 x84y130 SB_BIG plane 7
00  // 81 x84y130 SB_DRIVE plane 8,7
48  // 82 x84y130 SB_BIG plane 8
12  // 83 x84y130 SB_BIG plane 8
48  // 84 x84y130 SB_BIG plane 9
12  // 85 x84y130 SB_BIG plane 9
00  // 86 x84y130 SB_DRIVE plane 10,9
48  // 87 x84y130 SB_BIG plane 10
12  // 88 x84y130 SB_BIG plane 10
48  // 89 x84y130 SB_BIG plane 11
12  // 90 x84y130 SB_BIG plane 11
00  // 91 x84y130 SB_DRIVE plane 12,11
48  // 92 x84y130 SB_BIG plane 12
12  // 93 x84y130 SB_BIG plane 12
A8  // 94 x83y129 SB_SML plane 1
82  // 95 x83y129 SB_SML plane 2,1
2A  // 96 x83y129 SB_SML plane 2
A8  // 97 x83y129 SB_SML plane 3
82  // 98 x83y129 SB_SML plane 4,3
2A  // 99 x83y129 SB_SML plane 4
A8  // 100 x83y129 SB_SML plane 5
82  // 101 x83y129 SB_SML plane 6,5
2A  // 102 x83y129 SB_SML plane 6
A8  // 103 x83y129 SB_SML plane 7
82  // 104 x83y129 SB_SML plane 8,7
2A  // 105 x83y129 SB_SML plane 8
A8  // 106 x83y129 SB_SML plane 9
82  // 107 x83y129 SB_SML plane 10,9
2A  // 108 x83y129 SB_SML plane 10
A8  // 109 x83y129 SB_SML plane 11
82  // 110 x83y129 SB_SML plane 12,11
2A  // 111 x83y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4BDA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
41 // y_sel: 129
C8 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4BE2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_N1_A[7]  _a1184  OBF  at x85y129
09  //  1 GPIO_N1_A[7]
01  //  2 GPIO_N1_A[7]
00  //  3 GPIO_N1_A[7]
01  //  4 GPIO_N1_A[7]
00  //  5 GPIO_N1_A[7]
00  //  6 GPIO_N1_A[7]
00  //  7 GPIO_N1_A[7]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x85y131
00  // 10 edge_io_EN1 at x85y131
00  // 11 edge_io_EN0 at x86y131
00  // 12 edge_io_EN1 at x86y131
00  // 13 top_edge_EN0 at x85y131
00  // 14 top_edge_EN1 at x85y131
00  // 15 top_edge_EN2 at x85y131
00  // 16 top_edge_EN0 at x86y131
00  // 17 top_edge_EN1 at x86y131
00  // 18 top_edge_EN2 at x86y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x85y129 SB_BIG plane 1
12  // 65 x85y129 SB_BIG plane 1
00  // 66 x85y129 SB_DRIVE plane 2,1
48  // 67 x85y129 SB_BIG plane 2
12  // 68 x85y129 SB_BIG plane 2
48  // 69 x85y129 SB_BIG plane 3
12  // 70 x85y129 SB_BIG plane 3
00  // 71 x85y129 SB_DRIVE plane 4,3
48  // 72 x85y129 SB_BIG plane 4
12  // 73 x85y129 SB_BIG plane 4
48  // 74 x85y129 SB_BIG plane 5
12  // 75 x85y129 SB_BIG plane 5
00  // 76 x85y129 SB_DRIVE plane 6,5
48  // 77 x85y129 SB_BIG plane 6
12  // 78 x85y129 SB_BIG plane 6
48  // 79 x85y129 SB_BIG plane 7
12  // 80 x85y129 SB_BIG plane 7
00  // 81 x85y129 SB_DRIVE plane 8,7
48  // 82 x85y129 SB_BIG plane 8
12  // 83 x85y129 SB_BIG plane 8
48  // 84 x85y129 SB_BIG plane 9
12  // 85 x85y129 SB_BIG plane 9
00  // 86 x85y129 SB_DRIVE plane 10,9
48  // 87 x85y129 SB_BIG plane 10
12  // 88 x85y129 SB_BIG plane 10
48  // 89 x85y129 SB_BIG plane 11
12  // 90 x85y129 SB_BIG plane 11
00  // 91 x85y129 SB_DRIVE plane 12,11
48  // 92 x85y129 SB_BIG plane 12
12  // 93 x85y129 SB_BIG plane 12
A8  // 94 x86y130 SB_SML plane 1
82  // 95 x86y130 SB_SML plane 2,1
2A  // 96 x86y130 SB_SML plane 2
A8  // 97 x86y130 SB_SML plane 3
82  // 98 x86y130 SB_SML plane 4,3
2A  // 99 x86y130 SB_SML plane 4
A8  // 100 x86y130 SB_SML plane 5
82  // 101 x86y130 SB_SML plane 6,5
2A  // 102 x86y130 SB_SML plane 6
A8  // 103 x86y130 SB_SML plane 7
82  // 104 x86y130 SB_SML plane 8,7
2A  // 105 x86y130 SB_SML plane 8
A8  // 106 x86y130 SB_SML plane 9
82  // 107 x86y130 SB_SML plane 10,9
2A  // 108 x86y130 SB_SML plane 10
A8  // 109 x86y130 SB_SML plane 11
82  // 110 x86y130 SB_SML plane 12,11
2A  // 111 x86y130 SB_SML plane 12
65 // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x87y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4C58     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
41 // y_sel: 129
C0 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4C60
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x87y131
00  // 14 top_edge_EN1 at x87y131
00  // 15 top_edge_EN2 at x87y131
00  // 16 top_edge_EN0 at x88y131
00  // 17 top_edge_EN1 at x88y131
00  // 18 top_edge_EN2 at x88y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x88y130 SB_BIG plane 1
12  // 65 x88y130 SB_BIG plane 1
00  // 66 x88y130 SB_DRIVE plane 2,1
48  // 67 x88y130 SB_BIG plane 2
12  // 68 x88y130 SB_BIG plane 2
48  // 69 x88y130 SB_BIG plane 3
12  // 70 x88y130 SB_BIG plane 3
00  // 71 x88y130 SB_DRIVE plane 4,3
48  // 72 x88y130 SB_BIG plane 4
12  // 73 x88y130 SB_BIG plane 4
48  // 74 x88y130 SB_BIG plane 5
12  // 75 x88y130 SB_BIG plane 5
00  // 76 x88y130 SB_DRIVE plane 6,5
48  // 77 x88y130 SB_BIG plane 6
12  // 78 x88y130 SB_BIG plane 6
48  // 79 x88y130 SB_BIG plane 7
12  // 80 x88y130 SB_BIG plane 7
00  // 81 x88y130 SB_DRIVE plane 8,7
48  // 82 x88y130 SB_BIG plane 8
12  // 83 x88y130 SB_BIG plane 8
48  // 84 x88y130 SB_BIG plane 9
12  // 85 x88y130 SB_BIG plane 9
00  // 86 x88y130 SB_DRIVE plane 10,9
48  // 87 x88y130 SB_BIG plane 10
12  // 88 x88y130 SB_BIG plane 10
48  // 89 x88y130 SB_BIG plane 11
12  // 90 x88y130 SB_BIG plane 11
00  // 91 x88y130 SB_DRIVE plane 12,11
48  // 92 x88y130 SB_BIG plane 12
12  // 93 x88y130 SB_BIG plane 12
A8  // 94 x87y129 SB_SML plane 1
82  // 95 x87y129 SB_SML plane 2,1
2A  // 96 x87y129 SB_SML plane 2
A8  // 97 x87y129 SB_SML plane 3
82  // 98 x87y129 SB_SML plane 4,3
2A  // 99 x87y129 SB_SML plane 4
A8  // 100 x87y129 SB_SML plane 5
82  // 101 x87y129 SB_SML plane 6,5
2A  // 102 x87y129 SB_SML plane 6
A8  // 103 x87y129 SB_SML plane 7
82  // 104 x87y129 SB_SML plane 8,7
2A  // 105 x87y129 SB_SML plane 8
A8  // 106 x87y129 SB_SML plane 9
82  // 107 x87y129 SB_SML plane 10,9
2A  // 108 x87y129 SB_SML plane 10
A8  // 109 x87y129 SB_SML plane 11
82  // 110 x87y129 SB_SML plane 12,11
2A  // 111 x87y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4CD6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
41 // y_sel: 129
18 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4CDE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x89y131
00  // 14 top_edge_EN1 at x89y131
00  // 15 top_edge_EN2 at x89y131
00  // 16 top_edge_EN0 at x90y131
00  // 17 top_edge_EN1 at x90y131
00  // 18 top_edge_EN2 at x90y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x89y129 SB_BIG plane 1
12  // 65 x89y129 SB_BIG plane 1
00  // 66 x89y129 SB_DRIVE plane 2,1
48  // 67 x89y129 SB_BIG plane 2
12  // 68 x89y129 SB_BIG plane 2
48  // 69 x89y129 SB_BIG plane 3
12  // 70 x89y129 SB_BIG plane 3
00  // 71 x89y129 SB_DRIVE plane 4,3
48  // 72 x89y129 SB_BIG plane 4
12  // 73 x89y129 SB_BIG plane 4
48  // 74 x89y129 SB_BIG plane 5
12  // 75 x89y129 SB_BIG plane 5
00  // 76 x89y129 SB_DRIVE plane 6,5
48  // 77 x89y129 SB_BIG plane 6
12  // 78 x89y129 SB_BIG plane 6
48  // 79 x89y129 SB_BIG plane 7
12  // 80 x89y129 SB_BIG plane 7
00  // 81 x89y129 SB_DRIVE plane 8,7
48  // 82 x89y129 SB_BIG plane 8
12  // 83 x89y129 SB_BIG plane 8
48  // 84 x89y129 SB_BIG plane 9
12  // 85 x89y129 SB_BIG plane 9
00  // 86 x89y129 SB_DRIVE plane 10,9
48  // 87 x89y129 SB_BIG plane 10
12  // 88 x89y129 SB_BIG plane 10
48  // 89 x89y129 SB_BIG plane 11
12  // 90 x89y129 SB_BIG plane 11
00  // 91 x89y129 SB_DRIVE plane 12,11
48  // 92 x89y129 SB_BIG plane 12
12  // 93 x89y129 SB_BIG plane 12
A8  // 94 x90y130 SB_SML plane 1
82  // 95 x90y130 SB_SML plane 2,1
2A  // 96 x90y130 SB_SML plane 2
A8  // 97 x90y130 SB_SML plane 3
82  // 98 x90y130 SB_SML plane 4,3
2A  // 99 x90y130 SB_SML plane 4
A8  // 100 x90y130 SB_SML plane 5
82  // 101 x90y130 SB_SML plane 6,5
2A  // 102 x90y130 SB_SML plane 6
A8  // 103 x90y130 SB_SML plane 7
82  // 104 x90y130 SB_SML plane 8,7
2A  // 105 x90y130 SB_SML plane 8
A8  // 106 x90y130 SB_SML plane 9
82  // 107 x90y130 SB_SML plane 10,9
2A  // 108 x90y130 SB_SML plane 10
A8  // 109 x90y130 SB_SML plane 11
82  // 110 x90y130 SB_SML plane 12,11
2A  // 111 x90y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4D54     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
41 // y_sel: 129
70 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4D5C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x91y131
00  // 14 top_edge_EN1 at x91y131
00  // 15 top_edge_EN2 at x91y131
00  // 16 top_edge_EN0 at x92y131
00  // 17 top_edge_EN1 at x92y131
00  // 18 top_edge_EN2 at x92y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x92y130 SB_BIG plane 1
12  // 65 x92y130 SB_BIG plane 1
00  // 66 x92y130 SB_DRIVE plane 2,1
48  // 67 x92y130 SB_BIG plane 2
12  // 68 x92y130 SB_BIG plane 2
48  // 69 x92y130 SB_BIG plane 3
12  // 70 x92y130 SB_BIG plane 3
00  // 71 x92y130 SB_DRIVE plane 4,3
48  // 72 x92y130 SB_BIG plane 4
12  // 73 x92y130 SB_BIG plane 4
48  // 74 x92y130 SB_BIG plane 5
12  // 75 x92y130 SB_BIG plane 5
00  // 76 x92y130 SB_DRIVE plane 6,5
48  // 77 x92y130 SB_BIG plane 6
12  // 78 x92y130 SB_BIG plane 6
48  // 79 x92y130 SB_BIG plane 7
12  // 80 x92y130 SB_BIG plane 7
00  // 81 x92y130 SB_DRIVE plane 8,7
48  // 82 x92y130 SB_BIG plane 8
12  // 83 x92y130 SB_BIG plane 8
48  // 84 x92y130 SB_BIG plane 9
12  // 85 x92y130 SB_BIG plane 9
00  // 86 x92y130 SB_DRIVE plane 10,9
48  // 87 x92y130 SB_BIG plane 10
12  // 88 x92y130 SB_BIG plane 10
48  // 89 x92y130 SB_BIG plane 11
12  // 90 x92y130 SB_BIG plane 11
00  // 91 x92y130 SB_DRIVE plane 12,11
48  // 92 x92y130 SB_BIG plane 12
12  // 93 x92y130 SB_BIG plane 12
A8  // 94 x91y129 SB_SML plane 1
82  // 95 x91y129 SB_SML plane 2,1
2A  // 96 x91y129 SB_SML plane 2
A8  // 97 x91y129 SB_SML plane 3
82  // 98 x91y129 SB_SML plane 4,3
2A  // 99 x91y129 SB_SML plane 4
A8  // 100 x91y129 SB_SML plane 5
82  // 101 x91y129 SB_SML plane 6,5
2A  // 102 x91y129 SB_SML plane 6
A8  // 103 x91y129 SB_SML plane 7
82  // 104 x91y129 SB_SML plane 8,7
2A  // 105 x91y129 SB_SML plane 8
A8  // 106 x91y129 SB_SML plane 9
82  // 107 x91y129 SB_SML plane 10,9
2A  // 108 x91y129 SB_SML plane 10
A8  // 109 x91y129 SB_SML plane 11
82  // 110 x91y129 SB_SML plane 12,11
2A  // 111 x91y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4DD2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
41 // y_sel: 129
A8 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4DDA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x93y131
00  // 14 top_edge_EN1 at x93y131
00  // 15 top_edge_EN2 at x93y131
00  // 16 top_edge_EN0 at x94y131
00  // 17 top_edge_EN1 at x94y131
00  // 18 top_edge_EN2 at x94y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x93y129 SB_BIG plane 1
12  // 65 x93y129 SB_BIG plane 1
00  // 66 x93y129 SB_DRIVE plane 2,1
48  // 67 x93y129 SB_BIG plane 2
12  // 68 x93y129 SB_BIG plane 2
48  // 69 x93y129 SB_BIG plane 3
12  // 70 x93y129 SB_BIG plane 3
00  // 71 x93y129 SB_DRIVE plane 4,3
48  // 72 x93y129 SB_BIG plane 4
12  // 73 x93y129 SB_BIG plane 4
48  // 74 x93y129 SB_BIG plane 5
12  // 75 x93y129 SB_BIG plane 5
00  // 76 x93y129 SB_DRIVE plane 6,5
48  // 77 x93y129 SB_BIG plane 6
12  // 78 x93y129 SB_BIG plane 6
48  // 79 x93y129 SB_BIG plane 7
12  // 80 x93y129 SB_BIG plane 7
00  // 81 x93y129 SB_DRIVE plane 8,7
48  // 82 x93y129 SB_BIG plane 8
12  // 83 x93y129 SB_BIG plane 8
48  // 84 x93y129 SB_BIG plane 9
12  // 85 x93y129 SB_BIG plane 9
00  // 86 x93y129 SB_DRIVE plane 10,9
48  // 87 x93y129 SB_BIG plane 10
12  // 88 x93y129 SB_BIG plane 10
48  // 89 x93y129 SB_BIG plane 11
12  // 90 x93y129 SB_BIG plane 11
00  // 91 x93y129 SB_DRIVE plane 12,11
48  // 92 x93y129 SB_BIG plane 12
12  // 93 x93y129 SB_BIG plane 12
A8  // 94 x94y130 SB_SML plane 1
82  // 95 x94y130 SB_SML plane 2,1
2A  // 96 x94y130 SB_SML plane 2
A8  // 97 x94y130 SB_SML plane 3
82  // 98 x94y130 SB_SML plane 4,3
2A  // 99 x94y130 SB_SML plane 4
A8  // 100 x94y130 SB_SML plane 5
82  // 101 x94y130 SB_SML plane 6,5
2A  // 102 x94y130 SB_SML plane 6
A8  // 103 x94y130 SB_SML plane 7
82  // 104 x94y130 SB_SML plane 8,7
2A  // 105 x94y130 SB_SML plane 8
A8  // 106 x94y130 SB_SML plane 9
82  // 107 x94y130 SB_SML plane 10,9
2A  // 108 x94y130 SB_SML plane 10
A8  // 109 x94y130 SB_SML plane 11
82  // 110 x94y130 SB_SML plane 12,11
2A  // 111 x94y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4E50     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
41 // y_sel: 129
F1 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4E58
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x95y131
00  // 14 top_edge_EN1 at x95y131
00  // 15 top_edge_EN2 at x95y131
00  // 16 top_edge_EN0 at x96y131
00  // 17 top_edge_EN1 at x96y131
00  // 18 top_edge_EN2 at x96y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x96y130 SB_BIG plane 1
12  // 65 x96y130 SB_BIG plane 1
00  // 66 x96y130 SB_DRIVE plane 2,1
48  // 67 x96y130 SB_BIG plane 2
12  // 68 x96y130 SB_BIG plane 2
48  // 69 x96y130 SB_BIG plane 3
12  // 70 x96y130 SB_BIG plane 3
00  // 71 x96y130 SB_DRIVE plane 4,3
48  // 72 x96y130 SB_BIG plane 4
12  // 73 x96y130 SB_BIG plane 4
48  // 74 x96y130 SB_BIG plane 5
12  // 75 x96y130 SB_BIG plane 5
00  // 76 x96y130 SB_DRIVE plane 6,5
48  // 77 x96y130 SB_BIG plane 6
12  // 78 x96y130 SB_BIG plane 6
48  // 79 x96y130 SB_BIG plane 7
12  // 80 x96y130 SB_BIG plane 7
00  // 81 x96y130 SB_DRIVE plane 8,7
48  // 82 x96y130 SB_BIG plane 8
12  // 83 x96y130 SB_BIG plane 8
48  // 84 x96y130 SB_BIG plane 9
12  // 85 x96y130 SB_BIG plane 9
00  // 86 x96y130 SB_DRIVE plane 10,9
48  // 87 x96y130 SB_BIG plane 10
12  // 88 x96y130 SB_BIG plane 10
48  // 89 x96y130 SB_BIG plane 11
12  // 90 x96y130 SB_BIG plane 11
00  // 91 x96y130 SB_DRIVE plane 12,11
48  // 92 x96y130 SB_BIG plane 12
12  // 93 x96y130 SB_BIG plane 12
A8  // 94 x95y129 SB_SML plane 1
82  // 95 x95y129 SB_SML plane 2,1
2A  // 96 x95y129 SB_SML plane 2
A8  // 97 x95y129 SB_SML plane 3
82  // 98 x95y129 SB_SML plane 4,3
2A  // 99 x95y129 SB_SML plane 4
A8  // 100 x95y129 SB_SML plane 5
82  // 101 x95y129 SB_SML plane 6,5
2A  // 102 x95y129 SB_SML plane 6
A8  // 103 x95y129 SB_SML plane 7
82  // 104 x95y129 SB_SML plane 8,7
2A  // 105 x95y129 SB_SML plane 8
A8  // 106 x95y129 SB_SML plane 9
82  // 107 x95y129 SB_SML plane 10,9
2A  // 108 x95y129 SB_SML plane 10
A8  // 109 x95y129 SB_SML plane 11
82  // 110 x95y129 SB_SML plane 12,11
2A  // 111 x95y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4ECE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
41 // y_sel: 129
29 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4ED6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x97y131
00  // 14 top_edge_EN1 at x97y131
00  // 15 top_edge_EN2 at x97y131
00  // 16 top_edge_EN0 at x98y131
00  // 17 top_edge_EN1 at x98y131
00  // 18 top_edge_EN2 at x98y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x97y129 SB_BIG plane 1
12  // 65 x97y129 SB_BIG plane 1
00  // 66 x97y129 SB_DRIVE plane 2,1
48  // 67 x97y129 SB_BIG plane 2
12  // 68 x97y129 SB_BIG plane 2
48  // 69 x97y129 SB_BIG plane 3
12  // 70 x97y129 SB_BIG plane 3
00  // 71 x97y129 SB_DRIVE plane 4,3
48  // 72 x97y129 SB_BIG plane 4
12  // 73 x97y129 SB_BIG plane 4
48  // 74 x97y129 SB_BIG plane 5
12  // 75 x97y129 SB_BIG plane 5
00  // 76 x97y129 SB_DRIVE plane 6,5
48  // 77 x97y129 SB_BIG plane 6
12  // 78 x97y129 SB_BIG plane 6
48  // 79 x97y129 SB_BIG plane 7
12  // 80 x97y129 SB_BIG plane 7
00  // 81 x97y129 SB_DRIVE plane 8,7
48  // 82 x97y129 SB_BIG plane 8
12  // 83 x97y129 SB_BIG plane 8
48  // 84 x97y129 SB_BIG plane 9
12  // 85 x97y129 SB_BIG plane 9
00  // 86 x97y129 SB_DRIVE plane 10,9
48  // 87 x97y129 SB_BIG plane 10
12  // 88 x97y129 SB_BIG plane 10
48  // 89 x97y129 SB_BIG plane 11
12  // 90 x97y129 SB_BIG plane 11
00  // 91 x97y129 SB_DRIVE plane 12,11
48  // 92 x97y129 SB_BIG plane 12
12  // 93 x97y129 SB_BIG plane 12
A8  // 94 x98y130 SB_SML plane 1
82  // 95 x98y130 SB_SML plane 2,1
2A  // 96 x98y130 SB_SML plane 2
A8  // 97 x98y130 SB_SML plane 3
82  // 98 x98y130 SB_SML plane 4,3
2A  // 99 x98y130 SB_SML plane 4
A8  // 100 x98y130 SB_SML plane 5
82  // 101 x98y130 SB_SML plane 6,5
2A  // 102 x98y130 SB_SML plane 6
A8  // 103 x98y130 SB_SML plane 7
82  // 104 x98y130 SB_SML plane 8,7
2A  // 105 x98y130 SB_SML plane 8
A8  // 106 x98y130 SB_SML plane 9
82  // 107 x98y130 SB_SML plane 10,9
2A  // 108 x98y130 SB_SML plane 10
A8  // 109 x98y130 SB_SML plane 11
82  // 110 x98y130 SB_SML plane 12,11
2A  // 111 x98y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4F4C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
41 // y_sel: 129
41 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4F54
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x99y131
00  // 14 top_edge_EN1 at x99y131
00  // 15 top_edge_EN2 at x99y131
00  // 16 top_edge_EN0 at x100y131
00  // 17 top_edge_EN1 at x100y131
00  // 18 top_edge_EN2 at x100y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x100y130 SB_BIG plane 1
12  // 65 x100y130 SB_BIG plane 1
00  // 66 x100y130 SB_DRIVE plane 2,1
48  // 67 x100y130 SB_BIG plane 2
12  // 68 x100y130 SB_BIG plane 2
48  // 69 x100y130 SB_BIG plane 3
12  // 70 x100y130 SB_BIG plane 3
00  // 71 x100y130 SB_DRIVE plane 4,3
48  // 72 x100y130 SB_BIG plane 4
12  // 73 x100y130 SB_BIG plane 4
48  // 74 x100y130 SB_BIG plane 5
12  // 75 x100y130 SB_BIG plane 5
00  // 76 x100y130 SB_DRIVE plane 6,5
48  // 77 x100y130 SB_BIG plane 6
12  // 78 x100y130 SB_BIG plane 6
48  // 79 x100y130 SB_BIG plane 7
12  // 80 x100y130 SB_BIG plane 7
00  // 81 x100y130 SB_DRIVE plane 8,7
48  // 82 x100y130 SB_BIG plane 8
12  // 83 x100y130 SB_BIG plane 8
48  // 84 x100y130 SB_BIG plane 9
12  // 85 x100y130 SB_BIG plane 9
00  // 86 x100y130 SB_DRIVE plane 10,9
48  // 87 x100y130 SB_BIG plane 10
12  // 88 x100y130 SB_BIG plane 10
48  // 89 x100y130 SB_BIG plane 11
12  // 90 x100y130 SB_BIG plane 11
00  // 91 x100y130 SB_DRIVE plane 12,11
48  // 92 x100y130 SB_BIG plane 12
12  // 93 x100y130 SB_BIG plane 12
A8  // 94 x99y129 SB_SML plane 1
82  // 95 x99y129 SB_SML plane 2,1
2A  // 96 x99y129 SB_SML plane 2
A8  // 97 x99y129 SB_SML plane 3
82  // 98 x99y129 SB_SML plane 4,3
2A  // 99 x99y129 SB_SML plane 4
A8  // 100 x99y129 SB_SML plane 5
82  // 101 x99y129 SB_SML plane 6,5
2A  // 102 x99y129 SB_SML plane 6
A8  // 103 x99y129 SB_SML plane 7
82  // 104 x99y129 SB_SML plane 8,7
2A  // 105 x99y129 SB_SML plane 8
A8  // 106 x99y129 SB_SML plane 9
82  // 107 x99y129 SB_SML plane 10,9
2A  // 108 x99y129 SB_SML plane 10
A8  // 109 x99y129 SB_SML plane 11
82  // 110 x99y129 SB_SML plane 12,11
2A  // 111 x99y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 4FCA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
41 // y_sel: 129
99 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 4FD2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x101y131
00  // 14 top_edge_EN1 at x101y131
00  // 15 top_edge_EN2 at x101y131
00  // 16 top_edge_EN0 at x102y131
00  // 17 top_edge_EN1 at x102y131
00  // 18 top_edge_EN2 at x102y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x101y129 SB_BIG plane 1
12  // 65 x101y129 SB_BIG plane 1
00  // 66 x101y129 SB_DRIVE plane 2,1
48  // 67 x101y129 SB_BIG plane 2
12  // 68 x101y129 SB_BIG plane 2
48  // 69 x101y129 SB_BIG plane 3
12  // 70 x101y129 SB_BIG plane 3
00  // 71 x101y129 SB_DRIVE plane 4,3
48  // 72 x101y129 SB_BIG plane 4
12  // 73 x101y129 SB_BIG plane 4
48  // 74 x101y129 SB_BIG plane 5
12  // 75 x101y129 SB_BIG plane 5
00  // 76 x101y129 SB_DRIVE plane 6,5
48  // 77 x101y129 SB_BIG plane 6
12  // 78 x101y129 SB_BIG plane 6
48  // 79 x101y129 SB_BIG plane 7
12  // 80 x101y129 SB_BIG plane 7
00  // 81 x101y129 SB_DRIVE plane 8,7
48  // 82 x101y129 SB_BIG plane 8
12  // 83 x101y129 SB_BIG plane 8
48  // 84 x101y129 SB_BIG plane 9
12  // 85 x101y129 SB_BIG plane 9
00  // 86 x101y129 SB_DRIVE plane 10,9
48  // 87 x101y129 SB_BIG plane 10
12  // 88 x101y129 SB_BIG plane 10
48  // 89 x101y129 SB_BIG plane 11
12  // 90 x101y129 SB_BIG plane 11
00  // 91 x101y129 SB_DRIVE plane 12,11
48  // 92 x101y129 SB_BIG plane 12
12  // 93 x101y129 SB_BIG plane 12
A8  // 94 x102y130 SB_SML plane 1
82  // 95 x102y130 SB_SML plane 2,1
2A  // 96 x102y130 SB_SML plane 2
A8  // 97 x102y130 SB_SML plane 3
82  // 98 x102y130 SB_SML plane 4,3
2A  // 99 x102y130 SB_SML plane 4
A8  // 100 x102y130 SB_SML plane 5
82  // 101 x102y130 SB_SML plane 6,5
2A  // 102 x102y130 SB_SML plane 6
A8  // 103 x102y130 SB_SML plane 7
82  // 104 x102y130 SB_SML plane 8,7
2A  // 105 x102y130 SB_SML plane 8
A8  // 106 x102y130 SB_SML plane 9
82  // 107 x102y130 SB_SML plane 10,9
2A  // 108 x102y130 SB_SML plane 10
A8  // 109 x102y130 SB_SML plane 11
82  // 110 x102y130 SB_SML plane 12,11
2A  // 111 x102y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5048     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
41 // y_sel: 129
91 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5050
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x103y131
00  // 14 top_edge_EN1 at x103y131
00  // 15 top_edge_EN2 at x103y131
00  // 16 top_edge_EN0 at x104y131
00  // 17 top_edge_EN1 at x104y131
00  // 18 top_edge_EN2 at x104y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x104y130 SB_BIG plane 1
12  // 65 x104y130 SB_BIG plane 1
00  // 66 x104y130 SB_DRIVE plane 2,1
48  // 67 x104y130 SB_BIG plane 2
12  // 68 x104y130 SB_BIG plane 2
48  // 69 x104y130 SB_BIG plane 3
12  // 70 x104y130 SB_BIG plane 3
00  // 71 x104y130 SB_DRIVE plane 4,3
48  // 72 x104y130 SB_BIG plane 4
12  // 73 x104y130 SB_BIG plane 4
48  // 74 x104y130 SB_BIG plane 5
12  // 75 x104y130 SB_BIG plane 5
00  // 76 x104y130 SB_DRIVE plane 6,5
48  // 77 x104y130 SB_BIG plane 6
12  // 78 x104y130 SB_BIG plane 6
48  // 79 x104y130 SB_BIG plane 7
12  // 80 x104y130 SB_BIG plane 7
00  // 81 x104y130 SB_DRIVE plane 8,7
48  // 82 x104y130 SB_BIG plane 8
12  // 83 x104y130 SB_BIG plane 8
48  // 84 x104y130 SB_BIG plane 9
12  // 85 x104y130 SB_BIG plane 9
00  // 86 x104y130 SB_DRIVE plane 10,9
48  // 87 x104y130 SB_BIG plane 10
12  // 88 x104y130 SB_BIG plane 10
48  // 89 x104y130 SB_BIG plane 11
12  // 90 x104y130 SB_BIG plane 11
00  // 91 x104y130 SB_DRIVE plane 12,11
48  // 92 x104y130 SB_BIG plane 12
12  // 93 x104y130 SB_BIG plane 12
A8  // 94 x103y129 SB_SML plane 1
82  // 95 x103y129 SB_SML plane 2,1
2A  // 96 x103y129 SB_SML plane 2
A8  // 97 x103y129 SB_SML plane 3
82  // 98 x103y129 SB_SML plane 4,3
2A  // 99 x103y129 SB_SML plane 4
A8  // 100 x103y129 SB_SML plane 5
82  // 101 x103y129 SB_SML plane 6,5
2A  // 102 x103y129 SB_SML plane 6
A8  // 103 x103y129 SB_SML plane 7
82  // 104 x103y129 SB_SML plane 8,7
2A  // 105 x103y129 SB_SML plane 8
A8  // 106 x103y129 SB_SML plane 9
82  // 107 x103y129 SB_SML plane 10,9
2A  // 108 x103y129 SB_SML plane 10
A8  // 109 x103y129 SB_SML plane 11
82  // 110 x103y129 SB_SML plane 12,11
2A  // 111 x103y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 50C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
41 // y_sel: 129
49 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 50CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x105y131
00  // 14 top_edge_EN1 at x105y131
00  // 15 top_edge_EN2 at x105y131
00  // 16 top_edge_EN0 at x106y131
00  // 17 top_edge_EN1 at x106y131
00  // 18 top_edge_EN2 at x106y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x105y129 SB_BIG plane 1
12  // 65 x105y129 SB_BIG plane 1
00  // 66 x105y129 SB_DRIVE plane 2,1
48  // 67 x105y129 SB_BIG plane 2
12  // 68 x105y129 SB_BIG plane 2
48  // 69 x105y129 SB_BIG plane 3
12  // 70 x105y129 SB_BIG plane 3
00  // 71 x105y129 SB_DRIVE plane 4,3
48  // 72 x105y129 SB_BIG plane 4
12  // 73 x105y129 SB_BIG plane 4
48  // 74 x105y129 SB_BIG plane 5
12  // 75 x105y129 SB_BIG plane 5
00  // 76 x105y129 SB_DRIVE plane 6,5
48  // 77 x105y129 SB_BIG plane 6
12  // 78 x105y129 SB_BIG plane 6
48  // 79 x105y129 SB_BIG plane 7
12  // 80 x105y129 SB_BIG plane 7
00  // 81 x105y129 SB_DRIVE plane 8,7
48  // 82 x105y129 SB_BIG plane 8
12  // 83 x105y129 SB_BIG plane 8
48  // 84 x105y129 SB_BIG plane 9
12  // 85 x105y129 SB_BIG plane 9
00  // 86 x105y129 SB_DRIVE plane 10,9
48  // 87 x105y129 SB_BIG plane 10
12  // 88 x105y129 SB_BIG plane 10
48  // 89 x105y129 SB_BIG plane 11
12  // 90 x105y129 SB_BIG plane 11
00  // 91 x105y129 SB_DRIVE plane 12,11
48  // 92 x105y129 SB_BIG plane 12
12  // 93 x105y129 SB_BIG plane 12
A8  // 94 x106y130 SB_SML plane 1
82  // 95 x106y130 SB_SML plane 2,1
2A  // 96 x106y130 SB_SML plane 2
A8  // 97 x106y130 SB_SML plane 3
82  // 98 x106y130 SB_SML plane 4,3
2A  // 99 x106y130 SB_SML plane 4
A8  // 100 x106y130 SB_SML plane 5
82  // 101 x106y130 SB_SML plane 6,5
2A  // 102 x106y130 SB_SML plane 6
A8  // 103 x106y130 SB_SML plane 7
82  // 104 x106y130 SB_SML plane 8,7
2A  // 105 x106y130 SB_SML plane 8
A8  // 106 x106y130 SB_SML plane 9
82  // 107 x106y130 SB_SML plane 10,9
2A  // 108 x106y130 SB_SML plane 10
A8  // 109 x106y130 SB_SML plane 11
82  // 110 x106y130 SB_SML plane 12,11
2A  // 111 x106y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5144     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
41 // y_sel: 129
21 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 514C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x107y131
00  // 14 top_edge_EN1 at x107y131
00  // 15 top_edge_EN2 at x107y131
00  // 16 top_edge_EN0 at x108y131
00  // 17 top_edge_EN1 at x108y131
00  // 18 top_edge_EN2 at x108y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x108y130 SB_BIG plane 1
12  // 65 x108y130 SB_BIG plane 1
00  // 66 x108y130 SB_DRIVE plane 2,1
48  // 67 x108y130 SB_BIG plane 2
12  // 68 x108y130 SB_BIG plane 2
48  // 69 x108y130 SB_BIG plane 3
12  // 70 x108y130 SB_BIG plane 3
00  // 71 x108y130 SB_DRIVE plane 4,3
48  // 72 x108y130 SB_BIG plane 4
12  // 73 x108y130 SB_BIG plane 4
48  // 74 x108y130 SB_BIG plane 5
12  // 75 x108y130 SB_BIG plane 5
00  // 76 x108y130 SB_DRIVE plane 6,5
48  // 77 x108y130 SB_BIG plane 6
12  // 78 x108y130 SB_BIG plane 6
48  // 79 x108y130 SB_BIG plane 7
12  // 80 x108y130 SB_BIG plane 7
00  // 81 x108y130 SB_DRIVE plane 8,7
48  // 82 x108y130 SB_BIG plane 8
12  // 83 x108y130 SB_BIG plane 8
48  // 84 x108y130 SB_BIG plane 9
12  // 85 x108y130 SB_BIG plane 9
00  // 86 x108y130 SB_DRIVE plane 10,9
48  // 87 x108y130 SB_BIG plane 10
12  // 88 x108y130 SB_BIG plane 10
48  // 89 x108y130 SB_BIG plane 11
12  // 90 x108y130 SB_BIG plane 11
00  // 91 x108y130 SB_DRIVE plane 12,11
48  // 92 x108y130 SB_BIG plane 12
12  // 93 x108y130 SB_BIG plane 12
A8  // 94 x107y129 SB_SML plane 1
82  // 95 x107y129 SB_SML plane 2,1
2A  // 96 x107y129 SB_SML plane 2
A8  // 97 x107y129 SB_SML plane 3
82  // 98 x107y129 SB_SML plane 4,3
2A  // 99 x107y129 SB_SML plane 4
A8  // 100 x107y129 SB_SML plane 5
82  // 101 x107y129 SB_SML plane 6,5
2A  // 102 x107y129 SB_SML plane 6
A8  // 103 x107y129 SB_SML plane 7
82  // 104 x107y129 SB_SML plane 8,7
2A  // 105 x107y129 SB_SML plane 8
A8  // 106 x107y129 SB_SML plane 9
82  // 107 x107y129 SB_SML plane 10,9
2A  // 108 x107y129 SB_SML plane 10
A8  // 109 x107y129 SB_SML plane 11
82  // 110 x107y129 SB_SML plane 12,11
2A  // 111 x107y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 51C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
41 // y_sel: 129
F9 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 51CA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x109y131
00  // 14 top_edge_EN1 at x109y131
00  // 15 top_edge_EN2 at x109y131
00  // 16 top_edge_EN0 at x110y131
00  // 17 top_edge_EN1 at x110y131
00  // 18 top_edge_EN2 at x110y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x109y129 SB_BIG plane 1
12  // 65 x109y129 SB_BIG plane 1
00  // 66 x109y129 SB_DRIVE plane 2,1
48  // 67 x109y129 SB_BIG plane 2
12  // 68 x109y129 SB_BIG plane 2
48  // 69 x109y129 SB_BIG plane 3
12  // 70 x109y129 SB_BIG plane 3
00  // 71 x109y129 SB_DRIVE plane 4,3
48  // 72 x109y129 SB_BIG plane 4
12  // 73 x109y129 SB_BIG plane 4
48  // 74 x109y129 SB_BIG plane 5
12  // 75 x109y129 SB_BIG plane 5
00  // 76 x109y129 SB_DRIVE plane 6,5
48  // 77 x109y129 SB_BIG plane 6
12  // 78 x109y129 SB_BIG plane 6
48  // 79 x109y129 SB_BIG plane 7
12  // 80 x109y129 SB_BIG plane 7
00  // 81 x109y129 SB_DRIVE plane 8,7
48  // 82 x109y129 SB_BIG plane 8
12  // 83 x109y129 SB_BIG plane 8
48  // 84 x109y129 SB_BIG plane 9
12  // 85 x109y129 SB_BIG plane 9
00  // 86 x109y129 SB_DRIVE plane 10,9
48  // 87 x109y129 SB_BIG plane 10
12  // 88 x109y129 SB_BIG plane 10
48  // 89 x109y129 SB_BIG plane 11
12  // 90 x109y129 SB_BIG plane 11
00  // 91 x109y129 SB_DRIVE plane 12,11
48  // 92 x109y129 SB_BIG plane 12
12  // 93 x109y129 SB_BIG plane 12
A8  // 94 x110y130 SB_SML plane 1
82  // 95 x110y130 SB_SML plane 2,1
2A  // 96 x110y130 SB_SML plane 2
A8  // 97 x110y130 SB_SML plane 3
82  // 98 x110y130 SB_SML plane 4,3
2A  // 99 x110y130 SB_SML plane 4
A8  // 100 x110y130 SB_SML plane 5
82  // 101 x110y130 SB_SML plane 6,5
2A  // 102 x110y130 SB_SML plane 6
A8  // 103 x110y130 SB_SML plane 7
82  // 104 x110y130 SB_SML plane 8,7
2A  // 105 x110y130 SB_SML plane 8
A8  // 106 x110y130 SB_SML plane 9
82  // 107 x110y130 SB_SML plane 10,9
2A  // 108 x110y130 SB_SML plane 10
A8  // 109 x110y130 SB_SML plane 11
82  // 110 x110y130 SB_SML plane 12,11
2A  // 111 x110y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5240     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
41 // y_sel: 129
31 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5248
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x111y131
00  // 14 top_edge_EN1 at x111y131
00  // 15 top_edge_EN2 at x111y131
00  // 16 top_edge_EN0 at x112y131
00  // 17 top_edge_EN1 at x112y131
00  // 18 top_edge_EN2 at x112y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x112y130 SB_BIG plane 1
12  // 65 x112y130 SB_BIG plane 1
00  // 66 x112y130 SB_DRIVE plane 2,1
48  // 67 x112y130 SB_BIG plane 2
12  // 68 x112y130 SB_BIG plane 2
48  // 69 x112y130 SB_BIG plane 3
12  // 70 x112y130 SB_BIG plane 3
00  // 71 x112y130 SB_DRIVE plane 4,3
48  // 72 x112y130 SB_BIG plane 4
12  // 73 x112y130 SB_BIG plane 4
48  // 74 x112y130 SB_BIG plane 5
12  // 75 x112y130 SB_BIG plane 5
00  // 76 x112y130 SB_DRIVE plane 6,5
48  // 77 x112y130 SB_BIG plane 6
12  // 78 x112y130 SB_BIG plane 6
48  // 79 x112y130 SB_BIG plane 7
12  // 80 x112y130 SB_BIG plane 7
00  // 81 x112y130 SB_DRIVE plane 8,7
48  // 82 x112y130 SB_BIG plane 8
12  // 83 x112y130 SB_BIG plane 8
48  // 84 x112y130 SB_BIG plane 9
12  // 85 x112y130 SB_BIG plane 9
00  // 86 x112y130 SB_DRIVE plane 10,9
48  // 87 x112y130 SB_BIG plane 10
12  // 88 x112y130 SB_BIG plane 10
48  // 89 x112y130 SB_BIG plane 11
12  // 90 x112y130 SB_BIG plane 11
00  // 91 x112y130 SB_DRIVE plane 12,11
48  // 92 x112y130 SB_BIG plane 12
12  // 93 x112y130 SB_BIG plane 12
A8  // 94 x111y129 SB_SML plane 1
82  // 95 x111y129 SB_SML plane 2,1
2A  // 96 x111y129 SB_SML plane 2
A8  // 97 x111y129 SB_SML plane 3
82  // 98 x111y129 SB_SML plane 4,3
2A  // 99 x111y129 SB_SML plane 4
A8  // 100 x111y129 SB_SML plane 5
82  // 101 x111y129 SB_SML plane 6,5
2A  // 102 x111y129 SB_SML plane 6
A8  // 103 x111y129 SB_SML plane 7
82  // 104 x111y129 SB_SML plane 8,7
2A  // 105 x111y129 SB_SML plane 8
A8  // 106 x111y129 SB_SML plane 9
82  // 107 x111y129 SB_SML plane 10,9
2A  // 108 x111y129 SB_SML plane 10
A8  // 109 x111y129 SB_SML plane 11
82  // 110 x111y129 SB_SML plane 12,11
2A  // 111 x111y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 52BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
41 // y_sel: 129
E9 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 52C6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x113y131
00  // 14 top_edge_EN1 at x113y131
00  // 15 top_edge_EN2 at x113y131
00  // 16 top_edge_EN0 at x114y131
00  // 17 top_edge_EN1 at x114y131
00  // 18 top_edge_EN2 at x114y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x113y129 SB_BIG plane 1
12  // 65 x113y129 SB_BIG plane 1
00  // 66 x113y129 SB_DRIVE plane 2,1
48  // 67 x113y129 SB_BIG plane 2
12  // 68 x113y129 SB_BIG plane 2
48  // 69 x113y129 SB_BIG plane 3
12  // 70 x113y129 SB_BIG plane 3
00  // 71 x113y129 SB_DRIVE plane 4,3
48  // 72 x113y129 SB_BIG plane 4
12  // 73 x113y129 SB_BIG plane 4
48  // 74 x113y129 SB_BIG plane 5
12  // 75 x113y129 SB_BIG plane 5
00  // 76 x113y129 SB_DRIVE plane 6,5
48  // 77 x113y129 SB_BIG plane 6
12  // 78 x113y129 SB_BIG plane 6
48  // 79 x113y129 SB_BIG plane 7
12  // 80 x113y129 SB_BIG plane 7
00  // 81 x113y129 SB_DRIVE plane 8,7
48  // 82 x113y129 SB_BIG plane 8
12  // 83 x113y129 SB_BIG plane 8
48  // 84 x113y129 SB_BIG plane 9
12  // 85 x113y129 SB_BIG plane 9
00  // 86 x113y129 SB_DRIVE plane 10,9
48  // 87 x113y129 SB_BIG plane 10
12  // 88 x113y129 SB_BIG plane 10
48  // 89 x113y129 SB_BIG plane 11
12  // 90 x113y129 SB_BIG plane 11
00  // 91 x113y129 SB_DRIVE plane 12,11
48  // 92 x113y129 SB_BIG plane 12
12  // 93 x113y129 SB_BIG plane 12
A8  // 94 x114y130 SB_SML plane 1
82  // 95 x114y130 SB_SML plane 2,1
2A  // 96 x114y130 SB_SML plane 2
A8  // 97 x114y130 SB_SML plane 3
82  // 98 x114y130 SB_SML plane 4,3
2A  // 99 x114y130 SB_SML plane 4
A8  // 100 x114y130 SB_SML plane 5
82  // 101 x114y130 SB_SML plane 6,5
2A  // 102 x114y130 SB_SML plane 6
A8  // 103 x114y130 SB_SML plane 7
82  // 104 x114y130 SB_SML plane 8,7
2A  // 105 x114y130 SB_SML plane 8
A8  // 106 x114y130 SB_SML plane 9
82  // 107 x114y130 SB_SML plane 10,9
2A  // 108 x114y130 SB_SML plane 10
A8  // 109 x114y130 SB_SML plane 11
82  // 110 x114y130 SB_SML plane 12,11
2A  // 111 x114y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 533C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
41 // y_sel: 129
81 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5344
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x115y131
00  // 14 top_edge_EN1 at x115y131
00  // 15 top_edge_EN2 at x115y131
00  // 16 top_edge_EN0 at x116y131
00  // 17 top_edge_EN1 at x116y131
00  // 18 top_edge_EN2 at x116y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x116y130 SB_BIG plane 1
12  // 65 x116y130 SB_BIG plane 1
00  // 66 x116y130 SB_DRIVE plane 2,1
48  // 67 x116y130 SB_BIG plane 2
12  // 68 x116y130 SB_BIG plane 2
48  // 69 x116y130 SB_BIG plane 3
12  // 70 x116y130 SB_BIG plane 3
00  // 71 x116y130 SB_DRIVE plane 4,3
48  // 72 x116y130 SB_BIG plane 4
12  // 73 x116y130 SB_BIG plane 4
48  // 74 x116y130 SB_BIG plane 5
12  // 75 x116y130 SB_BIG plane 5
00  // 76 x116y130 SB_DRIVE plane 6,5
48  // 77 x116y130 SB_BIG plane 6
12  // 78 x116y130 SB_BIG plane 6
48  // 79 x116y130 SB_BIG plane 7
12  // 80 x116y130 SB_BIG plane 7
00  // 81 x116y130 SB_DRIVE plane 8,7
48  // 82 x116y130 SB_BIG plane 8
12  // 83 x116y130 SB_BIG plane 8
48  // 84 x116y130 SB_BIG plane 9
12  // 85 x116y130 SB_BIG plane 9
00  // 86 x116y130 SB_DRIVE plane 10,9
48  // 87 x116y130 SB_BIG plane 10
12  // 88 x116y130 SB_BIG plane 10
48  // 89 x116y130 SB_BIG plane 11
12  // 90 x116y130 SB_BIG plane 11
00  // 91 x116y130 SB_DRIVE plane 12,11
48  // 92 x116y130 SB_BIG plane 12
12  // 93 x116y130 SB_BIG plane 12
A8  // 94 x115y129 SB_SML plane 1
82  // 95 x115y129 SB_SML plane 2,1
2A  // 96 x115y129 SB_SML plane 2
A8  // 97 x115y129 SB_SML plane 3
82  // 98 x115y129 SB_SML plane 4,3
2A  // 99 x115y129 SB_SML plane 4
A8  // 100 x115y129 SB_SML plane 5
82  // 101 x115y129 SB_SML plane 6,5
2A  // 102 x115y129 SB_SML plane 6
A8  // 103 x115y129 SB_SML plane 7
82  // 104 x115y129 SB_SML plane 8,7
2A  // 105 x115y129 SB_SML plane 8
A8  // 106 x115y129 SB_SML plane 9
82  // 107 x115y129 SB_SML plane 10,9
2A  // 108 x115y129 SB_SML plane 10
A8  // 109 x115y129 SB_SML plane 11
82  // 110 x115y129 SB_SML plane 12,11
2A  // 111 x115y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 53BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
41 // y_sel: 129
59 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 53C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x117y131
00  // 14 top_edge_EN1 at x117y131
00  // 15 top_edge_EN2 at x117y131
00  // 16 top_edge_EN0 at x118y131
00  // 17 top_edge_EN1 at x118y131
00  // 18 top_edge_EN2 at x118y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x117y129 SB_BIG plane 1
12  // 65 x117y129 SB_BIG plane 1
00  // 66 x117y129 SB_DRIVE plane 2,1
48  // 67 x117y129 SB_BIG plane 2
12  // 68 x117y129 SB_BIG plane 2
48  // 69 x117y129 SB_BIG plane 3
12  // 70 x117y129 SB_BIG plane 3
00  // 71 x117y129 SB_DRIVE plane 4,3
48  // 72 x117y129 SB_BIG plane 4
12  // 73 x117y129 SB_BIG plane 4
48  // 74 x117y129 SB_BIG plane 5
12  // 75 x117y129 SB_BIG plane 5
00  // 76 x117y129 SB_DRIVE plane 6,5
48  // 77 x117y129 SB_BIG plane 6
12  // 78 x117y129 SB_BIG plane 6
48  // 79 x117y129 SB_BIG plane 7
12  // 80 x117y129 SB_BIG plane 7
00  // 81 x117y129 SB_DRIVE plane 8,7
48  // 82 x117y129 SB_BIG plane 8
12  // 83 x117y129 SB_BIG plane 8
48  // 84 x117y129 SB_BIG plane 9
12  // 85 x117y129 SB_BIG plane 9
00  // 86 x117y129 SB_DRIVE plane 10,9
48  // 87 x117y129 SB_BIG plane 10
12  // 88 x117y129 SB_BIG plane 10
48  // 89 x117y129 SB_BIG plane 11
12  // 90 x117y129 SB_BIG plane 11
00  // 91 x117y129 SB_DRIVE plane 12,11
48  // 92 x117y129 SB_BIG plane 12
12  // 93 x117y129 SB_BIG plane 12
A8  // 94 x118y130 SB_SML plane 1
82  // 95 x118y130 SB_SML plane 2,1
2A  // 96 x118y130 SB_SML plane 2
A8  // 97 x118y130 SB_SML plane 3
82  // 98 x118y130 SB_SML plane 4,3
2A  // 99 x118y130 SB_SML plane 4
A8  // 100 x118y130 SB_SML plane 5
82  // 101 x118y130 SB_SML plane 6,5
2A  // 102 x118y130 SB_SML plane 6
A8  // 103 x118y130 SB_SML plane 7
82  // 104 x118y130 SB_SML plane 8,7
2A  // 105 x118y130 SB_SML plane 8
A8  // 106 x118y130 SB_SML plane 9
82  // 107 x118y130 SB_SML plane 10,9
2A  // 108 x118y130 SB_SML plane 10
A8  // 109 x118y130 SB_SML plane 11
82  // 110 x118y130 SB_SML plane 12,11
2A  // 111 x118y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5438     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
41 // y_sel: 129
51 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5440
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x119y131
00  // 14 top_edge_EN1 at x119y131
00  // 15 top_edge_EN2 at x119y131
00  // 16 top_edge_EN0 at x120y131
00  // 17 top_edge_EN1 at x120y131
00  // 18 top_edge_EN2 at x120y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x120y130 SB_BIG plane 1
12  // 65 x120y130 SB_BIG plane 1
00  // 66 x120y130 SB_DRIVE plane 2,1
48  // 67 x120y130 SB_BIG plane 2
12  // 68 x120y130 SB_BIG plane 2
48  // 69 x120y130 SB_BIG plane 3
12  // 70 x120y130 SB_BIG plane 3
00  // 71 x120y130 SB_DRIVE plane 4,3
48  // 72 x120y130 SB_BIG plane 4
12  // 73 x120y130 SB_BIG plane 4
48  // 74 x120y130 SB_BIG plane 5
12  // 75 x120y130 SB_BIG plane 5
00  // 76 x120y130 SB_DRIVE plane 6,5
48  // 77 x120y130 SB_BIG plane 6
12  // 78 x120y130 SB_BIG plane 6
48  // 79 x120y130 SB_BIG plane 7
12  // 80 x120y130 SB_BIG plane 7
00  // 81 x120y130 SB_DRIVE plane 8,7
48  // 82 x120y130 SB_BIG plane 8
12  // 83 x120y130 SB_BIG plane 8
48  // 84 x120y130 SB_BIG plane 9
12  // 85 x120y130 SB_BIG plane 9
00  // 86 x120y130 SB_DRIVE plane 10,9
48  // 87 x120y130 SB_BIG plane 10
12  // 88 x120y130 SB_BIG plane 10
48  // 89 x120y130 SB_BIG plane 11
12  // 90 x120y130 SB_BIG plane 11
00  // 91 x120y130 SB_DRIVE plane 12,11
48  // 92 x120y130 SB_BIG plane 12
12  // 93 x120y130 SB_BIG plane 12
A8  // 94 x119y129 SB_SML plane 1
82  // 95 x119y129 SB_SML plane 2,1
2A  // 96 x119y129 SB_SML plane 2
A8  // 97 x119y129 SB_SML plane 3
82  // 98 x119y129 SB_SML plane 4,3
2A  // 99 x119y129 SB_SML plane 4
A8  // 100 x119y129 SB_SML plane 5
82  // 101 x119y129 SB_SML plane 6,5
2A  // 102 x119y129 SB_SML plane 6
A8  // 103 x119y129 SB_SML plane 7
82  // 104 x119y129 SB_SML plane 8,7
2A  // 105 x119y129 SB_SML plane 8
A8  // 106 x119y129 SB_SML plane 9
82  // 107 x119y129 SB_SML plane 10,9
2A  // 108 x119y129 SB_SML plane 10
A8  // 109 x119y129 SB_SML plane 11
82  // 110 x119y129 SB_SML plane 12,11
2A  // 111 x119y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 54B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
41 // y_sel: 129
89 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 54BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x121y131
00  // 14 top_edge_EN1 at x121y131
00  // 15 top_edge_EN2 at x121y131
00  // 16 top_edge_EN0 at x122y131
00  // 17 top_edge_EN1 at x122y131
00  // 18 top_edge_EN2 at x122y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x121y129 SB_BIG plane 1
12  // 65 x121y129 SB_BIG plane 1
00  // 66 x121y129 SB_DRIVE plane 2,1
48  // 67 x121y129 SB_BIG plane 2
12  // 68 x121y129 SB_BIG plane 2
48  // 69 x121y129 SB_BIG plane 3
12  // 70 x121y129 SB_BIG plane 3
00  // 71 x121y129 SB_DRIVE plane 4,3
48  // 72 x121y129 SB_BIG plane 4
12  // 73 x121y129 SB_BIG plane 4
48  // 74 x121y129 SB_BIG plane 5
12  // 75 x121y129 SB_BIG plane 5
00  // 76 x121y129 SB_DRIVE plane 6,5
48  // 77 x121y129 SB_BIG plane 6
12  // 78 x121y129 SB_BIG plane 6
48  // 79 x121y129 SB_BIG plane 7
12  // 80 x121y129 SB_BIG plane 7
00  // 81 x121y129 SB_DRIVE plane 8,7
48  // 82 x121y129 SB_BIG plane 8
12  // 83 x121y129 SB_BIG plane 8
48  // 84 x121y129 SB_BIG plane 9
12  // 85 x121y129 SB_BIG plane 9
00  // 86 x121y129 SB_DRIVE plane 10,9
48  // 87 x121y129 SB_BIG plane 10
12  // 88 x121y129 SB_BIG plane 10
48  // 89 x121y129 SB_BIG plane 11
12  // 90 x121y129 SB_BIG plane 11
00  // 91 x121y129 SB_DRIVE plane 12,11
48  // 92 x121y129 SB_BIG plane 12
12  // 93 x121y129 SB_BIG plane 12
A8  // 94 x122y130 SB_SML plane 1
82  // 95 x122y130 SB_SML plane 2,1
2A  // 96 x122y130 SB_SML plane 2
A8  // 97 x122y130 SB_SML plane 3
82  // 98 x122y130 SB_SML plane 4,3
2A  // 99 x122y130 SB_SML plane 4
A8  // 100 x122y130 SB_SML plane 5
82  // 101 x122y130 SB_SML plane 6,5
2A  // 102 x122y130 SB_SML plane 6
A8  // 103 x122y130 SB_SML plane 7
82  // 104 x122y130 SB_SML plane 8,7
2A  // 105 x122y130 SB_SML plane 8
A8  // 106 x122y130 SB_SML plane 9
82  // 107 x122y130 SB_SML plane 10,9
2A  // 108 x122y130 SB_SML plane 10
A8  // 109 x122y130 SB_SML plane 11
82  // 110 x122y130 SB_SML plane 12,11
2A  // 111 x122y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5534     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
41 // y_sel: 129
E1 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 553C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x123y131
00  // 14 top_edge_EN1 at x123y131
00  // 15 top_edge_EN2 at x123y131
00  // 16 top_edge_EN0 at x124y131
00  // 17 top_edge_EN1 at x124y131
00  // 18 top_edge_EN2 at x124y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x124y130 SB_BIG plane 1
12  // 65 x124y130 SB_BIG plane 1
00  // 66 x124y130 SB_DRIVE plane 2,1
48  // 67 x124y130 SB_BIG plane 2
12  // 68 x124y130 SB_BIG plane 2
48  // 69 x124y130 SB_BIG plane 3
12  // 70 x124y130 SB_BIG plane 3
00  // 71 x124y130 SB_DRIVE plane 4,3
48  // 72 x124y130 SB_BIG plane 4
12  // 73 x124y130 SB_BIG plane 4
48  // 74 x124y130 SB_BIG plane 5
12  // 75 x124y130 SB_BIG plane 5
00  // 76 x124y130 SB_DRIVE plane 6,5
48  // 77 x124y130 SB_BIG plane 6
12  // 78 x124y130 SB_BIG plane 6
48  // 79 x124y130 SB_BIG plane 7
12  // 80 x124y130 SB_BIG plane 7
00  // 81 x124y130 SB_DRIVE plane 8,7
48  // 82 x124y130 SB_BIG plane 8
12  // 83 x124y130 SB_BIG plane 8
48  // 84 x124y130 SB_BIG plane 9
12  // 85 x124y130 SB_BIG plane 9
00  // 86 x124y130 SB_DRIVE plane 10,9
48  // 87 x124y130 SB_BIG plane 10
12  // 88 x124y130 SB_BIG plane 10
48  // 89 x124y130 SB_BIG plane 11
12  // 90 x124y130 SB_BIG plane 11
00  // 91 x124y130 SB_DRIVE plane 12,11
48  // 92 x124y130 SB_BIG plane 12
12  // 93 x124y130 SB_BIG plane 12
A8  // 94 x123y129 SB_SML plane 1
82  // 95 x123y129 SB_SML plane 2,1
2A  // 96 x123y129 SB_SML plane 2
A8  // 97 x123y129 SB_SML plane 3
82  // 98 x123y129 SB_SML plane 4,3
2A  // 99 x123y129 SB_SML plane 4
A8  // 100 x123y129 SB_SML plane 5
82  // 101 x123y129 SB_SML plane 6,5
2A  // 102 x123y129 SB_SML plane 6
A8  // 103 x123y129 SB_SML plane 7
82  // 104 x123y129 SB_SML plane 8,7
2A  // 105 x123y129 SB_SML plane 8
A8  // 106 x123y129 SB_SML plane 9
82  // 107 x123y129 SB_SML plane 10,9
2A  // 108 x123y129 SB_SML plane 10
A8  // 109 x123y129 SB_SML plane 11
82  // 110 x123y129 SB_SML plane 12,11
2A  // 111 x123y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 55B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
41 // y_sel: 129
39 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 55BA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x125y131
00  // 14 top_edge_EN1 at x125y131
00  // 15 top_edge_EN2 at x125y131
00  // 16 top_edge_EN0 at x126y131
00  // 17 top_edge_EN1 at x126y131
00  // 18 top_edge_EN2 at x126y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x125y129 SB_BIG plane 1
12  // 65 x125y129 SB_BIG plane 1
00  // 66 x125y129 SB_DRIVE plane 2,1
48  // 67 x125y129 SB_BIG plane 2
12  // 68 x125y129 SB_BIG plane 2
48  // 69 x125y129 SB_BIG plane 3
12  // 70 x125y129 SB_BIG plane 3
00  // 71 x125y129 SB_DRIVE plane 4,3
48  // 72 x125y129 SB_BIG plane 4
12  // 73 x125y129 SB_BIG plane 4
48  // 74 x125y129 SB_BIG plane 5
12  // 75 x125y129 SB_BIG plane 5
00  // 76 x125y129 SB_DRIVE plane 6,5
48  // 77 x125y129 SB_BIG plane 6
12  // 78 x125y129 SB_BIG plane 6
48  // 79 x125y129 SB_BIG plane 7
12  // 80 x125y129 SB_BIG plane 7
00  // 81 x125y129 SB_DRIVE plane 8,7
48  // 82 x125y129 SB_BIG plane 8
12  // 83 x125y129 SB_BIG plane 8
48  // 84 x125y129 SB_BIG plane 9
12  // 85 x125y129 SB_BIG plane 9
00  // 86 x125y129 SB_DRIVE plane 10,9
48  // 87 x125y129 SB_BIG plane 10
12  // 88 x125y129 SB_BIG plane 10
48  // 89 x125y129 SB_BIG plane 11
12  // 90 x125y129 SB_BIG plane 11
00  // 91 x125y129 SB_DRIVE plane 12,11
48  // 92 x125y129 SB_BIG plane 12
12  // 93 x125y129 SB_BIG plane 12
A8  // 94 x126y130 SB_SML plane 1
82  // 95 x126y130 SB_SML plane 2,1
2A  // 96 x126y130 SB_SML plane 2
A8  // 97 x126y130 SB_SML plane 3
82  // 98 x126y130 SB_SML plane 4,3
2A  // 99 x126y130 SB_SML plane 4
A8  // 100 x126y130 SB_SML plane 5
82  // 101 x126y130 SB_SML plane 6,5
2A  // 102 x126y130 SB_SML plane 6
A8  // 103 x126y130 SB_SML plane 7
82  // 104 x126y130 SB_SML plane 8,7
2A  // 105 x126y130 SB_SML plane 8
A8  // 106 x126y130 SB_SML plane 9
82  // 107 x126y130 SB_SML plane 10,9
2A  // 108 x126y130 SB_SML plane 10
A8  // 109 x126y130 SB_SML plane 11
82  // 110 x126y130 SB_SML plane 12,11
2A  // 111 x126y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5630     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
41 // y_sel: 129
35 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5638
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x127y131
00  // 14 top_edge_EN1 at x127y131
00  // 15 top_edge_EN2 at x127y131
00  // 16 top_edge_EN0 at x128y131
00  // 17 top_edge_EN1 at x128y131
00  // 18 top_edge_EN2 at x128y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x128y130 SB_BIG plane 1
12  // 65 x128y130 SB_BIG plane 1
00  // 66 x128y130 SB_DRIVE plane 2,1
48  // 67 x128y130 SB_BIG plane 2
12  // 68 x128y130 SB_BIG plane 2
48  // 69 x128y130 SB_BIG plane 3
12  // 70 x128y130 SB_BIG plane 3
00  // 71 x128y130 SB_DRIVE plane 4,3
48  // 72 x128y130 SB_BIG plane 4
12  // 73 x128y130 SB_BIG plane 4
48  // 74 x128y130 SB_BIG plane 5
12  // 75 x128y130 SB_BIG plane 5
00  // 76 x128y130 SB_DRIVE plane 6,5
48  // 77 x128y130 SB_BIG plane 6
12  // 78 x128y130 SB_BIG plane 6
48  // 79 x128y130 SB_BIG plane 7
12  // 80 x128y130 SB_BIG plane 7
00  // 81 x128y130 SB_DRIVE plane 8,7
48  // 82 x128y130 SB_BIG plane 8
12  // 83 x128y130 SB_BIG plane 8
48  // 84 x128y130 SB_BIG plane 9
12  // 85 x128y130 SB_BIG plane 9
00  // 86 x128y130 SB_DRIVE plane 10,9
48  // 87 x128y130 SB_BIG plane 10
12  // 88 x128y130 SB_BIG plane 10
48  // 89 x128y130 SB_BIG plane 11
12  // 90 x128y130 SB_BIG plane 11
00  // 91 x128y130 SB_DRIVE plane 12,11
48  // 92 x128y130 SB_BIG plane 12
12  // 93 x128y130 SB_BIG plane 12
A8  // 94 x127y129 SB_SML plane 1
82  // 95 x127y129 SB_SML plane 2,1
2A  // 96 x127y129 SB_SML plane 2
A8  // 97 x127y129 SB_SML plane 3
82  // 98 x127y129 SB_SML plane 4,3
2A  // 99 x127y129 SB_SML plane 4
A8  // 100 x127y129 SB_SML plane 5
82  // 101 x127y129 SB_SML plane 6,5
2A  // 102 x127y129 SB_SML plane 6
A8  // 103 x127y129 SB_SML plane 7
82  // 104 x127y129 SB_SML plane 8,7
2A  // 105 x127y129 SB_SML plane 8
A8  // 106 x127y129 SB_SML plane 9
82  // 107 x127y129 SB_SML plane 10,9
2A  // 108 x127y129 SB_SML plane 10
A8  // 109 x127y129 SB_SML plane 11
82  // 110 x127y129 SB_SML plane 12,11
2A  // 111 x127y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 56AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
41 // y_sel: 129
ED // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 56B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x129y131
00  // 14 top_edge_EN1 at x129y131
00  // 15 top_edge_EN2 at x129y131
00  // 16 top_edge_EN0 at x130y131
00  // 17 top_edge_EN1 at x130y131
00  // 18 top_edge_EN2 at x130y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x129y129 SB_BIG plane 1
12  // 65 x129y129 SB_BIG plane 1
00  // 66 x129y129 SB_DRIVE plane 2,1
48  // 67 x129y129 SB_BIG plane 2
12  // 68 x129y129 SB_BIG plane 2
48  // 69 x129y129 SB_BIG plane 3
12  // 70 x129y129 SB_BIG plane 3
00  // 71 x129y129 SB_DRIVE plane 4,3
48  // 72 x129y129 SB_BIG plane 4
12  // 73 x129y129 SB_BIG plane 4
48  // 74 x129y129 SB_BIG plane 5
12  // 75 x129y129 SB_BIG plane 5
00  // 76 x129y129 SB_DRIVE plane 6,5
48  // 77 x129y129 SB_BIG plane 6
12  // 78 x129y129 SB_BIG plane 6
48  // 79 x129y129 SB_BIG plane 7
12  // 80 x129y129 SB_BIG plane 7
00  // 81 x129y129 SB_DRIVE plane 8,7
48  // 82 x129y129 SB_BIG plane 8
12  // 83 x129y129 SB_BIG plane 8
48  // 84 x129y129 SB_BIG plane 9
12  // 85 x129y129 SB_BIG plane 9
00  // 86 x129y129 SB_DRIVE plane 10,9
48  // 87 x129y129 SB_BIG plane 10
12  // 88 x129y129 SB_BIG plane 10
48  // 89 x129y129 SB_BIG plane 11
12  // 90 x129y129 SB_BIG plane 11
00  // 91 x129y129 SB_DRIVE plane 12,11
48  // 92 x129y129 SB_BIG plane 12
12  // 93 x129y129 SB_BIG plane 12
A8  // 94 x130y130 SB_SML plane 1
82  // 95 x130y130 SB_SML plane 2,1
2A  // 96 x130y130 SB_SML plane 2
A8  // 97 x130y130 SB_SML plane 3
82  // 98 x130y130 SB_SML plane 4,3
2A  // 99 x130y130 SB_SML plane 4
A8  // 100 x130y130 SB_SML plane 5
82  // 101 x130y130 SB_SML plane 6,5
2A  // 102 x130y130 SB_SML plane 6
A8  // 103 x130y130 SB_SML plane 7
82  // 104 x130y130 SB_SML plane 8,7
2A  // 105 x130y130 SB_SML plane 8
A8  // 106 x130y130 SB_SML plane 9
82  // 107 x130y130 SB_SML plane 10,9
2A  // 108 x130y130 SB_SML plane 10
A8  // 109 x130y130 SB_SML plane 11
82  // 110 x130y130 SB_SML plane 12,11
2A  // 111 x130y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 572C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
41 // y_sel: 129
85 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5734
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x131y131
00  // 14 top_edge_EN1 at x131y131
00  // 15 top_edge_EN2 at x131y131
00  // 16 top_edge_EN0 at x132y131
00  // 17 top_edge_EN1 at x132y131
00  // 18 top_edge_EN2 at x132y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x132y130 SB_BIG plane 1
12  // 65 x132y130 SB_BIG plane 1
00  // 66 x132y130 SB_DRIVE plane 2,1
48  // 67 x132y130 SB_BIG plane 2
12  // 68 x132y130 SB_BIG plane 2
48  // 69 x132y130 SB_BIG plane 3
12  // 70 x132y130 SB_BIG plane 3
00  // 71 x132y130 SB_DRIVE plane 4,3
48  // 72 x132y130 SB_BIG plane 4
12  // 73 x132y130 SB_BIG plane 4
48  // 74 x132y130 SB_BIG plane 5
12  // 75 x132y130 SB_BIG plane 5
00  // 76 x132y130 SB_DRIVE plane 6,5
48  // 77 x132y130 SB_BIG plane 6
12  // 78 x132y130 SB_BIG plane 6
48  // 79 x132y130 SB_BIG plane 7
12  // 80 x132y130 SB_BIG plane 7
00  // 81 x132y130 SB_DRIVE plane 8,7
48  // 82 x132y130 SB_BIG plane 8
12  // 83 x132y130 SB_BIG plane 8
48  // 84 x132y130 SB_BIG plane 9
12  // 85 x132y130 SB_BIG plane 9
00  // 86 x132y130 SB_DRIVE plane 10,9
48  // 87 x132y130 SB_BIG plane 10
12  // 88 x132y130 SB_BIG plane 10
48  // 89 x132y130 SB_BIG plane 11
12  // 90 x132y130 SB_BIG plane 11
00  // 91 x132y130 SB_DRIVE plane 12,11
48  // 92 x132y130 SB_BIG plane 12
12  // 93 x132y130 SB_BIG plane 12
A8  // 94 x131y129 SB_SML plane 1
82  // 95 x131y129 SB_SML plane 2,1
2A  // 96 x131y129 SB_SML plane 2
A8  // 97 x131y129 SB_SML plane 3
82  // 98 x131y129 SB_SML plane 4,3
2A  // 99 x131y129 SB_SML plane 4
A8  // 100 x131y129 SB_SML plane 5
82  // 101 x131y129 SB_SML plane 6,5
2A  // 102 x131y129 SB_SML plane 6
A8  // 103 x131y129 SB_SML plane 7
82  // 104 x131y129 SB_SML plane 8,7
2A  // 105 x131y129 SB_SML plane 8
A8  // 106 x131y129 SB_SML plane 9
82  // 107 x131y129 SB_SML plane 10,9
2A  // 108 x131y129 SB_SML plane 10
A8  // 109 x131y129 SB_SML plane 11
82  // 110 x131y129 SB_SML plane 12,11
2A  // 111 x131y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 57AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
41 // y_sel: 129
5D // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 57B2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x133y131
00  // 14 top_edge_EN1 at x133y131
00  // 15 top_edge_EN2 at x133y131
00  // 16 top_edge_EN0 at x134y131
00  // 17 top_edge_EN1 at x134y131
00  // 18 top_edge_EN2 at x134y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x133y129 SB_BIG plane 1
12  // 65 x133y129 SB_BIG plane 1
00  // 66 x133y129 SB_DRIVE plane 2,1
48  // 67 x133y129 SB_BIG plane 2
12  // 68 x133y129 SB_BIG plane 2
48  // 69 x133y129 SB_BIG plane 3
12  // 70 x133y129 SB_BIG plane 3
00  // 71 x133y129 SB_DRIVE plane 4,3
48  // 72 x133y129 SB_BIG plane 4
12  // 73 x133y129 SB_BIG plane 4
48  // 74 x133y129 SB_BIG plane 5
12  // 75 x133y129 SB_BIG plane 5
00  // 76 x133y129 SB_DRIVE plane 6,5
48  // 77 x133y129 SB_BIG plane 6
12  // 78 x133y129 SB_BIG plane 6
48  // 79 x133y129 SB_BIG plane 7
12  // 80 x133y129 SB_BIG plane 7
00  // 81 x133y129 SB_DRIVE plane 8,7
48  // 82 x133y129 SB_BIG plane 8
12  // 83 x133y129 SB_BIG plane 8
48  // 84 x133y129 SB_BIG plane 9
12  // 85 x133y129 SB_BIG plane 9
00  // 86 x133y129 SB_DRIVE plane 10,9
48  // 87 x133y129 SB_BIG plane 10
12  // 88 x133y129 SB_BIG plane 10
48  // 89 x133y129 SB_BIG plane 11
12  // 90 x133y129 SB_BIG plane 11
00  // 91 x133y129 SB_DRIVE plane 12,11
48  // 92 x133y129 SB_BIG plane 12
12  // 93 x133y129 SB_BIG plane 12
A8  // 94 x134y130 SB_SML plane 1
82  // 95 x134y130 SB_SML plane 2,1
2A  // 96 x134y130 SB_SML plane 2
A8  // 97 x134y130 SB_SML plane 3
82  // 98 x134y130 SB_SML plane 4,3
2A  // 99 x134y130 SB_SML plane 4
A8  // 100 x134y130 SB_SML plane 5
82  // 101 x134y130 SB_SML plane 6,5
2A  // 102 x134y130 SB_SML plane 6
A8  // 103 x134y130 SB_SML plane 7
82  // 104 x134y130 SB_SML plane 8,7
2A  // 105 x134y130 SB_SML plane 8
A8  // 106 x134y130 SB_SML plane 9
82  // 107 x134y130 SB_SML plane 10,9
2A  // 108 x134y130 SB_SML plane 10
A8  // 109 x134y130 SB_SML plane 11
82  // 110 x134y130 SB_SML plane 12,11
2A  // 111 x134y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5828     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
41 // y_sel: 129
55 // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5830
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x135y131
00  // 14 top_edge_EN1 at x135y131
00  // 15 top_edge_EN2 at x135y131
00  // 16 top_edge_EN0 at x136y131
00  // 17 top_edge_EN1 at x136y131
00  // 18 top_edge_EN2 at x136y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x136y130 SB_BIG plane 1
12  // 65 x136y130 SB_BIG plane 1
00  // 66 x136y130 SB_DRIVE plane 2,1
48  // 67 x136y130 SB_BIG plane 2
12  // 68 x136y130 SB_BIG plane 2
48  // 69 x136y130 SB_BIG plane 3
12  // 70 x136y130 SB_BIG plane 3
00  // 71 x136y130 SB_DRIVE plane 4,3
48  // 72 x136y130 SB_BIG plane 4
12  // 73 x136y130 SB_BIG plane 4
48  // 74 x136y130 SB_BIG plane 5
12  // 75 x136y130 SB_BIG plane 5
00  // 76 x136y130 SB_DRIVE plane 6,5
48  // 77 x136y130 SB_BIG plane 6
12  // 78 x136y130 SB_BIG plane 6
48  // 79 x136y130 SB_BIG plane 7
12  // 80 x136y130 SB_BIG plane 7
00  // 81 x136y130 SB_DRIVE plane 8,7
48  // 82 x136y130 SB_BIG plane 8
12  // 83 x136y130 SB_BIG plane 8
48  // 84 x136y130 SB_BIG plane 9
12  // 85 x136y130 SB_BIG plane 9
00  // 86 x136y130 SB_DRIVE plane 10,9
48  // 87 x136y130 SB_BIG plane 10
12  // 88 x136y130 SB_BIG plane 10
48  // 89 x136y130 SB_BIG plane 11
12  // 90 x136y130 SB_BIG plane 11
00  // 91 x136y130 SB_DRIVE plane 12,11
48  // 92 x136y130 SB_BIG plane 12
12  // 93 x136y130 SB_BIG plane 12
A8  // 94 x135y129 SB_SML plane 1
82  // 95 x135y129 SB_SML plane 2,1
2A  // 96 x135y129 SB_SML plane 2
A8  // 97 x135y129 SB_SML plane 3
82  // 98 x135y129 SB_SML plane 4,3
2A  // 99 x135y129 SB_SML plane 4
A8  // 100 x135y129 SB_SML plane 5
82  // 101 x135y129 SB_SML plane 6,5
2A  // 102 x135y129 SB_SML plane 6
A8  // 103 x135y129 SB_SML plane 7
82  // 104 x135y129 SB_SML plane 8,7
2A  // 105 x135y129 SB_SML plane 8
A8  // 106 x135y129 SB_SML plane 9
82  // 107 x135y129 SB_SML plane 10,9
2A  // 108 x135y129 SB_SML plane 10
A8  // 109 x135y129 SB_SML plane 11
82  // 110 x135y129 SB_SML plane 12,11
2A  // 111 x135y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 58A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
41 // y_sel: 129
8D // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 58AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x137y131
00  // 14 top_edge_EN1 at x137y131
00  // 15 top_edge_EN2 at x137y131
00  // 16 top_edge_EN0 at x138y131
00  // 17 top_edge_EN1 at x138y131
00  // 18 top_edge_EN2 at x138y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x137y129 SB_BIG plane 1
12  // 65 x137y129 SB_BIG plane 1
00  // 66 x137y129 SB_DRIVE plane 2,1
48  // 67 x137y129 SB_BIG plane 2
12  // 68 x137y129 SB_BIG plane 2
48  // 69 x137y129 SB_BIG plane 3
12  // 70 x137y129 SB_BIG plane 3
00  // 71 x137y129 SB_DRIVE plane 4,3
48  // 72 x137y129 SB_BIG plane 4
12  // 73 x137y129 SB_BIG plane 4
48  // 74 x137y129 SB_BIG plane 5
12  // 75 x137y129 SB_BIG plane 5
00  // 76 x137y129 SB_DRIVE plane 6,5
48  // 77 x137y129 SB_BIG plane 6
12  // 78 x137y129 SB_BIG plane 6
48  // 79 x137y129 SB_BIG plane 7
12  // 80 x137y129 SB_BIG plane 7
00  // 81 x137y129 SB_DRIVE plane 8,7
48  // 82 x137y129 SB_BIG plane 8
12  // 83 x137y129 SB_BIG plane 8
48  // 84 x137y129 SB_BIG plane 9
12  // 85 x137y129 SB_BIG plane 9
00  // 86 x137y129 SB_DRIVE plane 10,9
48  // 87 x137y129 SB_BIG plane 10
12  // 88 x137y129 SB_BIG plane 10
48  // 89 x137y129 SB_BIG plane 11
12  // 90 x137y129 SB_BIG plane 11
00  // 91 x137y129 SB_DRIVE plane 12,11
48  // 92 x137y129 SB_BIG plane 12
12  // 93 x137y129 SB_BIG plane 12
A8  // 94 x138y130 SB_SML plane 1
82  // 95 x138y130 SB_SML plane 2,1
2A  // 96 x138y130 SB_SML plane 2
A8  // 97 x138y130 SB_SML plane 3
82  // 98 x138y130 SB_SML plane 4,3
2A  // 99 x138y130 SB_SML plane 4
A8  // 100 x138y130 SB_SML plane 5
82  // 101 x138y130 SB_SML plane 6,5
2A  // 102 x138y130 SB_SML plane 6
A8  // 103 x138y130 SB_SML plane 7
82  // 104 x138y130 SB_SML plane 8,7
2A  // 105 x138y130 SB_SML plane 8
A8  // 106 x138y130 SB_SML plane 9
82  // 107 x138y130 SB_SML plane 10,9
2A  // 108 x138y130 SB_SML plane 10
A8  // 109 x138y130 SB_SML plane 11
82  // 110 x138y130 SB_SML plane 12,11
2A  // 111 x138y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5924     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
41 // y_sel: 129
E5 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 592C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x139y131
00  // 14 top_edge_EN1 at x139y131
00  // 15 top_edge_EN2 at x139y131
00  // 16 top_edge_EN0 at x140y131
00  // 17 top_edge_EN1 at x140y131
00  // 18 top_edge_EN2 at x140y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x140y130 SB_BIG plane 1
12  // 65 x140y130 SB_BIG plane 1
00  // 66 x140y130 SB_DRIVE plane 2,1
48  // 67 x140y130 SB_BIG plane 2
12  // 68 x140y130 SB_BIG plane 2
48  // 69 x140y130 SB_BIG plane 3
12  // 70 x140y130 SB_BIG plane 3
00  // 71 x140y130 SB_DRIVE plane 4,3
48  // 72 x140y130 SB_BIG plane 4
12  // 73 x140y130 SB_BIG plane 4
48  // 74 x140y130 SB_BIG plane 5
12  // 75 x140y130 SB_BIG plane 5
00  // 76 x140y130 SB_DRIVE plane 6,5
48  // 77 x140y130 SB_BIG plane 6
12  // 78 x140y130 SB_BIG plane 6
48  // 79 x140y130 SB_BIG plane 7
12  // 80 x140y130 SB_BIG plane 7
00  // 81 x140y130 SB_DRIVE plane 8,7
48  // 82 x140y130 SB_BIG plane 8
12  // 83 x140y130 SB_BIG plane 8
48  // 84 x140y130 SB_BIG plane 9
12  // 85 x140y130 SB_BIG plane 9
00  // 86 x140y130 SB_DRIVE plane 10,9
48  // 87 x140y130 SB_BIG plane 10
12  // 88 x140y130 SB_BIG plane 10
48  // 89 x140y130 SB_BIG plane 11
12  // 90 x140y130 SB_BIG plane 11
00  // 91 x140y130 SB_DRIVE plane 12,11
48  // 92 x140y130 SB_BIG plane 12
12  // 93 x140y130 SB_BIG plane 12
A8  // 94 x139y129 SB_SML plane 1
82  // 95 x139y129 SB_SML plane 2,1
2A  // 96 x139y129 SB_SML plane 2
A8  // 97 x139y129 SB_SML plane 3
82  // 98 x139y129 SB_SML plane 4,3
2A  // 99 x139y129 SB_SML plane 4
A8  // 100 x139y129 SB_SML plane 5
82  // 101 x139y129 SB_SML plane 6,5
2A  // 102 x139y129 SB_SML plane 6
A8  // 103 x139y129 SB_SML plane 7
82  // 104 x139y129 SB_SML plane 8,7
2A  // 105 x139y129 SB_SML plane 8
A8  // 106 x139y129 SB_SML plane 9
82  // 107 x139y129 SB_SML plane 10,9
2A  // 108 x139y129 SB_SML plane 10
A8  // 109 x139y129 SB_SML plane 11
82  // 110 x139y129 SB_SML plane 12,11
2A  // 111 x139y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 59A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
41 // y_sel: 129
3D // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 59AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x141y131
00  // 14 top_edge_EN1 at x141y131
00  // 15 top_edge_EN2 at x141y131
00  // 16 top_edge_EN0 at x142y131
00  // 17 top_edge_EN1 at x142y131
00  // 18 top_edge_EN2 at x142y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x141y129 SB_BIG plane 1
12  // 65 x141y129 SB_BIG plane 1
00  // 66 x141y129 SB_DRIVE plane 2,1
48  // 67 x141y129 SB_BIG plane 2
12  // 68 x141y129 SB_BIG plane 2
48  // 69 x141y129 SB_BIG plane 3
12  // 70 x141y129 SB_BIG plane 3
00  // 71 x141y129 SB_DRIVE plane 4,3
48  // 72 x141y129 SB_BIG plane 4
12  // 73 x141y129 SB_BIG plane 4
48  // 74 x141y129 SB_BIG plane 5
12  // 75 x141y129 SB_BIG plane 5
00  // 76 x141y129 SB_DRIVE plane 6,5
48  // 77 x141y129 SB_BIG plane 6
12  // 78 x141y129 SB_BIG plane 6
48  // 79 x141y129 SB_BIG plane 7
12  // 80 x141y129 SB_BIG plane 7
00  // 81 x141y129 SB_DRIVE plane 8,7
48  // 82 x141y129 SB_BIG plane 8
12  // 83 x141y129 SB_BIG plane 8
48  // 84 x141y129 SB_BIG plane 9
12  // 85 x141y129 SB_BIG plane 9
00  // 86 x141y129 SB_DRIVE plane 10,9
48  // 87 x141y129 SB_BIG plane 10
12  // 88 x141y129 SB_BIG plane 10
48  // 89 x141y129 SB_BIG plane 11
12  // 90 x141y129 SB_BIG plane 11
00  // 91 x141y129 SB_DRIVE plane 12,11
48  // 92 x141y129 SB_BIG plane 12
12  // 93 x141y129 SB_BIG plane 12
A8  // 94 x142y130 SB_SML plane 1
82  // 95 x142y130 SB_SML plane 2,1
2A  // 96 x142y130 SB_SML plane 2
A8  // 97 x142y130 SB_SML plane 3
82  // 98 x142y130 SB_SML plane 4,3
2A  // 99 x142y130 SB_SML plane 4
A8  // 100 x142y130 SB_SML plane 5
82  // 101 x142y130 SB_SML plane 6,5
2A  // 102 x142y130 SB_SML plane 6
A8  // 103 x142y130 SB_SML plane 7
82  // 104 x142y130 SB_SML plane 8,7
2A  // 105 x142y130 SB_SML plane 8
A8  // 106 x142y130 SB_SML plane 9
82  // 107 x142y130 SB_SML plane 10,9
2A  // 108 x142y130 SB_SML plane 10
A8  // 109 x142y130 SB_SML plane 11
82  // 110 x142y130 SB_SML plane 12,11
2A  // 111 x142y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5A20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
41 // y_sel: 129
F5 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5A28
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x143y131
00  // 14 top_edge_EN1 at x143y131
00  // 15 top_edge_EN2 at x143y131
00  // 16 top_edge_EN0 at x144y131
00  // 17 top_edge_EN1 at x144y131
00  // 18 top_edge_EN2 at x144y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x144y130 SB_BIG plane 1
12  // 65 x144y130 SB_BIG plane 1
00  // 66 x144y130 SB_DRIVE plane 2,1
48  // 67 x144y130 SB_BIG plane 2
12  // 68 x144y130 SB_BIG plane 2
48  // 69 x144y130 SB_BIG plane 3
12  // 70 x144y130 SB_BIG plane 3
00  // 71 x144y130 SB_DRIVE plane 4,3
48  // 72 x144y130 SB_BIG plane 4
12  // 73 x144y130 SB_BIG plane 4
48  // 74 x144y130 SB_BIG plane 5
12  // 75 x144y130 SB_BIG plane 5
00  // 76 x144y130 SB_DRIVE plane 6,5
48  // 77 x144y130 SB_BIG plane 6
12  // 78 x144y130 SB_BIG plane 6
48  // 79 x144y130 SB_BIG plane 7
12  // 80 x144y130 SB_BIG plane 7
00  // 81 x144y130 SB_DRIVE plane 8,7
48  // 82 x144y130 SB_BIG plane 8
12  // 83 x144y130 SB_BIG plane 8
48  // 84 x144y130 SB_BIG plane 9
12  // 85 x144y130 SB_BIG plane 9
00  // 86 x144y130 SB_DRIVE plane 10,9
48  // 87 x144y130 SB_BIG plane 10
12  // 88 x144y130 SB_BIG plane 10
48  // 89 x144y130 SB_BIG plane 11
12  // 90 x144y130 SB_BIG plane 11
00  // 91 x144y130 SB_DRIVE plane 12,11
48  // 92 x144y130 SB_BIG plane 12
12  // 93 x144y130 SB_BIG plane 12
A8  // 94 x143y129 SB_SML plane 1
82  // 95 x143y129 SB_SML plane 2,1
2A  // 96 x143y129 SB_SML plane 2
A8  // 97 x143y129 SB_SML plane 3
82  // 98 x143y129 SB_SML plane 4,3
2A  // 99 x143y129 SB_SML plane 4
A8  // 100 x143y129 SB_SML plane 5
82  // 101 x143y129 SB_SML plane 6,5
2A  // 102 x143y129 SB_SML plane 6
A8  // 103 x143y129 SB_SML plane 7
82  // 104 x143y129 SB_SML plane 8,7
2A  // 105 x143y129 SB_SML plane 8
A8  // 106 x143y129 SB_SML plane 9
82  // 107 x143y129 SB_SML plane 10,9
2A  // 108 x143y129 SB_SML plane 10
A8  // 109 x143y129 SB_SML plane 11
82  // 110 x143y129 SB_SML plane 12,11
2A  // 111 x143y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5A9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
41 // y_sel: 129
2D // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5AA6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x145y131
00  // 14 top_edge_EN1 at x145y131
00  // 15 top_edge_EN2 at x145y131
00  // 16 top_edge_EN0 at x146y131
00  // 17 top_edge_EN1 at x146y131
00  // 18 top_edge_EN2 at x146y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x145y129 SB_BIG plane 1
12  // 65 x145y129 SB_BIG plane 1
00  // 66 x145y129 SB_DRIVE plane 2,1
48  // 67 x145y129 SB_BIG plane 2
12  // 68 x145y129 SB_BIG plane 2
48  // 69 x145y129 SB_BIG plane 3
12  // 70 x145y129 SB_BIG plane 3
00  // 71 x145y129 SB_DRIVE plane 4,3
48  // 72 x145y129 SB_BIG plane 4
12  // 73 x145y129 SB_BIG plane 4
48  // 74 x145y129 SB_BIG plane 5
12  // 75 x145y129 SB_BIG plane 5
00  // 76 x145y129 SB_DRIVE plane 6,5
48  // 77 x145y129 SB_BIG plane 6
12  // 78 x145y129 SB_BIG plane 6
48  // 79 x145y129 SB_BIG plane 7
12  // 80 x145y129 SB_BIG plane 7
00  // 81 x145y129 SB_DRIVE plane 8,7
48  // 82 x145y129 SB_BIG plane 8
12  // 83 x145y129 SB_BIG plane 8
48  // 84 x145y129 SB_BIG plane 9
12  // 85 x145y129 SB_BIG plane 9
00  // 86 x145y129 SB_DRIVE plane 10,9
48  // 87 x145y129 SB_BIG plane 10
12  // 88 x145y129 SB_BIG plane 10
48  // 89 x145y129 SB_BIG plane 11
12  // 90 x145y129 SB_BIG plane 11
00  // 91 x145y129 SB_DRIVE plane 12,11
48  // 92 x145y129 SB_BIG plane 12
12  // 93 x145y129 SB_BIG plane 12
A8  // 94 x146y130 SB_SML plane 1
82  // 95 x146y130 SB_SML plane 2,1
2A  // 96 x146y130 SB_SML plane 2
A8  // 97 x146y130 SB_SML plane 3
82  // 98 x146y130 SB_SML plane 4,3
2A  // 99 x146y130 SB_SML plane 4
A8  // 100 x146y130 SB_SML plane 5
82  // 101 x146y130 SB_SML plane 6,5
2A  // 102 x146y130 SB_SML plane 6
A8  // 103 x146y130 SB_SML plane 7
82  // 104 x146y130 SB_SML plane 8,7
2A  // 105 x146y130 SB_SML plane 8
A8  // 106 x146y130 SB_SML plane 9
82  // 107 x146y130 SB_SML plane 10,9
2A  // 108 x146y130 SB_SML plane 10
A8  // 109 x146y130 SB_SML plane 11
82  // 110 x146y130 SB_SML plane 12,11
2A  // 111 x146y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5B1C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
41 // y_sel: 129
45 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5B24
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x147y131
00  // 14 top_edge_EN1 at x147y131
00  // 15 top_edge_EN2 at x147y131
00  // 16 top_edge_EN0 at x148y131
00  // 17 top_edge_EN1 at x148y131
00  // 18 top_edge_EN2 at x148y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x148y130 SB_BIG plane 1
12  // 65 x148y130 SB_BIG plane 1
00  // 66 x148y130 SB_DRIVE plane 2,1
48  // 67 x148y130 SB_BIG plane 2
12  // 68 x148y130 SB_BIG plane 2
48  // 69 x148y130 SB_BIG plane 3
12  // 70 x148y130 SB_BIG plane 3
00  // 71 x148y130 SB_DRIVE plane 4,3
48  // 72 x148y130 SB_BIG plane 4
12  // 73 x148y130 SB_BIG plane 4
48  // 74 x148y130 SB_BIG plane 5
12  // 75 x148y130 SB_BIG plane 5
00  // 76 x148y130 SB_DRIVE plane 6,5
48  // 77 x148y130 SB_BIG plane 6
12  // 78 x148y130 SB_BIG plane 6
48  // 79 x148y130 SB_BIG plane 7
12  // 80 x148y130 SB_BIG plane 7
00  // 81 x148y130 SB_DRIVE plane 8,7
48  // 82 x148y130 SB_BIG plane 8
12  // 83 x148y130 SB_BIG plane 8
48  // 84 x148y130 SB_BIG plane 9
12  // 85 x148y130 SB_BIG plane 9
00  // 86 x148y130 SB_DRIVE plane 10,9
48  // 87 x148y130 SB_BIG plane 10
12  // 88 x148y130 SB_BIG plane 10
48  // 89 x148y130 SB_BIG plane 11
12  // 90 x148y130 SB_BIG plane 11
00  // 91 x148y130 SB_DRIVE plane 12,11
48  // 92 x148y130 SB_BIG plane 12
12  // 93 x148y130 SB_BIG plane 12
A8  // 94 x147y129 SB_SML plane 1
82  // 95 x147y129 SB_SML plane 2,1
2A  // 96 x147y129 SB_SML plane 2
A8  // 97 x147y129 SB_SML plane 3
82  // 98 x147y129 SB_SML plane 4,3
2A  // 99 x147y129 SB_SML plane 4
A8  // 100 x147y129 SB_SML plane 5
82  // 101 x147y129 SB_SML plane 6,5
2A  // 102 x147y129 SB_SML plane 6
A8  // 103 x147y129 SB_SML plane 7
82  // 104 x147y129 SB_SML plane 8,7
2A  // 105 x147y129 SB_SML plane 8
A8  // 106 x147y129 SB_SML plane 9
82  // 107 x147y129 SB_SML plane 10,9
2A  // 108 x147y129 SB_SML plane 10
A8  // 109 x147y129 SB_SML plane 11
82  // 110 x147y129 SB_SML plane 12,11
2A  // 111 x147y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5B9A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
41 // y_sel: 129
9D // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5BA2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x149y131
00  // 14 top_edge_EN1 at x149y131
00  // 15 top_edge_EN2 at x149y131
00  // 16 top_edge_EN0 at x150y131
00  // 17 top_edge_EN1 at x150y131
00  // 18 top_edge_EN2 at x150y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x149y129 SB_BIG plane 1
12  // 65 x149y129 SB_BIG plane 1
00  // 66 x149y129 SB_DRIVE plane 2,1
48  // 67 x149y129 SB_BIG plane 2
12  // 68 x149y129 SB_BIG plane 2
48  // 69 x149y129 SB_BIG plane 3
12  // 70 x149y129 SB_BIG plane 3
00  // 71 x149y129 SB_DRIVE plane 4,3
48  // 72 x149y129 SB_BIG plane 4
12  // 73 x149y129 SB_BIG plane 4
48  // 74 x149y129 SB_BIG plane 5
12  // 75 x149y129 SB_BIG plane 5
00  // 76 x149y129 SB_DRIVE plane 6,5
48  // 77 x149y129 SB_BIG plane 6
12  // 78 x149y129 SB_BIG plane 6
48  // 79 x149y129 SB_BIG plane 7
12  // 80 x149y129 SB_BIG plane 7
00  // 81 x149y129 SB_DRIVE plane 8,7
48  // 82 x149y129 SB_BIG plane 8
12  // 83 x149y129 SB_BIG plane 8
48  // 84 x149y129 SB_BIG plane 9
12  // 85 x149y129 SB_BIG plane 9
00  // 86 x149y129 SB_DRIVE plane 10,9
48  // 87 x149y129 SB_BIG plane 10
12  // 88 x149y129 SB_BIG plane 10
48  // 89 x149y129 SB_BIG plane 11
12  // 90 x149y129 SB_BIG plane 11
00  // 91 x149y129 SB_DRIVE plane 12,11
48  // 92 x149y129 SB_BIG plane 12
12  // 93 x149y129 SB_BIG plane 12
A8  // 94 x150y130 SB_SML plane 1
82  // 95 x150y130 SB_SML plane 2,1
2A  // 96 x150y130 SB_SML plane 2
A8  // 97 x150y130 SB_SML plane 3
82  // 98 x150y130 SB_SML plane 4,3
2A  // 99 x150y130 SB_SML plane 4
A8  // 100 x150y130 SB_SML plane 5
82  // 101 x150y130 SB_SML plane 6,5
2A  // 102 x150y130 SB_SML plane 6
A8  // 103 x150y130 SB_SML plane 7
82  // 104 x150y130 SB_SML plane 8,7
2A  // 105 x150y130 SB_SML plane 8
A8  // 106 x150y130 SB_SML plane 9
82  // 107 x150y130 SB_SML plane 10,9
2A  // 108 x150y130 SB_SML plane 10
A8  // 109 x150y130 SB_SML plane 11
82  // 110 x150y130 SB_SML plane 12,11
2A  // 111 x150y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5C18     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
41 // y_sel: 129
95 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5C20
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x151y131
00  // 14 top_edge_EN1 at x151y131
00  // 15 top_edge_EN2 at x151y131
00  // 16 top_edge_EN0 at x152y131
00  // 17 top_edge_EN1 at x152y131
00  // 18 top_edge_EN2 at x152y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x152y130 SB_BIG plane 1
12  // 65 x152y130 SB_BIG plane 1
00  // 66 x152y130 SB_DRIVE plane 2,1
48  // 67 x152y130 SB_BIG plane 2
12  // 68 x152y130 SB_BIG plane 2
48  // 69 x152y130 SB_BIG plane 3
12  // 70 x152y130 SB_BIG plane 3
00  // 71 x152y130 SB_DRIVE plane 4,3
48  // 72 x152y130 SB_BIG plane 4
12  // 73 x152y130 SB_BIG plane 4
48  // 74 x152y130 SB_BIG plane 5
12  // 75 x152y130 SB_BIG plane 5
00  // 76 x152y130 SB_DRIVE plane 6,5
48  // 77 x152y130 SB_BIG plane 6
12  // 78 x152y130 SB_BIG plane 6
48  // 79 x152y130 SB_BIG plane 7
12  // 80 x152y130 SB_BIG plane 7
00  // 81 x152y130 SB_DRIVE plane 8,7
48  // 82 x152y130 SB_BIG plane 8
12  // 83 x152y130 SB_BIG plane 8
48  // 84 x152y130 SB_BIG plane 9
12  // 85 x152y130 SB_BIG plane 9
00  // 86 x152y130 SB_DRIVE plane 10,9
48  // 87 x152y130 SB_BIG plane 10
12  // 88 x152y130 SB_BIG plane 10
48  // 89 x152y130 SB_BIG plane 11
12  // 90 x152y130 SB_BIG plane 11
00  // 91 x152y130 SB_DRIVE plane 12,11
48  // 92 x152y130 SB_BIG plane 12
12  // 93 x152y130 SB_BIG plane 12
A8  // 94 x151y129 SB_SML plane 1
82  // 95 x151y129 SB_SML plane 2,1
2A  // 96 x151y129 SB_SML plane 2
A8  // 97 x151y129 SB_SML plane 3
82  // 98 x151y129 SB_SML plane 4,3
2A  // 99 x151y129 SB_SML plane 4
A8  // 100 x151y129 SB_SML plane 5
82  // 101 x151y129 SB_SML plane 6,5
2A  // 102 x151y129 SB_SML plane 6
A8  // 103 x151y129 SB_SML plane 7
82  // 104 x151y129 SB_SML plane 8,7
2A  // 105 x151y129 SB_SML plane 8
A8  // 106 x151y129 SB_SML plane 9
82  // 107 x151y129 SB_SML plane 10,9
2A  // 108 x151y129 SB_SML plane 10
A8  // 109 x151y129 SB_SML plane 11
82  // 110 x151y129 SB_SML plane 12,11
2A  // 111 x151y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5C96     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
41 // y_sel: 129
4D // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5C9E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x153y131
00  // 14 top_edge_EN1 at x153y131
00  // 15 top_edge_EN2 at x153y131
00  // 16 top_edge_EN0 at x154y131
00  // 17 top_edge_EN1 at x154y131
00  // 18 top_edge_EN2 at x154y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x153y129 SB_BIG plane 1
12  // 65 x153y129 SB_BIG plane 1
00  // 66 x153y129 SB_DRIVE plane 2,1
48  // 67 x153y129 SB_BIG plane 2
12  // 68 x153y129 SB_BIG plane 2
48  // 69 x153y129 SB_BIG plane 3
12  // 70 x153y129 SB_BIG plane 3
00  // 71 x153y129 SB_DRIVE plane 4,3
48  // 72 x153y129 SB_BIG plane 4
12  // 73 x153y129 SB_BIG plane 4
48  // 74 x153y129 SB_BIG plane 5
12  // 75 x153y129 SB_BIG plane 5
00  // 76 x153y129 SB_DRIVE plane 6,5
48  // 77 x153y129 SB_BIG plane 6
12  // 78 x153y129 SB_BIG plane 6
48  // 79 x153y129 SB_BIG plane 7
12  // 80 x153y129 SB_BIG plane 7
00  // 81 x153y129 SB_DRIVE plane 8,7
48  // 82 x153y129 SB_BIG plane 8
12  // 83 x153y129 SB_BIG plane 8
48  // 84 x153y129 SB_BIG plane 9
12  // 85 x153y129 SB_BIG plane 9
00  // 86 x153y129 SB_DRIVE plane 10,9
48  // 87 x153y129 SB_BIG plane 10
12  // 88 x153y129 SB_BIG plane 10
48  // 89 x153y129 SB_BIG plane 11
12  // 90 x153y129 SB_BIG plane 11
00  // 91 x153y129 SB_DRIVE plane 12,11
48  // 92 x153y129 SB_BIG plane 12
12  // 93 x153y129 SB_BIG plane 12
A8  // 94 x154y130 SB_SML plane 1
82  // 95 x154y130 SB_SML plane 2,1
2A  // 96 x154y130 SB_SML plane 2
A8  // 97 x154y130 SB_SML plane 3
82  // 98 x154y130 SB_SML plane 4,3
2A  // 99 x154y130 SB_SML plane 4
A8  // 100 x154y130 SB_SML plane 5
82  // 101 x154y130 SB_SML plane 6,5
2A  // 102 x154y130 SB_SML plane 6
A8  // 103 x154y130 SB_SML plane 7
82  // 104 x154y130 SB_SML plane 8,7
2A  // 105 x154y130 SB_SML plane 8
A8  // 106 x154y130 SB_SML plane 9
82  // 107 x154y130 SB_SML plane 10,9
2A  // 108 x154y130 SB_SML plane 10
A8  // 109 x154y130 SB_SML plane 11
82  // 110 x154y130 SB_SML plane 12,11
2A  // 111 x154y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5D14     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
41 // y_sel: 129
25 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5D1C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x155y131
00  // 14 top_edge_EN1 at x155y131
00  // 15 top_edge_EN2 at x155y131
00  // 16 top_edge_EN0 at x156y131
00  // 17 top_edge_EN1 at x156y131
00  // 18 top_edge_EN2 at x156y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x156y130 SB_BIG plane 1
12  // 65 x156y130 SB_BIG plane 1
00  // 66 x156y130 SB_DRIVE plane 2,1
48  // 67 x156y130 SB_BIG plane 2
12  // 68 x156y130 SB_BIG plane 2
48  // 69 x156y130 SB_BIG plane 3
12  // 70 x156y130 SB_BIG plane 3
00  // 71 x156y130 SB_DRIVE plane 4,3
48  // 72 x156y130 SB_BIG plane 4
12  // 73 x156y130 SB_BIG plane 4
48  // 74 x156y130 SB_BIG plane 5
12  // 75 x156y130 SB_BIG plane 5
00  // 76 x156y130 SB_DRIVE plane 6,5
48  // 77 x156y130 SB_BIG plane 6
12  // 78 x156y130 SB_BIG plane 6
48  // 79 x156y130 SB_BIG plane 7
12  // 80 x156y130 SB_BIG plane 7
00  // 81 x156y130 SB_DRIVE plane 8,7
48  // 82 x156y130 SB_BIG plane 8
12  // 83 x156y130 SB_BIG plane 8
48  // 84 x156y130 SB_BIG plane 9
12  // 85 x156y130 SB_BIG plane 9
00  // 86 x156y130 SB_DRIVE plane 10,9
48  // 87 x156y130 SB_BIG plane 10
12  // 88 x156y130 SB_BIG plane 10
48  // 89 x156y130 SB_BIG plane 11
12  // 90 x156y130 SB_BIG plane 11
00  // 91 x156y130 SB_DRIVE plane 12,11
48  // 92 x156y130 SB_BIG plane 12
12  // 93 x156y130 SB_BIG plane 12
A8  // 94 x155y129 SB_SML plane 1
82  // 95 x155y129 SB_SML plane 2,1
2A  // 96 x155y129 SB_SML plane 2
A8  // 97 x155y129 SB_SML plane 3
82  // 98 x155y129 SB_SML plane 4,3
2A  // 99 x155y129 SB_SML plane 4
A8  // 100 x155y129 SB_SML plane 5
82  // 101 x155y129 SB_SML plane 6,5
2A  // 102 x155y129 SB_SML plane 6
A8  // 103 x155y129 SB_SML plane 7
82  // 104 x155y129 SB_SML plane 8,7
2A  // 105 x155y129 SB_SML plane 8
A8  // 106 x155y129 SB_SML plane 9
82  // 107 x155y129 SB_SML plane 10,9
2A  // 108 x155y129 SB_SML plane 10
A8  // 109 x155y129 SB_SML plane 11
82  // 110 x155y129 SB_SML plane 12,11
2A  // 111 x155y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5D92     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
41 // y_sel: 129
FD // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5D9A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x157y131
00  // 14 top_edge_EN1 at x157y131
00  // 15 top_edge_EN2 at x157y131
00  // 16 top_edge_EN0 at x158y131
00  // 17 top_edge_EN1 at x158y131
00  // 18 top_edge_EN2 at x158y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x157y129 SB_BIG plane 1
12  // 65 x157y129 SB_BIG plane 1
00  // 66 x157y129 SB_DRIVE plane 2,1
48  // 67 x157y129 SB_BIG plane 2
12  // 68 x157y129 SB_BIG plane 2
48  // 69 x157y129 SB_BIG plane 3
12  // 70 x157y129 SB_BIG plane 3
00  // 71 x157y129 SB_DRIVE plane 4,3
48  // 72 x157y129 SB_BIG plane 4
12  // 73 x157y129 SB_BIG plane 4
48  // 74 x157y129 SB_BIG plane 5
12  // 75 x157y129 SB_BIG plane 5
00  // 76 x157y129 SB_DRIVE plane 6,5
48  // 77 x157y129 SB_BIG plane 6
12  // 78 x157y129 SB_BIG plane 6
48  // 79 x157y129 SB_BIG plane 7
12  // 80 x157y129 SB_BIG plane 7
00  // 81 x157y129 SB_DRIVE plane 8,7
48  // 82 x157y129 SB_BIG plane 8
12  // 83 x157y129 SB_BIG plane 8
48  // 84 x157y129 SB_BIG plane 9
12  // 85 x157y129 SB_BIG plane 9
00  // 86 x157y129 SB_DRIVE plane 10,9
48  // 87 x157y129 SB_BIG plane 10
12  // 88 x157y129 SB_BIG plane 10
48  // 89 x157y129 SB_BIG plane 11
12  // 90 x157y129 SB_BIG plane 11
00  // 91 x157y129 SB_DRIVE plane 12,11
48  // 92 x157y129 SB_BIG plane 12
12  // 93 x157y129 SB_BIG plane 12
A8  // 94 x158y130 SB_SML plane 1
82  // 95 x158y130 SB_SML plane 2,1
2A  // 96 x158y130 SB_SML plane 2
A8  // 97 x158y130 SB_SML plane 3
82  // 98 x158y130 SB_SML plane 4,3
2A  // 99 x158y130 SB_SML plane 4
A8  // 100 x158y130 SB_SML plane 5
82  // 101 x158y130 SB_SML plane 6,5
2A  // 102 x158y130 SB_SML plane 6
A8  // 103 x158y130 SB_SML plane 7
82  // 104 x158y130 SB_SML plane 8,7
2A  // 105 x158y130 SB_SML plane 8
A8  // 106 x158y130 SB_SML plane 9
82  // 107 x158y130 SB_SML plane 10,9
2A  // 108 x158y130 SB_SML plane 10
A8  // 109 x158y130 SB_SML plane 11
82  // 110 x158y130 SB_SML plane 12,11
2A  // 111 x158y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5E10     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
41 // y_sel: 129
A4 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5E18
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x159y131
00  // 14 top_edge_EN1 at x159y131
00  // 15 top_edge_EN2 at x159y131
00  // 16 top_edge_EN0 at x160y131
00  // 17 top_edge_EN1 at x160y131
00  // 18 top_edge_EN2 at x160y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x160y130 SB_BIG plane 1
12  // 65 x160y130 SB_BIG plane 1
00  // 66 x160y130 SB_DRIVE plane 2,1
48  // 67 x160y130 SB_BIG plane 2
12  // 68 x160y130 SB_BIG plane 2
48  // 69 x160y130 SB_BIG plane 3
12  // 70 x160y130 SB_BIG plane 3
00  // 71 x160y130 SB_DRIVE plane 4,3
48  // 72 x160y130 SB_BIG plane 4
12  // 73 x160y130 SB_BIG plane 4
48  // 74 x160y130 SB_BIG plane 5
12  // 75 x160y130 SB_BIG plane 5
00  // 76 x160y130 SB_DRIVE plane 6,5
48  // 77 x160y130 SB_BIG plane 6
12  // 78 x160y130 SB_BIG plane 6
48  // 79 x160y130 SB_BIG plane 7
12  // 80 x160y130 SB_BIG plane 7
00  // 81 x160y130 SB_DRIVE plane 8,7
48  // 82 x160y130 SB_BIG plane 8
12  // 83 x160y130 SB_BIG plane 8
48  // 84 x160y130 SB_BIG plane 9
12  // 85 x160y130 SB_BIG plane 9
00  // 86 x160y130 SB_DRIVE plane 10,9
48  // 87 x160y130 SB_BIG plane 10
12  // 88 x160y130 SB_BIG plane 10
48  // 89 x160y130 SB_BIG plane 11
12  // 90 x160y130 SB_BIG plane 11
00  // 91 x160y130 SB_DRIVE plane 12,11
48  // 92 x160y130 SB_BIG plane 12
12  // 93 x160y130 SB_BIG plane 12
A8  // 94 x159y129 SB_SML plane 1
82  // 95 x159y129 SB_SML plane 2,1
2A  // 96 x159y129 SB_SML plane 2
A8  // 97 x159y129 SB_SML plane 3
82  // 98 x159y129 SB_SML plane 4,3
2A  // 99 x159y129 SB_SML plane 4
A8  // 100 x159y129 SB_SML plane 5
82  // 101 x159y129 SB_SML plane 6,5
2A  // 102 x159y129 SB_SML plane 6
A8  // 103 x159y129 SB_SML plane 7
82  // 104 x159y129 SB_SML plane 8,7
2A  // 105 x159y129 SB_SML plane 8
A8  // 106 x159y129 SB_SML plane 9
82  // 107 x159y129 SB_SML plane 10,9
2A  // 108 x159y129 SB_SML plane 10
A8  // 109 x159y129 SB_SML plane 11
82  // 110 x159y129 SB_SML plane 12,11
2A  // 111 x159y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5E8E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
41 // y_sel: 129
7C // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5E96
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x161y131
00  // 14 top_edge_EN1 at x161y131
00  // 15 top_edge_EN2 at x161y131
00  // 16 top_edge_EN0 at x162y131
00  // 17 top_edge_EN1 at x162y131
00  // 18 top_edge_EN2 at x162y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y129 SB_BIG plane 1
12  // 65 x161y129 SB_BIG plane 1
00  // 66 x161y129 SB_DRIVE plane 2,1
48  // 67 x161y129 SB_BIG plane 2
12  // 68 x161y129 SB_BIG plane 2
48  // 69 x161y129 SB_BIG plane 3
12  // 70 x161y129 SB_BIG plane 3
00  // 71 x161y129 SB_DRIVE plane 4,3
48  // 72 x161y129 SB_BIG plane 4
12  // 73 x161y129 SB_BIG plane 4
48  // 74 x161y129 SB_BIG plane 5
12  // 75 x161y129 SB_BIG plane 5
00  // 76 x161y129 SB_DRIVE plane 6,5
48  // 77 x161y129 SB_BIG plane 6
12  // 78 x161y129 SB_BIG plane 6
48  // 79 x161y129 SB_BIG plane 7
12  // 80 x161y129 SB_BIG plane 7
00  // 81 x161y129 SB_DRIVE plane 8,7
48  // 82 x161y129 SB_BIG plane 8
12  // 83 x161y129 SB_BIG plane 8
48  // 84 x161y129 SB_BIG plane 9
12  // 85 x161y129 SB_BIG plane 9
00  // 86 x161y129 SB_DRIVE plane 10,9
48  // 87 x161y129 SB_BIG plane 10
12  // 88 x161y129 SB_BIG plane 10
48  // 89 x161y129 SB_BIG plane 11
12  // 90 x161y129 SB_BIG plane 11
00  // 91 x161y129 SB_DRIVE plane 12,11
48  // 92 x161y129 SB_BIG plane 12
12  // 93 x161y129 SB_BIG plane 12
A8  // 94 x162y130 SB_SML plane 1
82  // 95 x162y130 SB_SML plane 2,1
2A  // 96 x162y130 SB_SML plane 2
A8  // 97 x162y130 SB_SML plane 3
82  // 98 x162y130 SB_SML plane 4,3
2A  // 99 x162y130 SB_SML plane 4
A8  // 100 x162y130 SB_SML plane 5
82  // 101 x162y130 SB_SML plane 6,5
2A  // 102 x162y130 SB_SML plane 6
A8  // 103 x162y130 SB_SML plane 7
82  // 104 x162y130 SB_SML plane 8,7
2A  // 105 x162y130 SB_SML plane 8
A8  // 106 x162y130 SB_SML plane 9
82  // 107 x162y130 SB_SML plane 10,9
2A  // 108 x162y130 SB_SML plane 10
A8  // 109 x162y130 SB_SML plane 11
82  // 110 x162y130 SB_SML plane 12,11
2A  // 111 x162y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5F0C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
23 // y_sel: 69
9F // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5F14
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FA  //  0 x1y69 CPE[0]  _a1548  C_///AND/
FF  //  1 x1y69 CPE[1]  80'h08_0060_00_0000_0C08_FFFA modified with path inversions
08  //  2 x1y69 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x1y69 CPE[3]
00  //  4 x1y69 CPE[4]
00  //  5 x1y69 CPE[5]
00  //  6 x1y69 CPE[6]
60  //  7 x1y69 CPE[7]
00  //  8 x1y69 CPE[8]
08  //  9 x1y69 CPE[9]
00  // 10 x1y70 CPE[0]
00  // 11 x1y70 CPE[1]
00  // 12 x1y70 CPE[2]
00  // 13 x1y70 CPE[3]
00  // 14 x1y70 CPE[4]
00  // 15 x1y70 CPE[5]
00  // 16 x1y70 CPE[6]
00  // 17 x1y70 CPE[7]
00  // 18 x1y70 CPE[8]
00  // 19 x1y70 CPE[9]
00  // 20 x2y69 CPE[0]
00  // 21 x2y69 CPE[1]
00  // 22 x2y69 CPE[2]
00  // 23 x2y69 CPE[3]
00  // 24 x2y69 CPE[4]
00  // 25 x2y69 CPE[5]
00  // 26 x2y69 CPE[6]
00  // 27 x2y69 CPE[7]
00  // 28 x2y69 CPE[8]
00  // 29 x2y69 CPE[9]
00  // 30 x2y70 CPE[0]
00  // 31 x2y70 CPE[1]
00  // 32 x2y70 CPE[2]
00  // 33 x2y70 CPE[3]
00  // 34 x2y70 CPE[4]
00  // 35 x2y70 CPE[5]
00  // 36 x2y70 CPE[6]
00  // 37 x2y70 CPE[7]
00  // 38 x2y70 CPE[8]
00  // 39 x2y70 CPE[9]
05  // 40 x1y69 INMUX plane 2,1
00  // 41 x1y69 INMUX plane 4,3
00  // 42 x1y69 INMUX plane 6,5
00  // 43 x1y69 INMUX plane 8,7
00  // 44 x1y69 INMUX plane 10,9
00  // 45 x1y69 INMUX plane 12,11
00  // 46 x1y70 INMUX plane 2,1
00  // 47 x1y70 INMUX plane 4,3
00  // 48 x1y70 INMUX plane 6,5
00  // 49 x1y70 INMUX plane 8,7
00  // 50 x1y70 INMUX plane 10,9
00  // 51 x1y70 INMUX plane 12,11
00  // 52 x2y69 INMUX plane 2,1
00  // 53 x2y69 INMUX plane 4,3
40  // 54 x2y69 INMUX plane 6,5
00  // 55 x2y69 INMUX plane 8,7
40  // 56 x2y69 INMUX plane 10,9
00  // 57 x2y69 INMUX plane 12,11
03  // 58 x2y70 INMUX plane 2,1
00  // 59 x2y70 INMUX plane 4,3
40  // 60 x2y70 INMUX plane 6,5
00  // 61 x2y70 INMUX plane 8,7
40  // 62 x2y70 INMUX plane 10,9
00  // 63 x2y70 INMUX plane 12,11
48  // 64 x1y69 SB_BIG plane 1
12  // 65 x1y69 SB_BIG plane 1
00  // 66 x1y69 SB_DRIVE plane 2,1
00  // 67 x1y69 SB_BIG plane 2
00  // 68 x1y69 SB_BIG plane 2
00  // 69 x1y69 SB_BIG plane 3
00  // 70 x1y69 SB_BIG plane 3
00  // 71 x1y69 SB_DRIVE plane 4,3
00  // 72 x1y69 SB_BIG plane 4
00  // 73 x1y69 SB_BIG plane 4
48  // 74 x1y69 SB_BIG plane 5
12  // 75 x1y69 SB_BIG plane 5
00  // 76 x1y69 SB_DRIVE plane 6,5
00  // 77 x1y69 SB_BIG plane 6
00  // 78 x1y69 SB_BIG plane 6
00  // 79 x1y69 SB_BIG plane 7
00  // 80 x1y69 SB_BIG plane 7
00  // 81 x1y69 SB_DRIVE plane 8,7
00  // 82 x1y69 SB_BIG plane 8
00  // 83 x1y69 SB_BIG plane 8
00  // 84 x1y69 SB_BIG plane 9
00  // 85 x1y69 SB_BIG plane 9
00  // 86 x1y69 SB_DRIVE plane 10,9
00  // 87 x1y69 SB_BIG plane 10
00  // 88 x1y69 SB_BIG plane 10
00  // 89 x1y69 SB_BIG plane 11
00  // 90 x1y69 SB_BIG plane 11
00  // 91 x1y69 SB_DRIVE plane 12,11
00  // 92 x1y69 SB_BIG plane 12
00  // 93 x1y69 SB_BIG plane 12
A8  // 94 x2y70 SB_SML plane 1
02  // 95 x2y70 SB_SML plane 2,1
00  // 96 x2y70 SB_SML plane 2
00  // 97 x2y70 SB_SML plane 3
00  // 98 x2y70 SB_SML plane 4,3
00  // 99 x2y70 SB_SML plane 4
A8  // 100 x2y70 SB_SML plane 5
02  // 101 x2y70 SB_SML plane 6,5
42 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5F80     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
24 // y_sel: 71
20 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5F88
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
5F  //  0 x1y71 CPE[0]  _a1544  C_///AND/
FF  //  1 x1y71 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  //  2 x1y71 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x1y71 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x1y71 CPE[4]
00  //  5 x1y71 CPE[5]
00  //  6 x1y71 CPE[6]
60  //  7 x1y71 CPE[7]
00  //  8 x1y71 CPE[8]
08  //  9 x1y71 CPE[9]
00  // 10 x1y72 CPE[0]
00  // 11 x1y72 CPE[1]
00  // 12 x1y72 CPE[2]
00  // 13 x1y72 CPE[3]
00  // 14 x1y72 CPE[4]
00  // 15 x1y72 CPE[5]
00  // 16 x1y72 CPE[6]
00  // 17 x1y72 CPE[7]
00  // 18 x1y72 CPE[8]
00  // 19 x1y72 CPE[9]
00  // 20 x2y71 CPE[0]
00  // 21 x2y71 CPE[1]
00  // 22 x2y71 CPE[2]
00  // 23 x2y71 CPE[3]
00  // 24 x2y71 CPE[4]
00  // 25 x2y71 CPE[5]
00  // 26 x2y71 CPE[6]
00  // 27 x2y71 CPE[7]
00  // 28 x2y71 CPE[8]
00  // 29 x2y71 CPE[9]
00  // 30 x2y72 CPE[0]
00  // 31 x2y72 CPE[1]
00  // 32 x2y72 CPE[2]
00  // 33 x2y72 CPE[3]
00  // 34 x2y72 CPE[4]
00  // 35 x2y72 CPE[5]
00  // 36 x2y72 CPE[6]
00  // 37 x2y72 CPE[7]
00  // 38 x2y72 CPE[8]
00  // 39 x2y72 CPE[9]
00  // 40 x1y71 INMUX plane 2,1
05  // 41 x1y71 INMUX plane 4,3
00  // 42 x1y71 INMUX plane 6,5
00  // 43 x1y71 INMUX plane 8,7
00  // 44 x1y71 INMUX plane 10,9
00  // 45 x1y71 INMUX plane 12,11
00  // 46 x1y72 INMUX plane 2,1
00  // 47 x1y72 INMUX plane 4,3
00  // 48 x1y72 INMUX plane 6,5
00  // 49 x1y72 INMUX plane 8,7
00  // 50 x1y72 INMUX plane 10,9
00  // 51 x1y72 INMUX plane 12,11
00  // 52 x2y71 INMUX plane 2,1
00  // 53 x2y71 INMUX plane 4,3
40  // 54 x2y71 INMUX plane 6,5
00  // 55 x2y71 INMUX plane 8,7
40  // 56 x2y71 INMUX plane 10,9
00  // 57 x2y71 INMUX plane 12,11
00  // 58 x2y72 INMUX plane 2,1
03  // 59 x2y72 INMUX plane 4,3
40  // 60 x2y72 INMUX plane 6,5
00  // 61 x2y72 INMUX plane 8,7
40  // 62 x2y72 INMUX plane 10,9
00  // 63 x2y72 INMUX plane 12,11
48  // 64 x2y72 SB_BIG plane 1
52  // 65 x2y72 SB_BIG plane 1
00  // 66 x2y72 SB_DRIVE plane 2,1
00  // 67 x2y72 SB_BIG plane 2
00  // 68 x2y72 SB_BIG plane 2
00  // 69 x2y72 SB_BIG plane 3
00  // 70 x2y72 SB_BIG plane 3
00  // 71 x2y72 SB_DRIVE plane 4,3
00  // 72 x2y72 SB_BIG plane 4
00  // 73 x2y72 SB_BIG plane 4
48  // 74 x2y72 SB_BIG plane 5
12  // 75 x2y72 SB_BIG plane 5
00  // 76 x2y72 SB_DRIVE plane 6,5
00  // 77 x2y72 SB_BIG plane 6
00  // 78 x2y72 SB_BIG plane 6
00  // 79 x2y72 SB_BIG plane 7
00  // 80 x2y72 SB_BIG plane 7
00  // 81 x2y72 SB_DRIVE plane 8,7
00  // 82 x2y72 SB_BIG plane 8
00  // 83 x2y72 SB_BIG plane 8
00  // 84 x2y72 SB_BIG plane 9
00  // 85 x2y72 SB_BIG plane 9
00  // 86 x2y72 SB_DRIVE plane 10,9
00  // 87 x2y72 SB_BIG plane 10
00  // 88 x2y72 SB_BIG plane 10
00  // 89 x2y72 SB_BIG plane 11
00  // 90 x2y72 SB_BIG plane 11
00  // 91 x2y72 SB_DRIVE plane 12,11
00  // 92 x2y72 SB_BIG plane 12
00  // 93 x2y72 SB_BIG plane 12
A8  // 94 x1y71 SB_SML plane 1
02  // 95 x1y71 SB_SML plane 2,1
00  // 96 x1y71 SB_SML plane 2
00  // 97 x1y71 SB_SML plane 3
00  // 98 x1y71 SB_SML plane 4,3
00  // 99 x1y71 SB_SML plane 4
A8  // 100 x1y71 SB_SML plane 5
02  // 101 x1y71 SB_SML plane 6,5
6F // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 5FF4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
25 // y_sel: 73
A9 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 5FFC
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FA  //  0 x1y73 CPE[0]  _a1546  C_///AND/
FF  //  1 x1y73 CPE[1]  80'h08_0060_00_0000_0C08_FFFA modified with path inversions
08  //  2 x1y73 CPE[2]  80'h08_0060_00_0000_0C08_FFFA from netlist
0C  //  3 x1y73 CPE[3]
00  //  4 x1y73 CPE[4]
00  //  5 x1y73 CPE[5]
00  //  6 x1y73 CPE[6]
60  //  7 x1y73 CPE[7]
00  //  8 x1y73 CPE[8]
08  //  9 x1y73 CPE[9]
00  // 10 x1y74 CPE[0]
00  // 11 x1y74 CPE[1]
00  // 12 x1y74 CPE[2]
00  // 13 x1y74 CPE[3]
00  // 14 x1y74 CPE[4]
00  // 15 x1y74 CPE[5]
00  // 16 x1y74 CPE[6]
00  // 17 x1y74 CPE[7]
00  // 18 x1y74 CPE[8]
00  // 19 x1y74 CPE[9]
00  // 20 x2y73 CPE[0]
00  // 21 x2y73 CPE[1]
00  // 22 x2y73 CPE[2]
00  // 23 x2y73 CPE[3]
00  // 24 x2y73 CPE[4]
00  // 25 x2y73 CPE[5]
00  // 26 x2y73 CPE[6]
00  // 27 x2y73 CPE[7]
00  // 28 x2y73 CPE[8]
00  // 29 x2y73 CPE[9]
00  // 30 x2y74 CPE[0]
00  // 31 x2y74 CPE[1]
00  // 32 x2y74 CPE[2]
00  // 33 x2y74 CPE[3]
00  // 34 x2y74 CPE[4]
00  // 35 x2y74 CPE[5]
00  // 36 x2y74 CPE[6]
00  // 37 x2y74 CPE[7]
00  // 38 x2y74 CPE[8]
00  // 39 x2y74 CPE[9]
03  // 40 x1y73 INMUX plane 2,1
00  // 41 x1y73 INMUX plane 4,3
00  // 42 x1y73 INMUX plane 6,5
00  // 43 x1y73 INMUX plane 8,7
00  // 44 x1y73 INMUX plane 10,9
00  // 45 x1y73 INMUX plane 12,11
00  // 46 x1y74 INMUX plane 2,1
00  // 47 x1y74 INMUX plane 4,3
00  // 48 x1y74 INMUX plane 6,5
00  // 49 x1y74 INMUX plane 8,7
00  // 50 x1y74 INMUX plane 10,9
00  // 51 x1y74 INMUX plane 12,11
00  // 52 x2y73 INMUX plane 2,1
00  // 53 x2y73 INMUX plane 4,3
40  // 54 x2y73 INMUX plane 6,5
00  // 55 x2y73 INMUX plane 8,7
40  // 56 x2y73 INMUX plane 10,9
00  // 57 x2y73 INMUX plane 12,11
00  // 58 x2y74 INMUX plane 2,1
00  // 59 x2y74 INMUX plane 4,3
40  // 60 x2y74 INMUX plane 6,5
00  // 61 x2y74 INMUX plane 8,7
40  // 62 x2y74 INMUX plane 10,9
00  // 63 x2y74 INMUX plane 12,11
48  // 64 x1y73 SB_BIG plane 1
12  // 65 x1y73 SB_BIG plane 1
00  // 66 x1y73 SB_DRIVE plane 2,1
00  // 67 x1y73 SB_BIG plane 2
00  // 68 x1y73 SB_BIG plane 2
00  // 69 x1y73 SB_BIG plane 3
00  // 70 x1y73 SB_BIG plane 3
00  // 71 x1y73 SB_DRIVE plane 4,3
00  // 72 x1y73 SB_BIG plane 4
00  // 73 x1y73 SB_BIG plane 4
48  // 74 x1y73 SB_BIG plane 5
12  // 75 x1y73 SB_BIG plane 5
00  // 76 x1y73 SB_DRIVE plane 6,5
00  // 77 x1y73 SB_BIG plane 6
00  // 78 x1y73 SB_BIG plane 6
00  // 79 x1y73 SB_BIG plane 7
00  // 80 x1y73 SB_BIG plane 7
00  // 81 x1y73 SB_DRIVE plane 8,7
00  // 82 x1y73 SB_BIG plane 8
00  // 83 x1y73 SB_BIG plane 8
00  // 84 x1y73 SB_BIG plane 9
00  // 85 x1y73 SB_BIG plane 9
00  // 86 x1y73 SB_DRIVE plane 10,9
00  // 87 x1y73 SB_BIG plane 10
00  // 88 x1y73 SB_BIG plane 10
00  // 89 x1y73 SB_BIG plane 11
00  // 90 x1y73 SB_BIG plane 11
00  // 91 x1y73 SB_DRIVE plane 12,11
00  // 92 x1y73 SB_BIG plane 12
00  // 93 x1y73 SB_BIG plane 12
A8  // 94 x2y74 SB_SML plane 1
02  // 95 x2y74 SB_SML plane 2,1
00  // 96 x2y74 SB_SML plane 2
00  // 97 x2y74 SB_SML plane 3
04  // 98 x2y74 SB_SML plane 4,3
00  // 99 x2y74 SB_SML plane 4
A8  // 100 x2y74 SB_SML plane 5
02  // 101 x2y74 SB_SML plane 6,5
07 // -- CRC low byte
7D // -- CRC high byte


// Config Latches on x1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6068     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
26 // y_sel: 75
32 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6070
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F5  //  0 x1y75 CPE[0]  _a1541  C_///AND/
FF  //  1 x1y75 CPE[1]  80'h08_0060_00_0000_0C08_FFF5 modified with path inversions
08  //  2 x1y75 CPE[2]  80'h08_0060_00_0000_0C08_FFF5 from netlist
0C  //  3 x1y75 CPE[3]
00  //  4 x1y75 CPE[4]
00  //  5 x1y75 CPE[5]
00  //  6 x1y75 CPE[6]
60  //  7 x1y75 CPE[7]
00  //  8 x1y75 CPE[8]
08  //  9 x1y75 CPE[9]
00  // 10 x1y76 CPE[0]
00  // 11 x1y76 CPE[1]
00  // 12 x1y76 CPE[2]
00  // 13 x1y76 CPE[3]
00  // 14 x1y76 CPE[4]
00  // 15 x1y76 CPE[5]
00  // 16 x1y76 CPE[6]
00  // 17 x1y76 CPE[7]
00  // 18 x1y76 CPE[8]
00  // 19 x1y76 CPE[9]
00  // 20 x2y75 CPE[0]
00  // 21 x2y75 CPE[1]
00  // 22 x2y75 CPE[2]
00  // 23 x2y75 CPE[3]
00  // 24 x2y75 CPE[4]
00  // 25 x2y75 CPE[5]
00  // 26 x2y75 CPE[6]
00  // 27 x2y75 CPE[7]
00  // 28 x2y75 CPE[8]
00  // 29 x2y75 CPE[9]
00  // 30 x2y76 CPE[0]
00  // 31 x2y76 CPE[1]
00  // 32 x2y76 CPE[2]
00  // 33 x2y76 CPE[3]
00  // 34 x2y76 CPE[4]
00  // 35 x2y76 CPE[5]
00  // 36 x2y76 CPE[6]
00  // 37 x2y76 CPE[7]
00  // 38 x2y76 CPE[8]
00  // 39 x2y76 CPE[9]
05  // 40 x1y75 INMUX plane 2,1
00  // 41 x1y75 INMUX plane 4,3
00  // 42 x1y75 INMUX plane 6,5
00  // 43 x1y75 INMUX plane 8,7
00  // 44 x1y75 INMUX plane 10,9
00  // 45 x1y75 INMUX plane 12,11
00  // 46 x1y76 INMUX plane 2,1
00  // 47 x1y76 INMUX plane 4,3
00  // 48 x1y76 INMUX plane 6,5
00  // 49 x1y76 INMUX plane 8,7
00  // 50 x1y76 INMUX plane 10,9
00  // 51 x1y76 INMUX plane 12,11
00  // 52 x2y75 INMUX plane 2,1
00  // 53 x2y75 INMUX plane 4,3
40  // 54 x2y75 INMUX plane 6,5
00  // 55 x2y75 INMUX plane 8,7
40  // 56 x2y75 INMUX plane 10,9
00  // 57 x2y75 INMUX plane 12,11
03  // 58 x2y76 INMUX plane 2,1
00  // 59 x2y76 INMUX plane 4,3
40  // 60 x2y76 INMUX plane 6,5
00  // 61 x2y76 INMUX plane 8,7
40  // 62 x2y76 INMUX plane 10,9
00  // 63 x2y76 INMUX plane 12,11
48  // 64 x2y76 SB_BIG plane 1
12  // 65 x2y76 SB_BIG plane 1
00  // 66 x2y76 SB_DRIVE plane 2,1
00  // 67 x2y76 SB_BIG plane 2
00  // 68 x2y76 SB_BIG plane 2
00  // 69 x2y76 SB_BIG plane 3
50  // 70 x2y76 SB_BIG plane 3
00  // 71 x2y76 SB_DRIVE plane 4,3
00  // 72 x2y76 SB_BIG plane 4
00  // 73 x2y76 SB_BIG plane 4
48  // 74 x2y76 SB_BIG plane 5
12  // 75 x2y76 SB_BIG plane 5
00  // 76 x2y76 SB_DRIVE plane 6,5
00  // 77 x2y76 SB_BIG plane 6
00  // 78 x2y76 SB_BIG plane 6
00  // 79 x2y76 SB_BIG plane 7
00  // 80 x2y76 SB_BIG plane 7
00  // 81 x2y76 SB_DRIVE plane 8,7
00  // 82 x2y76 SB_BIG plane 8
00  // 83 x2y76 SB_BIG plane 8
00  // 84 x2y76 SB_BIG plane 9
00  // 85 x2y76 SB_BIG plane 9
00  // 86 x2y76 SB_DRIVE plane 10,9
00  // 87 x2y76 SB_BIG plane 10
00  // 88 x2y76 SB_BIG plane 10
00  // 89 x2y76 SB_BIG plane 11
00  // 90 x2y76 SB_BIG plane 11
00  // 91 x2y76 SB_DRIVE plane 12,11
00  // 92 x2y76 SB_BIG plane 12
00  // 93 x2y76 SB_BIG plane 12
A8  // 94 x1y75 SB_SML plane 1
04  // 95 x1y75 SB_SML plane 2,1
00  // 96 x1y75 SB_SML plane 2
00  // 97 x1y75 SB_SML plane 3
00  // 98 x1y75 SB_SML plane 4,3
00  // 99 x1y75 SB_SML plane 4
A8  // 100 x1y75 SB_SML plane 5
02  // 101 x1y75 SB_SML plane 6,5
EE // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x25y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 60DC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2A // y_sel: 83
FE // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 60E4
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x25y83 CPE[0]
00  //  1 x25y83 CPE[1]
00  //  2 x25y83 CPE[2]
00  //  3 x25y83 CPE[3]
00  //  4 x25y83 CPE[4]
00  //  5 x25y83 CPE[5]
00  //  6 x25y83 CPE[6]
00  //  7 x25y83 CPE[7]
00  //  8 x25y83 CPE[8]
00  //  9 x25y83 CPE[9]
00  // 10 x25y84 CPE[0]
00  // 11 x25y84 CPE[1]
00  // 12 x25y84 CPE[2]
00  // 13 x25y84 CPE[3]
00  // 14 x25y84 CPE[4]
00  // 15 x25y84 CPE[5]
00  // 16 x25y84 CPE[6]
00  // 17 x25y84 CPE[7]
00  // 18 x25y84 CPE[8]
00  // 19 x25y84 CPE[9]
FF  // 20 x26y83 CPE[0]  _a1574  C_////Bridge
FF  // 21 x26y83 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x26y83 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x26y83 CPE[3]
00  // 24 x26y83 CPE[4]
00  // 25 x26y83 CPE[5]
00  // 26 x26y83 CPE[6]
A1  // 27 x26y83 CPE[7]
00  // 28 x26y83 CPE[8]
00  // 29 x26y83 CPE[9]
00  // 30 x26y84 CPE[0]
00  // 31 x26y84 CPE[1]
00  // 32 x26y84 CPE[2]
00  // 33 x26y84 CPE[3]
00  // 34 x26y84 CPE[4]
00  // 35 x26y84 CPE[5]
00  // 36 x26y84 CPE[6]
00  // 37 x26y84 CPE[7]
00  // 38 x26y84 CPE[8]
00  // 39 x26y84 CPE[9]
00  // 40 x25y83 INMUX plane 2,1
00  // 41 x25y83 INMUX plane 4,3
00  // 42 x25y83 INMUX plane 6,5
00  // 43 x25y83 INMUX plane 8,7
00  // 44 x25y83 INMUX plane 10,9
00  // 45 x25y83 INMUX plane 12,11
00  // 46 x25y84 INMUX plane 2,1
00  // 47 x25y84 INMUX plane 4,3
00  // 48 x25y84 INMUX plane 6,5
00  // 49 x25y84 INMUX plane 8,7
00  // 50 x25y84 INMUX plane 10,9
18  // 51 x25y84 INMUX plane 12,11
38  // 52 x26y83 INMUX plane 2,1
00  // 53 x26y83 INMUX plane 4,3
00  // 54 x26y83 INMUX plane 6,5
00  // 55 x26y83 INMUX plane 8,7
18  // 56 x26y83 INMUX plane 10,9
00  // 57 x26y83 INMUX plane 12,11
00  // 58 x26y84 INMUX plane 2,1
00  // 59 x26y84 INMUX plane 4,3
00  // 60 x26y84 INMUX plane 6,5
00  // 61 x26y84 INMUX plane 8,7
00  // 62 x26y84 INMUX plane 10,9
00  // 63 x26y84 INMUX plane 12,11
00  // 64 x26y84 SB_BIG plane 1
00  // 65 x26y84 SB_BIG plane 1
00  // 66 x26y84 SB_DRIVE plane 2,1
00  // 67 x26y84 SB_BIG plane 2
00  // 68 x26y84 SB_BIG plane 2
48  // 69 x26y84 SB_BIG plane 3
12  // 70 x26y84 SB_BIG plane 3
00  // 71 x26y84 SB_DRIVE plane 4,3
00  // 72 x26y84 SB_BIG plane 4
00  // 73 x26y84 SB_BIG plane 4
00  // 74 x26y84 SB_BIG plane 5
00  // 75 x26y84 SB_BIG plane 5
00  // 76 x26y84 SB_DRIVE plane 6,5
00  // 77 x26y84 SB_BIG plane 6
00  // 78 x26y84 SB_BIG plane 6
48  // 79 x26y84 SB_BIG plane 7
10  // 80 x26y84 SB_BIG plane 7
00  // 81 x26y84 SB_DRIVE plane 8,7
00  // 82 x26y84 SB_BIG plane 8
00  // 83 x26y84 SB_BIG plane 8
00  // 84 x26y84 SB_BIG plane 9
00  // 85 x26y84 SB_BIG plane 9
00  // 86 x26y84 SB_DRIVE plane 10,9
00  // 87 x26y84 SB_BIG plane 10
30  // 88 x26y84 SB_BIG plane 10
00  // 89 x26y84 SB_BIG plane 11
00  // 90 x26y84 SB_BIG plane 11
00  // 91 x26y84 SB_DRIVE plane 12,11
00  // 92 x26y84 SB_BIG plane 12
00  // 93 x26y84 SB_BIG plane 12
00  // 94 x25y83 SB_SML plane 1
00  // 95 x25y83 SB_SML plane 2,1
00  // 96 x25y83 SB_SML plane 2
A8  // 97 x25y83 SB_SML plane 3
02  // 98 x25y83 SB_SML plane 4,3
00  // 99 x25y83 SB_SML plane 4
00  // 100 x25y83 SB_SML plane 5
00  // 101 x25y83 SB_SML plane 6,5
00  // 102 x25y83 SB_SML plane 6
A8  // 103 x25y83 SB_SML plane 7
02  // 104 x25y83 SB_SML plane 8,7
BB // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x29y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6153     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2A // y_sel: 83
4E // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 615B
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x29y83 CPE[0]
00  //  1 x29y83 CPE[1]
00  //  2 x29y83 CPE[2]
00  //  3 x29y83 CPE[3]
00  //  4 x29y83 CPE[4]
00  //  5 x29y83 CPE[5]
00  //  6 x29y83 CPE[6]
00  //  7 x29y83 CPE[7]
00  //  8 x29y83 CPE[8]
00  //  9 x29y83 CPE[9]
FF  // 10 x29y84 CPE[0]  _a1565  C_////Bridge
FF  // 11 x29y84 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x29y84 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x29y84 CPE[3]
00  // 14 x29y84 CPE[4]
00  // 15 x29y84 CPE[5]
00  // 16 x29y84 CPE[6]
A3  // 17 x29y84 CPE[7]
00  // 18 x29y84 CPE[8]
00  // 19 x29y84 CPE[9]
00  // 20 x30y83 CPE[0]
00  // 21 x30y83 CPE[1]
00  // 22 x30y83 CPE[2]
00  // 23 x30y83 CPE[3]
00  // 24 x30y83 CPE[4]
00  // 25 x30y83 CPE[5]
00  // 26 x30y83 CPE[6]
00  // 27 x30y83 CPE[7]
00  // 28 x30y83 CPE[8]
00  // 29 x30y83 CPE[9]
00  // 30 x30y84 CPE[0]
00  // 31 x30y84 CPE[1]
00  // 32 x30y84 CPE[2]
00  // 33 x30y84 CPE[3]
00  // 34 x30y84 CPE[4]
00  // 35 x30y84 CPE[5]
00  // 36 x30y84 CPE[6]
00  // 37 x30y84 CPE[7]
00  // 38 x30y84 CPE[8]
00  // 39 x30y84 CPE[9]
00  // 40 x29y83 INMUX plane 2,1
00  // 41 x29y83 INMUX plane 4,3
00  // 42 x29y83 INMUX plane 6,5
00  // 43 x29y83 INMUX plane 8,7
00  // 44 x29y83 INMUX plane 10,9
00  // 45 x29y83 INMUX plane 12,11
00  // 46 x29y84 INMUX plane 2,1
18  // 47 x29y84 INMUX plane 4,3
00  // 48 x29y84 INMUX plane 6,5
00  // 49 x29y84 INMUX plane 8,7
10  // 50 x29y84 INMUX plane 10,9
00  // 51 x29y84 INMUX plane 12,11
00  // 52 x30y83 INMUX plane 2,1
00  // 53 x30y83 INMUX plane 4,3
00  // 54 x30y83 INMUX plane 6,5
08  // 55 x30y83 INMUX plane 8,7
00  // 56 x30y83 INMUX plane 10,9
00  // 57 x30y83 INMUX plane 12,11
00  // 58 x30y84 INMUX plane 2,1
00  // 59 x30y84 INMUX plane 4,3
00  // 60 x30y84 INMUX plane 6,5
40  // 61 x30y84 INMUX plane 8,7
00  // 62 x30y84 INMUX plane 10,9
00  // 63 x30y84 INMUX plane 12,11
00  // 64 x30y84 SB_BIG plane 1
00  // 65 x30y84 SB_BIG plane 1
00  // 66 x30y84 SB_DRIVE plane 2,1
08  // 67 x30y84 SB_BIG plane 2
10  // 68 x30y84 SB_BIG plane 2
00  // 69 x30y84 SB_BIG plane 3
00  // 70 x30y84 SB_BIG plane 3
00  // 71 x30y84 SB_DRIVE plane 4,3
00  // 72 x30y84 SB_BIG plane 4
00  // 73 x30y84 SB_BIG plane 4
00  // 74 x30y84 SB_BIG plane 5
00  // 75 x30y84 SB_BIG plane 5
00  // 76 x30y84 SB_DRIVE plane 6,5
48  // 77 x30y84 SB_BIG plane 6
12  // 78 x30y84 SB_BIG plane 6
00  // 79 x30y84 SB_BIG plane 7
00  // 80 x30y84 SB_BIG plane 7
00  // 81 x30y84 SB_DRIVE plane 8,7
00  // 82 x30y84 SB_BIG plane 8
00  // 83 x30y84 SB_BIG plane 8
00  // 84 x30y84 SB_BIG plane 9
00  // 85 x30y84 SB_BIG plane 9
00  // 86 x30y84 SB_DRIVE plane 10,9
00  // 87 x30y84 SB_BIG plane 10
04  // 88 x30y84 SB_BIG plane 10
00  // 89 x30y84 SB_BIG plane 11
00  // 90 x30y84 SB_BIG plane 11
00  // 91 x30y84 SB_DRIVE plane 12,11
00  // 92 x30y84 SB_BIG plane 12
00  // 93 x30y84 SB_BIG plane 12
00  // 94 x29y83 SB_SML plane 1
80  // 95 x29y83 SB_SML plane 2,1
2A  // 96 x29y83 SB_SML plane 2
00  // 97 x29y83 SB_SML plane 3
00  // 98 x29y83 SB_SML plane 4,3
60  // 99 x29y83 SB_SML plane 4
00  // 100 x29y83 SB_SML plane 5
80  // 101 x29y83 SB_SML plane 6,5
20  // 102 x29y83 SB_SML plane 6
00  // 103 x29y83 SB_SML plane 7
E0  // 104 x29y83 SB_SML plane 8,7
7B // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x31y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 61CA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2A // y_sel: 83
17 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 61D2
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
FF  //  0 x31y83 CPE[0]  _a1564  C_////Bridge
FF  //  1 x31y83 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y83 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x31y83 CPE[3]
00  //  4 x31y83 CPE[4]
00  //  5 x31y83 CPE[5]
00  //  6 x31y83 CPE[6]
A3  //  7 x31y83 CPE[7]
00  //  8 x31y83 CPE[8]
00  //  9 x31y83 CPE[9]
FF  // 10 x31y84 CPE[0]  _a1572  C_////Bridge
FF  // 11 x31y84 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x31y84 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x31y84 CPE[3]
00  // 14 x31y84 CPE[4]
00  // 15 x31y84 CPE[5]
00  // 16 x31y84 CPE[6]
A2  // 17 x31y84 CPE[7]
00  // 18 x31y84 CPE[8]
00  // 19 x31y84 CPE[9]
00  // 20 x32y83 CPE[0]
00  // 21 x32y83 CPE[1]
00  // 22 x32y83 CPE[2]
00  // 23 x32y83 CPE[3]
00  // 24 x32y83 CPE[4]
00  // 25 x32y83 CPE[5]
00  // 26 x32y83 CPE[6]
00  // 27 x32y83 CPE[7]
00  // 28 x32y83 CPE[8]
00  // 29 x32y83 CPE[9]
00  // 30 x32y84 CPE[0]
00  // 31 x32y84 CPE[1]
00  // 32 x32y84 CPE[2]
00  // 33 x32y84 CPE[3]
00  // 34 x32y84 CPE[4]
00  // 35 x32y84 CPE[5]
00  // 36 x32y84 CPE[6]
00  // 37 x32y84 CPE[7]
00  // 38 x32y84 CPE[8]
00  // 39 x32y84 CPE[9]
00  // 40 x31y83 INMUX plane 2,1
20  // 41 x31y83 INMUX plane 4,3
00  // 42 x31y83 INMUX plane 6,5
08  // 43 x31y83 INMUX plane 8,7
00  // 44 x31y83 INMUX plane 10,9
00  // 45 x31y83 INMUX plane 12,11
00  // 46 x31y84 INMUX plane 2,1
05  // 47 x31y84 INMUX plane 4,3
00  // 48 x31y84 INMUX plane 6,5
00  // 49 x31y84 INMUX plane 8,7
00  // 50 x31y84 INMUX plane 10,9
00  // 51 x31y84 INMUX plane 12,11
00  // 52 x32y83 INMUX plane 2,1
00  // 53 x32y83 INMUX plane 4,3
80  // 54 x32y83 INMUX plane 6,5
00  // 55 x32y83 INMUX plane 8,7
80  // 56 x32y83 INMUX plane 10,9
00  // 57 x32y83 INMUX plane 12,11
00  // 58 x32y84 INMUX plane 2,1
00  // 59 x32y84 INMUX plane 4,3
80  // 60 x32y84 INMUX plane 6,5
40  // 61 x32y84 INMUX plane 8,7
80  // 62 x32y84 INMUX plane 10,9
00  // 63 x32y84 INMUX plane 12,11
48  // 64 x31y83 SB_BIG plane 1
12  // 65 x31y83 SB_BIG plane 1
00  // 66 x31y83 SB_DRIVE plane 2,1
48  // 67 x31y83 SB_BIG plane 2
12  // 68 x31y83 SB_BIG plane 2
00  // 69 x31y83 SB_BIG plane 3
00  // 70 x31y83 SB_BIG plane 3
00  // 71 x31y83 SB_DRIVE plane 4,3
00  // 72 x31y83 SB_BIG plane 4
00  // 73 x31y83 SB_BIG plane 4
48  // 74 x31y83 SB_BIG plane 5
12  // 75 x31y83 SB_BIG plane 5
00  // 76 x31y83 SB_DRIVE plane 6,5
48  // 77 x31y83 SB_BIG plane 6
12  // 78 x31y83 SB_BIG plane 6
00  // 79 x31y83 SB_BIG plane 7
00  // 80 x31y83 SB_BIG plane 7
00  // 81 x31y83 SB_DRIVE plane 8,7
11  // 82 x31y83 SB_BIG plane 8
00  // 83 x31y83 SB_BIG plane 8
00  // 84 x31y83 SB_BIG plane 9
00  // 85 x31y83 SB_BIG plane 9
00  // 86 x31y83 SB_DRIVE plane 10,9
00  // 87 x31y83 SB_BIG plane 10
00  // 88 x31y83 SB_BIG plane 10
00  // 89 x31y83 SB_BIG plane 11
00  // 90 x31y83 SB_BIG plane 11
00  // 91 x31y83 SB_DRIVE plane 12,11
00  // 92 x31y83 SB_BIG plane 12
00  // 93 x31y83 SB_BIG plane 12
A8  // 94 x32y84 SB_SML plane 1
82  // 95 x32y84 SB_SML plane 2,1
2A  // 96 x32y84 SB_SML plane 2
00  // 97 x32y84 SB_SML plane 3
00  // 98 x32y84 SB_SML plane 4,3
00  // 99 x32y84 SB_SML plane 4
28  // 100 x32y84 SB_SML plane 5
82  // 101 x32y84 SB_SML plane 6,5
2A  // 102 x32y84 SB_SML plane 6
C7 // -- CRC low byte
03 // -- CRC high byte


// Config Latches on x21y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 623F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2B // y_sel: 85
A7 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6247
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
A5  //  0 x21y85 CPE[0]  _a218  C_ORAND/D///    _a244  C_///AND/D
57  //  1 x21y85 CPE[1]  80'h00_CE00_80_0000_0C88_57A5 modified with path inversions
88  //  2 x21y85 CPE[2]  80'h00_FE00_80_0000_0C88_AEAA from netlist
0C  //  3 x21y85 CPE[3]      00_3000_00_0000_0000_F90F difference
00  //  4 x21y85 CPE[4]
00  //  5 x21y85 CPE[5]
80  //  6 x21y85 CPE[6]
00  //  7 x21y85 CPE[7]
CE  //  8 x21y85 CPE[8]
3E // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x23y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6256     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2B // y_sel: 85
AF // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 625E
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
50  //  0 x23y85 CPE[0]  _a159  C_MX2b////    
00  //  1 x23y85 CPE[1]  80'h00_0018_00_0040_0A54_0050 modified with path inversions
54  //  2 x23y85 CPE[2]  80'h00_0018_00_0040_0A50_0050 from netlist
0A  //  3 x23y85 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x23y85 CPE[4]
00  //  5 x23y85 CPE[5]
00  //  6 x23y85 CPE[6]
18  //  7 x23y85 CPE[7]
00  //  8 x23y85 CPE[8]
00  //  9 x23y85 CPE[9]
00  // 10 x23y86 CPE[0]
00  // 11 x23y86 CPE[1]
00  // 12 x23y86 CPE[2]
00  // 13 x23y86 CPE[3]
00  // 14 x23y86 CPE[4]
00  // 15 x23y86 CPE[5]
00  // 16 x23y86 CPE[6]
00  // 17 x23y86 CPE[7]
00  // 18 x23y86 CPE[8]
00  // 19 x23y86 CPE[9]
00  // 20 x24y85 CPE[0]
00  // 21 x24y85 CPE[1]
00  // 22 x24y85 CPE[2]
00  // 23 x24y85 CPE[3]
00  // 24 x24y85 CPE[4]
00  // 25 x24y85 CPE[5]
00  // 26 x24y85 CPE[6]
00  // 27 x24y85 CPE[7]
00  // 28 x24y85 CPE[8]
00  // 29 x24y85 CPE[9]
00  // 30 x24y86 CPE[0]
00  // 31 x24y86 CPE[1]
00  // 32 x24y86 CPE[2]
00  // 33 x24y86 CPE[3]
00  // 34 x24y86 CPE[4]
00  // 35 x24y86 CPE[5]
00  // 36 x24y86 CPE[6]
00  // 37 x24y86 CPE[7]
00  // 38 x24y86 CPE[8]
00  // 39 x24y86 CPE[9]
00  // 40 x23y85 INMUX plane 2,1
05  // 41 x23y85 INMUX plane 4,3
07  // 42 x23y85 INMUX plane 6,5
04  // 43 x23y85 INMUX plane 8,7
05  // 44 x23y85 INMUX plane 10,9
00  // 45 x23y85 INMUX plane 12,11
00  // 46 x23y86 INMUX plane 2,1
02  // 47 x23y86 INMUX plane 4,3
00  // 48 x23y86 INMUX plane 6,5
00  // 49 x23y86 INMUX plane 8,7
00  // 50 x23y86 INMUX plane 10,9
00  // 51 x23y86 INMUX plane 12,11
00  // 52 x24y85 INMUX plane 2,1
00  // 53 x24y85 INMUX plane 4,3
00  // 54 x24y85 INMUX plane 6,5
40  // 55 x24y85 INMUX plane 8,7
00  // 56 x24y85 INMUX plane 10,9
40  // 57 x24y85 INMUX plane 12,11
00  // 58 x24y86 INMUX plane 2,1
02  // 59 x24y86 INMUX plane 4,3
00  // 60 x24y86 INMUX plane 6,5
40  // 61 x24y86 INMUX plane 8,7
13  // 62 x24y86 INMUX plane 10,9
40  // 63 x24y86 INMUX plane 12,11
48  // 64 x24y86 SB_BIG plane 1
12  // 65 x24y86 SB_BIG plane 1
00  // 66 x24y86 SB_DRIVE plane 2,1
00  // 67 x24y86 SB_BIG plane 2
00  // 68 x24y86 SB_BIG plane 2
44  // 69 x24y86 SB_BIG plane 3
06  // 70 x24y86 SB_BIG plane 3
02  // 71 x24y86 SB_DRIVE plane 4,3
00  // 72 x24y86 SB_BIG plane 4
00  // 73 x24y86 SB_BIG plane 4
48  // 74 x24y86 SB_BIG plane 5
12  // 75 x24y86 SB_BIG plane 5
00  // 76 x24y86 SB_DRIVE plane 6,5
02  // 77 x24y86 SB_BIG plane 6
06  // 78 x24y86 SB_BIG plane 6
00  // 79 x24y86 SB_BIG plane 7
00  // 80 x24y86 SB_BIG plane 7
00  // 81 x24y86 SB_DRIVE plane 8,7
00  // 82 x24y86 SB_BIG plane 8
00  // 83 x24y86 SB_BIG plane 8
00  // 84 x24y86 SB_BIG plane 9
00  // 85 x24y86 SB_BIG plane 9
04  // 86 x24y86 SB_DRIVE plane 10,9
00  // 87 x24y86 SB_BIG plane 10
00  // 88 x24y86 SB_BIG plane 10
00  // 89 x24y86 SB_BIG plane 11
00  // 90 x24y86 SB_BIG plane 11
00  // 91 x24y86 SB_DRIVE plane 12,11
00  // 92 x24y86 SB_BIG plane 12
00  // 93 x24y86 SB_BIG plane 12
A8  // 94 x23y85 SB_SML plane 1
02  // 95 x23y85 SB_SML plane 2,1
00  // 96 x23y85 SB_SML plane 2
00  // 97 x23y85 SB_SML plane 3
00  // 98 x23y85 SB_SML plane 4,3
00  // 99 x23y85 SB_SML plane 4
88  // 100 x23y85 SB_SML plane 5
02  // 101 x23y85 SB_SML plane 6,5
F6 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x25y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 62CA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2B // y_sel: 85
77 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 62D2
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x25y85 CPE[0]
00  //  1 x25y85 CPE[1]
00  //  2 x25y85 CPE[2]
00  //  3 x25y85 CPE[3]
00  //  4 x25y85 CPE[4]
00  //  5 x25y85 CPE[5]
00  //  6 x25y85 CPE[6]
00  //  7 x25y85 CPE[7]
00  //  8 x25y85 CPE[8]
00  //  9 x25y85 CPE[9]
00  // 10 x25y86 CPE[0]
00  // 11 x25y86 CPE[1]
00  // 12 x25y86 CPE[2]
00  // 13 x25y86 CPE[3]
00  // 14 x25y86 CPE[4]
00  // 15 x25y86 CPE[5]
00  // 16 x25y86 CPE[6]
00  // 17 x25y86 CPE[7]
00  // 18 x25y86 CPE[8]
00  // 19 x25y86 CPE[9]
F2  // 20 x26y85 CPE[0]  _a163  C_OR////    _a158  C_///AND/
33  // 21 x26y85 CPE[1]  80'h00_0078_00_0000_0CE8_33F2 modified with path inversions
E8  // 22 x26y85 CPE[2]  80'h00_0078_00_0000_0CE8_CCF1 from netlist
0C  // 23 x26y85 CPE[3]      00_0000_00_0000_0000_FF03 difference
00  // 24 x26y85 CPE[4]
00  // 25 x26y85 CPE[5]
00  // 26 x26y85 CPE[6]
78  // 27 x26y85 CPE[7]
00  // 28 x26y85 CPE[8]
00  // 29 x26y85 CPE[9]
00  // 30 x26y86 CPE[0]
00  // 31 x26y86 CPE[1]
00  // 32 x26y86 CPE[2]
00  // 33 x26y86 CPE[3]
00  // 34 x26y86 CPE[4]
00  // 35 x26y86 CPE[5]
00  // 36 x26y86 CPE[6]
00  // 37 x26y86 CPE[7]
00  // 38 x26y86 CPE[8]
00  // 39 x26y86 CPE[9]
00  // 40 x25y85 INMUX plane 2,1
00  // 41 x25y85 INMUX plane 4,3
00  // 42 x25y85 INMUX plane 6,5
00  // 43 x25y85 INMUX plane 8,7
00  // 44 x25y85 INMUX plane 10,9
00  // 45 x25y85 INMUX plane 12,11
00  // 46 x25y86 INMUX plane 2,1
00  // 47 x25y86 INMUX plane 4,3
00  // 48 x25y86 INMUX plane 6,5
00  // 49 x25y86 INMUX plane 8,7
00  // 50 x25y86 INMUX plane 10,9
00  // 51 x25y86 INMUX plane 12,11
2B  // 52 x26y85 INMUX plane 2,1
00  // 53 x26y85 INMUX plane 4,3
38  // 54 x26y85 INMUX plane 6,5
38  // 55 x26y85 INMUX plane 8,7
28  // 56 x26y85 INMUX plane 10,9
20  // 57 x26y85 INMUX plane 12,11
00  // 58 x26y86 INMUX plane 2,1
02  // 59 x26y86 INMUX plane 4,3
00  // 60 x26y86 INMUX plane 6,5
00  // 61 x26y86 INMUX plane 8,7
00  // 62 x26y86 INMUX plane 10,9
10  // 63 x26y86 INMUX plane 12,11
00  // 64 x25y85 SB_BIG plane 1
00  // 65 x25y85 SB_BIG plane 1
00  // 66 x25y85 SB_DRIVE plane 2,1
00  // 67 x25y85 SB_BIG plane 2
00  // 68 x25y85 SB_BIG plane 2
48  // 69 x25y85 SB_BIG plane 3
12  // 70 x25y85 SB_BIG plane 3
00  // 71 x25y85 SB_DRIVE plane 4,3
00  // 72 x25y85 SB_BIG plane 4
00  // 73 x25y85 SB_BIG plane 4
00  // 74 x25y85 SB_BIG plane 5
00  // 75 x25y85 SB_BIG plane 5
00  // 76 x25y85 SB_DRIVE plane 6,5
00  // 77 x25y85 SB_BIG plane 6
00  // 78 x25y85 SB_BIG plane 6
08  // 79 x25y85 SB_BIG plane 7
12  // 80 x25y85 SB_BIG plane 7
02  // 81 x25y85 SB_DRIVE plane 8,7
00  // 82 x25y85 SB_BIG plane 8
00  // 83 x25y85 SB_BIG plane 8
00  // 84 x25y85 SB_BIG plane 9
00  // 85 x25y85 SB_BIG plane 9
00  // 86 x25y85 SB_DRIVE plane 10,9
00  // 87 x25y85 SB_BIG plane 10
00  // 88 x25y85 SB_BIG plane 10
00  // 89 x25y85 SB_BIG plane 11
00  // 90 x25y85 SB_BIG plane 11
00  // 91 x25y85 SB_DRIVE plane 12,11
00  // 92 x25y85 SB_BIG plane 12
30  // 93 x25y85 SB_BIG plane 12
00  // 94 x26y86 SB_SML plane 1
04  // 95 x26y86 SB_SML plane 2,1
00  // 96 x26y86 SB_SML plane 2
32  // 97 x26y86 SB_SML plane 3
05  // 98 x26y86 SB_SML plane 4,3
00  // 99 x26y86 SB_SML plane 4
00  // 100 x26y86 SB_SML plane 5
00  // 101 x26y86 SB_SML plane 6,5
00  // 102 x26y86 SB_SML plane 6
88  // 103 x26y86 SB_SML plane 7
02  // 104 x26y86 SB_SML plane 8,7
00  // 105 x26y86 SB_SML plane 8
00  // 106 x26y86 SB_SML plane 9
00  // 107 x26y86 SB_SML plane 10,9
10  // 108 x26y86 SB_SML plane 10
27 // -- CRC low byte
B4 // -- CRC high byte


// Config Latches on x27y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6345     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2B // y_sel: 85
1F // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 634D
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x27y85 CPE[0]
00  //  1 x27y85 CPE[1]
00  //  2 x27y85 CPE[2]
00  //  3 x27y85 CPE[3]
00  //  4 x27y85 CPE[4]
00  //  5 x27y85 CPE[5]
00  //  6 x27y85 CPE[6]
00  //  7 x27y85 CPE[7]
00  //  8 x27y85 CPE[8]
00  //  9 x27y85 CPE[9]
FF  // 10 x27y86 CPE[0]  _a1304  C_AND////    _a1567  C_////Bridge
33  // 11 x27y86 CPE[1]  80'h00_00BB_00_0000_0C88_33FF modified with path inversions
88  // 12 x27y86 CPE[2]  80'h00_00BB_00_0000_0C88_CCFF from netlist
0C  // 13 x27y86 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x27y86 CPE[4]
00  // 15 x27y86 CPE[5]
00  // 16 x27y86 CPE[6]
BB  // 17 x27y86 CPE[7]
00  // 18 x27y86 CPE[8]
00  // 19 x27y86 CPE[9]
F3  // 20 x28y85 CPE[0]  _a142  C_MX2b////    
00  // 21 x28y85 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 22 x28y85 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x28y85 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 24 x28y85 CPE[4]
00  // 25 x28y85 CPE[5]
00  // 26 x28y85 CPE[6]
18  // 27 x28y85 CPE[7]
00  // 28 x28y85 CPE[8]
00  // 29 x28y85 CPE[9]
00  // 30 x28y86 CPE[0]
00  // 31 x28y86 CPE[1]
00  // 32 x28y86 CPE[2]
00  // 33 x28y86 CPE[3]
00  // 34 x28y86 CPE[4]
00  // 35 x28y86 CPE[5]
00  // 36 x28y86 CPE[6]
00  // 37 x28y86 CPE[7]
00  // 38 x28y86 CPE[8]
00  // 39 x28y86 CPE[9]
00  // 40 x27y85 INMUX plane 2,1
00  // 41 x27y85 INMUX plane 4,3
00  // 42 x27y85 INMUX plane 6,5
00  // 43 x27y85 INMUX plane 8,7
00  // 44 x27y85 INMUX plane 10,9
10  // 45 x27y85 INMUX plane 12,11
18  // 46 x27y86 INMUX plane 2,1
28  // 47 x27y86 INMUX plane 4,3
08  // 48 x27y86 INMUX plane 6,5
29  // 49 x27y86 INMUX plane 8,7
18  // 50 x27y86 INMUX plane 10,9
00  // 51 x27y86 INMUX plane 12,11
18  // 52 x28y85 INMUX plane 2,1
00  // 53 x28y85 INMUX plane 4,3
04  // 54 x28y85 INMUX plane 6,5
13  // 55 x28y85 INMUX plane 8,7
80  // 56 x28y85 INMUX plane 10,9
00  // 57 x28y85 INMUX plane 12,11
00  // 58 x28y86 INMUX plane 2,1
00  // 59 x28y86 INMUX plane 4,3
00  // 60 x28y86 INMUX plane 6,5
43  // 61 x28y86 INMUX plane 8,7
00  // 62 x28y86 INMUX plane 10,9
20  // 63 x28y86 INMUX plane 12,11
00  // 64 x28y86 SB_BIG plane 1
00  // 65 x28y86 SB_BIG plane 1
00  // 66 x28y86 SB_DRIVE plane 2,1
88  // 67 x28y86 SB_BIG plane 2
22  // 68 x28y86 SB_BIG plane 2
41  // 69 x28y86 SB_BIG plane 3
00  // 70 x28y86 SB_BIG plane 3
00  // 71 x28y86 SB_DRIVE plane 4,3
00  // 72 x28y86 SB_BIG plane 4
00  // 73 x28y86 SB_BIG plane 4
00  // 74 x28y86 SB_BIG plane 5
00  // 75 x28y86 SB_BIG plane 5
00  // 76 x28y86 SB_DRIVE plane 6,5
56  // 77 x28y86 SB_BIG plane 6
20  // 78 x28y86 SB_BIG plane 6
48  // 79 x28y86 SB_BIG plane 7
42  // 80 x28y86 SB_BIG plane 7
00  // 81 x28y86 SB_DRIVE plane 8,7
00  // 82 x28y86 SB_BIG plane 8
00  // 83 x28y86 SB_BIG plane 8
00  // 84 x28y86 SB_BIG plane 9
00  // 85 x28y86 SB_BIG plane 9
00  // 86 x28y86 SB_DRIVE plane 10,9
00  // 87 x28y86 SB_BIG plane 10
00  // 88 x28y86 SB_BIG plane 10
00  // 89 x28y86 SB_BIG plane 11
00  // 90 x28y86 SB_BIG plane 11
00  // 91 x28y86 SB_DRIVE plane 12,11
00  // 92 x28y86 SB_BIG plane 12
04  // 93 x28y86 SB_BIG plane 12
00  // 94 x27y85 SB_SML plane 1
80  // 95 x27y85 SB_SML plane 2,1
2A  // 96 x27y85 SB_SML plane 2
A8  // 97 x27y85 SB_SML plane 3
02  // 98 x27y85 SB_SML plane 4,3
00  // 99 x27y85 SB_SML plane 4
00  // 100 x27y85 SB_SML plane 5
20  // 101 x27y85 SB_SML plane 6,5
5D  // 102 x27y85 SB_SML plane 6
88  // 103 x27y85 SB_SML plane 7
02  // 104 x27y85 SB_SML plane 8,7
36 // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x29y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 63BC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2B // y_sel: 85
C7 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 63C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CC  //  0 x29y85 CPE[0]  _a1300  C_MX4b////    
00  //  1 x29y85 CPE[1]  80'h00_0018_00_0040_0AD2_00CC modified with path inversions
D2  //  2 x29y85 CPE[2]  80'h00_0018_00_0040_0ADB_00CC from netlist
0A  //  3 x29y85 CPE[3]      00_0000_00_0000_0009_0000 difference
40  //  4 x29y85 CPE[4]
00  //  5 x29y85 CPE[5]
00  //  6 x29y85 CPE[6]
18  //  7 x29y85 CPE[7]
00  //  8 x29y85 CPE[8]
00  //  9 x29y85 CPE[9]
A3  // 10 x29y86 CPE[0]  _a1312  C_MX4b////    
00  // 11 x29y86 CPE[1]  80'h00_0018_00_0040_0ABA_00A3 modified with path inversions
BA  // 12 x29y86 CPE[2]  80'h00_0018_00_0040_0AB2_00A3 from netlist
0A  // 13 x29y86 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 14 x29y86 CPE[4]
00  // 15 x29y86 CPE[5]
00  // 16 x29y86 CPE[6]
18  // 17 x29y86 CPE[7]
00  // 18 x29y86 CPE[8]
00  // 19 x29y86 CPE[9]
C3  // 20 x30y85 CPE[0]  _a1298  C_MX4b////    
00  // 21 x30y85 CPE[1]  80'h00_0018_00_0040_0A76_00C3 modified with path inversions
76  // 22 x30y85 CPE[2]  80'h00_0018_00_0040_0A71_00CC from netlist
0A  // 23 x30y85 CPE[3]      00_0000_00_0000_0007_000F difference
40  // 24 x30y85 CPE[4]
00  // 25 x30y85 CPE[5]
00  // 26 x30y85 CPE[6]
18  // 27 x30y85 CPE[7]
00  // 28 x30y85 CPE[8]
00  // 29 x30y85 CPE[9]
33  // 30 x30y86 CPE[0]  _a1299  C_MX4b////    _a1570  C_////Bridge
00  // 31 x30y86 CPE[1]  80'h00_00BA_00_0040_0ADF_0033 modified with path inversions
DF  // 32 x30y86 CPE[2]  80'h00_00BA_00_0040_0ADB_00CC from netlist
0A  // 33 x30y86 CPE[3]      00_0000_00_0000_0004_00FF difference
40  // 34 x30y86 CPE[4]
00  // 35 x30y86 CPE[5]
00  // 36 x30y86 CPE[6]
BA  // 37 x30y86 CPE[7]
00  // 38 x30y86 CPE[8]
00  // 39 x30y86 CPE[9]
38  // 40 x29y85 INMUX plane 2,1
1C  // 41 x29y85 INMUX plane 4,3
05  // 42 x29y85 INMUX plane 6,5
16  // 43 x29y85 INMUX plane 8,7
28  // 44 x29y85 INMUX plane 10,9
18  // 45 x29y85 INMUX plane 12,11
38  // 46 x29y86 INMUX plane 2,1
18  // 47 x29y86 INMUX plane 4,3
0C  // 48 x29y86 INMUX plane 6,5
30  // 49 x29y86 INMUX plane 8,7
28  // 50 x29y86 INMUX plane 10,9
00  // 51 x29y86 INMUX plane 12,11
08  // 52 x30y85 INMUX plane 2,1
35  // 53 x30y85 INMUX plane 4,3
3D  // 54 x30y85 INMUX plane 6,5
6E  // 55 x30y85 INMUX plane 8,7
A0  // 56 x30y85 INMUX plane 10,9
01  // 57 x30y85 INMUX plane 12,11
08  // 58 x30y86 INMUX plane 2,1
3D  // 59 x30y86 INMUX plane 4,3
02  // 60 x30y86 INMUX plane 6,5
24  // 61 x30y86 INMUX plane 8,7
10  // 62 x30y86 INMUX plane 10,9
E0  // 63 x30y86 INMUX plane 12,11
48  // 64 x29y85 SB_BIG plane 1
12  // 65 x29y85 SB_BIG plane 1
00  // 66 x29y85 SB_DRIVE plane 2,1
48  // 67 x29y85 SB_BIG plane 2
12  // 68 x29y85 SB_BIG plane 2
48  // 69 x29y85 SB_BIG plane 3
12  // 70 x29y85 SB_BIG plane 3
00  // 71 x29y85 SB_DRIVE plane 4,3
48  // 72 x29y85 SB_BIG plane 4
22  // 73 x29y85 SB_BIG plane 4
08  // 74 x29y85 SB_BIG plane 5
12  // 75 x29y85 SB_BIG plane 5
00  // 76 x29y85 SB_DRIVE plane 6,5
88  // 77 x29y85 SB_BIG plane 6
12  // 78 x29y85 SB_BIG plane 6
48  // 79 x29y85 SB_BIG plane 7
12  // 80 x29y85 SB_BIG plane 7
00  // 81 x29y85 SB_DRIVE plane 8,7
48  // 82 x29y85 SB_BIG plane 8
10  // 83 x29y85 SB_BIG plane 8
48  // 84 x29y85 SB_BIG plane 9
12  // 85 x29y85 SB_BIG plane 9
00  // 86 x29y85 SB_DRIVE plane 10,9
08  // 87 x29y85 SB_BIG plane 10
12  // 88 x29y85 SB_BIG plane 10
0B  // 89 x29y85 SB_BIG plane 11
34  // 90 x29y85 SB_BIG plane 11
02  // 91 x29y85 SB_DRIVE plane 12,11
93  // 92 x29y85 SB_BIG plane 12
22  // 93 x29y85 SB_BIG plane 12
A8  // 94 x30y86 SB_SML plane 1
12  // 95 x30y86 SB_SML plane 2,1
55  // 96 x30y86 SB_SML plane 2
B1  // 97 x30y86 SB_SML plane 3
82  // 98 x30y86 SB_SML plane 4,3
2A  // 99 x30y86 SB_SML plane 4
A8  // 100 x30y86 SB_SML plane 5
82  // 101 x30y86 SB_SML plane 6,5
2A  // 102 x30y86 SB_SML plane 6
A8  // 103 x30y86 SB_SML plane 7
82  // 104 x30y86 SB_SML plane 8,7
2A  // 105 x30y86 SB_SML plane 8
A8  // 106 x30y86 SB_SML plane 9
82  // 107 x30y86 SB_SML plane 10,9
2A  // 108 x30y86 SB_SML plane 10
A8  // 109 x30y86 SB_SML plane 11
82  // 110 x30y86 SB_SML plane 12,11
22  // 111 x30y86 SB_SML plane 12
B0 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x31y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 643A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2B // y_sel: 85
9E // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6442
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
F3  //  0 x31y85 CPE[0]  _a79  C_MX2b////    _a1571  C_////Bridge
00  //  1 x31y85 CPE[1]  80'h00_00BA_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x31y85 CPE[2]  80'h00_00BA_00_0040_0ACC_00FC from netlist
0A  //  3 x31y85 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x31y85 CPE[4]
00  //  5 x31y85 CPE[5]
00  //  6 x31y85 CPE[6]
BA  //  7 x31y85 CPE[7]
00  //  8 x31y85 CPE[8]
00  //  9 x31y85 CPE[9]
FF  // 10 x31y86 CPE[0]  _a1577  C_////Bridge
FF  // 11 x31y86 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x31y86 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x31y86 CPE[3]
00  // 14 x31y86 CPE[4]
00  // 15 x31y86 CPE[5]
00  // 16 x31y86 CPE[6]
A3  // 17 x31y86 CPE[7]
00  // 18 x31y86 CPE[8]
00  // 19 x31y86 CPE[9]
00  // 20 x32y85 CPE[0]
00  // 21 x32y85 CPE[1]
00  // 22 x32y85 CPE[2]
00  // 23 x32y85 CPE[3]
00  // 24 x32y85 CPE[4]
00  // 25 x32y85 CPE[5]
00  // 26 x32y85 CPE[6]
00  // 27 x32y85 CPE[7]
00  // 28 x32y85 CPE[8]
00  // 29 x32y85 CPE[9]
FF  // 30 x32y86 CPE[0]  _a1573  C_////Bridge
FF  // 31 x32y86 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x32y86 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x32y86 CPE[3]
00  // 34 x32y86 CPE[4]
00  // 35 x32y86 CPE[5]
00  // 36 x32y86 CPE[6]
A2  // 37 x32y86 CPE[7]
00  // 38 x32y86 CPE[8]
00  // 39 x32y86 CPE[9]
28  // 40 x31y85 INMUX plane 2,1
05  // 41 x31y85 INMUX plane 4,3
10  // 42 x31y85 INMUX plane 6,5
1F  // 43 x31y85 INMUX plane 8,7
00  // 44 x31y85 INMUX plane 10,9
05  // 45 x31y85 INMUX plane 12,11
00  // 46 x31y86 INMUX plane 2,1
38  // 47 x31y86 INMUX plane 4,3
02  // 48 x31y86 INMUX plane 6,5
28  // 49 x31y86 INMUX plane 8,7
00  // 50 x31y86 INMUX plane 10,9
28  // 51 x31y86 INMUX plane 12,11
00  // 52 x32y85 INMUX plane 2,1
05  // 53 x32y85 INMUX plane 4,3
80  // 54 x32y85 INMUX plane 6,5
40  // 55 x32y85 INMUX plane 8,7
80  // 56 x32y85 INMUX plane 10,9
43  // 57 x32y85 INMUX plane 12,11
28  // 58 x32y86 INMUX plane 2,1
00  // 59 x32y86 INMUX plane 4,3
A0  // 60 x32y86 INMUX plane 6,5
40  // 61 x32y86 INMUX plane 8,7
80  // 62 x32y86 INMUX plane 10,9
45  // 63 x32y86 INMUX plane 12,11
48  // 64 x32y86 SB_BIG plane 1
12  // 65 x32y86 SB_BIG plane 1
00  // 66 x32y86 SB_DRIVE plane 2,1
48  // 67 x32y86 SB_BIG plane 2
12  // 68 x32y86 SB_BIG plane 2
58  // 69 x32y86 SB_BIG plane 3
00  // 70 x32y86 SB_BIG plane 3
00  // 71 x32y86 SB_DRIVE plane 4,3
48  // 72 x32y86 SB_BIG plane 4
12  // 73 x32y86 SB_BIG plane 4
8E  // 74 x32y86 SB_BIG plane 5
20  // 75 x32y86 SB_BIG plane 5
00  // 76 x32y86 SB_DRIVE plane 6,5
48  // 77 x32y86 SB_BIG plane 6
12  // 78 x32y86 SB_BIG plane 6
00  // 79 x32y86 SB_BIG plane 7
00  // 80 x32y86 SB_BIG plane 7
00  // 81 x32y86 SB_DRIVE plane 8,7
48  // 82 x32y86 SB_BIG plane 8
12  // 83 x32y86 SB_BIG plane 8
00  // 84 x32y86 SB_BIG plane 9
00  // 85 x32y86 SB_BIG plane 9
00  // 86 x32y86 SB_DRIVE plane 10,9
03  // 87 x32y86 SB_BIG plane 10
22  // 88 x32y86 SB_BIG plane 10
00  // 89 x32y86 SB_BIG plane 11
30  // 90 x32y86 SB_BIG plane 11
00  // 91 x32y86 SB_DRIVE plane 12,11
00  // 92 x32y86 SB_BIG plane 12
00  // 93 x32y86 SB_BIG plane 12
A8  // 94 x31y85 SB_SML plane 1
82  // 95 x31y85 SB_SML plane 2,1
2A  // 96 x31y85 SB_SML plane 2
00  // 97 x31y85 SB_SML plane 3
80  // 98 x31y85 SB_SML plane 4,3
2A  // 99 x31y85 SB_SML plane 4
11  // 100 x31y85 SB_SML plane 5
85  // 101 x31y85 SB_SML plane 6,5
22  // 102 x31y85 SB_SML plane 6
00  // 103 x31y85 SB_SML plane 7
80  // 104 x31y85 SB_SML plane 8,7
22  // 105 x31y85 SB_SML plane 8
00  // 106 x31y85 SB_SML plane 9
00  // 107 x31y85 SB_SML plane 10,9
00  // 108 x31y85 SB_SML plane 10
11  // 109 x31y85 SB_SML plane 11
D7 // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x33y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 64B6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2B // y_sel: 85
46 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 64BE
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
F3  //  0 x33y85 CPE[0]  _a134  C_MX2b////    
00  //  1 x33y85 CPE[1]  80'h00_0018_00_0040_0ACC_00F3 modified with path inversions
CC  //  2 x33y85 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x33y85 CPE[3]
40  //  4 x33y85 CPE[4]
00  //  5 x33y85 CPE[5]
00  //  6 x33y85 CPE[6]
18  //  7 x33y85 CPE[7]
00  //  8 x33y85 CPE[8]
00  //  9 x33y85 CPE[9]
00  // 10 x33y86 CPE[0]
00  // 11 x33y86 CPE[1]
00  // 12 x33y86 CPE[2]
00  // 13 x33y86 CPE[3]
00  // 14 x33y86 CPE[4]
00  // 15 x33y86 CPE[5]
00  // 16 x33y86 CPE[6]
00  // 17 x33y86 CPE[7]
00  // 18 x33y86 CPE[8]
00  // 19 x33y86 CPE[9]
F3  // 20 x34y85 CPE[0]  _a106  C_MX2b////    
00  // 21 x34y85 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 22 x34y85 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 23 x34y85 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x34y85 CPE[4]
00  // 25 x34y85 CPE[5]
00  // 26 x34y85 CPE[6]
18  // 27 x34y85 CPE[7]
00  // 28 x34y85 CPE[8]
00  // 29 x34y85 CPE[9]
00  // 30 x34y86 CPE[0]
00  // 31 x34y86 CPE[1]
00  // 32 x34y86 CPE[2]
00  // 33 x34y86 CPE[3]
00  // 34 x34y86 CPE[4]
00  // 35 x34y86 CPE[5]
00  // 36 x34y86 CPE[6]
00  // 37 x34y86 CPE[7]
00  // 38 x34y86 CPE[8]
00  // 39 x34y86 CPE[9]
18  // 40 x33y85 INMUX plane 2,1
00  // 41 x33y85 INMUX plane 4,3
00  // 42 x33y85 INMUX plane 6,5
3F  // 43 x33y85 INMUX plane 8,7
00  // 44 x33y85 INMUX plane 10,9
28  // 45 x33y85 INMUX plane 12,11
18  // 46 x33y86 INMUX plane 2,1
00  // 47 x33y86 INMUX plane 4,3
00  // 48 x33y86 INMUX plane 6,5
00  // 49 x33y86 INMUX plane 8,7
00  // 50 x33y86 INMUX plane 10,9
04  // 51 x33y86 INMUX plane 12,11
20  // 52 x34y85 INMUX plane 2,1
10  // 53 x34y85 INMUX plane 4,3
10  // 54 x34y85 INMUX plane 6,5
65  // 55 x34y85 INMUX plane 8,7
00  // 56 x34y85 INMUX plane 10,9
50  // 57 x34y85 INMUX plane 12,11
20  // 58 x34y86 INMUX plane 2,1
03  // 59 x34y86 INMUX plane 4,3
11  // 60 x34y86 INMUX plane 6,5
40  // 61 x34y86 INMUX plane 8,7
00  // 62 x34y86 INMUX plane 10,9
58  // 63 x34y86 INMUX plane 12,11
48  // 64 x33y85 SB_BIG plane 1
12  // 65 x33y85 SB_BIG plane 1
80  // 66 x33y85 SB_DRIVE plane 2,1
0B  // 67 x33y85 SB_BIG plane 2
40  // 68 x33y85 SB_BIG plane 2
48  // 69 x33y85 SB_BIG plane 3
12  // 70 x33y85 SB_BIG plane 3
00  // 71 x33y85 SB_DRIVE plane 4,3
00  // 72 x33y85 SB_BIG plane 4
00  // 73 x33y85 SB_BIG plane 4
48  // 74 x33y85 SB_BIG plane 5
12  // 75 x33y85 SB_BIG plane 5
00  // 76 x33y85 SB_DRIVE plane 6,5
42  // 77 x33y85 SB_BIG plane 6
06  // 78 x33y85 SB_BIG plane 6
41  // 79 x33y85 SB_BIG plane 7
12  // 80 x33y85 SB_BIG plane 7
00  // 81 x33y85 SB_DRIVE plane 8,7
00  // 82 x33y85 SB_BIG plane 8
00  // 83 x33y85 SB_BIG plane 8
00  // 84 x33y85 SB_BIG plane 9
00  // 85 x33y85 SB_BIG plane 9
00  // 86 x33y85 SB_DRIVE plane 10,9
00  // 87 x33y85 SB_BIG plane 10
00  // 88 x33y85 SB_BIG plane 10
00  // 89 x33y85 SB_BIG plane 11
00  // 90 x33y85 SB_BIG plane 11
00  // 91 x33y85 SB_DRIVE plane 12,11
00  // 92 x33y85 SB_BIG plane 12
00  // 93 x33y85 SB_BIG plane 12
4B  // 94 x34y86 SB_SML plane 1
E7  // 95 x34y86 SB_SML plane 2,1
00  // 96 x34y86 SB_SML plane 2
A8  // 97 x34y86 SB_SML plane 3
02  // 98 x34y86 SB_SML plane 4,3
00  // 99 x34y86 SB_SML plane 4
A8  // 100 x34y86 SB_SML plane 5
02  // 101 x34y86 SB_SML plane 6,5
00  // 102 x34y86 SB_SML plane 6
A8  // 103 x34y86 SB_SML plane 7
02  // 104 x34y86 SB_SML plane 8,7
00  // 105 x34y86 SB_SML plane 8
01  // 106 x34y86 SB_SML plane 9
00  // 107 x34y86 SB_SML plane 10,9
00  // 108 x34y86 SB_SML plane 10
0B  // 109 x34y86 SB_SML plane 11
06  // 110 x34y86 SB_SML plane 12,11
B9 // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6533     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2B // y_sel: 85
2E // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 653B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x35y85 CPE[0]
00  //  1 x35y85 CPE[1]
00  //  2 x35y85 CPE[2]
00  //  3 x35y85 CPE[3]
00  //  4 x35y85 CPE[4]
00  //  5 x35y85 CPE[5]
00  //  6 x35y85 CPE[6]
00  //  7 x35y85 CPE[7]
00  //  8 x35y85 CPE[8]
00  //  9 x35y85 CPE[9]
00  // 10 x35y86 CPE[0]
00  // 11 x35y86 CPE[1]
00  // 12 x35y86 CPE[2]
00  // 13 x35y86 CPE[3]
00  // 14 x35y86 CPE[4]
00  // 15 x35y86 CPE[5]
00  // 16 x35y86 CPE[6]
00  // 17 x35y86 CPE[7]
00  // 18 x35y86 CPE[8]
00  // 19 x35y86 CPE[9]
F3  // 20 x36y85 CPE[0]  _a132  C_MX2b////    
00  // 21 x36y85 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 22 x36y85 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 23 x36y85 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 24 x36y85 CPE[4]
00  // 25 x36y85 CPE[5]
00  // 26 x36y85 CPE[6]
18  // 27 x36y85 CPE[7]
00  // 28 x36y85 CPE[8]
00  // 29 x36y85 CPE[9]
FF  // 30 x36y86 CPE[0]  _a829  C_/C_0_1///    
FF  // 31 x36y86 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x36y86 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 33 x36y86 CPE[3]
00  // 34 x36y86 CPE[4]
08  // 35 x36y86 CPE[5]
12  // 36 x36y86 CPE[6]
00  // 37 x36y86 CPE[7]
3F  // 38 x36y86 CPE[8]
00  // 39 x36y86 CPE[9]
08  // 40 x35y85 INMUX plane 2,1
00  // 41 x35y85 INMUX plane 4,3
00  // 42 x35y85 INMUX plane 6,5
01  // 43 x35y85 INMUX plane 8,7
00  // 44 x35y85 INMUX plane 10,9
00  // 45 x35y85 INMUX plane 12,11
09  // 46 x35y86 INMUX plane 2,1
20  // 47 x35y86 INMUX plane 4,3
20  // 48 x35y86 INMUX plane 6,5
03  // 49 x35y86 INMUX plane 8,7
01  // 50 x35y86 INMUX plane 10,9
21  // 51 x35y86 INMUX plane 12,11
00  // 52 x36y85 INMUX plane 2,1
00  // 53 x36y85 INMUX plane 4,3
00  // 54 x36y85 INMUX plane 6,5
1F  // 55 x36y85 INMUX plane 8,7
80  // 56 x36y85 INMUX plane 10,9
03  // 57 x36y85 INMUX plane 12,11
09  // 58 x36y86 INMUX plane 2,1
00  // 59 x36y86 INMUX plane 4,3
00  // 60 x36y86 INMUX plane 6,5
00  // 61 x36y86 INMUX plane 8,7
00  // 62 x36y86 INMUX plane 10,9
01  // 63 x36y86 INMUX plane 12,11
11  // 64 x36y86 SB_BIG plane 1
00  // 65 x36y86 SB_BIG plane 1
00  // 66 x36y86 SB_DRIVE plane 2,1
11  // 67 x36y86 SB_BIG plane 2
00  // 68 x36y86 SB_BIG plane 2
48  // 69 x36y86 SB_BIG plane 3
12  // 70 x36y86 SB_BIG plane 3
00  // 71 x36y86 SB_DRIVE plane 4,3
48  // 72 x36y86 SB_BIG plane 4
12  // 73 x36y86 SB_BIG plane 4
00  // 74 x36y86 SB_BIG plane 5
00  // 75 x36y86 SB_BIG plane 5
00  // 76 x36y86 SB_DRIVE plane 6,5
00  // 77 x36y86 SB_BIG plane 6
06  // 78 x36y86 SB_BIG plane 6
48  // 79 x36y86 SB_BIG plane 7
12  // 80 x36y86 SB_BIG plane 7
00  // 81 x36y86 SB_DRIVE plane 8,7
48  // 82 x36y86 SB_BIG plane 8
42  // 83 x36y86 SB_BIG plane 8
31  // 84 x36y86 SB_BIG plane 9
00  // 85 x36y86 SB_BIG plane 9
00  // 86 x36y86 SB_DRIVE plane 10,9
00  // 87 x36y86 SB_BIG plane 10
00  // 88 x36y86 SB_BIG plane 10
11  // 89 x36y86 SB_BIG plane 11
20  // 90 x36y86 SB_BIG plane 11
00  // 91 x36y86 SB_DRIVE plane 12,11
00  // 92 x36y86 SB_BIG plane 12
00  // 93 x36y86 SB_BIG plane 12
00  // 94 x35y85 SB_SML plane 1
10  // 95 x35y85 SB_SML plane 2,1
01  // 96 x35y85 SB_SML plane 2
A8  // 97 x35y85 SB_SML plane 3
82  // 98 x35y85 SB_SML plane 4,3
3A  // 99 x35y85 SB_SML plane 4
00  // 100 x35y85 SB_SML plane 5
00  // 101 x35y85 SB_SML plane 6,5
10  // 102 x35y85 SB_SML plane 6
B1  // 103 x35y85 SB_SML plane 7
82  // 104 x35y85 SB_SML plane 8,7
2A  // 105 x35y85 SB_SML plane 8
00  // 106 x35y85 SB_SML plane 9
00  // 107 x35y85 SB_SML plane 10,9
00  // 108 x35y85 SB_SML plane 10
01  // 109 x35y85 SB_SML plane 11
00  // 110 x35y85 SB_SML plane 12,11
18  // 111 x35y85 SB_SML plane 12
A0 // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x37y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 65B1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2B // y_sel: 85
F6 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 65B9
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x37y85 CPE[0]
00  //  1 x37y85 CPE[1]
00  //  2 x37y85 CPE[2]
00  //  3 x37y85 CPE[3]
00  //  4 x37y85 CPE[4]
00  //  5 x37y85 CPE[5]
00  //  6 x37y85 CPE[6]
00  //  7 x37y85 CPE[7]
00  //  8 x37y85 CPE[8]
00  //  9 x37y85 CPE[9]
5A  // 10 x37y86 CPE[0]  _a229  C_///AND/D
FF  // 11 x37y86 CPE[1]  80'h00_CE00_80_0000_0C08_FF5A modified with path inversions
08  // 12 x37y86 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  // 13 x37y86 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 14 x37y86 CPE[4]
00  // 15 x37y86 CPE[5]
80  // 16 x37y86 CPE[6]
00  // 17 x37y86 CPE[7]
CE  // 18 x37y86 CPE[8]
7B // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x39y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 65D2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2B // y_sel: 85
FE // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 65DA
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x39y85 CPE[0]
00  //  1 x39y85 CPE[1]
00  //  2 x39y85 CPE[2]
00  //  3 x39y85 CPE[3]
00  //  4 x39y85 CPE[4]
00  //  5 x39y85 CPE[5]
00  //  6 x39y85 CPE[6]
00  //  7 x39y85 CPE[7]
00  //  8 x39y85 CPE[8]
00  //  9 x39y85 CPE[9]
FF  // 10 x39y86 CPE[0]  _a133  C_AND/D///    
4F  // 11 x39y86 CPE[1]  80'h00_CD00_00_0000_0C88_4FFF modified with path inversions
88  // 12 x39y86 CPE[2]  80'h00_FE00_00_0000_0C88_8FFF from netlist
0C  // 13 x39y86 CPE[3]      00_3300_00_0000_0000_C000 difference
00  // 14 x39y86 CPE[4]
00  // 15 x39y86 CPE[5]
00  // 16 x39y86 CPE[6]
00  // 17 x39y86 CPE[7]
CD  // 18 x39y86 CPE[8]
00  // 19 x39y86 CPE[9]
70  // 20 x40y85 CPE[0]  _a74  C_///OR/D
FF  // 21 x40y85 CPE[1]  80'h00_3E00_80_0000_0C0E_FF70 modified with path inversions
0E  // 22 x40y85 CPE[2]  80'h00_FE00_80_0000_0C0E_FFD0 from netlist
0C  // 23 x40y85 CPE[3]      00_C000_00_0000_0000_00A0 difference
00  // 24 x40y85 CPE[4]
00  // 25 x40y85 CPE[5]
80  // 26 x40y85 CPE[6]
00  // 27 x40y85 CPE[7]
3E  // 28 x40y85 CPE[8]
00  // 29 x40y85 CPE[9]
AA  // 30 x40y86 CPE[0]  net1 = net2: _a131  C_AND/D//AND/D
55  // 31 x40y86 CPE[1]  80'h00_CD00_80_0000_0C88_55AA modified with path inversions
88  // 32 x40y86 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 33 x40y86 CPE[3]      00_3300_00_0000_0000_FF00 difference
00  // 34 x40y86 CPE[4]
00  // 35 x40y86 CPE[5]
80  // 36 x40y86 CPE[6]
00  // 37 x40y86 CPE[7]
CD  // 38 x40y86 CPE[8]
F9 // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x41y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6607     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2B // y_sel: 85
26 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 660F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x41y85 CPE[0]
00  //  1 x41y85 CPE[1]
00  //  2 x41y85 CPE[2]
00  //  3 x41y85 CPE[3]
00  //  4 x41y85 CPE[4]
00  //  5 x41y85 CPE[5]
00  //  6 x41y85 CPE[6]
00  //  7 x41y85 CPE[7]
00  //  8 x41y85 CPE[8]
00  //  9 x41y85 CPE[9]
00  // 10 x41y86 CPE[0]
00  // 11 x41y86 CPE[1]
00  // 12 x41y86 CPE[2]
00  // 13 x41y86 CPE[3]
00  // 14 x41y86 CPE[4]
00  // 15 x41y86 CPE[5]
00  // 16 x41y86 CPE[6]
00  // 17 x41y86 CPE[7]
00  // 18 x41y86 CPE[8]
00  // 19 x41y86 CPE[9]
00  // 20 x42y85 CPE[0]
00  // 21 x42y85 CPE[1]
00  // 22 x42y85 CPE[2]
00  // 23 x42y85 CPE[3]
00  // 24 x42y85 CPE[4]
00  // 25 x42y85 CPE[5]
00  // 26 x42y85 CPE[6]
00  // 27 x42y85 CPE[7]
00  // 28 x42y85 CPE[8]
00  // 29 x42y85 CPE[9]
FC  // 30 x42y86 CPE[0]  _a1422  C_MX2b////    
00  // 31 x42y86 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 32 x42y86 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  // 33 x42y86 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 34 x42y86 CPE[4]
00  // 35 x42y86 CPE[5]
00  // 36 x42y86 CPE[6]
18  // 37 x42y86 CPE[7]
00  // 38 x42y86 CPE[8]
00  // 39 x42y86 CPE[9]
00  // 40 x41y85 INMUX plane 2,1
00  // 41 x41y85 INMUX plane 4,3
00  // 42 x41y85 INMUX plane 6,5
00  // 43 x41y85 INMUX plane 8,7
00  // 44 x41y85 INMUX plane 10,9
00  // 45 x41y85 INMUX plane 12,11
00  // 46 x41y86 INMUX plane 2,1
00  // 47 x41y86 INMUX plane 4,3
00  // 48 x41y86 INMUX plane 6,5
00  // 49 x41y86 INMUX plane 8,7
01  // 50 x41y86 INMUX plane 10,9
00  // 51 x41y86 INMUX plane 12,11
00  // 52 x42y85 INMUX plane 2,1
00  // 53 x42y85 INMUX plane 4,3
00  // 54 x42y85 INMUX plane 6,5
00  // 55 x42y85 INMUX plane 8,7
00  // 56 x42y85 INMUX plane 10,9
00  // 57 x42y85 INMUX plane 12,11
38  // 58 x42y86 INMUX plane 2,1
28  // 59 x42y86 INMUX plane 4,3
1B  // 60 x42y86 INMUX plane 6,5
32  // 61 x42y86 INMUX plane 8,7
19  // 62 x42y86 INMUX plane 10,9
00  // 63 x42y86 INMUX plane 12,11
00  // 64 x41y85 SB_BIG plane 1
00  // 65 x41y85 SB_BIG plane 1
00  // 66 x41y85 SB_DRIVE plane 2,1
00  // 67 x41y85 SB_BIG plane 2
00  // 68 x41y85 SB_BIG plane 2
00  // 69 x41y85 SB_BIG plane 3
00  // 70 x41y85 SB_BIG plane 3
00  // 71 x41y85 SB_DRIVE plane 4,3
08  // 72 x41y85 SB_BIG plane 4
12  // 73 x41y85 SB_BIG plane 4
00  // 74 x41y85 SB_BIG plane 5
00  // 75 x41y85 SB_BIG plane 5
00  // 76 x41y85 SB_DRIVE plane 6,5
00  // 77 x41y85 SB_BIG plane 6
00  // 78 x41y85 SB_BIG plane 6
00  // 79 x41y85 SB_BIG plane 7
00  // 80 x41y85 SB_BIG plane 7
00  // 81 x41y85 SB_DRIVE plane 8,7
48  // 82 x41y85 SB_BIG plane 8
12  // 83 x41y85 SB_BIG plane 8
00  // 84 x41y85 SB_BIG plane 9
00  // 85 x41y85 SB_BIG plane 9
00  // 86 x41y85 SB_DRIVE plane 10,9
00  // 87 x41y85 SB_BIG plane 10
00  // 88 x41y85 SB_BIG plane 10
00  // 89 x41y85 SB_BIG plane 11
00  // 90 x41y85 SB_BIG plane 11
00  // 91 x41y85 SB_DRIVE plane 12,11
00  // 92 x41y85 SB_BIG plane 12
00  // 93 x41y85 SB_BIG plane 12
00  // 94 x42y86 SB_SML plane 1
00  // 95 x42y86 SB_SML plane 2,1
00  // 96 x42y86 SB_SML plane 2
00  // 97 x42y86 SB_SML plane 3
80  // 98 x42y86 SB_SML plane 4,3
2A  // 99 x42y86 SB_SML plane 4
00  // 100 x42y86 SB_SML plane 5
00  // 101 x42y86 SB_SML plane 6,5
00  // 102 x42y86 SB_SML plane 6
00  // 103 x42y86 SB_SML plane 7
80  // 104 x42y86 SB_SML plane 8,7
2A  // 105 x42y86 SB_SML plane 8
AA // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x43y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 667F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2B // y_sel: 85
4E // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6687
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x43y85 CPE[0]
00  //  1 x43y85 CPE[1]
00  //  2 x43y85 CPE[2]
00  //  3 x43y85 CPE[3]
00  //  4 x43y85 CPE[4]
00  //  5 x43y85 CPE[5]
00  //  6 x43y85 CPE[6]
00  //  7 x43y85 CPE[7]
00  //  8 x43y85 CPE[8]
00  //  9 x43y85 CPE[9]
00  // 10 x43y86 CPE[0]
00  // 11 x43y86 CPE[1]
00  // 12 x43y86 CPE[2]
00  // 13 x43y86 CPE[3]
00  // 14 x43y86 CPE[4]
00  // 15 x43y86 CPE[5]
00  // 16 x43y86 CPE[6]
00  // 17 x43y86 CPE[7]
00  // 18 x43y86 CPE[8]
00  // 19 x43y86 CPE[9]
14  // 20 x44y85 CPE[0]  _a49  C_AND////    
A8  // 21 x44y85 CPE[1]  80'h00_0018_00_0000_0888_A814 modified with path inversions
88  // 22 x44y85 CPE[2]  80'h00_0018_00_0000_0888_A884 from netlist
08  // 23 x44y85 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 24 x44y85 CPE[4]
00  // 25 x44y85 CPE[5]
00  // 26 x44y85 CPE[6]
18  // 27 x44y85 CPE[7]
00  // 28 x44y85 CPE[8]
00  // 29 x44y85 CPE[9]
00  // 30 x44y86 CPE[0]
00  // 31 x44y86 CPE[1]
00  // 32 x44y86 CPE[2]
00  // 33 x44y86 CPE[3]
00  // 34 x44y86 CPE[4]
00  // 35 x44y86 CPE[5]
00  // 36 x44y86 CPE[6]
00  // 37 x44y86 CPE[7]
00  // 38 x44y86 CPE[8]
00  // 39 x44y86 CPE[9]
00  // 40 x43y85 INMUX plane 2,1
00  // 41 x43y85 INMUX plane 4,3
10  // 42 x43y85 INMUX plane 6,5
00  // 43 x43y85 INMUX plane 8,7
00  // 44 x43y85 INMUX plane 10,9
00  // 45 x43y85 INMUX plane 12,11
00  // 46 x43y86 INMUX plane 2,1
00  // 47 x43y86 INMUX plane 4,3
00  // 48 x43y86 INMUX plane 6,5
00  // 49 x43y86 INMUX plane 8,7
00  // 50 x43y86 INMUX plane 10,9
00  // 51 x43y86 INMUX plane 12,11
2C  // 52 x44y85 INMUX plane 2,1
3F  // 53 x44y85 INMUX plane 4,3
2C  // 54 x44y85 INMUX plane 6,5
03  // 55 x44y85 INMUX plane 8,7
80  // 56 x44y85 INMUX plane 10,9
2D  // 57 x44y85 INMUX plane 12,11
00  // 58 x44y86 INMUX plane 2,1
00  // 59 x44y86 INMUX plane 4,3
20  // 60 x44y86 INMUX plane 6,5
00  // 61 x44y86 INMUX plane 8,7
00  // 62 x44y86 INMUX plane 10,9
00  // 63 x44y86 INMUX plane 12,11
00  // 64 x44y86 SB_BIG plane 1
00  // 65 x44y86 SB_BIG plane 1
00  // 66 x44y86 SB_DRIVE plane 2,1
00  // 67 x44y86 SB_BIG plane 2
00  // 68 x44y86 SB_BIG plane 2
02  // 69 x44y86 SB_BIG plane 3
12  // 70 x44y86 SB_BIG plane 3
00  // 71 x44y86 SB_DRIVE plane 4,3
00  // 72 x44y86 SB_BIG plane 4
00  // 73 x44y86 SB_BIG plane 4
00  // 74 x44y86 SB_BIG plane 5
00  // 75 x44y86 SB_BIG plane 5
00  // 76 x44y86 SB_DRIVE plane 6,5
00  // 77 x44y86 SB_BIG plane 6
00  // 78 x44y86 SB_BIG plane 6
48  // 79 x44y86 SB_BIG plane 7
24  // 80 x44y86 SB_BIG plane 7
00  // 81 x44y86 SB_DRIVE plane 8,7
00  // 82 x44y86 SB_BIG plane 8
00  // 83 x44y86 SB_BIG plane 8
00  // 84 x44y86 SB_BIG plane 9
00  // 85 x44y86 SB_BIG plane 9
00  // 86 x44y86 SB_DRIVE plane 10,9
00  // 87 x44y86 SB_BIG plane 10
00  // 88 x44y86 SB_BIG plane 10
00  // 89 x44y86 SB_BIG plane 11
00  // 90 x44y86 SB_BIG plane 11
00  // 91 x44y86 SB_DRIVE plane 12,11
00  // 92 x44y86 SB_BIG plane 12
00  // 93 x44y86 SB_BIG plane 12
00  // 94 x43y85 SB_SML plane 1
00  // 95 x43y85 SB_SML plane 2,1
00  // 96 x43y85 SB_SML plane 2
A8  // 97 x43y85 SB_SML plane 3
02  // 98 x43y85 SB_SML plane 4,3
00  // 99 x43y85 SB_SML plane 4
00  // 100 x43y85 SB_SML plane 5
00  // 101 x43y85 SB_SML plane 6,5
00  // 102 x43y85 SB_SML plane 6
A8  // 103 x43y85 SB_SML plane 7
02  // 104 x43y85 SB_SML plane 8,7
5C // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x45y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 66F6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2B // y_sel: 85
96 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 66FE
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x45y85 CPE[0]
00  //  1 x45y85 CPE[1]
00  //  2 x45y85 CPE[2]
00  //  3 x45y85 CPE[3]
00  //  4 x45y85 CPE[4]
00  //  5 x45y85 CPE[5]
00  //  6 x45y85 CPE[6]
00  //  7 x45y85 CPE[7]
00  //  8 x45y85 CPE[8]
00  //  9 x45y85 CPE[9]
00  // 10 x45y86 CPE[0]  _a709  C_/C_0_1///    _a1634  C_////Bridge
00  // 11 x45y86 CPE[1]  80'h00_CFA7_12_0800_0000_0000 modified with path inversions
00  // 12 x45y86 CPE[2]  80'h00_CFA7_12_0800_0000_0000 from netlist
00  // 13 x45y86 CPE[3]
00  // 14 x45y86 CPE[4]
08  // 15 x45y86 CPE[5]
12  // 16 x45y86 CPE[6]
A7  // 17 x45y86 CPE[7]
CF  // 18 x45y86 CPE[8]
00  // 19 x45y86 CPE[9]
55  // 20 x46y85 CPE[0]  _a330  C_///AND/
FF  // 21 x46y85 CPE[1]  80'h00_0060_00_0000_0C08_FF55 modified with path inversions
08  // 22 x46y85 CPE[2]  80'h00_0060_00_0000_0C08_FF5A from netlist
0C  // 23 x46y85 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x46y85 CPE[4]
00  // 25 x46y85 CPE[5]
00  // 26 x46y85 CPE[6]
60  // 27 x46y85 CPE[7]
00  // 28 x46y85 CPE[8]
00  // 29 x46y85 CPE[9]
00  // 30 x46y86 CPE[0]
00  // 31 x46y86 CPE[1]
00  // 32 x46y86 CPE[2]
00  // 33 x46y86 CPE[3]
00  // 34 x46y86 CPE[4]
00  // 35 x46y86 CPE[5]
00  // 36 x46y86 CPE[6]
00  // 37 x46y86 CPE[7]
00  // 38 x46y86 CPE[8]
00  // 39 x46y86 CPE[9]
00  // 40 x45y85 INMUX plane 2,1
00  // 41 x45y85 INMUX plane 4,3
00  // 42 x45y85 INMUX plane 6,5
00  // 43 x45y85 INMUX plane 8,7
18  // 44 x45y85 INMUX plane 10,9
00  // 45 x45y85 INMUX plane 12,11
10  // 46 x45y86 INMUX plane 2,1
01  // 47 x45y86 INMUX plane 4,3
28  // 48 x45y86 INMUX plane 6,5
28  // 49 x45y86 INMUX plane 8,7
00  // 50 x45y86 INMUX plane 10,9
2D  // 51 x45y86 INMUX plane 12,11
03  // 52 x46y85 INMUX plane 2,1
05  // 53 x46y85 INMUX plane 4,3
00  // 54 x46y85 INMUX plane 6,5
00  // 55 x46y85 INMUX plane 8,7
00  // 56 x46y85 INMUX plane 10,9
00  // 57 x46y85 INMUX plane 12,11
00  // 58 x46y86 INMUX plane 2,1
01  // 59 x46y86 INMUX plane 4,3
00  // 60 x46y86 INMUX plane 6,5
00  // 61 x46y86 INMUX plane 8,7
20  // 62 x46y86 INMUX plane 10,9
00  // 63 x46y86 INMUX plane 12,11
00  // 64 x45y85 SB_BIG plane 1
00  // 65 x45y85 SB_BIG plane 1
00  // 66 x45y85 SB_DRIVE plane 2,1
48  // 67 x45y85 SB_BIG plane 2
12  // 68 x45y85 SB_BIG plane 2
48  // 69 x45y85 SB_BIG plane 3
12  // 70 x45y85 SB_BIG plane 3
00  // 71 x45y85 SB_DRIVE plane 4,3
00  // 72 x45y85 SB_BIG plane 4
00  // 73 x45y85 SB_BIG plane 4
00  // 74 x45y85 SB_BIG plane 5
00  // 75 x45y85 SB_BIG plane 5
00  // 76 x45y85 SB_DRIVE plane 6,5
48  // 77 x45y85 SB_BIG plane 6
14  // 78 x45y85 SB_BIG plane 6
48  // 79 x45y85 SB_BIG plane 7
12  // 80 x45y85 SB_BIG plane 7
00  // 81 x45y85 SB_DRIVE plane 8,7
00  // 82 x45y85 SB_BIG plane 8
00  // 83 x45y85 SB_BIG plane 8
00  // 84 x45y85 SB_BIG plane 9
00  // 85 x45y85 SB_BIG plane 9
00  // 86 x45y85 SB_DRIVE plane 10,9
00  // 87 x45y85 SB_BIG plane 10
00  // 88 x45y85 SB_BIG plane 10
00  // 89 x45y85 SB_BIG plane 11
00  // 90 x45y85 SB_BIG plane 11
00  // 91 x45y85 SB_DRIVE plane 12,11
00  // 92 x45y85 SB_BIG plane 12
00  // 93 x45y85 SB_BIG plane 12
00  // 94 x46y86 SB_SML plane 1
84  // 95 x46y86 SB_SML plane 2,1
22  // 96 x46y86 SB_SML plane 2
B1  // 97 x46y86 SB_SML plane 3
02  // 98 x46y86 SB_SML plane 4,3
00  // 99 x46y86 SB_SML plane 4
00  // 100 x46y86 SB_SML plane 5
40  // 101 x46y86 SB_SML plane 6,5
53  // 102 x46y86 SB_SML plane 6
28  // 103 x46y86 SB_SML plane 7
02  // 104 x46y86 SB_SML plane 8,7
47 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x47y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 676D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2B // y_sel: 85
5E // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6775
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x47y85 CPE[0]
00  //  1 x47y85 CPE[1]
00  //  2 x47y85 CPE[2]
00  //  3 x47y85 CPE[3]
00  //  4 x47y85 CPE[4]
00  //  5 x47y85 CPE[5]
00  //  6 x47y85 CPE[6]
00  //  7 x47y85 CPE[7]
00  //  8 x47y85 CPE[8]
00  //  9 x47y85 CPE[9]
FF  // 10 x47y86 CPE[0]  _a1635  C_////Bridge
FF  // 11 x47y86 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x47y86 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x47y86 CPE[3]
00  // 14 x47y86 CPE[4]
00  // 15 x47y86 CPE[5]
00  // 16 x47y86 CPE[6]
A3  // 17 x47y86 CPE[7]
00  // 18 x47y86 CPE[8]
00  // 19 x47y86 CPE[9]
03  // 20 x48y85 CPE[0]  _a1419  C_MX2b////    
00  // 21 x48y85 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 22 x48y85 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 23 x48y85 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 24 x48y85 CPE[4]
00  // 25 x48y85 CPE[5]
00  // 26 x48y85 CPE[6]
18  // 27 x48y85 CPE[7]
00  // 28 x48y85 CPE[8]
00  // 29 x48y85 CPE[9]
00  // 30 x48y86 CPE[0]
00  // 31 x48y86 CPE[1]
00  // 32 x48y86 CPE[2]
00  // 33 x48y86 CPE[3]
00  // 34 x48y86 CPE[4]
00  // 35 x48y86 CPE[5]
00  // 36 x48y86 CPE[6]
00  // 37 x48y86 CPE[7]
00  // 38 x48y86 CPE[8]
00  // 39 x48y86 CPE[9]
02  // 40 x47y85 INMUX plane 2,1
00  // 41 x47y85 INMUX plane 4,3
00  // 42 x47y85 INMUX plane 6,5
00  // 43 x47y85 INMUX plane 8,7
00  // 44 x47y85 INMUX plane 10,9
00  // 45 x47y85 INMUX plane 12,11
01  // 46 x47y86 INMUX plane 2,1
28  // 47 x47y86 INMUX plane 4,3
00  // 48 x47y86 INMUX plane 6,5
00  // 49 x47y86 INMUX plane 8,7
00  // 50 x47y86 INMUX plane 10,9
02  // 51 x47y86 INMUX plane 12,11
2A  // 52 x48y85 INMUX plane 2,1
00  // 53 x48y85 INMUX plane 4,3
24  // 54 x48y85 INMUX plane 6,5
00  // 55 x48y85 INMUX plane 8,7
80  // 56 x48y85 INMUX plane 10,9
00  // 57 x48y85 INMUX plane 12,11
04  // 58 x48y86 INMUX plane 2,1
01  // 59 x48y86 INMUX plane 4,3
00  // 60 x48y86 INMUX plane 6,5
00  // 61 x48y86 INMUX plane 8,7
00  // 62 x48y86 INMUX plane 10,9
03  // 63 x48y86 INMUX plane 12,11
00  // 64 x48y86 SB_BIG plane 1
00  // 65 x48y86 SB_BIG plane 1
00  // 66 x48y86 SB_DRIVE plane 2,1
48  // 67 x48y86 SB_BIG plane 2
12  // 68 x48y86 SB_BIG plane 2
48  // 69 x48y86 SB_BIG plane 3
12  // 70 x48y86 SB_BIG plane 3
00  // 71 x48y86 SB_DRIVE plane 4,3
00  // 72 x48y86 SB_BIG plane 4
00  // 73 x48y86 SB_BIG plane 4
00  // 74 x48y86 SB_BIG plane 5
00  // 75 x48y86 SB_BIG plane 5
00  // 76 x48y86 SB_DRIVE plane 6,5
48  // 77 x48y86 SB_BIG plane 6
12  // 78 x48y86 SB_BIG plane 6
48  // 79 x48y86 SB_BIG plane 7
12  // 80 x48y86 SB_BIG plane 7
00  // 81 x48y86 SB_DRIVE plane 8,7
00  // 82 x48y86 SB_BIG plane 8
00  // 83 x48y86 SB_BIG plane 8
00  // 84 x48y86 SB_BIG plane 9
00  // 85 x48y86 SB_BIG plane 9
00  // 86 x48y86 SB_DRIVE plane 10,9
00  // 87 x48y86 SB_BIG plane 10
00  // 88 x48y86 SB_BIG plane 10
00  // 89 x48y86 SB_BIG plane 11
06  // 90 x48y86 SB_BIG plane 11
00  // 91 x48y86 SB_DRIVE plane 12,11
00  // 92 x48y86 SB_BIG plane 12
00  // 93 x48y86 SB_BIG plane 12
A2  // 94 x47y85 SB_SML plane 1
81  // 95 x47y85 SB_SML plane 2,1
2A  // 96 x47y85 SB_SML plane 2
A8  // 97 x47y85 SB_SML plane 3
02  // 98 x47y85 SB_SML plane 4,3
00  // 99 x47y85 SB_SML plane 4
00  // 100 x47y85 SB_SML plane 5
80  // 101 x47y85 SB_SML plane 6,5
42  // 102 x47y85 SB_SML plane 6
A8  // 103 x47y85 SB_SML plane 7
02  // 104 x47y85 SB_SML plane 8,7
26 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x51y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 67E4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2B // y_sel: 85
EE // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 67EC
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
5C  //  0 x51y85 CPE[0]  net1 = net2: _a311  C_AND///AND/
5C  //  1 x51y85 CPE[1]  80'h00_0078_00_0000_0C88_5C5C modified with path inversions
88  //  2 x51y85 CPE[2]  80'h00_0078_00_0000_0C88_5CAC from netlist
0C  //  3 x51y85 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x51y85 CPE[4]
00  //  5 x51y85 CPE[5]
00  //  6 x51y85 CPE[6]
78  //  7 x51y85 CPE[7]
00  //  8 x51y85 CPE[8]
00  //  9 x51y85 CPE[9]
0A  // 10 x51y86 CPE[0]  _a1433  C_MX2b////    
00  // 11 x51y86 CPE[1]  80'h00_0018_00_0040_0A30_000A modified with path inversions
30  // 12 x51y86 CPE[2]  80'h00_0018_00_0040_0A30_000A from netlist
0A  // 13 x51y86 CPE[3]
40  // 14 x51y86 CPE[4]
00  // 15 x51y86 CPE[5]
00  // 16 x51y86 CPE[6]
18  // 17 x51y86 CPE[7]
00  // 18 x51y86 CPE[8]
00  // 19 x51y86 CPE[9]
FF  // 20 x52y85 CPE[0]  _a1630  C_////Bridge
FF  // 21 x52y85 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x52y85 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x52y85 CPE[3]
00  // 24 x52y85 CPE[4]
00  // 25 x52y85 CPE[5]
00  // 26 x52y85 CPE[6]
A0  // 27 x52y85 CPE[7]
00  // 28 x52y85 CPE[8]
00  // 29 x52y85 CPE[9]
00  // 30 x52y86 CPE[0]
00  // 31 x52y86 CPE[1]
00  // 32 x52y86 CPE[2]
00  // 33 x52y86 CPE[3]
00  // 34 x52y86 CPE[4]
00  // 35 x52y86 CPE[5]
00  // 36 x52y86 CPE[6]
00  // 37 x52y86 CPE[7]
00  // 38 x52y86 CPE[8]
00  // 39 x52y86 CPE[9]
28  // 40 x51y85 INMUX plane 2,1
05  // 41 x51y85 INMUX plane 4,3
28  // 42 x51y85 INMUX plane 6,5
03  // 43 x51y85 INMUX plane 8,7
00  // 44 x51y85 INMUX plane 10,9
00  // 45 x51y85 INMUX plane 12,11
01  // 46 x51y86 INMUX plane 2,1
21  // 47 x51y86 INMUX plane 4,3
2C  // 48 x51y86 INMUX plane 6,5
20  // 49 x51y86 INMUX plane 8,7
00  // 50 x51y86 INMUX plane 10,9
00  // 51 x51y86 INMUX plane 12,11
03  // 52 x52y85 INMUX plane 2,1
00  // 53 x52y85 INMUX plane 4,3
40  // 54 x52y85 INMUX plane 6,5
80  // 55 x52y85 INMUX plane 8,7
40  // 56 x52y85 INMUX plane 10,9
80  // 57 x52y85 INMUX plane 12,11
28  // 58 x52y86 INMUX plane 2,1
00  // 59 x52y86 INMUX plane 4,3
58  // 60 x52y86 INMUX plane 6,5
80  // 61 x52y86 INMUX plane 8,7
80  // 62 x52y86 INMUX plane 10,9
80  // 63 x52y86 INMUX plane 12,11
48  // 64 x52y86 SB_BIG plane 1
02  // 65 x52y86 SB_BIG plane 1
00  // 66 x52y86 SB_DRIVE plane 2,1
48  // 67 x52y86 SB_BIG plane 2
12  // 68 x52y86 SB_BIG plane 2
48  // 69 x52y86 SB_BIG plane 3
12  // 70 x52y86 SB_BIG plane 3
00  // 71 x52y86 SB_DRIVE plane 4,3
00  // 72 x52y86 SB_BIG plane 4
00  // 73 x52y86 SB_BIG plane 4
48  // 74 x52y86 SB_BIG plane 5
12  // 75 x52y86 SB_BIG plane 5
00  // 76 x52y86 SB_DRIVE plane 6,5
48  // 77 x52y86 SB_BIG plane 6
12  // 78 x52y86 SB_BIG plane 6
48  // 79 x52y86 SB_BIG plane 7
12  // 80 x52y86 SB_BIG plane 7
00  // 81 x52y86 SB_DRIVE plane 8,7
00  // 82 x52y86 SB_BIG plane 8
00  // 83 x52y86 SB_BIG plane 8
00  // 84 x52y86 SB_BIG plane 9
00  // 85 x52y86 SB_BIG plane 9
00  // 86 x52y86 SB_DRIVE plane 10,9
00  // 87 x52y86 SB_BIG plane 10
00  // 88 x52y86 SB_BIG plane 10
00  // 89 x52y86 SB_BIG plane 11
00  // 90 x52y86 SB_BIG plane 11
00  // 91 x52y86 SB_DRIVE plane 12,11
00  // 92 x52y86 SB_BIG plane 12
00  // 93 x52y86 SB_BIG plane 12
08  // 94 x51y85 SB_SML plane 1
82  // 95 x51y85 SB_SML plane 2,1
28  // 96 x51y85 SB_SML plane 2
A8  // 97 x51y85 SB_SML plane 3
02  // 98 x51y85 SB_SML plane 4,3
00  // 99 x51y85 SB_SML plane 4
A8  // 100 x51y85 SB_SML plane 5
82  // 101 x51y85 SB_SML plane 6,5
2A  // 102 x51y85 SB_SML plane 6
A8  // 103 x51y85 SB_SML plane 7
02  // 104 x51y85 SB_SML plane 8,7
3E // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x19y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 685B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2C // y_sel: 87
C0 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6863
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x19y87 CPE[0]  _a546  C_AND////    
F8  //  1 x19y87 CPE[1]  80'h00_0018_00_0000_0C88_F8FF modified with path inversions
88  //  2 x19y87 CPE[2]  80'h00_0018_00_0000_0C88_F8FF from netlist
0C  //  3 x19y87 CPE[3]
00  //  4 x19y87 CPE[4]
00  //  5 x19y87 CPE[5]
00  //  6 x19y87 CPE[6]
18  //  7 x19y87 CPE[7]
00  //  8 x19y87 CPE[8]
00  //  9 x19y87 CPE[9]
33  // 10 x19y88 CPE[0]  _a144  C_///AND/
FF  // 11 x19y88 CPE[1]  80'h00_0060_00_0000_0C08_FF33 modified with path inversions
08  // 12 x19y88 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 13 x19y88 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x19y88 CPE[4]
00  // 15 x19y88 CPE[5]
00  // 16 x19y88 CPE[6]
60  // 17 x19y88 CPE[7]
00  // 18 x19y88 CPE[8]
00  // 19 x19y88 CPE[9]
00  // 20 x20y87 CPE[0]
00  // 21 x20y87 CPE[1]
00  // 22 x20y87 CPE[2]
00  // 23 x20y87 CPE[3]
00  // 24 x20y87 CPE[4]
00  // 25 x20y87 CPE[5]
00  // 26 x20y87 CPE[6]
00  // 27 x20y87 CPE[7]
00  // 28 x20y87 CPE[8]
00  // 29 x20y87 CPE[9]
00  // 30 x20y88 CPE[0]
00  // 31 x20y88 CPE[1]
00  // 32 x20y88 CPE[2]
00  // 33 x20y88 CPE[3]
00  // 34 x20y88 CPE[4]
00  // 35 x20y88 CPE[5]
00  // 36 x20y88 CPE[6]
00  // 37 x20y88 CPE[7]
00  // 38 x20y88 CPE[8]
00  // 39 x20y88 CPE[9]
02  // 40 x19y87 INMUX plane 2,1
00  // 41 x19y87 INMUX plane 4,3
2E  // 42 x19y87 INMUX plane 6,5
00  // 43 x19y87 INMUX plane 8,7
00  // 44 x19y87 INMUX plane 10,9
00  // 45 x19y87 INMUX plane 12,11
20  // 46 x19y88 INMUX plane 2,1
38  // 47 x19y88 INMUX plane 4,3
00  // 48 x19y88 INMUX plane 6,5
00  // 49 x19y88 INMUX plane 8,7
00  // 50 x19y88 INMUX plane 10,9
11  // 51 x19y88 INMUX plane 12,11
00  // 52 x20y87 INMUX plane 2,1
00  // 53 x20y87 INMUX plane 4,3
08  // 54 x20y87 INMUX plane 6,5
40  // 55 x20y87 INMUX plane 8,7
00  // 56 x20y87 INMUX plane 10,9
40  // 57 x20y87 INMUX plane 12,11
00  // 58 x20y88 INMUX plane 2,1
00  // 59 x20y88 INMUX plane 4,3
10  // 60 x20y88 INMUX plane 6,5
40  // 61 x20y88 INMUX plane 8,7
00  // 62 x20y88 INMUX plane 10,9
41  // 63 x20y88 INMUX plane 12,11
48  // 64 x19y87 SB_BIG plane 1
12  // 65 x19y87 SB_BIG plane 1
00  // 66 x19y87 SB_DRIVE plane 2,1
48  // 67 x19y87 SB_BIG plane 2
1A  // 68 x19y87 SB_BIG plane 2
00  // 69 x19y87 SB_BIG plane 3
00  // 70 x19y87 SB_BIG plane 3
00  // 71 x19y87 SB_DRIVE plane 4,3
00  // 72 x19y87 SB_BIG plane 4
0A  // 73 x19y87 SB_BIG plane 4
48  // 74 x19y87 SB_BIG plane 5
12  // 75 x19y87 SB_BIG plane 5
00  // 76 x19y87 SB_DRIVE plane 6,5
41  // 77 x19y87 SB_BIG plane 6
12  // 78 x19y87 SB_BIG plane 6
00  // 79 x19y87 SB_BIG plane 7
00  // 80 x19y87 SB_BIG plane 7
00  // 81 x19y87 SB_DRIVE plane 8,7
00  // 82 x19y87 SB_BIG plane 8
00  // 83 x19y87 SB_BIG plane 8
00  // 84 x19y87 SB_BIG plane 9
00  // 85 x19y87 SB_BIG plane 9
00  // 86 x19y87 SB_DRIVE plane 10,9
00  // 87 x19y87 SB_BIG plane 10
00  // 88 x19y87 SB_BIG plane 10
00  // 89 x19y87 SB_BIG plane 11
00  // 90 x19y87 SB_BIG plane 11
00  // 91 x19y87 SB_DRIVE plane 12,11
00  // 92 x19y87 SB_BIG plane 12
00  // 93 x19y87 SB_BIG plane 12
28  // 94 x20y88 SB_SML plane 1
82  // 95 x20y88 SB_SML plane 2,1
2A  // 96 x20y88 SB_SML plane 2
00  // 97 x20y88 SB_SML plane 3
00  // 98 x20y88 SB_SML plane 4,3
00  // 99 x20y88 SB_SML plane 4
A8  // 100 x20y88 SB_SML plane 5
82  // 101 x20y88 SB_SML plane 6,5
2A  // 102 x20y88 SB_SML plane 6
00  // 103 x20y88 SB_SML plane 7
00  // 104 x20y88 SB_SML plane 8,7
00  // 105 x20y88 SB_SML plane 8
00  // 106 x20y88 SB_SML plane 9
10  // 107 x20y88 SB_SML plane 10,9
00  // 108 x20y88 SB_SML plane 10
00  // 109 x20y88 SB_SML plane 11
00  // 110 x20y88 SB_SML plane 12,11
18  // 111 x20y88 SB_SML plane 12
EF // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x21y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 68D9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2C // y_sel: 87
18 // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 68E1
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x21y87 CPE[0]
00  //  1 x21y87 CPE[1]
00  //  2 x21y87 CPE[2]
00  //  3 x21y87 CPE[3]
00  //  4 x21y87 CPE[4]
00  //  5 x21y87 CPE[5]
00  //  6 x21y87 CPE[6]
00  //  7 x21y87 CPE[7]
00  //  8 x21y87 CPE[8]
00  //  9 x21y87 CPE[9]
00  // 10 x21y88 CPE[0]
00  // 11 x21y88 CPE[1]
00  // 12 x21y88 CPE[2]
00  // 13 x21y88 CPE[3]
00  // 14 x21y88 CPE[4]
00  // 15 x21y88 CPE[5]
00  // 16 x21y88 CPE[6]
00  // 17 x21y88 CPE[7]
00  // 18 x21y88 CPE[8]
00  // 19 x21y88 CPE[9]
00  // 20 x22y87 CPE[0]  _a368  C_OR/D///    
AC  // 21 x22y87 CPE[1]  80'h00_3E00_00_0000_0CEE_AC00 modified with path inversions
EE  // 22 x22y87 CPE[2]  80'h00_FE00_00_0000_0CEE_5C00 from netlist
0C  // 23 x22y87 CPE[3]      00_C000_00_0000_0000_F000 difference
00  // 24 x22y87 CPE[4]
00  // 25 x22y87 CPE[5]
00  // 26 x22y87 CPE[6]
00  // 27 x22y87 CPE[7]
3E  // 28 x22y87 CPE[8]
00  // 29 x22y87 CPE[9]
C3  // 30 x22y88 CPE[0]  _a148  C_AND////    _a149  C_///AND/
AC  // 31 x22y88 CPE[1]  80'h00_0078_00_0000_0C88_ACC3 modified with path inversions
88  // 32 x22y88 CPE[2]  80'h00_0078_00_0000_0C88_5C3C from netlist
0C  // 33 x22y88 CPE[3]      00_0000_00_0000_0000_F0FF difference
00  // 34 x22y88 CPE[4]
00  // 35 x22y88 CPE[5]
00  // 36 x22y88 CPE[6]
78  // 37 x22y88 CPE[7]
44 // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x23y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 690D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2C // y_sel: 87
10 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6915
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y87 CPE[0]
00  //  1 x23y87 CPE[1]
00  //  2 x23y87 CPE[2]
00  //  3 x23y87 CPE[3]
00  //  4 x23y87 CPE[4]
00  //  5 x23y87 CPE[5]
00  //  6 x23y87 CPE[6]
00  //  7 x23y87 CPE[7]
00  //  8 x23y87 CPE[8]
00  //  9 x23y87 CPE[9]
AC  // 10 x23y88 CPE[0]  _a150  C_AND////    _a57  C_///AND/
4F  // 11 x23y88 CPE[1]  80'h00_0078_00_0000_0C88_4FAC modified with path inversions
88  // 12 x23y88 CPE[2]  80'h00_0078_00_0000_0C88_2F5C from netlist
0C  // 13 x23y88 CPE[3]      00_0000_00_0000_0000_60F0 difference
00  // 14 x23y88 CPE[4]
00  // 15 x23y88 CPE[5]
00  // 16 x23y88 CPE[6]
78  // 17 x23y88 CPE[7]
00  // 18 x23y88 CPE[8]
00  // 19 x23y88 CPE[9]
AC  // 20 x24y87 CPE[0]  _a146  C_///AND/
FF  // 21 x24y87 CPE[1]  80'h00_0060_00_0000_0C08_FFAC modified with path inversions
08  // 22 x24y87 CPE[2]  80'h00_0060_00_0000_0C08_FFAC from netlist
0C  // 23 x24y87 CPE[3]
00  // 24 x24y87 CPE[4]
00  // 25 x24y87 CPE[5]
00  // 26 x24y87 CPE[6]
60  // 27 x24y87 CPE[7]
00  // 28 x24y87 CPE[8]
00  // 29 x24y87 CPE[9]
5F  // 30 x24y88 CPE[0]  net1 = net2: _a139  C_AND////D
3F  // 31 x24y88 CPE[1]  80'h00_FD18_00_0000_0888_3F5F modified with path inversions
88  // 32 x24y88 CPE[2]  80'h00_FE18_00_0000_0888_3FAF from netlist
08  // 33 x24y88 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 34 x24y88 CPE[4]
00  // 35 x24y88 CPE[5]
00  // 36 x24y88 CPE[6]
18  // 37 x24y88 CPE[7]
FD  // 38 x24y88 CPE[8]
00  // 39 x24y88 CPE[9]
00  // 40 x23y87 INMUX plane 2,1
00  // 41 x23y87 INMUX plane 4,3
00  // 42 x23y87 INMUX plane 6,5
13  // 43 x23y87 INMUX plane 8,7
00  // 44 x23y87 INMUX plane 10,9
08  // 45 x23y87 INMUX plane 12,11
28  // 46 x23y88 INMUX plane 2,1
05  // 47 x23y88 INMUX plane 4,3
28  // 48 x23y88 INMUX plane 6,5
25  // 49 x23y88 INMUX plane 8,7
10  // 50 x23y88 INMUX plane 10,9
18  // 51 x23y88 INMUX plane 12,11
30  // 52 x24y87 INMUX plane 2,1
04  // 53 x24y87 INMUX plane 4,3
00  // 54 x24y87 INMUX plane 6,5
40  // 55 x24y87 INMUX plane 8,7
09  // 56 x24y87 INMUX plane 10,9
08  // 57 x24y87 INMUX plane 12,11
00  // 58 x24y88 INMUX plane 2,1
06  // 59 x24y88 INMUX plane 4,3
00  // 60 x24y88 INMUX plane 6,5
24  // 61 x24y88 INMUX plane 8,7
0E  // 62 x24y88 INMUX plane 10,9
C8  // 63 x24y88 INMUX plane 12,11
03  // 64 x23y87 SB_BIG plane 1
42  // 65 x23y87 SB_BIG plane 1
00  // 66 x23y87 SB_DRIVE plane 2,1
41  // 67 x23y87 SB_BIG plane 2
10  // 68 x23y87 SB_BIG plane 2
41  // 69 x23y87 SB_BIG plane 3
12  // 70 x23y87 SB_BIG plane 3
00  // 71 x23y87 SB_DRIVE plane 4,3
41  // 72 x23y87 SB_BIG plane 4
16  // 73 x23y87 SB_BIG plane 4
80  // 74 x23y87 SB_BIG plane 5
00  // 75 x23y87 SB_BIG plane 5
00  // 76 x23y87 SB_DRIVE plane 6,5
59  // 77 x23y87 SB_BIG plane 6
10  // 78 x23y87 SB_BIG plane 6
48  // 79 x23y87 SB_BIG plane 7
18  // 80 x23y87 SB_BIG plane 7
00  // 81 x23y87 SB_DRIVE plane 8,7
48  // 82 x23y87 SB_BIG plane 8
16  // 83 x23y87 SB_BIG plane 8
29  // 84 x23y87 SB_BIG plane 9
00  // 85 x23y87 SB_BIG plane 9
00  // 86 x23y87 SB_DRIVE plane 10,9
0B  // 87 x23y87 SB_BIG plane 10
30  // 88 x23y87 SB_BIG plane 10
00  // 89 x23y87 SB_BIG plane 11
00  // 90 x23y87 SB_BIG plane 11
10  // 91 x23y87 SB_DRIVE plane 12,11
50  // 92 x23y87 SB_BIG plane 12
00  // 93 x23y87 SB_BIG plane 12
00  // 94 x24y88 SB_SML plane 1
20  // 95 x24y88 SB_SML plane 2,1
28  // 96 x24y88 SB_SML plane 2
A8  // 97 x24y88 SB_SML plane 3
22  // 98 x24y88 SB_SML plane 4,3
28  // 99 x24y88 SB_SML plane 4
00  // 100 x24y88 SB_SML plane 5
80  // 101 x24y88 SB_SML plane 6,5
2A  // 102 x24y88 SB_SML plane 6
28  // 103 x24y88 SB_SML plane 7
82  // 104 x24y88 SB_SML plane 8,7
2A  // 105 x24y88 SB_SML plane 8
02  // 106 x24y88 SB_SML plane 9
03  // 107 x24y88 SB_SML plane 10,9
00  // 108 x24y88 SB_SML plane 10
00  // 109 x24y88 SB_SML plane 11
00  // 110 x24y88 SB_SML plane 12,11
01  // 111 x24y88 SB_SML plane 12
5D // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x25y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 698B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2C // y_sel: 87
C8 // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6993
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
5F  //  0 x25y87 CPE[0]  net1 = net2: _a137  C_AND////D
3F  //  1 x25y87 CPE[1]  80'h00_FE18_00_0000_0888_3F5F modified with path inversions
88  //  2 x25y87 CPE[2]  80'h00_FE18_00_0000_0888_3FAF from netlist
08  //  3 x25y87 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x25y87 CPE[4]
00  //  5 x25y87 CPE[5]
00  //  6 x25y87 CPE[6]
18  //  7 x25y87 CPE[7]
FE  //  8 x25y87 CPE[8]
00  //  9 x25y87 CPE[9]
00  // 10 x25y88 CPE[0]
00  // 11 x25y88 CPE[1]
00  // 12 x25y88 CPE[2]
00  // 13 x25y88 CPE[3]
00  // 14 x25y88 CPE[4]
00  // 15 x25y88 CPE[5]
00  // 16 x25y88 CPE[6]
00  // 17 x25y88 CPE[7]
00  // 18 x25y88 CPE[8]
00  // 19 x25y88 CPE[9]
FF  // 20 x26y87 CPE[0]  _a145  C_AND////    
35  // 21 x26y87 CPE[1]  80'h00_0018_00_0000_0C88_35FF modified with path inversions
88  // 22 x26y87 CPE[2]  80'h00_0018_00_0000_0C88_35FF from netlist
0C  // 23 x26y87 CPE[3]
00  // 24 x26y87 CPE[4]
00  // 25 x26y87 CPE[5]
00  // 26 x26y87 CPE[6]
18  // 27 x26y87 CPE[7]
00  // 28 x26y87 CPE[8]
00  // 29 x26y87 CPE[9]
FF  // 30 x26y88 CPE[0]  _a162  C_ORAND////    
E3  // 31 x26y88 CPE[1]  80'h00_0018_00_0000_0C88_E3FF modified with path inversions
88  // 32 x26y88 CPE[2]  80'h00_0018_00_0000_0C88_BCFF from netlist
0C  // 33 x26y88 CPE[3]      00_0000_00_0000_0000_5F00 difference
00  // 34 x26y88 CPE[4]
00  // 35 x26y88 CPE[5]
00  // 36 x26y88 CPE[6]
18  // 37 x26y88 CPE[7]
00  // 38 x26y88 CPE[8]
00  // 39 x26y88 CPE[9]
08  // 40 x25y87 INMUX plane 2,1
16  // 41 x25y87 INMUX plane 4,3
08  // 42 x25y87 INMUX plane 6,5
32  // 43 x25y87 INMUX plane 8,7
20  // 44 x25y87 INMUX plane 10,9
08  // 45 x25y87 INMUX plane 12,11
08  // 46 x25y88 INMUX plane 2,1
24  // 47 x25y88 INMUX plane 4,3
00  // 48 x25y88 INMUX plane 6,5
00  // 49 x25y88 INMUX plane 8,7
10  // 50 x25y88 INMUX plane 10,9
08  // 51 x25y88 INMUX plane 12,11
10  // 52 x26y87 INMUX plane 2,1
00  // 53 x26y87 INMUX plane 4,3
40  // 54 x26y87 INMUX plane 6,5
70  // 55 x26y87 INMUX plane 8,7
40  // 56 x26y87 INMUX plane 10,9
40  // 57 x26y87 INMUX plane 12,11
00  // 58 x26y88 INMUX plane 2,1
21  // 59 x26y88 INMUX plane 4,3
38  // 60 x26y88 INMUX plane 6,5
76  // 61 x26y88 INMUX plane 8,7
60  // 62 x26y88 INMUX plane 10,9
48  // 63 x26y88 INMUX plane 12,11
48  // 64 x26y88 SB_BIG plane 1
02  // 65 x26y88 SB_BIG plane 1
00  // 66 x26y88 SB_DRIVE plane 2,1
56  // 67 x26y88 SB_BIG plane 2
00  // 68 x26y88 SB_BIG plane 2
48  // 69 x26y88 SB_BIG plane 3
12  // 70 x26y88 SB_BIG plane 3
00  // 71 x26y88 SB_DRIVE plane 4,3
51  // 72 x26y88 SB_BIG plane 4
12  // 73 x26y88 SB_BIG plane 4
02  // 74 x26y88 SB_BIG plane 5
12  // 75 x26y88 SB_BIG plane 5
00  // 76 x26y88 SB_DRIVE plane 6,5
03  // 77 x26y88 SB_BIG plane 6
42  // 78 x26y88 SB_BIG plane 6
D3  // 79 x26y88 SB_BIG plane 7
26  // 80 x26y88 SB_BIG plane 7
00  // 81 x26y88 SB_DRIVE plane 8,7
41  // 82 x26y88 SB_BIG plane 8
12  // 83 x26y88 SB_BIG plane 8
00  // 84 x26y88 SB_BIG plane 9
00  // 85 x26y88 SB_BIG plane 9
00  // 86 x26y88 SB_DRIVE plane 10,9
18  // 87 x26y88 SB_BIG plane 10
16  // 88 x26y88 SB_BIG plane 10
00  // 89 x26y88 SB_BIG plane 11
00  // 90 x26y88 SB_BIG plane 11
00  // 91 x26y88 SB_DRIVE plane 12,11
00  // 92 x26y88 SB_BIG plane 12
00  // 93 x26y88 SB_BIG plane 12
A8  // 94 x25y87 SB_SML plane 1
22  // 95 x25y87 SB_SML plane 2,1
18  // 96 x25y87 SB_SML plane 2
BA  // 97 x25y87 SB_SML plane 3
15  // 98 x25y87 SB_SML plane 4,3
2B  // 99 x25y87 SB_SML plane 4
A1  // 100 x25y87 SB_SML plane 5
62  // 101 x25y87 SB_SML plane 6,5
02  // 102 x25y87 SB_SML plane 6
88  // 103 x25y87 SB_SML plane 7
82  // 104 x25y87 SB_SML plane 8,7
3A  // 105 x25y87 SB_SML plane 8
D4 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x27y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6A03     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2C // y_sel: 87
A0 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6A0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
60  //  0 x27y87 CPE[0]  _a1301  C_///XOR/
FF  //  1 x27y87 CPE[1]  80'h00_0060_00_0000_0C06_FF60 modified with path inversions
06  //  2 x27y87 CPE[2]  80'h00_0060_00_0000_0C06_FF90 from netlist
0C  //  3 x27y87 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x27y87 CPE[4]
00  //  5 x27y87 CPE[5]
00  //  6 x27y87 CPE[6]
60  //  7 x27y87 CPE[7]
00  //  8 x27y87 CPE[8]
00  //  9 x27y87 CPE[9]
3C  // 10 x27y88 CPE[0]  _a153  C_AND////    _a1311  C_///AND/
15  // 11 x27y88 CPE[1]  80'h00_0078_00_0000_0C88_153C modified with path inversions
88  // 12 x27y88 CPE[2]  80'h00_0078_00_0000_0C88_8A3C from netlist
0C  // 13 x27y88 CPE[3]      00_0000_00_0000_0000_9F00 difference
00  // 14 x27y88 CPE[4]
00  // 15 x27y88 CPE[5]
00  // 16 x27y88 CPE[6]
78  // 17 x27y88 CPE[7]
00  // 18 x27y88 CPE[8]
00  // 19 x27y88 CPE[9]
A3  // 20 x28y87 CPE[0]  _a168  C_ICOMP////    _a1705  C_////Bridge
9F  // 21 x28y87 CPE[1]  80'h00_00BC_00_0000_0888_9FA3 modified with path inversions
88  // 22 x28y87 CPE[2]  80'h00_00BC_00_0000_0888_6FAC from netlist
08  // 23 x28y87 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 24 x28y87 CPE[4]
00  // 25 x28y87 CPE[5]
00  // 26 x28y87 CPE[6]
BC  // 27 x28y87 CPE[7]
00  // 28 x28y87 CPE[8]
00  // 29 x28y87 CPE[9]
1F  // 30 x28y88 CPE[0]  _a151  C_///AND/
FF  // 31 x28y88 CPE[1]  80'h00_0060_00_0000_0C08_FF1F modified with path inversions
08  // 32 x28y88 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 33 x28y88 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 34 x28y88 CPE[4]
00  // 35 x28y88 CPE[5]
00  // 36 x28y88 CPE[6]
60  // 37 x28y88 CPE[7]
00  // 38 x28y88 CPE[8]
00  // 39 x28y88 CPE[9]
00  // 40 x27y87 INMUX plane 2,1
14  // 41 x27y87 INMUX plane 4,3
01  // 42 x27y87 INMUX plane 6,5
00  // 43 x27y87 INMUX plane 8,7
00  // 44 x27y87 INMUX plane 10,9
20  // 45 x27y87 INMUX plane 12,11
20  // 46 x27y88 INMUX plane 2,1
31  // 47 x27y88 INMUX plane 4,3
04  // 48 x27y88 INMUX plane 6,5
0F  // 49 x27y88 INMUX plane 8,7
10  // 50 x27y88 INMUX plane 10,9
01  // 51 x27y88 INMUX plane 12,11
08  // 52 x28y87 INMUX plane 2,1
07  // 53 x28y87 INMUX plane 4,3
0E  // 54 x28y87 INMUX plane 6,5
54  // 55 x28y87 INMUX plane 8,7
01  // 56 x28y87 INMUX plane 10,9
C2  // 57 x28y87 INMUX plane 12,11
10  // 58 x28y88 INMUX plane 2,1
3E  // 59 x28y88 INMUX plane 4,3
01  // 60 x28y88 INMUX plane 6,5
0D  // 61 x28y88 INMUX plane 8,7
08  // 62 x28y88 INMUX plane 10,9
20  // 63 x28y88 INMUX plane 12,11
02  // 64 x27y87 SB_BIG plane 1
12  // 65 x27y87 SB_BIG plane 1
10  // 66 x27y87 SB_DRIVE plane 2,1
98  // 67 x27y87 SB_BIG plane 2
16  // 68 x27y87 SB_BIG plane 2
18  // 69 x27y87 SB_BIG plane 3
56  // 70 x27y87 SB_BIG plane 3
10  // 71 x27y87 SB_DRIVE plane 4,3
59  // 72 x27y87 SB_BIG plane 4
14  // 73 x27y87 SB_BIG plane 4
51  // 74 x27y87 SB_BIG plane 5
12  // 75 x27y87 SB_BIG plane 5
20  // 76 x27y87 SB_DRIVE plane 6,5
08  // 77 x27y87 SB_BIG plane 6
12  // 78 x27y87 SB_BIG plane 6
08  // 79 x27y87 SB_BIG plane 7
16  // 80 x27y87 SB_BIG plane 7
01  // 81 x27y87 SB_DRIVE plane 8,7
52  // 82 x27y87 SB_BIG plane 8
24  // 83 x27y87 SB_BIG plane 8
69  // 84 x27y87 SB_BIG plane 9
12  // 85 x27y87 SB_BIG plane 9
00  // 86 x27y87 SB_DRIVE plane 10,9
1A  // 87 x27y87 SB_BIG plane 10
02  // 88 x27y87 SB_BIG plane 10
88  // 89 x27y87 SB_BIG plane 11
12  // 90 x27y87 SB_BIG plane 11
00  // 91 x27y87 SB_DRIVE plane 12,11
08  // 92 x27y87 SB_BIG plane 12
12  // 93 x27y87 SB_BIG plane 12
A8  // 94 x28y88 SB_SML plane 1
82  // 95 x28y88 SB_SML plane 2,1
31  // 96 x28y88 SB_SML plane 2
36  // 97 x28y88 SB_SML plane 3
81  // 98 x28y88 SB_SML plane 4,3
2A  // 99 x28y88 SB_SML plane 4
B1  // 100 x28y88 SB_SML plane 5
82  // 101 x28y88 SB_SML plane 6,5
2A  // 102 x28y88 SB_SML plane 6
54  // 103 x28y88 SB_SML plane 7
13  // 104 x28y88 SB_SML plane 8,7
2B  // 105 x28y88 SB_SML plane 8
A8  // 106 x28y88 SB_SML plane 9
82  // 107 x28y88 SB_SML plane 10,9
3A  // 108 x28y88 SB_SML plane 10
A8  // 109 x28y88 SB_SML plane 11
82  // 110 x28y88 SB_SML plane 12,11
2A  // 111 x28y88 SB_SML plane 12
70 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x29y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6A81     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2C // y_sel: 87
78 // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6A89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x29y87 CPE[0]  _a161  C_ORAND////    
DA  //  1 x29y87 CPE[1]  80'h00_0018_00_0000_0C88_DAFF modified with path inversions
88  //  2 x29y87 CPE[2]  80'h00_0018_00_0000_0C88_75FF from netlist
0C  //  3 x29y87 CPE[3]      00_0000_00_0000_0000_AF00 difference
00  //  4 x29y87 CPE[4]
00  //  5 x29y87 CPE[5]
00  //  6 x29y87 CPE[6]
18  //  7 x29y87 CPE[7]
00  //  8 x29y87 CPE[8]
00  //  9 x29y87 CPE[9]
AC  // 10 x29y88 CPE[0]  _a1125  C_MX4b////    
00  // 11 x29y88 CPE[1]  80'h00_0018_00_0040_0AF9_00AC modified with path inversions
F9  // 12 x29y88 CPE[2]  80'h00_0018_00_0040_0AF0_00A3 from netlist
0A  // 13 x29y88 CPE[3]      00_0000_00_0000_0009_000F difference
40  // 14 x29y88 CPE[4]
00  // 15 x29y88 CPE[5]
00  // 16 x29y88 CPE[6]
18  // 17 x29y88 CPE[7]
00  // 18 x29y88 CPE[8]
00  // 19 x29y88 CPE[9]
AF  // 20 x30y87 CPE[0]  net1 = net2: _a141  C_AND////D
AF  // 21 x30y87 CPE[1]  80'h00_FE18_00_0000_0888_AFAF modified with path inversions
88  // 22 x30y87 CPE[2]  80'h00_FE18_00_0000_0888_AF5F from netlist
08  // 23 x30y87 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x30y87 CPE[4]
00  // 25 x30y87 CPE[5]
00  // 26 x30y87 CPE[6]
18  // 27 x30y87 CPE[7]
FE  // 28 x30y87 CPE[8]
00  // 29 x30y87 CPE[9]
DD  // 30 x30y88 CPE[0]  net1 = net2: _a138  C_ORAND///ORAND/
BB  // 31 x30y88 CPE[1]  80'h00_0078_00_0000_0C88_BBDD modified with path inversions
88  // 32 x30y88 CPE[2]  80'h00_0078_00_0000_0C88_7D7D from netlist
0C  // 33 x30y88 CPE[3]      00_0000_00_0000_0000_C6A0 difference
00  // 34 x30y88 CPE[4]
00  // 35 x30y88 CPE[5]
00  // 36 x30y88 CPE[6]
78  // 37 x30y88 CPE[7]
00  // 38 x30y88 CPE[8]
00  // 39 x30y88 CPE[9]
09  // 40 x29y87 INMUX plane 2,1
09  // 41 x29y87 INMUX plane 4,3
00  // 42 x29y87 INMUX plane 6,5
3C  // 43 x29y87 INMUX plane 8,7
11  // 44 x29y87 INMUX plane 10,9
20  // 45 x29y87 INMUX plane 12,11
3A  // 46 x29y88 INMUX plane 2,1
07  // 47 x29y88 INMUX plane 4,3
26  // 48 x29y88 INMUX plane 6,5
03  // 49 x29y88 INMUX plane 8,7
20  // 50 x29y88 INMUX plane 10,9
05  // 51 x29y88 INMUX plane 12,11
00  // 52 x30y87 INMUX plane 2,1
04  // 53 x30y87 INMUX plane 4,3
01  // 54 x30y87 INMUX plane 6,5
05  // 55 x30y87 INMUX plane 8,7
28  // 56 x30y87 INMUX plane 10,9
C0  // 57 x30y87 INMUX plane 12,11
2D  // 58 x30y88 INMUX plane 2,1
1D  // 59 x30y88 INMUX plane 4,3
30  // 60 x30y88 INMUX plane 6,5
3D  // 61 x30y88 INMUX plane 8,7
80  // 62 x30y88 INMUX plane 10,9
28  // 63 x30y88 INMUX plane 12,11
48  // 64 x30y88 SB_BIG plane 1
10  // 65 x30y88 SB_BIG plane 1
40  // 66 x30y88 SB_DRIVE plane 2,1
48  // 67 x30y88 SB_BIG plane 2
12  // 68 x30y88 SB_BIG plane 2
48  // 69 x30y88 SB_BIG plane 3
12  // 70 x30y88 SB_BIG plane 3
00  // 71 x30y88 SB_DRIVE plane 4,3
59  // 72 x30y88 SB_BIG plane 4
12  // 73 x30y88 SB_BIG plane 4
48  // 74 x30y88 SB_BIG plane 5
12  // 75 x30y88 SB_BIG plane 5
00  // 76 x30y88 SB_DRIVE plane 6,5
48  // 77 x30y88 SB_BIG plane 6
12  // 78 x30y88 SB_BIG plane 6
48  // 79 x30y88 SB_BIG plane 7
12  // 80 x30y88 SB_BIG plane 7
20  // 81 x30y88 SB_DRIVE plane 8,7
02  // 82 x30y88 SB_BIG plane 8
12  // 83 x30y88 SB_BIG plane 8
48  // 84 x30y88 SB_BIG plane 9
12  // 85 x30y88 SB_BIG plane 9
00  // 86 x30y88 SB_DRIVE plane 10,9
D1  // 87 x30y88 SB_BIG plane 10
32  // 88 x30y88 SB_BIG plane 10
2A  // 89 x30y88 SB_BIG plane 11
12  // 90 x30y88 SB_BIG plane 11
02  // 91 x30y88 SB_DRIVE plane 12,11
48  // 92 x30y88 SB_BIG plane 12
12  // 93 x30y88 SB_BIG plane 12
A8  // 94 x29y87 SB_SML plane 1
82  // 95 x29y87 SB_SML plane 2,1
22  // 96 x29y87 SB_SML plane 2
21  // 97 x29y87 SB_SML plane 3
82  // 98 x29y87 SB_SML plane 4,3
02  // 99 x29y87 SB_SML plane 4
4B  // 100 x29y87 SB_SML plane 5
87  // 101 x29y87 SB_SML plane 6,5
2A  // 102 x29y87 SB_SML plane 6
88  // 103 x29y87 SB_SML plane 7
12  // 104 x29y87 SB_SML plane 8,7
22  // 105 x29y87 SB_SML plane 8
B1  // 106 x29y87 SB_SML plane 9
82  // 107 x29y87 SB_SML plane 10,9
2A  // 108 x29y87 SB_SML plane 10
28  // 109 x29y87 SB_SML plane 11
83  // 110 x29y87 SB_SML plane 12,11
0A  // 111 x29y87 SB_SML plane 12
53 // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x31y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6AFF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2C // y_sel: 87
21 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6B07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FC  //  0 x31y87 CPE[0]  _a77  C_MX2b////    _a1568  C_////Bridge
00  //  1 x31y87 CPE[1]  80'h00_00BB_00_0040_0ACC_00FC modified with path inversions
CC  //  2 x31y87 CPE[2]  80'h00_00BB_00_0040_0ACC_00FC from netlist
0A  //  3 x31y87 CPE[3]
40  //  4 x31y87 CPE[4]
00  //  5 x31y87 CPE[5]
00  //  6 x31y87 CPE[6]
BB  //  7 x31y87 CPE[7]
00  //  8 x31y87 CPE[8]
00  //  9 x31y87 CPE[9]
FF  // 10 x31y88 CPE[0]  _a1566  C_////Bridge
FF  // 11 x31y88 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x31y88 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x31y88 CPE[3]
00  // 14 x31y88 CPE[4]
00  // 15 x31y88 CPE[5]
00  // 16 x31y88 CPE[6]
A3  // 17 x31y88 CPE[7]
00  // 18 x31y88 CPE[8]
00  // 19 x31y88 CPE[9]
FF  // 20 x32y87 CPE[0]  _a103  C_ORAND////    _a1560  C_////Bridge
5D  // 21 x32y87 CPE[1]  80'h00_00B9_00_0000_0C88_5DFF modified with path inversions
88  // 22 x32y87 CPE[2]  80'h00_00B9_00_0000_0C88_5DFF from netlist
0C  // 23 x32y87 CPE[3]
00  // 24 x32y87 CPE[4]
00  // 25 x32y87 CPE[5]
00  // 26 x32y87 CPE[6]
B9  // 27 x32y87 CPE[7]
00  // 28 x32y87 CPE[8]
00  // 29 x32y87 CPE[9]
00  // 30 x32y88 CPE[0]  _a1308  C_MX4a////    
C3  // 31 x32y88 CPE[1]  80'h00_0018_00_0040_0C24_C300 modified with path inversions
24  // 32 x32y88 CPE[2]  80'h00_0018_00_0040_0C64_CC00 from netlist
0C  // 33 x32y88 CPE[3]      00_0000_00_0000_0040_0F00 difference
40  // 34 x32y88 CPE[4]
00  // 35 x32y88 CPE[5]
00  // 36 x32y88 CPE[6]
18  // 37 x32y88 CPE[7]
00  // 38 x32y88 CPE[8]
00  // 39 x32y88 CPE[9]
10  // 40 x31y87 INMUX plane 2,1
28  // 41 x31y87 INMUX plane 4,3
02  // 42 x31y87 INMUX plane 6,5
3D  // 43 x31y87 INMUX plane 8,7
21  // 44 x31y87 INMUX plane 10,9
28  // 45 x31y87 INMUX plane 12,11
00  // 46 x31y88 INMUX plane 2,1
30  // 47 x31y88 INMUX plane 4,3
00  // 48 x31y88 INMUX plane 6,5
23  // 49 x31y88 INMUX plane 8,7
10  // 50 x31y88 INMUX plane 10,9
02  // 51 x31y88 INMUX plane 12,11
28  // 52 x32y87 INMUX plane 2,1
03  // 53 x32y87 INMUX plane 4,3
FD  // 54 x32y87 INMUX plane 6,5
46  // 55 x32y87 INMUX plane 8,7
A8  // 56 x32y87 INMUX plane 10,9
41  // 57 x32y87 INMUX plane 12,11
00  // 58 x32y88 INMUX plane 2,1
01  // 59 x32y88 INMUX plane 4,3
F8  // 60 x32y88 INMUX plane 6,5
45  // 61 x32y88 INMUX plane 8,7
E0  // 62 x32y88 INMUX plane 10,9
69  // 63 x32y88 INMUX plane 12,11
08  // 64 x31y87 SB_BIG plane 1
12  // 65 x31y87 SB_BIG plane 1
00  // 66 x31y87 SB_DRIVE plane 2,1
96  // 67 x31y87 SB_BIG plane 2
22  // 68 x31y87 SB_BIG plane 2
08  // 69 x31y87 SB_BIG plane 3
12  // 70 x31y87 SB_BIG plane 3
00  // 71 x31y87 SB_DRIVE plane 4,3
48  // 72 x31y87 SB_BIG plane 4
10  // 73 x31y87 SB_BIG plane 4
51  // 74 x31y87 SB_BIG plane 5
12  // 75 x31y87 SB_BIG plane 5
00  // 76 x31y87 SB_DRIVE plane 6,5
08  // 77 x31y87 SB_BIG plane 6
12  // 78 x31y87 SB_BIG plane 6
93  // 79 x31y87 SB_BIG plane 7
52  // 80 x31y87 SB_BIG plane 7
00  // 81 x31y87 SB_DRIVE plane 8,7
51  // 82 x31y87 SB_BIG plane 8
22  // 83 x31y87 SB_BIG plane 8
48  // 84 x31y87 SB_BIG plane 9
12  // 85 x31y87 SB_BIG plane 9
00  // 86 x31y87 SB_DRIVE plane 10,9
48  // 87 x31y87 SB_BIG plane 10
12  // 88 x31y87 SB_BIG plane 10
0B  // 89 x31y87 SB_BIG plane 11
52  // 90 x31y87 SB_BIG plane 11
01  // 91 x31y87 SB_DRIVE plane 12,11
61  // 92 x31y87 SB_BIG plane 12
12  // 93 x31y87 SB_BIG plane 12
A1  // 94 x32y88 SB_SML plane 1
92  // 95 x32y88 SB_SML plane 2,1
2B  // 96 x32y88 SB_SML plane 2
A8  // 97 x32y88 SB_SML plane 3
84  // 98 x32y88 SB_SML plane 4,3
2A  // 99 x32y88 SB_SML plane 4
A8  // 100 x32y88 SB_SML plane 5
82  // 101 x32y88 SB_SML plane 6,5
2A  // 102 x32y88 SB_SML plane 6
4E  // 103 x32y88 SB_SML plane 7
85  // 104 x32y88 SB_SML plane 8,7
2A  // 105 x32y88 SB_SML plane 8
A8  // 106 x32y88 SB_SML plane 9
82  // 107 x32y88 SB_SML plane 10,9
02  // 108 x32y88 SB_SML plane 10
B1  // 109 x32y88 SB_SML plane 11
82  // 110 x32y88 SB_SML plane 12,11
2A  // 111 x32y88 SB_SML plane 12
F9 // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x33y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6B7D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2C // y_sel: 87
F9 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6B85
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
0C  //  0 x33y87 CPE[0]  _a230  C_MX2b////    _a1688  C_////Bridge
00  //  1 x33y87 CPE[1]  80'h00_00BE_00_0040_0A33_000C modified with path inversions
33  //  2 x33y87 CPE[2]  80'h00_00BE_00_0040_0A31_0003 from netlist
0A  //  3 x33y87 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x33y87 CPE[4]
00  //  5 x33y87 CPE[5]
00  //  6 x33y87 CPE[6]
BE  //  7 x33y87 CPE[7]
00  //  8 x33y87 CPE[8]
00  //  9 x33y87 CPE[9]
A5  // 10 x33y88 CPE[0]  net1 = net2: _a78  C_AND/D//AND/D
53  // 11 x33y88 CPE[1]  80'h00_CE00_80_0000_0C88_53A5 modified with path inversions
88  // 12 x33y88 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  // 13 x33y88 CPE[3]      00_3000_00_0000_0000_FF0F difference
00  // 14 x33y88 CPE[4]
00  // 15 x33y88 CPE[5]
80  // 16 x33y88 CPE[6]
00  // 17 x33y88 CPE[7]
CE  // 18 x33y88 CPE[8]
00  // 19 x33y88 CPE[9]
FC  // 20 x34y87 CPE[0]  _a84  C_MX2b////    
00  // 21 x34y87 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  // 22 x34y87 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x34y87 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x34y87 CPE[4]
00  // 25 x34y87 CPE[5]
00  // 26 x34y87 CPE[6]
18  // 27 x34y87 CPE[7]
00  // 28 x34y87 CPE[8]
00  // 29 x34y87 CPE[9]
FF  // 30 x34y88 CPE[0]  _a1579  C_////Bridge
FF  // 31 x34y88 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x34y88 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x34y88 CPE[3]
00  // 34 x34y88 CPE[4]
00  // 35 x34y88 CPE[5]
00  // 36 x34y88 CPE[6]
A1  // 37 x34y88 CPE[7]
C5 // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x35y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6BB1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2C // y_sel: 87
91 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6BB9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x35y87 CPE[0]  _a75  C_MX2b////    
00  //  1 x35y87 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x35y87 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x35y87 CPE[3]      00_0000_00_0000_000C_0000 difference
40  //  4 x35y87 CPE[4]
00  //  5 x35y87 CPE[5]
00  //  6 x35y87 CPE[6]
18  //  7 x35y87 CPE[7]
00  //  8 x35y87 CPE[8]
00  //  9 x35y87 CPE[9]
0C  // 10 x35y88 CPE[0]  _a1242  C_MX2b////    
00  // 11 x35y88 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  // 12 x35y88 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 13 x35y88 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x35y88 CPE[4]
00  // 15 x35y88 CPE[5]
00  // 16 x35y88 CPE[6]
18  // 17 x35y88 CPE[7]
00  // 18 x35y88 CPE[8]
00  // 19 x35y88 CPE[9]
3F  // 20 x36y87 CPE[0]  net1 = net2: _a812  C_ADDF2///ADDF2/
33  // 21 x36y87 CPE[1]  80'h00_0078_00_0020_0C66_333F modified with path inversions
66  // 22 x36y87 CPE[2]  80'h00_0078_00_0020_0C66_CCCF from netlist
0C  // 23 x36y87 CPE[3]      00_0000_00_0000_0000_FFF0 difference
20  // 24 x36y87 CPE[4]
00  // 25 x36y87 CPE[5]
00  // 26 x36y87 CPE[6]
78  // 27 x36y87 CPE[7]
00  // 28 x36y87 CPE[8]
00  // 29 x36y87 CPE[9]
5F  // 30 x36y88 CPE[0]  net1 = net2: _a822  C_ADDF2///ADDF2/
F3  // 31 x36y88 CPE[1]  80'h00_0078_00_0020_0C66_F35F modified with path inversions
66  // 32 x36y88 CPE[2]  80'h00_0078_00_0020_0C66_FCAF from netlist
0C  // 33 x36y88 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  // 34 x36y88 CPE[4]
00  // 35 x36y88 CPE[5]
00  // 36 x36y88 CPE[6]
78  // 37 x36y88 CPE[7]
00  // 38 x36y88 CPE[8]
00  // 39 x36y88 CPE[9]
20  // 40 x35y87 INMUX plane 2,1
04  // 41 x35y87 INMUX plane 4,3
20  // 42 x35y87 INMUX plane 6,5
3E  // 43 x35y87 INMUX plane 8,7
00  // 44 x35y87 INMUX plane 10,9
29  // 45 x35y87 INMUX plane 12,11
38  // 46 x35y88 INMUX plane 2,1
00  // 47 x35y88 INMUX plane 4,3
04  // 48 x35y88 INMUX plane 6,5
18  // 49 x35y88 INMUX plane 8,7
28  // 50 x35y88 INMUX plane 10,9
00  // 51 x35y88 INMUX plane 12,11
08  // 52 x36y87 INMUX plane 2,1
20  // 53 x36y87 INMUX plane 4,3
21  // 54 x36y87 INMUX plane 6,5
38  // 55 x36y87 INMUX plane 8,7
00  // 56 x36y87 INMUX plane 10,9
E1  // 57 x36y87 INMUX plane 12,11
00  // 58 x36y88 INMUX plane 2,1
02  // 59 x36y88 INMUX plane 4,3
20  // 60 x36y88 INMUX plane 6,5
00  // 61 x36y88 INMUX plane 8,7
80  // 62 x36y88 INMUX plane 10,9
E8  // 63 x36y88 INMUX plane 12,11
48  // 64 x35y87 SB_BIG plane 1
12  // 65 x35y87 SB_BIG plane 1
00  // 66 x35y87 SB_DRIVE plane 2,1
90  // 67 x35y87 SB_BIG plane 2
44  // 68 x35y87 SB_BIG plane 2
48  // 69 x35y87 SB_BIG plane 3
12  // 70 x35y87 SB_BIG plane 3
00  // 71 x35y87 SB_DRIVE plane 4,3
48  // 72 x35y87 SB_BIG plane 4
12  // 73 x35y87 SB_BIG plane 4
41  // 74 x35y87 SB_BIG plane 5
12  // 75 x35y87 SB_BIG plane 5
00  // 76 x35y87 SB_DRIVE plane 6,5
90  // 77 x35y87 SB_BIG plane 6
24  // 78 x35y87 SB_BIG plane 6
48  // 79 x35y87 SB_BIG plane 7
02  // 80 x35y87 SB_BIG plane 7
00  // 81 x35y87 SB_DRIVE plane 8,7
48  // 82 x35y87 SB_BIG plane 8
12  // 83 x35y87 SB_BIG plane 8
48  // 84 x35y87 SB_BIG plane 9
12  // 85 x35y87 SB_BIG plane 9
00  // 86 x35y87 SB_DRIVE plane 10,9
48  // 87 x35y87 SB_BIG plane 10
12  // 88 x35y87 SB_BIG plane 10
50  // 89 x35y87 SB_BIG plane 11
24  // 90 x35y87 SB_BIG plane 11
00  // 91 x35y87 SB_DRIVE plane 12,11
41  // 92 x35y87 SB_BIG plane 12
12  // 93 x35y87 SB_BIG plane 12
B9  // 94 x36y88 SB_SML plane 1
62  // 95 x36y88 SB_SML plane 2,1
53  // 96 x36y88 SB_SML plane 2
A8  // 97 x36y88 SB_SML plane 3
82  // 98 x36y88 SB_SML plane 4,3
2A  // 99 x36y88 SB_SML plane 4
A8  // 100 x36y88 SB_SML plane 5
E2  // 101 x36y88 SB_SML plane 6,5
43  // 102 x36y88 SB_SML plane 6
D3  // 103 x36y88 SB_SML plane 7
84  // 104 x36y88 SB_SML plane 8,7
2A  // 105 x36y88 SB_SML plane 8
A8  // 106 x36y88 SB_SML plane 9
82  // 107 x36y88 SB_SML plane 10,9
2A  // 108 x36y88 SB_SML plane 10
A8  // 109 x36y88 SB_SML plane 11
80  // 110 x36y88 SB_SML plane 12,11
22  // 111 x36y88 SB_SML plane 12
5E // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x37y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6C2F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2C // y_sel: 87
49 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6C37
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x37y87 CPE[0]  _a1240  C_MX2b////    
00  //  1 x37y87 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  //  2 x37y87 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x37y87 CPE[3]      00_0000_00_0000_0003_000F difference
40  //  4 x37y87 CPE[4]
00  //  5 x37y87 CPE[5]
00  //  6 x37y87 CPE[6]
18  //  7 x37y87 CPE[7]
00  //  8 x37y87 CPE[8]
00  //  9 x37y87 CPE[9]
00  // 10 x37y88 CPE[0]
00  // 11 x37y88 CPE[1]
00  // 12 x37y88 CPE[2]
00  // 13 x37y88 CPE[3]
00  // 14 x37y88 CPE[4]
00  // 15 x37y88 CPE[5]
00  // 16 x37y88 CPE[6]
00  // 17 x37y88 CPE[7]
00  // 18 x37y88 CPE[8]
00  // 19 x37y88 CPE[9]
00  // 20 x38y87 CPE[0]
00  // 21 x38y87 CPE[1]
00  // 22 x38y87 CPE[2]
00  // 23 x38y87 CPE[3]
00  // 24 x38y87 CPE[4]
00  // 25 x38y87 CPE[5]
00  // 26 x38y87 CPE[6]
00  // 27 x38y87 CPE[7]
00  // 28 x38y87 CPE[8]
00  // 29 x38y87 CPE[9]
03  // 30 x38y88 CPE[0]  _a1291  C_MX2b////    
00  // 31 x38y88 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 32 x38y88 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x38y88 CPE[3]
40  // 34 x38y88 CPE[4]
00  // 35 x38y88 CPE[5]
00  // 36 x38y88 CPE[6]
18  // 37 x38y88 CPE[7]
00  // 38 x38y88 CPE[8]
00  // 39 x38y88 CPE[9]
2D  // 40 x37y87 INMUX plane 2,1
18  // 41 x37y87 INMUX plane 4,3
06  // 42 x37y87 INMUX plane 6,5
00  // 43 x37y87 INMUX plane 8,7
04  // 44 x37y87 INMUX plane 10,9
09  // 45 x37y87 INMUX plane 12,11
01  // 46 x37y88 INMUX plane 2,1
00  // 47 x37y88 INMUX plane 4,3
00  // 48 x37y88 INMUX plane 6,5
00  // 49 x37y88 INMUX plane 8,7
00  // 50 x37y88 INMUX plane 10,9
00  // 51 x37y88 INMUX plane 12,11
20  // 52 x38y87 INMUX plane 2,1
00  // 53 x38y87 INMUX plane 4,3
01  // 54 x38y87 INMUX plane 6,5
42  // 55 x38y87 INMUX plane 8,7
00  // 56 x38y87 INMUX plane 10,9
4C  // 57 x38y87 INMUX plane 12,11
18  // 58 x38y88 INMUX plane 2,1
20  // 59 x38y88 INMUX plane 4,3
3F  // 60 x38y88 INMUX plane 6,5
40  // 61 x38y88 INMUX plane 8,7
2C  // 62 x38y88 INMUX plane 10,9
C0  // 63 x38y88 INMUX plane 12,11
48  // 64 x38y88 SB_BIG plane 1
10  // 65 x38y88 SB_BIG plane 1
00  // 66 x38y88 SB_DRIVE plane 2,1
28  // 67 x38y88 SB_BIG plane 2
30  // 68 x38y88 SB_BIG plane 2
04  // 69 x38y88 SB_BIG plane 3
02  // 70 x38y88 SB_BIG plane 3
00  // 71 x38y88 SB_DRIVE plane 4,3
48  // 72 x38y88 SB_BIG plane 4
12  // 73 x38y88 SB_BIG plane 4
48  // 74 x38y88 SB_BIG plane 5
12  // 75 x38y88 SB_BIG plane 5
00  // 76 x38y88 SB_DRIVE plane 6,5
00  // 77 x38y88 SB_BIG plane 6
00  // 78 x38y88 SB_BIG plane 6
00  // 79 x38y88 SB_BIG plane 7
00  // 80 x38y88 SB_BIG plane 7
00  // 81 x38y88 SB_DRIVE plane 8,7
48  // 82 x38y88 SB_BIG plane 8
12  // 83 x38y88 SB_BIG plane 8
00  // 84 x38y88 SB_BIG plane 9
00  // 85 x38y88 SB_BIG plane 9
00  // 86 x38y88 SB_DRIVE plane 10,9
00  // 87 x38y88 SB_BIG plane 10
00  // 88 x38y88 SB_BIG plane 10
70  // 89 x38y88 SB_BIG plane 11
00  // 90 x38y88 SB_BIG plane 11
00  // 91 x38y88 SB_DRIVE plane 12,11
00  // 92 x38y88 SB_BIG plane 12
00  // 93 x38y88 SB_BIG plane 12
A8  // 94 x37y87 SB_SML plane 1
02  // 95 x37y87 SB_SML plane 2,1
00  // 96 x37y87 SB_SML plane 2
00  // 97 x37y87 SB_SML plane 3
80  // 98 x37y87 SB_SML plane 4,3
2A  // 99 x37y87 SB_SML plane 4
B1  // 100 x37y87 SB_SML plane 5
02  // 101 x37y87 SB_SML plane 6,5
00  // 102 x37y87 SB_SML plane 6
00  // 103 x37y87 SB_SML plane 7
80  // 104 x37y87 SB_SML plane 8,7
2A  // 105 x37y87 SB_SML plane 8
00  // 106 x37y87 SB_SML plane 9
00  // 107 x37y87 SB_SML plane 10,9
00  // 108 x37y87 SB_SML plane 10
24  // 109 x37y87 SB_SML plane 11
00  // 110 x37y87 SB_SML plane 12,11
03  // 111 x37y87 SB_SML plane 12
53 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x39y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6CAD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2C // y_sel: 87
41 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6CB5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FC  //  0 x39y87 CPE[0]  _a1270  C_MX2b////    
00  //  1 x39y87 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x39y87 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  //  3 x39y87 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x39y87 CPE[4]
00  //  5 x39y87 CPE[5]
00  //  6 x39y87 CPE[6]
18  //  7 x39y87 CPE[7]
00  //  8 x39y87 CPE[8]
00  //  9 x39y87 CPE[9]
FC  // 10 x39y88 CPE[0]  _a225  C_MX2b////    
00  // 11 x39y88 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 12 x39y88 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 13 x39y88 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 14 x39y88 CPE[4]
00  // 15 x39y88 CPE[5]
00  // 16 x39y88 CPE[6]
18  // 17 x39y88 CPE[7]
00  // 18 x39y88 CPE[8]
00  // 19 x39y88 CPE[9]
FC  // 20 x40y87 CPE[0]  _a1289  C_MX2b////    
00  // 21 x40y87 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 22 x40y87 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 23 x40y87 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x40y87 CPE[4]
00  // 25 x40y87 CPE[5]
00  // 26 x40y87 CPE[6]
18  // 27 x40y87 CPE[7]
00  // 28 x40y87 CPE[8]
00  // 29 x40y87 CPE[9]
C0  // 30 x40y88 CPE[0]  _a1238  C_MX2b////    
00  // 31 x40y88 CPE[1]  80'h00_0018_00_0040_0A51_00C0 modified with path inversions
51  // 32 x40y88 CPE[2]  80'h00_0018_00_0040_0A51_0030 from netlist
0A  // 33 x40y88 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 34 x40y88 CPE[4]
00  // 35 x40y88 CPE[5]
00  // 36 x40y88 CPE[6]
18  // 37 x40y88 CPE[7]
00  // 38 x40y88 CPE[8]
00  // 39 x40y88 CPE[9]
20  // 40 x39y87 INMUX plane 2,1
01  // 41 x39y87 INMUX plane 4,3
00  // 42 x39y87 INMUX plane 6,5
0C  // 43 x39y87 INMUX plane 8,7
00  // 44 x39y87 INMUX plane 10,9
08  // 45 x39y87 INMUX plane 12,11
20  // 46 x39y88 INMUX plane 2,1
00  // 47 x39y88 INMUX plane 4,3
00  // 48 x39y88 INMUX plane 6,5
3F  // 49 x39y88 INMUX plane 8,7
00  // 50 x39y88 INMUX plane 10,9
2C  // 51 x39y88 INMUX plane 12,11
20  // 52 x40y87 INMUX plane 2,1
20  // 53 x40y87 INMUX plane 4,3
00  // 54 x40y87 INMUX plane 6,5
37  // 55 x40y87 INMUX plane 8,7
00  // 56 x40y87 INMUX plane 10,9
04  // 57 x40y87 INMUX plane 12,11
0A  // 58 x40y88 INMUX plane 2,1
1C  // 59 x40y88 INMUX plane 4,3
04  // 60 x40y88 INMUX plane 6,5
16  // 61 x40y88 INMUX plane 8,7
00  // 62 x40y88 INMUX plane 10,9
C1  // 63 x40y88 INMUX plane 12,11
48  // 64 x39y87 SB_BIG plane 1
12  // 65 x39y87 SB_BIG plane 1
00  // 66 x39y87 SB_DRIVE plane 2,1
48  // 67 x39y87 SB_BIG plane 2
12  // 68 x39y87 SB_BIG plane 2
48  // 69 x39y87 SB_BIG plane 3
12  // 70 x39y87 SB_BIG plane 3
00  // 71 x39y87 SB_DRIVE plane 4,3
48  // 72 x39y87 SB_BIG plane 4
12  // 73 x39y87 SB_BIG plane 4
48  // 74 x39y87 SB_BIG plane 5
12  // 75 x39y87 SB_BIG plane 5
00  // 76 x39y87 SB_DRIVE plane 6,5
52  // 77 x39y87 SB_BIG plane 6
26  // 78 x39y87 SB_BIG plane 6
83  // 79 x39y87 SB_BIG plane 7
52  // 80 x39y87 SB_BIG plane 7
00  // 81 x39y87 SB_DRIVE plane 8,7
48  // 82 x39y87 SB_BIG plane 8
12  // 83 x39y87 SB_BIG plane 8
48  // 84 x39y87 SB_BIG plane 9
12  // 85 x39y87 SB_BIG plane 9
00  // 86 x39y87 SB_DRIVE plane 10,9
88  // 87 x39y87 SB_BIG plane 10
12  // 88 x39y87 SB_BIG plane 10
61  // 89 x39y87 SB_BIG plane 11
12  // 90 x39y87 SB_BIG plane 11
00  // 91 x39y87 SB_DRIVE plane 12,11
48  // 92 x39y87 SB_BIG plane 12
12  // 93 x39y87 SB_BIG plane 12
A8  // 94 x40y88 SB_SML plane 1
80  // 95 x40y88 SB_SML plane 2,1
2A  // 96 x40y88 SB_SML plane 2
A8  // 97 x40y88 SB_SML plane 3
82  // 98 x40y88 SB_SML plane 4,3
2A  // 99 x40y88 SB_SML plane 4
A8  // 100 x40y88 SB_SML plane 5
84  // 101 x40y88 SB_SML plane 6,5
28  // 102 x40y88 SB_SML plane 6
A8  // 103 x40y88 SB_SML plane 7
82  // 104 x40y88 SB_SML plane 8,7
2A  // 105 x40y88 SB_SML plane 8
A8  // 106 x40y88 SB_SML plane 9
82  // 107 x40y88 SB_SML plane 10,9
2A  // 108 x40y88 SB_SML plane 10
A8  // 109 x40y88 SB_SML plane 11
82  // 110 x40y88 SB_SML plane 12,11
0A  // 111 x40y88 SB_SML plane 12
EE // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x41y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6D2B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2C // y_sel: 87
99 // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6D33
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
FF  //  0 x41y87 CPE[0]  _a479  C_AND////    
F1  //  1 x41y87 CPE[1]  80'h00_0018_00_0000_0C88_F1FF modified with path inversions
88  //  2 x41y87 CPE[2]  80'h00_0018_00_0000_0C88_F8FF from netlist
0C  //  3 x41y87 CPE[3]      00_0000_00_0000_0000_0900 difference
00  //  4 x41y87 CPE[4]
00  //  5 x41y87 CPE[5]
00  //  6 x41y87 CPE[6]
18  //  7 x41y87 CPE[7]
00  //  8 x41y87 CPE[8]
00  //  9 x41y87 CPE[9]
00  // 10 x41y88 CPE[0]
00  // 11 x41y88 CPE[1]
00  // 12 x41y88 CPE[2]
00  // 13 x41y88 CPE[3]
00  // 14 x41y88 CPE[4]
00  // 15 x41y88 CPE[5]
00  // 16 x41y88 CPE[6]
00  // 17 x41y88 CPE[7]
00  // 18 x41y88 CPE[8]
00  // 19 x41y88 CPE[9]
F3  // 20 x42y87 CPE[0]  _a1427  C_MX2b////    
00  // 21 x42y87 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 22 x42y87 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  // 23 x42y87 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x42y87 CPE[4]
00  // 25 x42y87 CPE[5]
00  // 26 x42y87 CPE[6]
18  // 27 x42y87 CPE[7]
00  // 28 x42y87 CPE[8]
00  // 29 x42y87 CPE[9]
3C  // 30 x42y88 CPE[0]  net1 = net2: _a343  C_AND/D//AND/D
A3  // 31 x42y88 CPE[1]  80'h00_FD00_80_0000_0C88_A33C modified with path inversions
88  // 32 x42y88 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  // 33 x42y88 CPE[3]      00_0300_00_0000_0000_0FF0 difference
00  // 34 x42y88 CPE[4]
00  // 35 x42y88 CPE[5]
80  // 36 x42y88 CPE[6]
00  // 37 x42y88 CPE[7]
FD  // 38 x42y88 CPE[8]
00  // 39 x42y88 CPE[9]
00  // 40 x41y87 INMUX plane 2,1
08  // 41 x41y87 INMUX plane 4,3
3D  // 42 x41y87 INMUX plane 6,5
00  // 43 x41y87 INMUX plane 8,7
28  // 44 x41y87 INMUX plane 10,9
00  // 45 x41y87 INMUX plane 12,11
00  // 46 x41y88 INMUX plane 2,1
00  // 47 x41y88 INMUX plane 4,3
00  // 48 x41y88 INMUX plane 6,5
00  // 49 x41y88 INMUX plane 8,7
00  // 50 x41y88 INMUX plane 10,9
00  // 51 x41y88 INMUX plane 12,11
10  // 52 x42y87 INMUX plane 2,1
1A  // 53 x42y87 INMUX plane 4,3
01  // 54 x42y87 INMUX plane 6,5
5F  // 55 x42y87 INMUX plane 8,7
80  // 56 x42y87 INMUX plane 10,9
CB  // 57 x42y87 INMUX plane 12,11
28  // 58 x42y88 INMUX plane 2,1
20  // 59 x42y88 INMUX plane 4,3
33  // 60 x42y88 INMUX plane 6,5
47  // 61 x42y88 INMUX plane 8,7
1B  // 62 x42y88 INMUX plane 10,9
C5  // 63 x42y88 INMUX plane 12,11
93  // 64 x42y88 SB_BIG plane 1
24  // 65 x42y88 SB_BIG plane 1
00  // 66 x42y88 SB_DRIVE plane 2,1
00  // 67 x42y88 SB_BIG plane 2
00  // 68 x42y88 SB_BIG plane 2
48  // 69 x42y88 SB_BIG plane 3
12  // 70 x42y88 SB_BIG plane 3
00  // 71 x42y88 SB_DRIVE plane 4,3
41  // 72 x42y88 SB_BIG plane 4
42  // 73 x42y88 SB_BIG plane 4
48  // 74 x42y88 SB_BIG plane 5
22  // 75 x42y88 SB_BIG plane 5
00  // 76 x42y88 SB_DRIVE plane 6,5
02  // 77 x42y88 SB_BIG plane 6
14  // 78 x42y88 SB_BIG plane 6
48  // 79 x42y88 SB_BIG plane 7
12  // 80 x42y88 SB_BIG plane 7
00  // 81 x42y88 SB_DRIVE plane 8,7
41  // 82 x42y88 SB_BIG plane 8
04  // 83 x42y88 SB_BIG plane 8
00  // 84 x42y88 SB_BIG plane 9
00  // 85 x42y88 SB_BIG plane 9
00  // 86 x42y88 SB_DRIVE plane 10,9
02  // 87 x42y88 SB_BIG plane 10
14  // 88 x42y88 SB_BIG plane 10
00  // 89 x42y88 SB_BIG plane 11
30  // 90 x42y88 SB_BIG plane 11
00  // 91 x42y88 SB_DRIVE plane 12,11
00  // 92 x42y88 SB_BIG plane 12
00  // 93 x42y88 SB_BIG plane 12
A8  // 94 x41y87 SB_SML plane 1
02  // 95 x41y87 SB_SML plane 2,1
00  // 96 x41y87 SB_SML plane 2
A8  // 97 x41y87 SB_SML plane 3
82  // 98 x41y87 SB_SML plane 4,3
2A  // 99 x41y87 SB_SML plane 4
A1  // 100 x41y87 SB_SML plane 5
02  // 101 x41y87 SB_SML plane 6,5
00  // 102 x41y87 SB_SML plane 6
A8  // 103 x41y87 SB_SML plane 7
82  // 104 x41y87 SB_SML plane 8,7
2A  // 105 x41y87 SB_SML plane 8
00  // 106 x41y87 SB_SML plane 9
00  // 107 x41y87 SB_SML plane 10,9
00  // 108 x41y87 SB_SML plane 10
00  // 109 x41y87 SB_SML plane 11
10  // 110 x41y87 SB_SML plane 12,11
7E // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x43y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6DA8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2C // y_sel: 87
F1 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6DB0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x43y87 CPE[0]  _a1220  C_MX2b////    
00  //  1 x43y87 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  //  2 x43y87 CPE[2]  80'h00_0018_00_0040_0A30_000C from netlist
0A  //  3 x43y87 CPE[3]
40  //  4 x43y87 CPE[4]
00  //  5 x43y87 CPE[5]
00  //  6 x43y87 CPE[6]
18  //  7 x43y87 CPE[7]
00  //  8 x43y87 CPE[8]
00  //  9 x43y87 CPE[9]
81  // 10 x43y88 CPE[0]  net1 = net2: _a48  C_AND///AND/
AA  // 11 x43y88 CPE[1]  80'h00_0078_00_0000_0C88_AA81 modified with path inversions
88  // 12 x43y88 CPE[2]  80'h00_0078_00_0000_0C88_5A28 from netlist
0C  // 13 x43y88 CPE[3]      00_0000_00_0000_0000_F0A9 difference
00  // 14 x43y88 CPE[4]
00  // 15 x43y88 CPE[5]
00  // 16 x43y88 CPE[6]
78  // 17 x43y88 CPE[7]
00  // 18 x43y88 CPE[8]
00  // 19 x43y88 CPE[9]
FF  // 20 x44y87 CPE[0]  _a1633  C_////Bridge
FF  // 21 x44y87 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x44y87 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x44y87 CPE[3]
00  // 24 x44y87 CPE[4]
00  // 25 x44y87 CPE[5]
00  // 26 x44y87 CPE[6]
A1  // 27 x44y87 CPE[7]
00  // 28 x44y87 CPE[8]
00  // 29 x44y87 CPE[9]
03  // 30 x44y88 CPE[0]  _a1293  C_MX2b////    
00  // 31 x44y88 CPE[1]  80'h00_0018_00_0040_0A30_0003 modified with path inversions
30  // 32 x44y88 CPE[2]  80'h00_0018_00_0040_0A30_000C from netlist
0A  // 33 x44y88 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x44y88 CPE[4]
00  // 35 x44y88 CPE[5]
00  // 36 x44y88 CPE[6]
18  // 37 x44y88 CPE[7]
00  // 38 x44y88 CPE[8]
00  // 39 x44y88 CPE[9]
38  // 40 x43y87 INMUX plane 2,1
28  // 41 x43y87 INMUX plane 4,3
24  // 42 x43y87 INMUX plane 6,5
00  // 43 x43y87 INMUX plane 8,7
20  // 44 x43y87 INMUX plane 10,9
08  // 45 x43y87 INMUX plane 12,11
15  // 46 x43y88 INMUX plane 2,1
24  // 47 x43y88 INMUX plane 4,3
05  // 48 x43y88 INMUX plane 6,5
0F  // 49 x43y88 INMUX plane 8,7
00  // 50 x43y88 INMUX plane 10,9
01  // 51 x43y88 INMUX plane 12,11
10  // 52 x44y87 INMUX plane 2,1
08  // 53 x44y87 INMUX plane 4,3
00  // 54 x44y87 INMUX plane 6,5
80  // 55 x44y87 INMUX plane 8,7
00  // 56 x44y87 INMUX plane 10,9
80  // 57 x44y87 INMUX plane 12,11
38  // 58 x44y88 INMUX plane 2,1
00  // 59 x44y88 INMUX plane 4,3
2D  // 60 x44y88 INMUX plane 6,5
48  // 61 x44y88 INMUX plane 8,7
20  // 62 x44y88 INMUX plane 10,9
80  // 63 x44y88 INMUX plane 12,11
48  // 64 x43y87 SB_BIG plane 1
12  // 65 x43y87 SB_BIG plane 1
00  // 66 x43y87 SB_DRIVE plane 2,1
8C  // 67 x43y87 SB_BIG plane 2
42  // 68 x43y87 SB_BIG plane 2
48  // 69 x43y87 SB_BIG plane 3
14  // 70 x43y87 SB_BIG plane 3
00  // 71 x43y87 SB_DRIVE plane 4,3
8B  // 72 x43y87 SB_BIG plane 4
64  // 73 x43y87 SB_BIG plane 4
51  // 74 x43y87 SB_BIG plane 5
12  // 75 x43y87 SB_BIG plane 5
00  // 76 x43y87 SB_DRIVE plane 6,5
48  // 77 x43y87 SB_BIG plane 6
14  // 78 x43y87 SB_BIG plane 6
48  // 79 x43y87 SB_BIG plane 7
12  // 80 x43y87 SB_BIG plane 7
00  // 81 x43y87 SB_DRIVE plane 8,7
48  // 82 x43y87 SB_BIG plane 8
12  // 83 x43y87 SB_BIG plane 8
48  // 84 x43y87 SB_BIG plane 9
12  // 85 x43y87 SB_BIG plane 9
00  // 86 x43y87 SB_DRIVE plane 10,9
48  // 87 x43y87 SB_BIG plane 10
12  // 88 x43y87 SB_BIG plane 10
88  // 89 x43y87 SB_BIG plane 11
12  // 90 x43y87 SB_BIG plane 11
00  // 91 x43y87 SB_DRIVE plane 12,11
48  // 92 x43y87 SB_BIG plane 12
12  // 93 x43y87 SB_BIG plane 12
28  // 94 x44y88 SB_SML plane 1
32  // 95 x44y88 SB_SML plane 2,1
1D  // 96 x44y88 SB_SML plane 2
C8  // 97 x44y88 SB_SML plane 3
12  // 98 x44y88 SB_SML plane 4,3
2B  // 99 x44y88 SB_SML plane 4
A8  // 100 x44y88 SB_SML plane 5
82  // 101 x44y88 SB_SML plane 6,5
22  // 102 x44y88 SB_SML plane 6
A8  // 103 x44y88 SB_SML plane 7
10  // 104 x44y88 SB_SML plane 8,7
23  // 105 x44y88 SB_SML plane 8
A8  // 106 x44y88 SB_SML plane 9
82  // 107 x44y88 SB_SML plane 10,9
22  // 108 x44y88 SB_SML plane 10
A8  // 109 x44y88 SB_SML plane 11
82  // 110 x44y88 SB_SML plane 12,11
2A  // 111 x44y88 SB_SML plane 12
0C // -- CRC low byte
10 // -- CRC high byte


// Config Latches on x45y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6E26     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2C // y_sel: 87
29 // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6E2E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x45y87 CPE[0]  net1 = net2: _a703  C_ADDF2///ADDF2/
C3  //  1 x45y87 CPE[1]  80'h00_0078_00_0020_0C66_C303 modified with path inversions
66  //  2 x45y87 CPE[2]  80'h00_0078_00_0020_0C66_CC0C from netlist
0C  //  3 x45y87 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x45y87 CPE[4]
00  //  5 x45y87 CPE[5]
00  //  6 x45y87 CPE[6]
78  //  7 x45y87 CPE[7]
00  //  8 x45y87 CPE[8]
00  //  9 x45y87 CPE[9]
0C  // 10 x45y88 CPE[0]  net1 = net2: _a705  C_ADDF2///ADDF2/
A0  // 11 x45y88 CPE[1]  80'h00_0078_00_0020_0C66_A00C modified with path inversions
66  // 12 x45y88 CPE[2]  80'h00_0078_00_0020_0C66_A00C from netlist
0C  // 13 x45y88 CPE[3]
20  // 14 x45y88 CPE[4]
00  // 15 x45y88 CPE[5]
00  // 16 x45y88 CPE[6]
78  // 17 x45y88 CPE[7]
00  // 18 x45y88 CPE[8]
00  // 19 x45y88 CPE[9]
FF  // 20 x46y87 CPE[0]  _a1551  C_////Bridge
FF  // 21 x46y87 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x46y87 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x46y87 CPE[3]
00  // 24 x46y87 CPE[4]
00  // 25 x46y87 CPE[5]
00  // 26 x46y87 CPE[6]
A3  // 27 x46y87 CPE[7]
00  // 28 x46y87 CPE[8]
00  // 29 x46y87 CPE[9]
FF  // 30 x46y88 CPE[0]  _a1649  C_////Bridge
FF  // 31 x46y88 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 32 x46y88 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 33 x46y88 CPE[3]
00  // 34 x46y88 CPE[4]
00  // 35 x46y88 CPE[5]
00  // 36 x46y88 CPE[6]
A4  // 37 x46y88 CPE[7]
00  // 38 x46y88 CPE[8]
00  // 39 x46y88 CPE[9]
38  // 40 x45y87 INMUX plane 2,1
08  // 41 x45y87 INMUX plane 4,3
21  // 42 x45y87 INMUX plane 6,5
28  // 43 x45y87 INMUX plane 8,7
28  // 44 x45y87 INMUX plane 10,9
00  // 45 x45y87 INMUX plane 12,11
20  // 46 x45y88 INMUX plane 2,1
0D  // 47 x45y88 INMUX plane 4,3
04  // 48 x45y88 INMUX plane 6,5
1E  // 49 x45y88 INMUX plane 8,7
00  // 50 x45y88 INMUX plane 10,9
00  // 51 x45y88 INMUX plane 12,11
08  // 52 x46y87 INMUX plane 2,1
00  // 53 x46y87 INMUX plane 4,3
10  // 54 x46y87 INMUX plane 6,5
A8  // 55 x46y87 INMUX plane 8,7
00  // 56 x46y87 INMUX plane 10,9
C2  // 57 x46y87 INMUX plane 12,11
03  // 58 x46y88 INMUX plane 2,1
08  // 59 x46y88 INMUX plane 4,3
06  // 60 x46y88 INMUX plane 6,5
80  // 61 x46y88 INMUX plane 8,7
10  // 62 x46y88 INMUX plane 10,9
80  // 63 x46y88 INMUX plane 12,11
48  // 64 x46y88 SB_BIG plane 1
02  // 65 x46y88 SB_BIG plane 1
00  // 66 x46y88 SB_DRIVE plane 2,1
48  // 67 x46y88 SB_BIG plane 2
12  // 68 x46y88 SB_BIG plane 2
48  // 69 x46y88 SB_BIG plane 3
12  // 70 x46y88 SB_BIG plane 3
00  // 71 x46y88 SB_DRIVE plane 4,3
08  // 72 x46y88 SB_BIG plane 4
12  // 73 x46y88 SB_BIG plane 4
48  // 74 x46y88 SB_BIG plane 5
02  // 75 x46y88 SB_BIG plane 5
00  // 76 x46y88 SB_DRIVE plane 6,5
41  // 77 x46y88 SB_BIG plane 6
12  // 78 x46y88 SB_BIG plane 6
48  // 79 x46y88 SB_BIG plane 7
12  // 80 x46y88 SB_BIG plane 7
00  // 81 x46y88 SB_DRIVE plane 8,7
59  // 82 x46y88 SB_BIG plane 8
12  // 83 x46y88 SB_BIG plane 8
8B  // 84 x46y88 SB_BIG plane 9
74  // 85 x46y88 SB_BIG plane 9
00  // 86 x46y88 SB_DRIVE plane 10,9
48  // 87 x46y88 SB_BIG plane 10
12  // 88 x46y88 SB_BIG plane 10
48  // 89 x46y88 SB_BIG plane 11
12  // 90 x46y88 SB_BIG plane 11
00  // 91 x46y88 SB_DRIVE plane 12,11
48  // 92 x46y88 SB_BIG plane 12
12  // 93 x46y88 SB_BIG plane 12
A8  // 94 x45y87 SB_SML plane 1
12  // 95 x45y87 SB_SML plane 2,1
33  // 96 x45y87 SB_SML plane 2
28  // 97 x45y87 SB_SML plane 3
12  // 98 x45y87 SB_SML plane 4,3
2B  // 99 x45y87 SB_SML plane 4
A8  // 100 x45y87 SB_SML plane 5
82  // 101 x45y87 SB_SML plane 6,5
22  // 102 x45y87 SB_SML plane 6
A8  // 103 x45y87 SB_SML plane 7
82  // 104 x45y87 SB_SML plane 8,7
2A  // 105 x45y87 SB_SML plane 8
A8  // 106 x45y87 SB_SML plane 9
22  // 107 x45y87 SB_SML plane 10,9
35  // 108 x45y87 SB_SML plane 10
A8  // 109 x45y87 SB_SML plane 11
A2  // 110 x45y87 SB_SML plane 12,11
29  // 111 x45y87 SB_SML plane 12
A1 // -- CRC low byte
03 // -- CRC high byte


// Config Latches on x47y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6EA4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2C // y_sel: 87
E1 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6EAC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x47y87 CPE[0]  _a1425  C_MX2b////    
00  //  1 x47y87 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  //  2 x47y87 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  //  3 x47y87 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x47y87 CPE[4]
00  //  5 x47y87 CPE[5]
00  //  6 x47y87 CPE[6]
18  //  7 x47y87 CPE[7]
00  //  8 x47y87 CPE[8]
00  //  9 x47y87 CPE[9]
54  // 10 x47y88 CPE[0]  net1 = net2: _a337  C_AND/D//AND/D
F2  // 11 x47y88 CPE[1]  80'h00_FD00_80_0000_0C88_F254 modified with path inversions
88  // 12 x47y88 CPE[2]  80'h00_FE00_80_0000_0C88_F8A4 from netlist
0C  // 13 x47y88 CPE[3]      00_0300_00_0000_0000_0AF0 difference
00  // 14 x47y88 CPE[4]
00  // 15 x47y88 CPE[5]
80  // 16 x47y88 CPE[6]
00  // 17 x47y88 CPE[7]
FD  // 18 x47y88 CPE[8]
00  // 19 x47y88 CPE[9]
FA  // 20 x48y87 CPE[0]  _a1418  C_MX2b////    
00  // 21 x48y87 CPE[1]  80'h00_0018_00_0040_0AC4_00FA modified with path inversions
C4  // 22 x48y87 CPE[2]  80'h00_0018_00_0040_0AC0_00FA from netlist
0A  // 23 x48y87 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x48y87 CPE[4]
00  // 25 x48y87 CPE[5]
00  // 26 x48y87 CPE[6]
18  // 27 x48y87 CPE[7]
00  // 28 x48y87 CPE[8]
00  // 29 x48y87 CPE[9]
0C  // 30 x48y88 CPE[0]  _a1532  C_MX2b////    
00  // 31 x48y88 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 32 x48y88 CPE[2]  80'h00_0018_00_0040_0A30_000C from netlist
0A  // 33 x48y88 CPE[3]
40  // 34 x48y88 CPE[4]
00  // 35 x48y88 CPE[5]
00  // 36 x48y88 CPE[6]
18  // 37 x48y88 CPE[7]
00  // 38 x48y88 CPE[8]
00  // 39 x48y88 CPE[9]
00  // 40 x47y87 INMUX plane 2,1
08  // 41 x47y87 INMUX plane 4,3
3B  // 42 x47y87 INMUX plane 6,5
00  // 43 x47y87 INMUX plane 8,7
20  // 44 x47y87 INMUX plane 10,9
08  // 45 x47y87 INMUX plane 12,11
29  // 46 x47y88 INMUX plane 2,1
0F  // 47 x47y88 INMUX plane 4,3
31  // 48 x47y88 INMUX plane 6,5
00  // 49 x47y88 INMUX plane 8,7
00  // 50 x47y88 INMUX plane 10,9
01  // 51 x47y88 INMUX plane 12,11
04  // 52 x48y87 INMUX plane 2,1
28  // 53 x48y87 INMUX plane 4,3
00  // 54 x48y87 INMUX plane 6,5
7A  // 55 x48y87 INMUX plane 8,7
00  // 56 x48y87 INMUX plane 10,9
2C  // 57 x48y87 INMUX plane 12,11
20  // 58 x48y88 INMUX plane 2,1
00  // 59 x48y88 INMUX plane 4,3
02  // 60 x48y88 INMUX plane 6,5
48  // 61 x48y88 INMUX plane 8,7
01  // 62 x48y88 INMUX plane 10,9
00  // 63 x48y88 INMUX plane 12,11
88  // 64 x47y87 SB_BIG plane 1
12  // 65 x47y87 SB_BIG plane 1
40  // 66 x47y87 SB_DRIVE plane 2,1
48  // 67 x47y87 SB_BIG plane 2
10  // 68 x47y87 SB_BIG plane 2
48  // 69 x47y87 SB_BIG plane 3
12  // 70 x47y87 SB_BIG plane 3
00  // 71 x47y87 SB_DRIVE plane 4,3
08  // 72 x47y87 SB_BIG plane 4
12  // 73 x47y87 SB_BIG plane 4
08  // 74 x47y87 SB_BIG plane 5
12  // 75 x47y87 SB_BIG plane 5
00  // 76 x47y87 SB_DRIVE plane 6,5
92  // 77 x47y87 SB_BIG plane 6
00  // 78 x47y87 SB_BIG plane 6
48  // 79 x47y87 SB_BIG plane 7
12  // 80 x47y87 SB_BIG plane 7
00  // 81 x47y87 SB_DRIVE plane 8,7
48  // 82 x47y87 SB_BIG plane 8
12  // 83 x47y87 SB_BIG plane 8
48  // 84 x47y87 SB_BIG plane 9
12  // 85 x47y87 SB_BIG plane 9
00  // 86 x47y87 SB_DRIVE plane 10,9
48  // 87 x47y87 SB_BIG plane 10
10  // 88 x47y87 SB_BIG plane 10
94  // 89 x47y87 SB_BIG plane 11
22  // 90 x47y87 SB_BIG plane 11
00  // 91 x47y87 SB_DRIVE plane 12,11
48  // 92 x47y87 SB_BIG plane 12
12  // 93 x47y87 SB_BIG plane 12
A8  // 94 x48y88 SB_SML plane 1
32  // 95 x48y88 SB_SML plane 2,1
6D  // 96 x48y88 SB_SML plane 2
88  // 97 x48y88 SB_SML plane 3
92  // 98 x48y88 SB_SML plane 4,3
2B  // 99 x48y88 SB_SML plane 4
A8  // 100 x48y88 SB_SML plane 5
82  // 101 x48y88 SB_SML plane 6,5
2A  // 102 x48y88 SB_SML plane 6
A8  // 103 x48y88 SB_SML plane 7
82  // 104 x48y88 SB_SML plane 8,7
2A  // 105 x48y88 SB_SML plane 8
A8  // 106 x48y88 SB_SML plane 9
82  // 107 x48y88 SB_SML plane 10,9
22  // 108 x48y88 SB_SML plane 10
53  // 109 x48y88 SB_SML plane 11
85  // 110 x48y88 SB_SML plane 12,11
2A  // 111 x48y88 SB_SML plane 12
5D // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x49y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6F22     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2C // y_sel: 87
39 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6F2A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
05  //  0 x49y87 CPE[0]  _a1430  C_MX2b////    _a1652  C_////Bridge
00  //  1 x49y87 CPE[1]  80'h00_00BE_00_0040_0A30_0005 modified with path inversions
30  //  2 x49y87 CPE[2]  80'h00_00BE_00_0040_0A30_000A from netlist
0A  //  3 x49y87 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x49y87 CPE[4]
00  //  5 x49y87 CPE[5]
00  //  6 x49y87 CPE[6]
BE  //  7 x49y87 CPE[7]
00  //  8 x49y87 CPE[8]
00  //  9 x49y87 CPE[9]
FA  // 10 x49y88 CPE[0]  _a1411  C_MX2b////    
00  // 11 x49y88 CPE[1]  80'h00_0018_00_0040_0ACC_00FA modified with path inversions
CC  // 12 x49y88 CPE[2]  80'h00_0018_00_0040_0AC0_00F5 from netlist
0A  // 13 x49y88 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x49y88 CPE[4]
00  // 15 x49y88 CPE[5]
00  // 16 x49y88 CPE[6]
18  // 17 x49y88 CPE[7]
00  // 18 x49y88 CPE[8]
00  // 19 x49y88 CPE[9]
0A  // 20 x50y87 CPE[0]  _a1431  C_MX2b////    
00  // 21 x50y87 CPE[1]  80'h00_0018_00_0040_0A33_000A modified with path inversions
33  // 22 x50y87 CPE[2]  80'h00_0018_00_0040_0A30_0005 from netlist
0A  // 23 x50y87 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 24 x50y87 CPE[4]
00  // 25 x50y87 CPE[5]
00  // 26 x50y87 CPE[6]
18  // 27 x50y87 CPE[7]
00  // 28 x50y87 CPE[8]
00  // 29 x50y87 CPE[9]
F5  // 30 x50y88 CPE[0]  _a1439  C_MX2b////    
00  // 31 x50y88 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  // 32 x50y88 CPE[2]  80'h00_0018_00_0040_0AC0_00F5 from netlist
0A  // 33 x50y88 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 34 x50y88 CPE[4]
00  // 35 x50y88 CPE[5]
00  // 36 x50y88 CPE[6]
18  // 37 x50y88 CPE[7]
00  // 38 x50y88 CPE[8]
00  // 39 x50y88 CPE[9]
04  // 40 x49y87 INMUX plane 2,1
00  // 41 x49y87 INMUX plane 4,3
3B  // 42 x49y87 INMUX plane 6,5
07  // 43 x49y87 INMUX plane 8,7
28  // 44 x49y87 INMUX plane 10,9
04  // 45 x49y87 INMUX plane 12,11
04  // 46 x49y88 INMUX plane 2,1
00  // 47 x49y88 INMUX plane 4,3
00  // 48 x49y88 INMUX plane 6,5
2F  // 49 x49y88 INMUX plane 8,7
00  // 50 x49y88 INMUX plane 10,9
1C  // 51 x49y88 INMUX plane 12,11
04  // 52 x50y87 INMUX plane 2,1
00  // 53 x50y87 INMUX plane 4,3
7D  // 54 x50y87 INMUX plane 6,5
00  // 55 x50y87 INMUX plane 8,7
58  // 56 x50y87 INMUX plane 10,9
00  // 57 x50y87 INMUX plane 12,11
04  // 58 x50y88 INMUX plane 2,1
18  // 59 x50y88 INMUX plane 4,3
40  // 60 x50y88 INMUX plane 6,5
37  // 61 x50y88 INMUX plane 8,7
58  // 62 x50y88 INMUX plane 10,9
05  // 63 x50y88 INMUX plane 12,11
48  // 64 x50y88 SB_BIG plane 1
12  // 65 x50y88 SB_BIG plane 1
00  // 66 x50y88 SB_DRIVE plane 2,1
48  // 67 x50y88 SB_BIG plane 2
12  // 68 x50y88 SB_BIG plane 2
08  // 69 x50y88 SB_BIG plane 3
12  // 70 x50y88 SB_BIG plane 3
02  // 71 x50y88 SB_DRIVE plane 4,3
48  // 72 x50y88 SB_BIG plane 4
12  // 73 x50y88 SB_BIG plane 4
48  // 74 x50y88 SB_BIG plane 5
10  // 75 x50y88 SB_BIG plane 5
00  // 76 x50y88 SB_DRIVE plane 6,5
08  // 77 x50y88 SB_BIG plane 6
12  // 78 x50y88 SB_BIG plane 6
48  // 79 x50y88 SB_BIG plane 7
12  // 80 x50y88 SB_BIG plane 7
00  // 81 x50y88 SB_DRIVE plane 8,7
48  // 82 x50y88 SB_BIG plane 8
12  // 83 x50y88 SB_BIG plane 8
48  // 84 x50y88 SB_BIG plane 9
12  // 85 x50y88 SB_BIG plane 9
00  // 86 x50y88 SB_DRIVE plane 10,9
48  // 87 x50y88 SB_BIG plane 10
42  // 88 x50y88 SB_BIG plane 10
48  // 89 x50y88 SB_BIG plane 11
12  // 90 x50y88 SB_BIG plane 11
00  // 91 x50y88 SB_DRIVE plane 12,11
48  // 92 x50y88 SB_BIG plane 12
12  // 93 x50y88 SB_BIG plane 12
A8  // 94 x49y87 SB_SML plane 1
92  // 95 x49y87 SB_SML plane 2,1
2B  // 96 x49y87 SB_SML plane 2
A8  // 97 x49y87 SB_SML plane 3
82  // 98 x49y87 SB_SML plane 4,3
28  // 99 x49y87 SB_SML plane 4
88  // 100 x49y87 SB_SML plane 5
82  // 101 x49y87 SB_SML plane 6,5
2A  // 102 x49y87 SB_SML plane 6
28  // 103 x49y87 SB_SML plane 7
83  // 104 x49y87 SB_SML plane 8,7
2A  // 105 x49y87 SB_SML plane 8
A8  // 106 x49y87 SB_SML plane 9
82  // 107 x49y87 SB_SML plane 10,9
2A  // 108 x49y87 SB_SML plane 10
A8  // 109 x49y87 SB_SML plane 11
82  // 110 x49y87 SB_SML plane 12,11
2A  // 111 x49y87 SB_SML plane 12
B1 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x51y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 6FA0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2C // y_sel: 87
51 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 6FA8
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
A3  //  0 x51y87 CPE[0]  _a356  C_///AND/
FF  //  1 x51y87 CPE[1]  80'h00_0060_00_0000_0C08_FFA3 modified with path inversions
08  //  2 x51y87 CPE[2]  80'h00_0060_00_0000_0C08_FF5C from netlist
0C  //  3 x51y87 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x51y87 CPE[4]
00  //  5 x51y87 CPE[5]
00  //  6 x51y87 CPE[6]
60  //  7 x51y87 CPE[7]
00  //  8 x51y87 CPE[8]
00  //  9 x51y87 CPE[9]
FF  // 10 x51y88 CPE[0]  _a362  C_AND////    
53  // 11 x51y88 CPE[1]  80'h00_0018_00_0000_0C88_53FF modified with path inversions
88  // 12 x51y88 CPE[2]  80'h00_0018_00_0000_0C88_5CFF from netlist
0C  // 13 x51y88 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x51y88 CPE[4]
00  // 15 x51y88 CPE[5]
00  // 16 x51y88 CPE[6]
18  // 17 x51y88 CPE[7]
00  // 18 x51y88 CPE[8]
00  // 19 x51y88 CPE[9]
31  // 20 x52y87 CPE[0]  _a312  C_AND////    
25  // 21 x52y87 CPE[1]  80'h00_0018_00_0000_0888_2531 modified with path inversions
88  // 22 x52y87 CPE[2]  80'h00_0018_00_0000_0888_8AC8 from netlist
08  // 23 x52y87 CPE[3]      00_0000_00_0000_0000_AFF9 difference
00  // 24 x52y87 CPE[4]
00  // 25 x52y87 CPE[5]
00  // 26 x52y87 CPE[6]
18  // 27 x52y87 CPE[7]
00  // 28 x52y87 CPE[8]
00  // 29 x52y87 CPE[9]
00  // 30 x52y88 CPE[0]
00  // 31 x52y88 CPE[1]
00  // 32 x52y88 CPE[2]
00  // 33 x52y88 CPE[3]
00  // 34 x52y88 CPE[4]
00  // 35 x52y88 CPE[5]
00  // 36 x52y88 CPE[6]
00  // 37 x52y88 CPE[7]
00  // 38 x52y88 CPE[8]
00  // 39 x52y88 CPE[9]
28  // 40 x51y87 INMUX plane 2,1
07  // 41 x51y87 INMUX plane 4,3
00  // 42 x51y87 INMUX plane 6,5
00  // 43 x51y87 INMUX plane 8,7
00  // 44 x51y87 INMUX plane 10,9
05  // 45 x51y87 INMUX plane 12,11
00  // 46 x51y88 INMUX plane 2,1
00  // 47 x51y88 INMUX plane 4,3
2A  // 48 x51y88 INMUX plane 6,5
01  // 49 x51y88 INMUX plane 8,7
00  // 50 x51y88 INMUX plane 10,9
00  // 51 x51y88 INMUX plane 12,11
2D  // 52 x52y87 INMUX plane 2,1
20  // 53 x52y87 INMUX plane 4,3
6C  // 54 x52y87 INMUX plane 6,5
23  // 55 x52y87 INMUX plane 8,7
80  // 56 x52y87 INMUX plane 10,9
01  // 57 x52y87 INMUX plane 12,11
18  // 58 x52y88 INMUX plane 2,1
00  // 59 x52y88 INMUX plane 4,3
40  // 60 x52y88 INMUX plane 6,5
00  // 61 x52y88 INMUX plane 8,7
40  // 62 x52y88 INMUX plane 10,9
05  // 63 x52y88 INMUX plane 12,11
48  // 64 x51y87 SB_BIG plane 1
12  // 65 x51y87 SB_BIG plane 1
00  // 66 x51y87 SB_DRIVE plane 2,1
61  // 67 x51y87 SB_BIG plane 2
12  // 68 x51y87 SB_BIG plane 2
48  // 69 x51y87 SB_BIG plane 3
12  // 70 x51y87 SB_BIG plane 3
00  // 71 x51y87 SB_DRIVE plane 4,3
00  // 72 x51y87 SB_BIG plane 4
00  // 73 x51y87 SB_BIG plane 4
48  // 74 x51y87 SB_BIG plane 5
12  // 75 x51y87 SB_BIG plane 5
00  // 76 x51y87 SB_DRIVE plane 6,5
48  // 77 x51y87 SB_BIG plane 6
12  // 78 x51y87 SB_BIG plane 6
14  // 79 x51y87 SB_BIG plane 7
02  // 80 x51y87 SB_BIG plane 7
00  // 81 x51y87 SB_DRIVE plane 8,7
00  // 82 x51y87 SB_BIG plane 8
00  // 83 x51y87 SB_BIG plane 8
00  // 84 x51y87 SB_BIG plane 9
00  // 85 x51y87 SB_BIG plane 9
00  // 86 x51y87 SB_DRIVE plane 10,9
00  // 87 x51y87 SB_BIG plane 10
00  // 88 x51y87 SB_BIG plane 10
01  // 89 x51y87 SB_BIG plane 11
00  // 90 x51y87 SB_BIG plane 11
00  // 91 x51y87 SB_DRIVE plane 12,11
00  // 92 x51y87 SB_BIG plane 12
00  // 93 x51y87 SB_BIG plane 12
A8  // 94 x52y88 SB_SML plane 1
82  // 95 x52y88 SB_SML plane 2,1
2A  // 96 x52y88 SB_SML plane 2
A8  // 97 x52y88 SB_SML plane 3
02  // 98 x52y88 SB_SML plane 4,3
00  // 99 x52y88 SB_SML plane 4
28  // 100 x52y88 SB_SML plane 5
12  // 101 x52y88 SB_SML plane 6,5
6A  // 102 x52y88 SB_SML plane 6
53  // 103 x52y88 SB_SML plane 7
07  // 104 x52y88 SB_SML plane 8,7
11 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x19y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7017     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
2D // y_sel: 89
49 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 701F
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
4F  //  0 x19y89 CPE[0]  _a165  C_///AND/
FF  //  1 x19y89 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  //  2 x19y89 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  //  3 x19y89 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x19y89 CPE[4]
00  //  5 x19y89 CPE[5]
00  //  6 x19y89 CPE[6]
60  //  7 x19y89 CPE[7]
00  //  8 x19y89 CPE[8]
00  //  9 x19y89 CPE[9]
00  // 10 x19y90 CPE[0]
00  // 11 x19y90 CPE[1]
00  // 12 x19y90 CPE[2]
00  // 13 x19y90 CPE[3]
00  // 14 x19y90 CPE[4]
00  // 15 x19y90 CPE[5]
00  // 16 x19y90 CPE[6]
00  // 17 x19y90 CPE[7]
00  // 18 x19y90 CPE[8]
00  // 19 x19y90 CPE[9]
00  // 20 x20y89 CPE[0]
00  // 21 x20y89 CPE[1]
00  // 22 x20y89 CPE[2]
00  // 23 x20y89 CPE[3]
00  // 24 x20y89 CPE[4]
00  // 25 x20y89 CPE[5]
00  // 26 x20y89 CPE[6]
00  // 27 x20y89 CPE[7]
00  // 28 x20y89 CPE[8]
00  // 29 x20y89 CPE[9]
00  // 30 x20y90 CPE[0]
00  // 31 x20y90 CPE[1]
00  // 32 x20y90 CPE[2]
00  // 33 x20y90 CPE[3]
00  // 34 x20y90 CPE[4]
00  // 35 x20y90 CPE[5]
00  // 36 x20y90 CPE[6]
00  // 37 x20y90 CPE[7]
00  // 38 x20y90 CPE[8]
00  // 39 x20y90 CPE[9]
00  // 40 x19y89 INMUX plane 2,1
26  // 41 x19y89 INMUX plane 4,3
00  // 42 x19y89 INMUX plane 6,5
03  // 43 x19y89 INMUX plane 8,7
00  // 44 x19y89 INMUX plane 10,9
00  // 45 x19y89 INMUX plane 12,11
00  // 46 x19y90 INMUX plane 2,1
00  // 47 x19y90 INMUX plane 4,3
00  // 48 x19y90 INMUX plane 6,5
00  // 49 x19y90 INMUX plane 8,7
00  // 50 x19y90 INMUX plane 10,9
00  // 51 x19y90 INMUX plane 12,11
00  // 52 x20y89 INMUX plane 2,1
00  // 53 x20y89 INMUX plane 4,3
40  // 54 x20y89 INMUX plane 6,5
00  // 55 x20y89 INMUX plane 8,7
40  // 56 x20y89 INMUX plane 10,9
00  // 57 x20y89 INMUX plane 12,11
00  // 58 x20y90 INMUX plane 2,1
03  // 59 x20y90 INMUX plane 4,3
40  // 60 x20y90 INMUX plane 6,5
00  // 61 x20y90 INMUX plane 8,7
40  // 62 x20y90 INMUX plane 10,9
00  // 63 x20y90 INMUX plane 12,11
48  // 64 x20y90 SB_BIG plane 1
12  // 65 x20y90 SB_BIG plane 1
00  // 66 x20y90 SB_DRIVE plane 2,1
00  // 67 x20y90 SB_BIG plane 2
00  // 68 x20y90 SB_BIG plane 2
00  // 69 x20y90 SB_BIG plane 3
00  // 70 x20y90 SB_BIG plane 3
00  // 71 x20y90 SB_DRIVE plane 4,3
00  // 72 x20y90 SB_BIG plane 4
00  // 73 x20y90 SB_BIG plane 4
41  // 74 x20y90 SB_BIG plane 5
12  // 75 x20y90 SB_BIG plane 5
00  // 76 x20y90 SB_DRIVE plane 6,5
00  // 77 x20y90 SB_BIG plane 6
00  // 78 x20y90 SB_BIG plane 6
00  // 79 x20y90 SB_BIG plane 7
00  // 80 x20y90 SB_BIG plane 7
00  // 81 x20y90 SB_DRIVE plane 8,7
00  // 82 x20y90 SB_BIG plane 8
00  // 83 x20y90 SB_BIG plane 8
00  // 84 x20y90 SB_BIG plane 9
00  // 85 x20y90 SB_BIG plane 9
00  // 86 x20y90 SB_DRIVE plane 10,9
00  // 87 x20y90 SB_BIG plane 10
00  // 88 x20y90 SB_BIG plane 10
00  // 89 x20y90 SB_BIG plane 11
00  // 90 x20y90 SB_BIG plane 11
00  // 91 x20y90 SB_DRIVE plane 12,11
00  // 92 x20y90 SB_BIG plane 12
00  // 93 x20y90 SB_BIG plane 12
A8  // 94 x19y89 SB_SML plane 1
02  // 95 x19y89 SB_SML plane 2,1
00  // 96 x19y89 SB_SML plane 2
00  // 97 x19y89 SB_SML plane 3
00  // 98 x19y89 SB_SML plane 4,3
00  // 99 x19y89 SB_SML plane 4
A8  // 100 x19y89 SB_SML plane 5
02  // 101 x19y89 SB_SML plane 6,5
FA // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x21y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 708B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2D // y_sel: 89
91 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7093
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
FC  //  0 x21y89 CPE[0]  _a376  C_MX2b////    
00  //  1 x21y89 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x21y89 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  //  3 x21y89 CPE[3]      00_0000_00_0000_000C_0000 difference
40  //  4 x21y89 CPE[4]
00  //  5 x21y89 CPE[5]
00  //  6 x21y89 CPE[6]
18  //  7 x21y89 CPE[7]
00  //  8 x21y89 CPE[8]
00  //  9 x21y89 CPE[9]
00  // 10 x21y90 CPE[0]
00  // 11 x21y90 CPE[1]
00  // 12 x21y90 CPE[2]
00  // 13 x21y90 CPE[3]
00  // 14 x21y90 CPE[4]
00  // 15 x21y90 CPE[5]
00  // 16 x21y90 CPE[6]
00  // 17 x21y90 CPE[7]
00  // 18 x21y90 CPE[8]
00  // 19 x21y90 CPE[9]
00  // 20 x22y89 CPE[0]
00  // 21 x22y89 CPE[1]
00  // 22 x22y89 CPE[2]
00  // 23 x22y89 CPE[3]
00  // 24 x22y89 CPE[4]
00  // 25 x22y89 CPE[5]
00  // 26 x22y89 CPE[6]
00  // 27 x22y89 CPE[7]
00  // 28 x22y89 CPE[8]
00  // 29 x22y89 CPE[9]
FF  // 30 x22y90 CPE[0]  _a773  C_/C_0_1///    
FF  // 31 x22y90 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x22y90 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 33 x22y90 CPE[3]
00  // 34 x22y90 CPE[4]
08  // 35 x22y90 CPE[5]
12  // 36 x22y90 CPE[6]
00  // 37 x22y90 CPE[7]
CF  // 38 x22y90 CPE[8]
00  // 39 x22y90 CPE[9]
30  // 40 x21y89 INMUX plane 2,1
00  // 41 x21y89 INMUX plane 4,3
08  // 42 x21y89 INMUX plane 6,5
1F  // 43 x21y89 INMUX plane 8,7
00  // 44 x21y89 INMUX plane 10,9
05  // 45 x21y89 INMUX plane 12,11
00  // 46 x21y90 INMUX plane 2,1
00  // 47 x21y90 INMUX plane 4,3
01  // 48 x21y90 INMUX plane 6,5
00  // 49 x21y90 INMUX plane 8,7
00  // 50 x21y90 INMUX plane 10,9
00  // 51 x21y90 INMUX plane 12,11
00  // 52 x22y89 INMUX plane 2,1
00  // 53 x22y89 INMUX plane 4,3
00  // 54 x22y89 INMUX plane 6,5
44  // 55 x22y89 INMUX plane 8,7
01  // 56 x22y89 INMUX plane 10,9
40  // 57 x22y89 INMUX plane 12,11
00  // 58 x22y90 INMUX plane 2,1
10  // 59 x22y90 INMUX plane 4,3
01  // 60 x22y90 INMUX plane 6,5
58  // 61 x22y90 INMUX plane 8,7
00  // 62 x22y90 INMUX plane 10,9
45  // 63 x22y90 INMUX plane 12,11
48  // 64 x21y89 SB_BIG plane 1
12  // 65 x21y89 SB_BIG plane 1
00  // 66 x21y89 SB_DRIVE plane 2,1
00  // 67 x21y89 SB_BIG plane 2
00  // 68 x21y89 SB_BIG plane 2
00  // 69 x21y89 SB_BIG plane 3
00  // 70 x21y89 SB_BIG plane 3
00  // 71 x21y89 SB_DRIVE plane 4,3
48  // 72 x21y89 SB_BIG plane 4
12  // 73 x21y89 SB_BIG plane 4
48  // 74 x21y89 SB_BIG plane 5
12  // 75 x21y89 SB_BIG plane 5
00  // 76 x21y89 SB_DRIVE plane 6,5
00  // 77 x21y89 SB_BIG plane 6
00  // 78 x21y89 SB_BIG plane 6
00  // 79 x21y89 SB_BIG plane 7
00  // 80 x21y89 SB_BIG plane 7
00  // 81 x21y89 SB_DRIVE plane 8,7
48  // 82 x21y89 SB_BIG plane 8
12  // 83 x21y89 SB_BIG plane 8
39  // 84 x21y89 SB_BIG plane 9
00  // 85 x21y89 SB_BIG plane 9
01  // 86 x21y89 SB_DRIVE plane 10,9
00  // 87 x21y89 SB_BIG plane 10
00  // 88 x21y89 SB_BIG plane 10
00  // 89 x21y89 SB_BIG plane 11
00  // 90 x21y89 SB_BIG plane 11
00  // 91 x21y89 SB_DRIVE plane 12,11
00  // 92 x21y89 SB_BIG plane 12
00  // 93 x21y89 SB_BIG plane 12
A1  // 94 x22y90 SB_SML plane 1
02  // 95 x22y90 SB_SML plane 2,1
00  // 96 x22y90 SB_SML plane 2
00  // 97 x22y90 SB_SML plane 3
80  // 98 x22y90 SB_SML plane 4,3
2A  // 99 x22y90 SB_SML plane 4
50  // 100 x22y90 SB_SML plane 5
04  // 101 x22y90 SB_SML plane 6,5
00  // 102 x22y90 SB_SML plane 6
00  // 103 x22y90 SB_SML plane 7
80  // 104 x22y90 SB_SML plane 8,7
2A  // 105 x22y90 SB_SML plane 8
D7 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x23y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7103     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2D // y_sel: 89
99 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 710B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A3  //  0 x23y89 CPE[0]  _a1129  C_MX4b////    
00  //  1 x23y89 CPE[1]  80'h00_0018_00_0040_0AEE_00A3 modified with path inversions
EE  //  2 x23y89 CPE[2]  80'h00_0018_00_0040_0AE0_0053 from netlist
0A  //  3 x23y89 CPE[3]      00_0000_00_0000_000E_00F0 difference
40  //  4 x23y89 CPE[4]
00  //  5 x23y89 CPE[5]
00  //  6 x23y89 CPE[6]
18  //  7 x23y89 CPE[7]
00  //  8 x23y89 CPE[8]
00  //  9 x23y89 CPE[9]
A3  // 10 x23y90 CPE[0]  _a1127  C_MX4b////    
00  // 11 x23y90 CPE[1]  80'h00_0018_00_0040_0AF6_00A3 modified with path inversions
F6  // 12 x23y90 CPE[2]  80'h00_0018_00_0040_0AF0_0053 from netlist
0A  // 13 x23y90 CPE[3]      00_0000_00_0000_0006_00F0 difference
40  // 14 x23y90 CPE[4]
00  // 15 x23y90 CPE[5]
00  // 16 x23y90 CPE[6]
18  // 17 x23y90 CPE[7]
00  // 18 x23y90 CPE[8]
00  // 19 x23y90 CPE[9]
00  // 20 x24y89 CPE[0]
00  // 21 x24y89 CPE[1]
00  // 22 x24y89 CPE[2]
00  // 23 x24y89 CPE[3]
00  // 24 x24y89 CPE[4]
00  // 25 x24y89 CPE[5]
00  // 26 x24y89 CPE[6]
00  // 27 x24y89 CPE[7]
00  // 28 x24y89 CPE[8]
00  // 29 x24y89 CPE[9]
5C  // 30 x24y90 CPE[0]  _a1124  C_MX4b////    
00  // 31 x24y90 CPE[1]  80'h00_0018_00_0040_0AF4_005C modified with path inversions
F4  // 32 x24y90 CPE[2]  80'h00_0018_00_0040_0AF0_0053 from netlist
0A  // 33 x24y90 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 34 x24y90 CPE[4]
00  // 35 x24y90 CPE[5]
00  // 36 x24y90 CPE[6]
18  // 37 x24y90 CPE[7]
00  // 38 x24y90 CPE[8]
00  // 39 x24y90 CPE[9]
18  // 40 x23y89 INMUX plane 2,1
05  // 41 x23y89 INMUX plane 4,3
39  // 42 x23y89 INMUX plane 6,5
3F  // 43 x23y89 INMUX plane 8,7
21  // 44 x23y89 INMUX plane 10,9
0D  // 45 x23y89 INMUX plane 12,11
18  // 46 x23y90 INMUX plane 2,1
05  // 47 x23y90 INMUX plane 4,3
3A  // 48 x23y90 INMUX plane 6,5
3C  // 49 x23y90 INMUX plane 8,7
08  // 50 x23y90 INMUX plane 10,9
12  // 51 x23y90 INMUX plane 12,11
10  // 52 x24y89 INMUX plane 2,1
05  // 53 x24y89 INMUX plane 4,3
19  // 54 x24y89 INMUX plane 6,5
42  // 55 x24y89 INMUX plane 8,7
08  // 56 x24y89 INMUX plane 10,9
80  // 57 x24y89 INMUX plane 12,11
29  // 58 x24y90 INMUX plane 2,1
03  // 59 x24y90 INMUX plane 4,3
14  // 60 x24y90 INMUX plane 6,5
BA  // 61 x24y90 INMUX plane 8,7
00  // 62 x24y90 INMUX plane 10,9
AA  // 63 x24y90 INMUX plane 12,11
48  // 64 x24y90 SB_BIG plane 1
12  // 65 x24y90 SB_BIG plane 1
00  // 66 x24y90 SB_DRIVE plane 2,1
88  // 67 x24y90 SB_BIG plane 2
12  // 68 x24y90 SB_BIG plane 2
00  // 69 x24y90 SB_BIG plane 3
00  // 70 x24y90 SB_BIG plane 3
00  // 71 x24y90 SB_DRIVE plane 4,3
88  // 72 x24y90 SB_BIG plane 4
16  // 73 x24y90 SB_BIG plane 4
48  // 74 x24y90 SB_BIG plane 5
14  // 75 x24y90 SB_BIG plane 5
00  // 76 x24y90 SB_DRIVE plane 6,5
48  // 77 x24y90 SB_BIG plane 6
42  // 78 x24y90 SB_BIG plane 6
00  // 79 x24y90 SB_BIG plane 7
00  // 80 x24y90 SB_BIG plane 7
00  // 81 x24y90 SB_DRIVE plane 8,7
41  // 82 x24y90 SB_BIG plane 8
12  // 83 x24y90 SB_BIG plane 8
00  // 84 x24y90 SB_BIG plane 9
00  // 85 x24y90 SB_BIG plane 9
00  // 86 x24y90 SB_DRIVE plane 10,9
00  // 87 x24y90 SB_BIG plane 10
00  // 88 x24y90 SB_BIG plane 10
00  // 89 x24y90 SB_BIG plane 11
04  // 90 x24y90 SB_BIG plane 11
00  // 91 x24y90 SB_DRIVE plane 12,11
00  // 92 x24y90 SB_BIG plane 12
04  // 93 x24y90 SB_BIG plane 12
A8  // 94 x23y89 SB_SML plane 1
82  // 95 x23y89 SB_SML plane 2,1
2A  // 96 x23y89 SB_SML plane 2
00  // 97 x23y89 SB_SML plane 3
80  // 98 x23y89 SB_SML plane 4,3
2A  // 99 x23y89 SB_SML plane 4
A1  // 100 x23y89 SB_SML plane 5
82  // 101 x23y89 SB_SML plane 6,5
2A  // 102 x23y89 SB_SML plane 6
00  // 103 x23y89 SB_SML plane 7
84  // 104 x23y89 SB_SML plane 8,7
2A  // 105 x23y89 SB_SML plane 8
00  // 106 x23y89 SB_SML plane 9
20  // 107 x23y89 SB_SML plane 10,9
04  // 108 x23y89 SB_SML plane 10
00  // 109 x23y89 SB_SML plane 11
20  // 110 x23y89 SB_SML plane 12,11
1A  // 111 x23y89 SB_SML plane 12
3A // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x25y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7181     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2D // y_sel: 89
41 // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7189
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x25y89 CPE[0]  _a1576  C_////Bridge
FF  //  1 x25y89 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x25y89 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x25y89 CPE[3]
00  //  4 x25y89 CPE[4]
00  //  5 x25y89 CPE[5]
00  //  6 x25y89 CPE[6]
A6  //  7 x25y89 CPE[7]
00  //  8 x25y89 CPE[8]
00  //  9 x25y89 CPE[9]
FF  // 10 x25y90 CPE[0]  _a143  C_AND////    
A5  // 11 x25y90 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  // 12 x25y90 CPE[2]  80'h00_0018_00_0000_0C88_AAFF from netlist
0C  // 13 x25y90 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x25y90 CPE[4]
00  // 15 x25y90 CPE[5]
00  // 16 x25y90 CPE[6]
18  // 17 x25y90 CPE[7]
00  // 18 x25y90 CPE[8]
00  // 19 x25y90 CPE[9]
83  // 20 x26y89 CPE[0]  _a147  C_///AND/
FF  // 21 x26y89 CPE[1]  80'h00_0060_00_0000_0C08_FF83 modified with path inversions
08  // 22 x26y89 CPE[2]  80'h00_0060_00_0000_0C08_FF83 from netlist
0C  // 23 x26y89 CPE[3]
00  // 24 x26y89 CPE[4]
00  // 25 x26y89 CPE[5]
00  // 26 x26y89 CPE[6]
60  // 27 x26y89 CPE[7]
00  // 28 x26y89 CPE[8]
00  // 29 x26y89 CPE[9]
00  // 30 x26y90 CPE[0]  _a576  C_MX4a////    
A5  // 31 x26y90 CPE[1]  80'h00_0018_00_0040_0C09_A500 modified with path inversions
09  // 32 x26y90 CPE[2]  80'h00_0018_00_0040_0C09_5A00 from netlist
0C  // 33 x26y90 CPE[3]      00_0000_00_0000_0000_FF00 difference
40  // 34 x26y90 CPE[4]
00  // 35 x26y90 CPE[5]
00  // 36 x26y90 CPE[6]
18  // 37 x26y90 CPE[7]
00  // 38 x26y90 CPE[8]
00  // 39 x26y90 CPE[9]
02  // 40 x25y89 INMUX plane 2,1
00  // 41 x25y89 INMUX plane 4,3
01  // 42 x25y89 INMUX plane 6,5
02  // 43 x25y89 INMUX plane 8,7
08  // 44 x25y89 INMUX plane 10,9
00  // 45 x25y89 INMUX plane 12,11
05  // 46 x25y90 INMUX plane 2,1
1A  // 47 x25y90 INMUX plane 4,3
0E  // 48 x25y90 INMUX plane 6,5
07  // 49 x25y90 INMUX plane 8,7
00  // 50 x25y90 INMUX plane 10,9
05  // 51 x25y90 INMUX plane 12,11
38  // 52 x26y89 INMUX plane 2,1
24  // 53 x26y89 INMUX plane 4,3
40  // 54 x26y89 INMUX plane 6,5
00  // 55 x26y89 INMUX plane 8,7
60  // 56 x26y89 INMUX plane 10,9
00  // 57 x26y89 INMUX plane 12,11
04  // 58 x26y90 INMUX plane 2,1
2A  // 59 x26y90 INMUX plane 4,3
45  // 60 x26y90 INMUX plane 6,5
0E  // 61 x26y90 INMUX plane 8,7
80  // 62 x26y90 INMUX plane 10,9
00  // 63 x26y90 INMUX plane 12,11
48  // 64 x25y89 SB_BIG plane 1
12  // 65 x25y89 SB_BIG plane 1
00  // 66 x25y89 SB_DRIVE plane 2,1
48  // 67 x25y89 SB_BIG plane 2
18  // 68 x25y89 SB_BIG plane 2
48  // 69 x25y89 SB_BIG plane 3
12  // 70 x25y89 SB_BIG plane 3
00  // 71 x25y89 SB_DRIVE plane 4,3
41  // 72 x25y89 SB_BIG plane 4
12  // 73 x25y89 SB_BIG plane 4
48  // 74 x25y89 SB_BIG plane 5
12  // 75 x25y89 SB_BIG plane 5
00  // 76 x25y89 SB_DRIVE plane 6,5
88  // 77 x25y89 SB_BIG plane 6
12  // 78 x25y89 SB_BIG plane 6
88  // 79 x25y89 SB_BIG plane 7
16  // 80 x25y89 SB_BIG plane 7
00  // 81 x25y89 SB_DRIVE plane 8,7
48  // 82 x25y89 SB_BIG plane 8
12  // 83 x25y89 SB_BIG plane 8
48  // 84 x25y89 SB_BIG plane 9
12  // 85 x25y89 SB_BIG plane 9
00  // 86 x25y89 SB_DRIVE plane 10,9
51  // 87 x25y89 SB_BIG plane 10
12  // 88 x25y89 SB_BIG plane 10
48  // 89 x25y89 SB_BIG plane 11
12  // 90 x25y89 SB_BIG plane 11
00  // 91 x25y89 SB_DRIVE plane 12,11
56  // 92 x25y89 SB_BIG plane 12
16  // 93 x25y89 SB_BIG plane 12
A8  // 94 x26y90 SB_SML plane 1
C2  // 95 x26y90 SB_SML plane 2,1
56  // 96 x26y90 SB_SML plane 2
D3  // 97 x26y90 SB_SML plane 3
86  // 98 x26y90 SB_SML plane 4,3
2A  // 99 x26y90 SB_SML plane 4
28  // 100 x26y90 SB_SML plane 5
82  // 101 x26y90 SB_SML plane 6,5
20  // 102 x26y90 SB_SML plane 6
F1  // 103 x26y90 SB_SML plane 7
80  // 104 x26y90 SB_SML plane 8,7
2A  // 105 x26y90 SB_SML plane 8
A8  // 106 x26y90 SB_SML plane 9
82  // 107 x26y90 SB_SML plane 10,9
2A  // 108 x26y90 SB_SML plane 10
28  // 109 x26y90 SB_SML plane 11
42  // 110 x26y90 SB_SML plane 12,11
4D  // 111 x26y90 SB_SML plane 12
41 // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x27y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 71FF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2D // y_sel: 89
29 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7207
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x27y89 CPE[0]  _a172  C_AND////    
53  //  1 x27y89 CPE[1]  80'h00_0018_00_0000_0C88_53FF modified with path inversions
88  //  2 x27y89 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  //  3 x27y89 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  //  4 x27y89 CPE[4]
00  //  5 x27y89 CPE[5]
00  //  6 x27y89 CPE[6]
18  //  7 x27y89 CPE[7]
00  //  8 x27y89 CPE[8]
00  //  9 x27y89 CPE[9]
53  // 10 x27y90 CPE[0]  _a1253  C_///XOR/
FF  // 11 x27y90 CPE[1]  80'h00_0060_00_0000_0C06_FF53 modified with path inversions
06  // 12 x27y90 CPE[2]  80'h00_0060_00_0000_0C06_FFA3 from netlist
0C  // 13 x27y90 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x27y90 CPE[4]
00  // 15 x27y90 CPE[5]
00  // 16 x27y90 CPE[6]
60  // 17 x27y90 CPE[7]
00  // 18 x27y90 CPE[8]
00  // 19 x27y90 CPE[9]
00  // 20 x28y89 CPE[0]  _a154  C_MX4a////    
AC  // 21 x28y89 CPE[1]  80'h00_0018_00_0040_0C8C_AC00 modified with path inversions
8C  // 22 x28y89 CPE[2]  80'h00_0018_00_0040_0C8C_AC00 from netlist
0C  // 23 x28y89 CPE[3]
40  // 24 x28y89 CPE[4]
00  // 25 x28y89 CPE[5]
00  // 26 x28y89 CPE[6]
18  // 27 x28y89 CPE[7]
00  // 28 x28y89 CPE[8]
00  // 29 x28y89 CPE[9]
FF  // 30 x28y90 CPE[0]  _a1561  C_////Bridge
FF  // 31 x28y90 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x28y90 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x28y90 CPE[3]
00  // 34 x28y90 CPE[4]
00  // 35 x28y90 CPE[5]
00  // 36 x28y90 CPE[6]
A1  // 37 x28y90 CPE[7]
00  // 38 x28y90 CPE[8]
00  // 39 x28y90 CPE[9]
20  // 40 x27y89 INMUX plane 2,1
08  // 41 x27y89 INMUX plane 4,3
3B  // 42 x27y89 INMUX plane 6,5
05  // 43 x27y89 INMUX plane 8,7
28  // 44 x27y89 INMUX plane 10,9
00  // 45 x27y89 INMUX plane 12,11
18  // 46 x27y90 INMUX plane 2,1
03  // 47 x27y90 INMUX plane 4,3
0B  // 48 x27y90 INMUX plane 6,5
00  // 49 x27y90 INMUX plane 8,7
00  // 50 x27y90 INMUX plane 10,9
00  // 51 x27y90 INMUX plane 12,11
00  // 52 x28y89 INMUX plane 2,1
34  // 53 x28y89 INMUX plane 4,3
39  // 54 x28y89 INMUX plane 6,5
6D  // 55 x28y89 INMUX plane 8,7
A0  // 56 x28y89 INMUX plane 10,9
CB  // 57 x28y89 INMUX plane 12,11
20  // 58 x28y90 INMUX plane 2,1
03  // 59 x28y90 INMUX plane 4,3
04  // 60 x28y90 INMUX plane 6,5
42  // 61 x28y90 INMUX plane 8,7
28  // 62 x28y90 INMUX plane 10,9
43  // 63 x28y90 INMUX plane 12,11
48  // 64 x28y90 SB_BIG plane 1
12  // 65 x28y90 SB_BIG plane 1
00  // 66 x28y90 SB_DRIVE plane 2,1
48  // 67 x28y90 SB_BIG plane 2
12  // 68 x28y90 SB_BIG plane 2
D3  // 69 x28y90 SB_BIG plane 3
22  // 70 x28y90 SB_BIG plane 3
00  // 71 x28y90 SB_DRIVE plane 4,3
48  // 72 x28y90 SB_BIG plane 4
10  // 73 x28y90 SB_BIG plane 4
56  // 74 x28y90 SB_BIG plane 5
24  // 75 x28y90 SB_BIG plane 5
00  // 76 x28y90 SB_DRIVE plane 6,5
48  // 77 x28y90 SB_BIG plane 6
12  // 78 x28y90 SB_BIG plane 6
48  // 79 x28y90 SB_BIG plane 7
12  // 80 x28y90 SB_BIG plane 7
22  // 81 x28y90 SB_DRIVE plane 8,7
48  // 82 x28y90 SB_BIG plane 8
12  // 83 x28y90 SB_BIG plane 8
08  // 84 x28y90 SB_BIG plane 9
12  // 85 x28y90 SB_BIG plane 9
00  // 86 x28y90 SB_DRIVE plane 10,9
02  // 87 x28y90 SB_BIG plane 10
12  // 88 x28y90 SB_BIG plane 10
48  // 89 x28y90 SB_BIG plane 11
32  // 90 x28y90 SB_BIG plane 11
00  // 91 x28y90 SB_DRIVE plane 12,11
48  // 92 x28y90 SB_BIG plane 12
12  // 93 x28y90 SB_BIG plane 12
48  // 94 x27y89 SB_SML plane 1
83  // 95 x27y89 SB_SML plane 2,1
2A  // 96 x27y89 SB_SML plane 2
EB  // 97 x27y89 SB_SML plane 3
85  // 98 x27y89 SB_SML plane 4,3
2A  // 99 x27y89 SB_SML plane 4
58  // 100 x27y89 SB_SML plane 5
81  // 101 x27y89 SB_SML plane 6,5
28  // 102 x27y89 SB_SML plane 6
96  // 103 x27y89 SB_SML plane 7
84  // 104 x27y89 SB_SML plane 8,7
2A  // 105 x27y89 SB_SML plane 8
A8  // 106 x27y89 SB_SML plane 9
82  // 107 x27y89 SB_SML plane 10,9
2A  // 108 x27y89 SB_SML plane 10
A1  // 109 x27y89 SB_SML plane 11
12  // 110 x27y89 SB_SML plane 12,11
22  // 111 x27y89 SB_SML plane 12
B0 // -- CRC low byte
11 // -- CRC high byte


// Config Latches on x29y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 727D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2D // y_sel: 89
F1 // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7285
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
1F  //  0 x29y89 CPE[0]  _a152  C_AND////    _a1228  C_///AND/
55  //  1 x29y89 CPE[1]  80'h00_0078_00_0000_0C88_551F modified with path inversions
88  //  2 x29y89 CPE[2]  80'h00_0078_00_0000_0C88_AA1F from netlist
0C  //  3 x29y89 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  //  4 x29y89 CPE[4]
00  //  5 x29y89 CPE[5]
00  //  6 x29y89 CPE[6]
78  //  7 x29y89 CPE[7]
00  //  8 x29y89 CPE[8]
00  //  9 x29y89 CPE[9]
4F  // 10 x29y90 CPE[0]  _a1225  C_///AND/
FF  // 11 x29y90 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  // 12 x29y90 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 13 x29y90 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  // 14 x29y90 CPE[4]
00  // 15 x29y90 CPE[5]
00  // 16 x29y90 CPE[6]
60  // 17 x29y90 CPE[7]
00  // 18 x29y90 CPE[8]
00  // 19 x29y90 CPE[9]
FF  // 20 x30y89 CPE[0]  _a1292  C_AND////    _a1580  C_////Bridge
24  // 21 x30y89 CPE[1]  80'h00_00B9_00_0000_0C88_24FF modified with path inversions
88  // 22 x30y89 CPE[2]  80'h00_00B9_00_0000_0C88_14FF from netlist
0C  // 23 x30y89 CPE[3]      00_0000_00_0000_0000_3000 difference
00  // 24 x30y89 CPE[4]
00  // 25 x30y89 CPE[5]
00  // 26 x30y89 CPE[6]
B9  // 27 x30y89 CPE[7]
00  // 28 x30y89 CPE[8]
00  // 29 x30y89 CPE[9]
33  // 30 x30y90 CPE[0]  _a1347  C_///AND/
FF  // 31 x30y90 CPE[1]  80'h00_0060_00_0000_0C08_FF33 modified with path inversions
08  // 32 x30y90 CPE[2]  80'h00_0060_00_0000_0C08_FFC3 from netlist
0C  // 33 x30y90 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x30y90 CPE[4]
00  // 35 x30y90 CPE[5]
00  // 36 x30y90 CPE[6]
60  // 37 x30y90 CPE[7]
00  // 38 x30y90 CPE[8]
00  // 39 x30y90 CPE[9]
00  // 40 x29y89 INMUX plane 2,1
18  // 41 x29y89 INMUX plane 4,3
01  // 42 x29y89 INMUX plane 6,5
02  // 43 x29y89 INMUX plane 8,7
00  // 44 x29y89 INMUX plane 10,9
09  // 45 x29y89 INMUX plane 12,11
00  // 46 x29y90 INMUX plane 2,1
1F  // 47 x29y90 INMUX plane 4,3
00  // 48 x29y90 INMUX plane 6,5
2D  // 49 x29y90 INMUX plane 8,7
10  // 50 x29y90 INMUX plane 10,9
04  // 51 x29y90 INMUX plane 12,11
28  // 52 x30y89 INMUX plane 2,1
05  // 53 x30y89 INMUX plane 4,3
3D  // 54 x30y89 INMUX plane 6,5
7E  // 55 x30y89 INMUX plane 8,7
A8  // 56 x30y89 INMUX plane 10,9
5D  // 57 x30y89 INMUX plane 12,11
28  // 58 x30y90 INMUX plane 2,1
20  // 59 x30y90 INMUX plane 4,3
00  // 60 x30y90 INMUX plane 6,5
40  // 61 x30y90 INMUX plane 8,7
10  // 62 x30y90 INMUX plane 10,9
58  // 63 x30y90 INMUX plane 12,11
08  // 64 x29y89 SB_BIG plane 1
10  // 65 x29y89 SB_BIG plane 1
80  // 66 x29y89 SB_DRIVE plane 2,1
48  // 67 x29y89 SB_BIG plane 2
22  // 68 x29y89 SB_BIG plane 2
80  // 69 x29y89 SB_BIG plane 3
24  // 70 x29y89 SB_BIG plane 3
00  // 71 x29y89 SB_DRIVE plane 4,3
59  // 72 x29y89 SB_BIG plane 4
12  // 73 x29y89 SB_BIG plane 4
48  // 74 x29y89 SB_BIG plane 5
12  // 75 x29y89 SB_BIG plane 5
00  // 76 x29y89 SB_DRIVE plane 6,5
41  // 77 x29y89 SB_BIG plane 6
12  // 78 x29y89 SB_BIG plane 6
91  // 79 x29y89 SB_BIG plane 7
42  // 80 x29y89 SB_BIG plane 7
00  // 81 x29y89 SB_DRIVE plane 8,7
48  // 82 x29y89 SB_BIG plane 8
12  // 83 x29y89 SB_BIG plane 8
48  // 84 x29y89 SB_BIG plane 9
12  // 85 x29y89 SB_BIG plane 9
00  // 86 x29y89 SB_DRIVE plane 10,9
D8  // 87 x29y89 SB_BIG plane 10
24  // 88 x29y89 SB_BIG plane 10
90  // 89 x29y89 SB_BIG plane 11
04  // 90 x29y89 SB_BIG plane 11
00  // 91 x29y89 SB_DRIVE plane 12,11
51  // 92 x29y89 SB_BIG plane 12
12  // 93 x29y89 SB_BIG plane 12
A8  // 94 x30y90 SB_SML plane 1
92  // 95 x30y90 SB_SML plane 2,1
2B  // 96 x30y90 SB_SML plane 2
36  // 97 x30y90 SB_SML plane 3
85  // 98 x30y90 SB_SML plane 4,3
48  // 99 x30y90 SB_SML plane 4
88  // 100 x30y90 SB_SML plane 5
82  // 101 x30y90 SB_SML plane 6,5
2A  // 102 x30y90 SB_SML plane 6
D4  // 103 x30y90 SB_SML plane 7
84  // 104 x30y90 SB_SML plane 8,7
2C  // 105 x30y90 SB_SML plane 8
88  // 106 x30y90 SB_SML plane 9
62  // 107 x30y90 SB_SML plane 10,9
53  // 108 x30y90 SB_SML plane 10
36  // 109 x30y90 SB_SML plane 11
87  // 110 x30y90 SB_SML plane 12,11
6A  // 111 x30y90 SB_SML plane 12
E4 // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x31y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 72FB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2D // y_sel: 89
A8 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7303
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x31y89 CPE[0]
00  //  1 x31y89 CPE[1]
00  //  2 x31y89 CPE[2]
00  //  3 x31y89 CPE[3]
00  //  4 x31y89 CPE[4]
00  //  5 x31y89 CPE[5]
00  //  6 x31y89 CPE[6]
00  //  7 x31y89 CPE[7]
00  //  8 x31y89 CPE[8]
00  //  9 x31y89 CPE[9]
00  // 10 x31y90 CPE[0]
00  // 11 x31y90 CPE[1]
00  // 12 x31y90 CPE[2]
00  // 13 x31y90 CPE[3]
00  // 14 x31y90 CPE[4]
00  // 15 x31y90 CPE[5]
00  // 16 x31y90 CPE[6]
00  // 17 x31y90 CPE[7]
00  // 18 x31y90 CPE[8]
00  // 19 x31y90 CPE[9]
2F  // 20 x32y89 CPE[0]  _a104  C_AND////    _a1248  C_///AND/
8C  // 21 x32y89 CPE[1]  80'h00_0078_00_0000_0C88_8C2F modified with path inversions
88  // 22 x32y89 CPE[2]  80'h00_0078_00_0000_0C88_831F from netlist
0C  // 23 x32y89 CPE[3]      00_0000_00_0000_0000_0F30 difference
00  // 24 x32y89 CPE[4]
00  // 25 x32y89 CPE[5]
00  // 26 x32y89 CPE[6]
78  // 27 x32y89 CPE[7]
00  // 28 x32y89 CPE[8]
00  // 29 x32y89 CPE[9]
21  // 30 x32y90 CPE[0]  _a1243  C_///AND/
FF  // 31 x32y90 CPE[1]  80'h00_0060_00_0000_0C08_FF21 modified with path inversions
08  // 32 x32y90 CPE[2]  80'h00_0060_00_0000_0C08_FF41 from netlist
0C  // 33 x32y90 CPE[3]      00_0000_00_0000_0000_0060 difference
00  // 34 x32y90 CPE[4]
00  // 35 x32y90 CPE[5]
00  // 36 x32y90 CPE[6]
60  // 37 x32y90 CPE[7]
00  // 38 x32y90 CPE[8]
00  // 39 x32y90 CPE[9]
11  // 40 x31y89 INMUX plane 2,1
09  // 41 x31y89 INMUX plane 4,3
00  // 42 x31y89 INMUX plane 6,5
05  // 43 x31y89 INMUX plane 8,7
08  // 44 x31y89 INMUX plane 10,9
02  // 45 x31y89 INMUX plane 12,11
00  // 46 x31y90 INMUX plane 2,1
25  // 47 x31y90 INMUX plane 4,3
0D  // 48 x31y90 INMUX plane 6,5
00  // 49 x31y90 INMUX plane 8,7
00  // 50 x31y90 INMUX plane 10,9
03  // 51 x31y90 INMUX plane 12,11
00  // 52 x32y89 INMUX plane 2,1
3D  // 53 x32y89 INMUX plane 4,3
00  // 54 x32y89 INMUX plane 6,5
2D  // 55 x32y89 INMUX plane 8,7
08  // 56 x32y89 INMUX plane 10,9
18  // 57 x32y89 INMUX plane 12,11
36  // 58 x32y90 INMUX plane 2,1
15  // 59 x32y90 INMUX plane 4,3
25  // 60 x32y90 INMUX plane 6,5
03  // 61 x32y90 INMUX plane 8,7
88  // 62 x32y90 INMUX plane 10,9
00  // 63 x32y90 INMUX plane 12,11
00  // 64 x32y90 SB_BIG plane 1
00  // 65 x32y90 SB_BIG plane 1
00  // 66 x32y90 SB_DRIVE plane 2,1
00  // 67 x32y90 SB_BIG plane 2
00  // 68 x32y90 SB_BIG plane 2
48  // 69 x32y90 SB_BIG plane 3
02  // 70 x32y90 SB_BIG plane 3
00  // 71 x32y90 SB_DRIVE plane 4,3
48  // 72 x32y90 SB_BIG plane 4
12  // 73 x32y90 SB_BIG plane 4
00  // 74 x32y90 SB_BIG plane 5
00  // 75 x32y90 SB_BIG plane 5
00  // 76 x32y90 SB_DRIVE plane 6,5
00  // 77 x32y90 SB_BIG plane 6
00  // 78 x32y90 SB_BIG plane 6
48  // 79 x32y90 SB_BIG plane 7
12  // 80 x32y90 SB_BIG plane 7
00  // 81 x32y90 SB_DRIVE plane 8,7
48  // 82 x32y90 SB_BIG plane 8
12  // 83 x32y90 SB_BIG plane 8
00  // 84 x32y90 SB_BIG plane 9
00  // 85 x32y90 SB_BIG plane 9
00  // 86 x32y90 SB_DRIVE plane 10,9
00  // 87 x32y90 SB_BIG plane 10
00  // 88 x32y90 SB_BIG plane 10
0E  // 89 x32y90 SB_BIG plane 11
00  // 90 x32y90 SB_BIG plane 11
00  // 91 x32y90 SB_DRIVE plane 12,11
00  // 92 x32y90 SB_BIG plane 12
20  // 93 x32y90 SB_BIG plane 12
00  // 94 x31y89 SB_SML plane 1
00  // 95 x31y89 SB_SML plane 2,1
00  // 96 x31y89 SB_SML plane 2
A8  // 97 x31y89 SB_SML plane 3
82  // 98 x31y89 SB_SML plane 4,3
2A  // 99 x31y89 SB_SML plane 4
00  // 100 x31y89 SB_SML plane 5
00  // 101 x31y89 SB_SML plane 6,5
03  // 102 x31y89 SB_SML plane 6
D3  // 103 x31y89 SB_SML plane 7
84  // 104 x31y89 SB_SML plane 8,7
0A  // 105 x31y89 SB_SML plane 8
00  // 106 x31y89 SB_SML plane 9
B0  // 107 x31y89 SB_SML plane 10,9
40  // 108 x31y89 SB_SML plane 10
41  // 109 x31y89 SB_SML plane 11
A8 // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x33y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7377     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2D // y_sel: 89
70 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 737F
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
0C  //  0 x33y89 CPE[0]  _a1350  C_MX2b////    
00  //  1 x33y89 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  //  2 x33y89 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x33y89 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x33y89 CPE[4]
00  //  5 x33y89 CPE[5]
00  //  6 x33y89 CPE[6]
18  //  7 x33y89 CPE[7]
00  //  8 x33y89 CPE[8]
00  //  9 x33y89 CPE[9]
00  // 10 x33y90 CPE[0]
00  // 11 x33y90 CPE[1]
00  // 12 x33y90 CPE[2]
00  // 13 x33y90 CPE[3]
00  // 14 x33y90 CPE[4]
00  // 15 x33y90 CPE[5]
00  // 16 x33y90 CPE[6]
00  // 17 x33y90 CPE[7]
00  // 18 x33y90 CPE[8]
00  // 19 x33y90 CPE[9]
AC  // 20 x34y89 CPE[0]  _a1239  C_AND////    _a1346  C_///AND/
44  // 21 x34y89 CPE[1]  80'h00_0078_00_0000_0C88_44AC modified with path inversions
88  // 22 x34y89 CPE[2]  80'h00_0078_00_0000_0C88_115C from netlist
0C  // 23 x34y89 CPE[3]      00_0000_00_0000_0000_55F0 difference
00  // 24 x34y89 CPE[4]
00  // 25 x34y89 CPE[5]
00  // 26 x34y89 CPE[6]
78  // 27 x34y89 CPE[7]
00  // 28 x34y89 CPE[8]
00  // 29 x34y89 CPE[9]
FF  // 30 x34y90 CPE[0]  _a1581  C_////Bridge
FF  // 31 x34y90 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x34y90 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x34y90 CPE[3]
00  // 34 x34y90 CPE[4]
00  // 35 x34y90 CPE[5]
00  // 36 x34y90 CPE[6]
A1  // 37 x34y90 CPE[7]
00  // 38 x34y90 CPE[8]
00  // 39 x34y90 CPE[9]
10  // 40 x33y89 INMUX plane 2,1
00  // 41 x33y89 INMUX plane 4,3
09  // 42 x33y89 INMUX plane 6,5
02  // 43 x33y89 INMUX plane 8,7
08  // 44 x33y89 INMUX plane 10,9
18  // 45 x33y89 INMUX plane 12,11
18  // 46 x33y90 INMUX plane 2,1
05  // 47 x33y90 INMUX plane 4,3
20  // 48 x33y90 INMUX plane 6,5
0D  // 49 x33y90 INMUX plane 8,7
00  // 50 x33y90 INMUX plane 10,9
01  // 51 x33y90 INMUX plane 12,11
3D  // 52 x34y89 INMUX plane 2,1
1D  // 53 x34y89 INMUX plane 4,3
06  // 54 x34y89 INMUX plane 6,5
7E  // 55 x34y89 INMUX plane 8,7
00  // 56 x34y89 INMUX plane 10,9
C0  // 57 x34y89 INMUX plane 12,11
28  // 58 x34y90 INMUX plane 2,1
00  // 59 x34y90 INMUX plane 4,3
00  // 60 x34y90 INMUX plane 6,5
43  // 61 x34y90 INMUX plane 8,7
80  // 62 x34y90 INMUX plane 10,9
41  // 63 x34y90 INMUX plane 12,11
48  // 64 x33y89 SB_BIG plane 1
12  // 65 x33y89 SB_BIG plane 1
60  // 66 x33y89 SB_DRIVE plane 2,1
03  // 67 x33y89 SB_BIG plane 2
33  // 68 x33y89 SB_BIG plane 2
48  // 69 x33y89 SB_BIG plane 3
12  // 70 x33y89 SB_BIG plane 3
00  // 71 x33y89 SB_DRIVE plane 4,3
54  // 72 x33y89 SB_BIG plane 4
24  // 73 x33y89 SB_BIG plane 4
48  // 74 x33y89 SB_BIG plane 5
12  // 75 x33y89 SB_BIG plane 5
00  // 76 x33y89 SB_DRIVE plane 6,5
58  // 77 x33y89 SB_BIG plane 6
00  // 78 x33y89 SB_BIG plane 6
48  // 79 x33y89 SB_BIG plane 7
12  // 80 x33y89 SB_BIG plane 7
00  // 81 x33y89 SB_DRIVE plane 8,7
88  // 82 x33y89 SB_BIG plane 8
12  // 83 x33y89 SB_BIG plane 8
00  // 84 x33y89 SB_BIG plane 9
00  // 85 x33y89 SB_BIG plane 9
00  // 86 x33y89 SB_DRIVE plane 10,9
11  // 87 x33y89 SB_BIG plane 10
30  // 88 x33y89 SB_BIG plane 10
04  // 89 x33y89 SB_BIG plane 11
10  // 90 x33y89 SB_BIG plane 11
00  // 91 x33y89 SB_DRIVE plane 12,11
02  // 92 x33y89 SB_BIG plane 12
00  // 93 x33y89 SB_BIG plane 12
A8  // 94 x34y90 SB_SML plane 1
40  // 95 x34y90 SB_SML plane 2,1
20  // 96 x34y90 SB_SML plane 2
A8  // 97 x34y90 SB_SML plane 3
20  // 98 x34y90 SB_SML plane 4,3
65  // 99 x34y90 SB_SML plane 4
A8  // 100 x34y90 SB_SML plane 5
02  // 101 x34y90 SB_SML plane 6,5
00  // 102 x34y90 SB_SML plane 6
A8  // 103 x34y90 SB_SML plane 7
82  // 104 x34y90 SB_SML plane 8,7
2A  // 105 x34y90 SB_SML plane 8
00  // 106 x34y90 SB_SML plane 9
00  // 107 x34y90 SB_SML plane 10,9
00  // 108 x34y90 SB_SML plane 10
12  // 109 x34y90 SB_SML plane 11
01  // 110 x34y90 SB_SML plane 12,11
8B // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x35y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 73F4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2D // y_sel: 89
18 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 73FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x35y89 CPE[0]  _a1247  C_MX2b////    _a1687  C_////Bridge
00  //  1 x35y89 CPE[1]  80'h00_00BA_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x35y89 CPE[2]  80'h00_00BA_00_0040_0AC4_00F3 from netlist
0A  //  3 x35y89 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x35y89 CPE[4]
00  //  5 x35y89 CPE[5]
00  //  6 x35y89 CPE[6]
BA  //  7 x35y89 CPE[7]
00  //  8 x35y89 CPE[8]
00  //  9 x35y89 CPE[9]
30  // 10 x35y90 CPE[0]  _a90  C_MX2b////    
00  // 11 x35y90 CPE[1]  80'h00_0018_00_0040_0A50_0030 modified with path inversions
50  // 12 x35y90 CPE[2]  80'h00_0018_00_0040_0A55_0030 from netlist
0A  // 13 x35y90 CPE[3]      00_0000_00_0000_0005_0000 difference
40  // 14 x35y90 CPE[4]
00  // 15 x35y90 CPE[5]
00  // 16 x35y90 CPE[6]
18  // 17 x35y90 CPE[7]
00  // 18 x35y90 CPE[8]
00  // 19 x35y90 CPE[9]
F3  // 20 x36y89 CPE[0]  net1 = net2: _a824  C_ADDF2///ADDF2/
F3  // 21 x36y89 CPE[1]  80'h00_0078_00_0020_0C66_F3F3 modified with path inversions
66  // 22 x36y89 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 23 x36y89 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 24 x36y89 CPE[4]
00  // 25 x36y89 CPE[5]
00  // 26 x36y89 CPE[6]
78  // 27 x36y89 CPE[7]
00  // 28 x36y89 CPE[8]
00  // 29 x36y89 CPE[9]
CF  // 30 x36y90 CPE[0]  net1 = net2: _a826  C_ADDF2///ADDF2/
FA  // 31 x36y90 CPE[1]  80'h00_0078_00_0020_0C66_FACF modified with path inversions
66  // 32 x36y90 CPE[2]  80'h00_0078_00_0020_0C66_FACF from netlist
0C  // 33 x36y90 CPE[3]
20  // 34 x36y90 CPE[4]
00  // 35 x36y90 CPE[5]
00  // 36 x36y90 CPE[6]
78  // 37 x36y90 CPE[7]
00  // 38 x36y90 CPE[8]
00  // 39 x36y90 CPE[9]
10  // 40 x35y89 INMUX plane 2,1
2D  // 41 x35y89 INMUX plane 4,3
0A  // 42 x35y89 INMUX plane 6,5
37  // 43 x35y89 INMUX plane 8,7
08  // 44 x35y89 INMUX plane 10,9
09  // 45 x35y89 INMUX plane 12,11
05  // 46 x35y90 INMUX plane 2,1
25  // 47 x35y90 INMUX plane 4,3
05  // 48 x35y90 INMUX plane 6,5
05  // 49 x35y90 INMUX plane 8,7
00  // 50 x35y90 INMUX plane 10,9
11  // 51 x35y90 INMUX plane 12,11
08  // 52 x36y89 INMUX plane 2,1
00  // 53 x36y89 INMUX plane 4,3
48  // 54 x36y89 INMUX plane 6,5
00  // 55 x36y89 INMUX plane 8,7
68  // 56 x36y89 INMUX plane 10,9
00  // 57 x36y89 INMUX plane 12,11
20  // 58 x36y90 INMUX plane 2,1
13  // 59 x36y90 INMUX plane 4,3
44  // 60 x36y90 INMUX plane 6,5
00  // 61 x36y90 INMUX plane 8,7
80  // 62 x36y90 INMUX plane 10,9
C0  // 63 x36y90 INMUX plane 12,11
41  // 64 x36y90 SB_BIG plane 1
12  // 65 x36y90 SB_BIG plane 1
00  // 66 x36y90 SB_DRIVE plane 2,1
48  // 67 x36y90 SB_BIG plane 2
12  // 68 x36y90 SB_BIG plane 2
48  // 69 x36y90 SB_BIG plane 3
12  // 70 x36y90 SB_BIG plane 3
00  // 71 x36y90 SB_DRIVE plane 4,3
48  // 72 x36y90 SB_BIG plane 4
12  // 73 x36y90 SB_BIG plane 4
48  // 74 x36y90 SB_BIG plane 5
12  // 75 x36y90 SB_BIG plane 5
00  // 76 x36y90 SB_DRIVE plane 6,5
41  // 77 x36y90 SB_BIG plane 6
12  // 78 x36y90 SB_BIG plane 6
48  // 79 x36y90 SB_BIG plane 7
32  // 80 x36y90 SB_BIG plane 7
20  // 81 x36y90 SB_DRIVE plane 8,7
48  // 82 x36y90 SB_BIG plane 8
12  // 83 x36y90 SB_BIG plane 8
48  // 84 x36y90 SB_BIG plane 9
12  // 85 x36y90 SB_BIG plane 9
00  // 86 x36y90 SB_DRIVE plane 10,9
48  // 87 x36y90 SB_BIG plane 10
12  // 88 x36y90 SB_BIG plane 10
48  // 89 x36y90 SB_BIG plane 11
10  // 90 x36y90 SB_BIG plane 11
00  // 91 x36y90 SB_DRIVE plane 12,11
41  // 92 x36y90 SB_BIG plane 12
14  // 93 x36y90 SB_BIG plane 12
88  // 94 x35y89 SB_SML plane 1
B2  // 95 x35y89 SB_SML plane 2,1
74  // 96 x35y89 SB_SML plane 2
A8  // 97 x35y89 SB_SML plane 3
82  // 98 x35y89 SB_SML plane 4,3
2A  // 99 x35y89 SB_SML plane 4
A8  // 100 x35y89 SB_SML plane 5
82  // 101 x35y89 SB_SML plane 6,5
2A  // 102 x35y89 SB_SML plane 6
28  // 103 x35y89 SB_SML plane 7
82  // 104 x35y89 SB_SML plane 8,7
0A  // 105 x35y89 SB_SML plane 8
A8  // 106 x35y89 SB_SML plane 9
82  // 107 x35y89 SB_SML plane 10,9
2A  // 108 x35y89 SB_SML plane 10
A8  // 109 x35y89 SB_SML plane 11
82  // 110 x35y89 SB_SML plane 12,11
2A  // 111 x35y89 SB_SML plane 12
5D // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x37y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7472     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2D // y_sel: 89
C0 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 747A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x37y89 CPE[0]  _a99  C_///AND/D
FF  //  1 x37y89 CPE[1]  80'h00_CE00_80_0000_0C08_FF53 modified with path inversions
08  //  2 x37y89 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  //  3 x37y89 CPE[3]      00_3000_00_0000_0000_00FF difference
00  //  4 x37y89 CPE[4]
00  //  5 x37y89 CPE[5]
80  //  6 x37y89 CPE[6]
00  //  7 x37y89 CPE[7]
CE  //  8 x37y89 CPE[8]
00  //  9 x37y89 CPE[9]
FC  // 10 x37y90 CPE[0]  _a87  C_MX2b////    
00  // 11 x37y90 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 12 x37y90 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 13 x37y90 CPE[3]
40  // 14 x37y90 CPE[4]
00  // 15 x37y90 CPE[5]
00  // 16 x37y90 CPE[6]
18  // 17 x37y90 CPE[7]
00  // 18 x37y90 CPE[8]
00  // 19 x37y90 CPE[9]
00  // 20 x38y89 CPE[0]
00  // 21 x38y89 CPE[1]
00  // 22 x38y89 CPE[2]
00  // 23 x38y89 CPE[3]
00  // 24 x38y89 CPE[4]
00  // 25 x38y89 CPE[5]
00  // 26 x38y89 CPE[6]
00  // 27 x38y89 CPE[7]
00  // 28 x38y89 CPE[8]
00  // 29 x38y89 CPE[9]
A3  // 30 x38y90 CPE[0]  net1 = net2: _a89  C_AND/D//AND/D
5A  // 31 x38y90 CPE[1]  80'h00_CE00_80_0000_0C88_5AA3 modified with path inversions
88  // 32 x38y90 CPE[2]  80'h00_FE00_80_0000_0C88_AAAC from netlist
0C  // 33 x38y90 CPE[3]      00_3000_00_0000_0000_F00F difference
00  // 34 x38y90 CPE[4]
00  // 35 x38y90 CPE[5]
80  // 36 x38y90 CPE[6]
00  // 37 x38y90 CPE[7]
CE  // 38 x38y90 CPE[8]
12 // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x39y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 74A7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2D // y_sel: 89
C8 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 74AF
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
A3  //  0 x39y89 CPE[0]  _a224  C_OR/D///    _a338  C_///AND/
D0  //  1 x39y89 CPE[1]  80'h00_3D60_00_0000_0CE8_D0A3 modified with path inversions
E8  //  2 x39y89 CPE[2]  80'h00_FE60_00_0000_0CE8_D05C from netlist
0C  //  3 x39y89 CPE[3]      00_C300_00_0000_0000_00FF difference
00  //  4 x39y89 CPE[4]
00  //  5 x39y89 CPE[5]
00  //  6 x39y89 CPE[6]
60  //  7 x39y89 CPE[7]
3D  //  8 x39y89 CPE[8]
00  //  9 x39y89 CPE[9]
CF  // 10 x39y90 CPE[0]  _a1250  C_MX2b////    
00  // 11 x39y90 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  // 12 x39y90 CPE[2]  80'h00_0018_00_0040_0AA2_003F from netlist
0A  // 13 x39y90 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  // 14 x39y90 CPE[4]
00  // 15 x39y90 CPE[5]
00  // 16 x39y90 CPE[6]
18  // 17 x39y90 CPE[7]
00  // 18 x39y90 CPE[8]
00  // 19 x39y90 CPE[9]
00  // 20 x40y89 CPE[0]
00  // 21 x40y89 CPE[1]
00  // 22 x40y89 CPE[2]
00  // 23 x40y89 CPE[3]
00  // 24 x40y89 CPE[4]
00  // 25 x40y89 CPE[5]
00  // 26 x40y89 CPE[6]
00  // 27 x40y89 CPE[7]
00  // 28 x40y89 CPE[8]
00  // 29 x40y89 CPE[9]
0C  // 30 x40y90 CPE[0]  _a1345  C_MX2b////    
00  // 31 x40y90 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x40y90 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 33 x40y90 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x40y90 CPE[4]
00  // 35 x40y90 CPE[5]
00  // 36 x40y90 CPE[6]
18  // 37 x40y90 CPE[7]
AC // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x41y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 74DB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2D // y_sel: 89
10 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 74E3
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F8  //  0 x41y89 CPE[0]  net1 = net2: _a135  C_AND/D//AND/D
C3  //  1 x41y89 CPE[1]  80'h00_FE00_80_0000_0C88_C3F8 modified with path inversions
88  //  2 x41y89 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  //  3 x41y89 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x41y89 CPE[4]
00  //  5 x41y89 CPE[5]
80  //  6 x41y89 CPE[6]
00  //  7 x41y89 CPE[7]
FE  //  8 x41y89 CPE[8]
00  //  9 x41y89 CPE[9]
C5  // 10 x41y90 CPE[0]  _a1171  C_MX4b////    
00  // 11 x41y90 CPE[1]  80'h00_0018_00_0040_0ADC_00C5 modified with path inversions
DC  // 12 x41y90 CPE[2]  80'h00_0018_00_0040_0AD0_00CA from netlist
0A  // 13 x41y90 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x41y90 CPE[4]
00  // 15 x41y90 CPE[5]
00  // 16 x41y90 CPE[6]
18  // 17 x41y90 CPE[7]
00  // 18 x41y90 CPE[8]
00  // 19 x41y90 CPE[9]
00  // 20 x42y89 CPE[0]
00  // 21 x42y89 CPE[1]
00  // 22 x42y89 CPE[2]
00  // 23 x42y89 CPE[3]
00  // 24 x42y89 CPE[4]
00  // 25 x42y89 CPE[5]
00  // 26 x42y89 CPE[6]
00  // 27 x42y89 CPE[7]
00  // 28 x42y89 CPE[8]
00  // 29 x42y89 CPE[9]
FF  // 30 x42y90 CPE[0]  _a1442  C_AND////    _a1644  C_////Bridge
F4  // 31 x42y90 CPE[1]  80'h00_00B8_00_0000_0C88_F4FF modified with path inversions
88  // 32 x42y90 CPE[2]  80'h00_00B8_00_0000_0C88_F8FF from netlist
0C  // 33 x42y90 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 34 x42y90 CPE[4]
00  // 35 x42y90 CPE[5]
00  // 36 x42y90 CPE[6]
B8  // 37 x42y90 CPE[7]
00  // 38 x42y90 CPE[8]
00  // 39 x42y90 CPE[9]
14  // 40 x41y89 INMUX plane 2,1
00  // 41 x41y89 INMUX plane 4,3
33  // 42 x41y89 INMUX plane 6,5
20  // 43 x41y89 INMUX plane 8,7
03  // 44 x41y89 INMUX plane 10,9
00  // 45 x41y89 INMUX plane 12,11
02  // 46 x41y90 INMUX plane 2,1
28  // 47 x41y90 INMUX plane 4,3
05  // 48 x41y90 INMUX plane 6,5
2D  // 49 x41y90 INMUX plane 8,7
01  // 50 x41y90 INMUX plane 10,9
00  // 51 x41y90 INMUX plane 12,11
00  // 52 x42y89 INMUX plane 2,1
18  // 53 x42y89 INMUX plane 4,3
01  // 54 x42y89 INMUX plane 6,5
40  // 55 x42y89 INMUX plane 8,7
49  // 56 x42y89 INMUX plane 10,9
81  // 57 x42y89 INMUX plane 12,11
1F  // 58 x42y90 INMUX plane 2,1
18  // 59 x42y90 INMUX plane 4,3
7C  // 60 x42y90 INMUX plane 6,5
88  // 61 x42y90 INMUX plane 8,7
5D  // 62 x42y90 INMUX plane 10,9
90  // 63 x42y90 INMUX plane 12,11
48  // 64 x41y89 SB_BIG plane 1
12  // 65 x41y89 SB_BIG plane 1
00  // 66 x41y89 SB_DRIVE plane 2,1
48  // 67 x41y89 SB_BIG plane 2
12  // 68 x41y89 SB_BIG plane 2
00  // 69 x41y89 SB_BIG plane 3
00  // 70 x41y89 SB_BIG plane 3
00  // 71 x41y89 SB_DRIVE plane 4,3
48  // 72 x41y89 SB_BIG plane 4
12  // 73 x41y89 SB_BIG plane 4
41  // 74 x41y89 SB_BIG plane 5
12  // 75 x41y89 SB_BIG plane 5
00  // 76 x41y89 SB_DRIVE plane 6,5
48  // 77 x41y89 SB_BIG plane 6
12  // 78 x41y89 SB_BIG plane 6
00  // 79 x41y89 SB_BIG plane 7
00  // 80 x41y89 SB_BIG plane 7
00  // 81 x41y89 SB_DRIVE plane 8,7
08  // 82 x41y89 SB_BIG plane 8
12  // 83 x41y89 SB_BIG plane 8
01  // 84 x41y89 SB_BIG plane 9
00  // 85 x41y89 SB_BIG plane 9
00  // 86 x41y89 SB_DRIVE plane 10,9
01  // 87 x41y89 SB_BIG plane 10
00  // 88 x41y89 SB_BIG plane 10
89  // 89 x41y89 SB_BIG plane 11
00  // 90 x41y89 SB_BIG plane 11
00  // 91 x41y89 SB_DRIVE plane 12,11
00  // 92 x41y89 SB_BIG plane 12
00  // 93 x41y89 SB_BIG plane 12
39  // 94 x42y90 SB_SML plane 1
81  // 95 x42y90 SB_SML plane 2,1
2A  // 96 x42y90 SB_SML plane 2
00  // 97 x42y90 SB_SML plane 3
B1  // 98 x42y90 SB_SML plane 4,3
54  // 99 x42y90 SB_SML plane 4
A8  // 100 x42y90 SB_SML plane 5
80  // 101 x42y90 SB_SML plane 6,5
2A  // 102 x42y90 SB_SML plane 6
00  // 103 x42y90 SB_SML plane 7
10  // 104 x42y90 SB_SML plane 8,7
2A  // 105 x42y90 SB_SML plane 8
30  // 106 x42y90 SB_SML plane 9
24  // 107 x42y90 SB_SML plane 10,9
38  // 108 x42y90 SB_SML plane 10
00  // 109 x42y90 SB_SML plane 11
10  // 110 x42y90 SB_SML plane 12,11
04  // 111 x42y90 SB_SML plane 12
4F // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x43y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7559     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2D // y_sel: 89
78 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7561
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
CF  //  0 x43y89 CPE[0]  _a31  C_MX2b////    
00  //  1 x43y89 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  //  2 x43y89 CPE[2]  80'h00_0018_00_0040_0AA0_003F from netlist
0A  //  3 x43y89 CPE[3]      00_0000_00_0000_000A_00F0 difference
40  //  4 x43y89 CPE[4]
00  //  5 x43y89 CPE[5]
00  //  6 x43y89 CPE[6]
18  //  7 x43y89 CPE[7]
00  //  8 x43y89 CPE[8]
00  //  9 x43y89 CPE[9]
FF  // 10 x43y90 CPE[0]  _a1643  C_////Bridge
FF  // 11 x43y90 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y90 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x43y90 CPE[3]
00  // 14 x43y90 CPE[4]
00  // 15 x43y90 CPE[5]
00  // 16 x43y90 CPE[6]
A0  // 17 x43y90 CPE[7]
00  // 18 x43y90 CPE[8]
00  // 19 x43y90 CPE[9]
00  // 20 x44y89 CPE[0]
00  // 21 x44y89 CPE[1]
00  // 22 x44y89 CPE[2]
00  // 23 x44y89 CPE[3]
00  // 24 x44y89 CPE[4]
00  // 25 x44y89 CPE[5]
00  // 26 x44y89 CPE[6]
00  // 27 x44y89 CPE[7]
00  // 28 x44y89 CPE[8]
00  // 29 x44y89 CPE[9]
5A  // 30 x44y90 CPE[0]  _a83  C_///AND/D
FF  // 31 x44y90 CPE[1]  80'h00_CE00_80_0000_0C08_FF5A modified with path inversions
08  // 32 x44y90 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  // 33 x44y90 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 34 x44y90 CPE[4]
00  // 35 x44y90 CPE[5]
80  // 36 x44y90 CPE[6]
00  // 37 x44y90 CPE[7]
CE  // 38 x44y90 CPE[8]
8E // -- CRC low byte
C3 // -- CRC high byte


// Config Latches on x45y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 758E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2D // y_sel: 89
A0 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7596
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
05  //  0 x45y89 CPE[0]  net1 = net2: _a707  C_ADDF2///ADDF2/
05  //  1 x45y89 CPE[1]  80'h00_0078_00_0020_0C66_0505 modified with path inversions
66  //  2 x45y89 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  //  3 x45y89 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x45y89 CPE[4]
00  //  5 x45y89 CPE[5]
00  //  6 x45y89 CPE[6]
78  //  7 x45y89 CPE[7]
00  //  8 x45y89 CPE[8]
00  //  9 x45y89 CPE[9]
00  // 10 x45y90 CPE[0]
00  // 11 x45y90 CPE[1]
00  // 12 x45y90 CPE[2]
00  // 13 x45y90 CPE[3]
00  // 14 x45y90 CPE[4]
00  // 15 x45y90 CPE[5]
00  // 16 x45y90 CPE[6]
00  // 17 x45y90 CPE[7]
00  // 18 x45y90 CPE[8]
00  // 19 x45y90 CPE[9]
CA  // 20 x46y89 CPE[0]  _a1174  C_MX4b////    
00  // 21 x46y89 CPE[1]  80'h00_0018_00_0040_0AD1_00CA modified with path inversions
D1  // 22 x46y89 CPE[2]  80'h00_0018_00_0040_0AD0_00CA from netlist
0A  // 23 x46y89 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 24 x46y89 CPE[4]
00  // 25 x46y89 CPE[5]
00  // 26 x46y89 CPE[6]
18  // 27 x46y89 CPE[7]
00  // 28 x46y89 CPE[8]
00  // 29 x46y89 CPE[9]
CC  // 30 x46y90 CPE[0]  _a473  C_///AND/D
FF  // 31 x46y90 CPE[1]  80'h00_CE00_80_0000_0C08_FFCC modified with path inversions
08  // 32 x46y90 CPE[2]  80'h00_FE00_80_0000_0C08_FF3C from netlist
0C  // 33 x46y90 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 34 x46y90 CPE[4]
00  // 35 x46y90 CPE[5]
80  // 36 x46y90 CPE[6]
00  // 37 x46y90 CPE[7]
CE  // 38 x46y90 CPE[8]
72 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x47y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 75C3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2D // y_sel: 89
68 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 75CB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y89 CPE[0]  _a467  C_MX4a/D///    
33  //  1 x47y89 CPE[1]  80'h00_FE00_00_0040_0C05_3300 modified with path inversions
05  //  2 x47y89 CPE[2]  80'h00_FE00_00_0040_0C05_3300 from netlist
0C  //  3 x47y89 CPE[3]
40  //  4 x47y89 CPE[4]
00  //  5 x47y89 CPE[5]
00  //  6 x47y89 CPE[6]
00  //  7 x47y89 CPE[7]
FE  //  8 x47y89 CPE[8]
00  //  9 x47y89 CPE[9]
AC  // 10 x47y90 CPE[0]  _a471  C_AND////    _a448  C_///XOR/
A3  // 11 x47y90 CPE[1]  80'h00_0078_00_0000_0C86_A3AC modified with path inversions
86  // 12 x47y90 CPE[2]  80'h00_0078_00_0000_0C86_5CAC from netlist
0C  // 13 x47y90 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x47y90 CPE[4]
00  // 15 x47y90 CPE[5]
00  // 16 x47y90 CPE[6]
78  // 17 x47y90 CPE[7]
00  // 18 x47y90 CPE[8]
00  // 19 x47y90 CPE[9]
32  // 20 x48y89 CPE[0]  _a497  C_///AND/D
FF  // 21 x48y89 CPE[1]  80'h00_FD00_80_0000_0C08_FF32 modified with path inversions
08  // 22 x48y89 CPE[2]  80'h00_FE00_80_0000_0C08_FFC4 from netlist
0C  // 23 x48y89 CPE[3]      00_0300_00_0000_0000_00F6 difference
00  // 24 x48y89 CPE[4]
00  // 25 x48y89 CPE[5]
80  // 26 x48y89 CPE[6]
00  // 27 x48y89 CPE[7]
FD  // 28 x48y89 CPE[8]
00  // 29 x48y89 CPE[9]
FF  // 30 x48y90 CPE[0]  _a492  C_AND////    
A3  // 31 x48y90 CPE[1]  80'h00_0018_00_0000_0C88_A3FF modified with path inversions
88  // 32 x48y90 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  // 33 x48y90 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x48y90 CPE[4]
00  // 35 x48y90 CPE[5]
00  // 36 x48y90 CPE[6]
18  // 37 x48y90 CPE[7]
00  // 38 x48y90 CPE[8]
00  // 39 x48y90 CPE[9]
1C  // 40 x47y89 INMUX plane 2,1
2B  // 41 x47y89 INMUX plane 4,3
30  // 42 x47y89 INMUX plane 6,5
31  // 43 x47y89 INMUX plane 8,7
0B  // 44 x47y89 INMUX plane 10,9
08  // 45 x47y89 INMUX plane 12,11
20  // 46 x47y90 INMUX plane 2,1
06  // 47 x47y90 INMUX plane 4,3
30  // 48 x47y90 INMUX plane 6,5
02  // 49 x47y90 INMUX plane 8,7
00  // 50 x47y90 INMUX plane 10,9
20  // 51 x47y90 INMUX plane 12,11
1C  // 52 x48y89 INMUX plane 2,1
20  // 53 x48y89 INMUX plane 4,3
00  // 54 x48y89 INMUX plane 6,5
40  // 55 x48y89 INMUX plane 8,7
00  // 56 x48y89 INMUX plane 10,9
80  // 57 x48y89 INMUX plane 12,11
19  // 58 x48y90 INMUX plane 2,1
28  // 59 x48y90 INMUX plane 4,3
00  // 60 x48y90 INMUX plane 6,5
5F  // 61 x48y90 INMUX plane 8,7
80  // 62 x48y90 INMUX plane 10,9
85  // 63 x48y90 INMUX plane 12,11
08  // 64 x48y90 SB_BIG plane 1
10  // 65 x48y90 SB_BIG plane 1
00  // 66 x48y90 SB_DRIVE plane 2,1
48  // 67 x48y90 SB_BIG plane 2
40  // 68 x48y90 SB_BIG plane 2
48  // 69 x48y90 SB_BIG plane 3
12  // 70 x48y90 SB_BIG plane 3
00  // 71 x48y90 SB_DRIVE plane 4,3
48  // 72 x48y90 SB_BIG plane 4
12  // 73 x48y90 SB_BIG plane 4
A0  // 74 x48y90 SB_BIG plane 5
24  // 75 x48y90 SB_BIG plane 5
00  // 76 x48y90 SB_DRIVE plane 6,5
48  // 77 x48y90 SB_BIG plane 6
12  // 78 x48y90 SB_BIG plane 6
48  // 79 x48y90 SB_BIG plane 7
16  // 80 x48y90 SB_BIG plane 7
00  // 81 x48y90 SB_DRIVE plane 8,7
08  // 82 x48y90 SB_BIG plane 8
12  // 83 x48y90 SB_BIG plane 8
48  // 84 x48y90 SB_BIG plane 9
12  // 85 x48y90 SB_BIG plane 9
00  // 86 x48y90 SB_DRIVE plane 10,9
48  // 87 x48y90 SB_BIG plane 10
10  // 88 x48y90 SB_BIG plane 10
48  // 89 x48y90 SB_BIG plane 11
02  // 90 x48y90 SB_BIG plane 11
00  // 91 x48y90 SB_DRIVE plane 12,11
48  // 92 x48y90 SB_BIG plane 12
12  // 93 x48y90 SB_BIG plane 12
A8  // 94 x47y89 SB_SML plane 1
82  // 95 x47y89 SB_SML plane 2,1
2A  // 96 x47y89 SB_SML plane 2
28  // 97 x47y89 SB_SML plane 3
82  // 98 x47y89 SB_SML plane 4,3
2A  // 99 x47y89 SB_SML plane 4
F4  // 100 x47y89 SB_SML plane 5
13  // 101 x47y89 SB_SML plane 6,5
22  // 102 x47y89 SB_SML plane 6
A8  // 103 x47y89 SB_SML plane 7
82  // 104 x47y89 SB_SML plane 8,7
2A  // 105 x47y89 SB_SML plane 8
4E  // 106 x47y89 SB_SML plane 9
87  // 107 x47y89 SB_SML plane 10,9
22  // 108 x47y89 SB_SML plane 10
A8  // 109 x47y89 SB_SML plane 11
82  // 110 x47y89 SB_SML plane 12,11
2A  // 111 x47y89 SB_SML plane 12
9B // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x49y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7641     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2D // y_sel: 89
B0 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7649
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
A3  //  0 x49y89 CPE[0]  net1 = net2: _a353  C_AND/D//AND/D
F2  //  1 x49y89 CPE[1]  80'h00_FD00_80_0000_0C88_F2A3 modified with path inversions
88  //  2 x49y89 CPE[2]  80'h00_FE00_80_0000_0C88_F8AC from netlist
0C  //  3 x49y89 CPE[3]      00_0300_00_0000_0000_0A0F difference
00  //  4 x49y89 CPE[4]
00  //  5 x49y89 CPE[5]
80  //  6 x49y89 CPE[6]
00  //  7 x49y89 CPE[7]
FD  //  8 x49y89 CPE[8]
00  //  9 x49y89 CPE[9]
00  // 10 x49y90 CPE[0]
00  // 11 x49y90 CPE[1]
00  // 12 x49y90 CPE[2]
00  // 13 x49y90 CPE[3]
00  // 14 x49y90 CPE[4]
00  // 15 x49y90 CPE[5]
00  // 16 x49y90 CPE[6]
00  // 17 x49y90 CPE[7]
00  // 18 x49y90 CPE[8]
00  // 19 x49y90 CPE[9]
F8  // 20 x50y89 CPE[0]  _a491  C_AND////    _a487  C_///AND/
CC  // 21 x50y89 CPE[1]  80'h00_0078_00_0000_0C88_CCF8 modified with path inversions
88  // 22 x50y89 CPE[2]  80'h00_0078_00_0000_0C88_C3F4 from netlist
0C  // 23 x50y89 CPE[3]      00_0000_00_0000_0000_0F0C difference
00  // 24 x50y89 CPE[4]
00  // 25 x50y89 CPE[5]
00  // 26 x50y89 CPE[6]
78  // 27 x50y89 CPE[7]
00  // 28 x50y89 CPE[8]
00  // 29 x50y89 CPE[9]
3C  // 30 x50y90 CPE[0]  net1 = net2: _a309  C_AND/D//AND/D
AC  // 31 x50y90 CPE[1]  80'h00_FE00_80_0000_0C88_AC3C modified with path inversions
88  // 32 x50y90 CPE[2]  80'h00_FE00_80_0000_0C88_ACCC from netlist
0C  // 33 x50y90 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x50y90 CPE[4]
00  // 35 x50y90 CPE[5]
80  // 36 x50y90 CPE[6]
00  // 37 x50y90 CPE[7]
FE  // 38 x50y90 CPE[8]
00  // 39 x50y90 CPE[9]
10  // 40 x49y89 INMUX plane 2,1
0D  // 41 x49y89 INMUX plane 4,3
39  // 42 x49y89 INMUX plane 6,5
00  // 43 x49y89 INMUX plane 8,7
28  // 44 x49y89 INMUX plane 10,9
00  // 45 x49y89 INMUX plane 12,11
00  // 46 x49y90 INMUX plane 2,1
00  // 47 x49y90 INMUX plane 4,3
21  // 48 x49y90 INMUX plane 6,5
03  // 49 x49y90 INMUX plane 8,7
00  // 50 x49y90 INMUX plane 10,9
00  // 51 x49y90 INMUX plane 12,11
2A  // 52 x50y89 INMUX plane 2,1
00  // 53 x50y89 INMUX plane 4,3
40  // 54 x50y89 INMUX plane 6,5
58  // 55 x50y89 INMUX plane 8,7
40  // 56 x50y89 INMUX plane 10,9
48  // 57 x50y89 INMUX plane 12,11
28  // 58 x50y90 INMUX plane 2,1
23  // 59 x50y90 INMUX plane 4,3
49  // 60 x50y90 INMUX plane 6,5
46  // 61 x50y90 INMUX plane 8,7
AB  // 62 x50y90 INMUX plane 10,9
40  // 63 x50y90 INMUX plane 12,11
48  // 64 x49y89 SB_BIG plane 1
12  // 65 x49y89 SB_BIG plane 1
00  // 66 x49y89 SB_DRIVE plane 2,1
00  // 67 x49y89 SB_BIG plane 2
00  // 68 x49y89 SB_BIG plane 2
48  // 69 x49y89 SB_BIG plane 3
12  // 70 x49y89 SB_BIG plane 3
00  // 71 x49y89 SB_DRIVE plane 4,3
48  // 72 x49y89 SB_BIG plane 4
12  // 73 x49y89 SB_BIG plane 4
48  // 74 x49y89 SB_BIG plane 5
00  // 75 x49y89 SB_BIG plane 5
00  // 76 x49y89 SB_DRIVE plane 6,5
11  // 77 x49y89 SB_BIG plane 6
00  // 78 x49y89 SB_BIG plane 6
08  // 79 x49y89 SB_BIG plane 7
12  // 80 x49y89 SB_BIG plane 7
00  // 81 x49y89 SB_DRIVE plane 8,7
48  // 82 x49y89 SB_BIG plane 8
12  // 83 x49y89 SB_BIG plane 8
00  // 84 x49y89 SB_BIG plane 9
00  // 85 x49y89 SB_BIG plane 9
00  // 86 x49y89 SB_DRIVE plane 10,9
00  // 87 x49y89 SB_BIG plane 10
00  // 88 x49y89 SB_BIG plane 10
46  // 89 x49y89 SB_BIG plane 11
00  // 90 x49y89 SB_BIG plane 11
00  // 91 x49y89 SB_DRIVE plane 12,11
58  // 92 x49y89 SB_BIG plane 12
40  // 93 x49y89 SB_BIG plane 12
A1  // 94 x50y90 SB_SML plane 1
02  // 95 x50y90 SB_SML plane 2,1
00  // 96 x50y90 SB_SML plane 2
A8  // 97 x50y90 SB_SML plane 3
22  // 98 x50y90 SB_SML plane 4,3
08  // 99 x50y90 SB_SML plane 4
82  // 100 x50y90 SB_SML plane 5
00  // 101 x50y90 SB_SML plane 6,5
00  // 102 x50y90 SB_SML plane 6
A8  // 103 x50y90 SB_SML plane 7
82  // 104 x50y90 SB_SML plane 8,7
08  // 105 x50y90 SB_SML plane 8
00  // 106 x50y90 SB_SML plane 9
00  // 107 x50y90 SB_SML plane 10,9
40  // 108 x50y90 SB_SML plane 10
DB // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x51y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 76BC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2D // y_sel: 89
D8 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 76C4
68 // Length: 104
D3 // -- CRC low byte
D7 // -- CRC high byte
00  //  0 x51y89 CPE[0]  _a702  C_/C_0_1///    _a1648  C_////Bridge
00  //  1 x51y89 CPE[1]  80'h00_CFA5_12_0800_0000_0000 modified with path inversions
00  //  2 x51y89 CPE[2]  80'h00_CFA5_12_0800_0000_0000 from netlist
00  //  3 x51y89 CPE[3]
00  //  4 x51y89 CPE[4]
08  //  5 x51y89 CPE[5]
12  //  6 x51y89 CPE[6]
A5  //  7 x51y89 CPE[7]
CF  //  8 x51y89 CPE[8]
00  //  9 x51y89 CPE[9]
03  // 10 x51y90 CPE[0]  net1 = net2: _a697  C_ADDF2///ADDF2/
3A  // 11 x51y90 CPE[1]  80'h00_0078_00_0020_0C66_3A03 modified with path inversions
66  // 12 x51y90 CPE[2]  80'h00_0078_00_0020_0C66_CA0C from netlist
0C  // 13 x51y90 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 14 x51y90 CPE[4]
00  // 15 x51y90 CPE[5]
00  // 16 x51y90 CPE[6]
78  // 17 x51y90 CPE[7]
00  // 18 x51y90 CPE[8]
00  // 19 x51y90 CPE[9]
00  // 20 x52y89 CPE[0]
00  // 21 x52y89 CPE[1]
00  // 22 x52y89 CPE[2]
00  // 23 x52y89 CPE[3]
00  // 24 x52y89 CPE[4]
00  // 25 x52y89 CPE[5]
00  // 26 x52y89 CPE[6]
00  // 27 x52y89 CPE[7]
00  // 28 x52y89 CPE[8]
00  // 29 x52y89 CPE[9]
00  // 30 x52y90 CPE[0]
00  // 31 x52y90 CPE[1]
00  // 32 x52y90 CPE[2]
00  // 33 x52y90 CPE[3]
00  // 34 x52y90 CPE[4]
00  // 35 x52y90 CPE[5]
00  // 36 x52y90 CPE[6]
00  // 37 x52y90 CPE[7]
00  // 38 x52y90 CPE[8]
00  // 39 x52y90 CPE[9]
00  // 40 x51y89 INMUX plane 2,1
00  // 41 x51y89 INMUX plane 4,3
00  // 42 x51y89 INMUX plane 6,5
00  // 43 x51y89 INMUX plane 8,7
00  // 44 x51y89 INMUX plane 10,9
0D  // 45 x51y89 INMUX plane 12,11
29  // 46 x51y90 INMUX plane 2,1
00  // 47 x51y90 INMUX plane 4,3
00  // 48 x51y90 INMUX plane 6,5
30  // 49 x51y90 INMUX plane 8,7
00  // 50 x51y90 INMUX plane 10,9
00  // 51 x51y90 INMUX plane 12,11
00  // 52 x52y89 INMUX plane 2,1
00  // 53 x52y89 INMUX plane 4,3
98  // 54 x52y89 INMUX plane 6,5
80  // 55 x52y89 INMUX plane 8,7
80  // 56 x52y89 INMUX plane 10,9
80  // 57 x52y89 INMUX plane 12,11
01  // 58 x52y90 INMUX plane 2,1
08  // 59 x52y90 INMUX plane 4,3
81  // 60 x52y90 INMUX plane 6,5
80  // 61 x52y90 INMUX plane 8,7
80  // 62 x52y90 INMUX plane 10,9
83  // 63 x52y90 INMUX plane 12,11
50  // 64 x52y90 SB_BIG plane 1
24  // 65 x52y90 SB_BIG plane 1
00  // 66 x52y90 SB_DRIVE plane 2,1
48  // 67 x52y90 SB_BIG plane 2
02  // 68 x52y90 SB_BIG plane 2
00  // 69 x52y90 SB_BIG plane 3
00  // 70 x52y90 SB_BIG plane 3
00  // 71 x52y90 SB_DRIVE plane 4,3
00  // 72 x52y90 SB_BIG plane 4
00  // 73 x52y90 SB_BIG plane 4
48  // 74 x52y90 SB_BIG plane 5
12  // 75 x52y90 SB_BIG plane 5
00  // 76 x52y90 SB_DRIVE plane 6,5
48  // 77 x52y90 SB_BIG plane 6
02  // 78 x52y90 SB_BIG plane 6
03  // 79 x52y90 SB_BIG plane 7
32  // 80 x52y90 SB_BIG plane 7
00  // 81 x52y90 SB_DRIVE plane 8,7
00  // 82 x52y90 SB_BIG plane 8
00  // 83 x52y90 SB_BIG plane 8
00  // 84 x52y90 SB_BIG plane 9
00  // 85 x52y90 SB_BIG plane 9
00  // 86 x52y90 SB_DRIVE plane 10,9
00  // 87 x52y90 SB_BIG plane 10
00  // 88 x52y90 SB_BIG plane 10
00  // 89 x52y90 SB_BIG plane 11
00  // 90 x52y90 SB_BIG plane 11
00  // 91 x52y90 SB_DRIVE plane 12,11
00  // 92 x52y90 SB_BIG plane 12
00  // 93 x52y90 SB_BIG plane 12
28  // 94 x51y89 SB_SML plane 1
12  // 95 x51y89 SB_SML plane 2,1
4F  // 96 x51y89 SB_SML plane 2
00  // 97 x51y89 SB_SML plane 3
00  // 98 x51y89 SB_SML plane 4,3
00  // 99 x51y89 SB_SML plane 4
A8  // 100 x51y89 SB_SML plane 5
82  // 101 x51y89 SB_SML plane 6,5
2A  // 102 x51y89 SB_SML plane 6
40  // 103 x51y89 SB_SML plane 7
C9 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x21y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7732     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2E // y_sel: 91
0A // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 773A
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
F3  //  0 x21y91 CPE[0]  _a1356  C_MX2b////    
00  //  1 x21y91 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  //  2 x21y91 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  //  3 x21y91 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x21y91 CPE[4]
00  //  5 x21y91 CPE[5]
00  //  6 x21y91 CPE[6]
18  //  7 x21y91 CPE[7]
00  //  8 x21y91 CPE[8]
00  //  9 x21y91 CPE[9]
00  // 10 x21y92 CPE[0]
00  // 11 x21y92 CPE[1]
00  // 12 x21y92 CPE[2]
00  // 13 x21y92 CPE[3]
00  // 14 x21y92 CPE[4]
00  // 15 x21y92 CPE[5]
00  // 16 x21y92 CPE[6]
00  // 17 x21y92 CPE[7]
00  // 18 x21y92 CPE[8]
00  // 19 x21y92 CPE[9]
30  // 20 x22y91 CPE[0]  net1 = net2: _a764  C_ADDF2///ADDF2/
CA  // 21 x22y91 CPE[1]  80'h00_0078_00_0020_0C66_CA30 modified with path inversions
66  // 22 x22y91 CPE[2]  80'h00_0078_00_0020_0C66_CAC0 from netlist
0C  // 23 x22y91 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x22y91 CPE[4]
00  // 25 x22y91 CPE[5]
00  // 26 x22y91 CPE[6]
78  // 27 x22y91 CPE[7]
00  // 28 x22y91 CPE[8]
00  // 29 x22y91 CPE[9]
30  // 30 x22y92 CPE[0]  net1 = net2: _a766  C_ADDF2///ADDF2/
A0  // 31 x22y92 CPE[1]  80'h00_0078_00_0020_0C66_A030 modified with path inversions
66  // 32 x22y92 CPE[2]  80'h00_0078_00_0020_0C66_A0C0 from netlist
0C  // 33 x22y92 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 34 x22y92 CPE[4]
00  // 35 x22y92 CPE[5]
00  // 36 x22y92 CPE[6]
78  // 37 x22y92 CPE[7]
00  // 38 x22y92 CPE[8]
00  // 39 x22y92 CPE[9]
28  // 40 x21y91 INMUX plane 2,1
04  // 41 x21y91 INMUX plane 4,3
00  // 42 x21y91 INMUX plane 6,5
2E  // 43 x21y91 INMUX plane 8,7
00  // 44 x21y91 INMUX plane 10,9
00  // 45 x21y91 INMUX plane 12,11
00  // 46 x21y92 INMUX plane 2,1
00  // 47 x21y92 INMUX plane 4,3
02  // 48 x21y92 INMUX plane 6,5
00  // 49 x21y92 INMUX plane 8,7
00  // 50 x21y92 INMUX plane 10,9
00  // 51 x21y92 INMUX plane 12,11
02  // 52 x22y91 INMUX plane 2,1
38  // 53 x22y91 INMUX plane 4,3
06  // 54 x22y91 INMUX plane 6,5
6A  // 55 x22y91 INMUX plane 8,7
00  // 56 x22y91 INMUX plane 10,9
68  // 57 x22y91 INMUX plane 12,11
10  // 58 x22y92 INMUX plane 2,1
10  // 59 x22y92 INMUX plane 4,3
10  // 60 x22y92 INMUX plane 6,5
6B  // 61 x22y92 INMUX plane 8,7
00  // 62 x22y92 INMUX plane 10,9
40  // 63 x22y92 INMUX plane 12,11
08  // 64 x22y92 SB_BIG plane 1
12  // 65 x22y92 SB_BIG plane 1
02  // 66 x22y92 SB_DRIVE plane 2,1
00  // 67 x22y92 SB_BIG plane 2
00  // 68 x22y92 SB_BIG plane 2
48  // 69 x22y92 SB_BIG plane 3
10  // 70 x22y92 SB_BIG plane 3
10  // 71 x22y92 SB_DRIVE plane 4,3
41  // 72 x22y92 SB_BIG plane 4
12  // 73 x22y92 SB_BIG plane 4
48  // 74 x22y92 SB_BIG plane 5
16  // 75 x22y92 SB_BIG plane 5
00  // 76 x22y92 SB_DRIVE plane 6,5
00  // 77 x22y92 SB_BIG plane 6
00  // 78 x22y92 SB_BIG plane 6
08  // 79 x22y92 SB_BIG plane 7
12  // 80 x22y92 SB_BIG plane 7
00  // 81 x22y92 SB_DRIVE plane 8,7
08  // 82 x22y92 SB_BIG plane 8
22  // 83 x22y92 SB_BIG plane 8
39  // 84 x22y92 SB_BIG plane 9
00  // 85 x22y92 SB_BIG plane 9
01  // 86 x22y92 SB_DRIVE plane 10,9
00  // 87 x22y92 SB_BIG plane 10
00  // 88 x22y92 SB_BIG plane 10
00  // 89 x22y92 SB_BIG plane 11
00  // 90 x22y92 SB_BIG plane 11
00  // 91 x22y92 SB_DRIVE plane 12,11
00  // 92 x22y92 SB_BIG plane 12
00  // 93 x22y92 SB_BIG plane 12
A8  // 94 x21y91 SB_SML plane 1
02  // 95 x21y91 SB_SML plane 2,1
00  // 96 x21y91 SB_SML plane 2
A8  // 97 x21y91 SB_SML plane 3
82  // 98 x21y91 SB_SML plane 4,3
2A  // 99 x21y91 SB_SML plane 4
A8  // 100 x21y91 SB_SML plane 5
02  // 101 x21y91 SB_SML plane 6,5
00  // 102 x21y91 SB_SML plane 6
A8  // 103 x21y91 SB_SML plane 7
82  // 104 x21y91 SB_SML plane 8,7
4A  // 105 x21y91 SB_SML plane 8
E5 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x23y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 77AA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2E // y_sel: 91
02 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 77B2
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
CF  //  0 x23y91 CPE[0]  _a378  C_MX2b////    
00  //  1 x23y91 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  //  2 x23y91 CPE[2]  80'h00_0018_00_0040_0AAA_00CF from netlist
0A  //  3 x23y91 CPE[3]
40  //  4 x23y91 CPE[4]
00  //  5 x23y91 CPE[5]
00  //  6 x23y91 CPE[6]
18  //  7 x23y91 CPE[7]
00  //  8 x23y91 CPE[8]
00  //  9 x23y91 CPE[9]
F5  // 10 x23y92 CPE[0]  net1 = net2: _a377  C_AND////D
5F  // 11 x23y92 CPE[1]  80'h00_FE18_00_0000_0888_5FF5 modified with path inversions
88  // 12 x23y92 CPE[2]  80'h00_FE18_00_0000_0888_AFF5 from netlist
08  // 13 x23y92 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 14 x23y92 CPE[4]
00  // 15 x23y92 CPE[5]
00  // 16 x23y92 CPE[6]
18  // 17 x23y92 CPE[7]
FE  // 18 x23y92 CPE[8]
00  // 19 x23y92 CPE[9]
FA  // 20 x24y91 CPE[0]  net1 = net2: _a375  C_AND////D
AF  // 21 x24y91 CPE[1]  80'h00_FD18_00_0000_0888_AFFA modified with path inversions
88  // 22 x24y91 CPE[2]  80'h00_FE18_00_0000_0888_AFF5 from netlist
08  // 23 x24y91 CPE[3]      00_0300_00_0000_0000_000F difference
00  // 24 x24y91 CPE[4]
00  // 25 x24y91 CPE[5]
00  // 26 x24y91 CPE[6]
18  // 27 x24y91 CPE[7]
FD  // 28 x24y91 CPE[8]
00  // 29 x24y91 CPE[9]
00  // 30 x24y92 CPE[0]
00  // 31 x24y92 CPE[1]
00  // 32 x24y92 CPE[2]
00  // 33 x24y92 CPE[3]
00  // 34 x24y92 CPE[4]
00  // 35 x24y92 CPE[5]
00  // 36 x24y92 CPE[6]
00  // 37 x24y92 CPE[7]
00  // 38 x24y92 CPE[8]
00  // 39 x24y92 CPE[9]
00  // 40 x23y91 INMUX plane 2,1
20  // 41 x23y91 INMUX plane 4,3
38  // 42 x23y91 INMUX plane 6,5
20  // 43 x23y91 INMUX plane 8,7
28  // 44 x23y91 INMUX plane 10,9
02  // 45 x23y91 INMUX plane 12,11
0A  // 46 x23y92 INMUX plane 2,1
08  // 47 x23y92 INMUX plane 4,3
01  // 48 x23y92 INMUX plane 6,5
1C  // 49 x23y92 INMUX plane 8,7
00  // 50 x23y92 INMUX plane 10,9
28  // 51 x23y92 INMUX plane 12,11
24  // 52 x24y91 INMUX plane 2,1
0B  // 53 x24y91 INMUX plane 4,3
00  // 54 x24y91 INMUX plane 6,5
62  // 55 x24y91 INMUX plane 8,7
83  // 56 x24y91 INMUX plane 10,9
C4  // 57 x24y91 INMUX plane 12,11
00  // 58 x24y92 INMUX plane 2,1
10  // 59 x24y92 INMUX plane 4,3
00  // 60 x24y92 INMUX plane 6,5
40  // 61 x24y92 INMUX plane 8,7
A9  // 62 x24y92 INMUX plane 10,9
C0  // 63 x24y92 INMUX plane 12,11
93  // 64 x23y91 SB_BIG plane 1
32  // 65 x23y91 SB_BIG plane 1
12  // 66 x23y91 SB_DRIVE plane 2,1
02  // 67 x23y91 SB_BIG plane 2
02  // 68 x23y91 SB_BIG plane 2
41  // 69 x23y91 SB_BIG plane 3
12  // 70 x23y91 SB_BIG plane 3
00  // 71 x23y91 SB_DRIVE plane 4,3
00  // 72 x23y91 SB_BIG plane 4
00  // 73 x23y91 SB_BIG plane 4
56  // 74 x23y91 SB_BIG plane 5
34  // 75 x23y91 SB_BIG plane 5
00  // 76 x23y91 SB_DRIVE plane 6,5
08  // 77 x23y91 SB_BIG plane 6
12  // 78 x23y91 SB_BIG plane 6
48  // 79 x23y91 SB_BIG plane 7
48  // 80 x23y91 SB_BIG plane 7
00  // 81 x23y91 SB_DRIVE plane 8,7
00  // 82 x23y91 SB_BIG plane 8
00  // 83 x23y91 SB_BIG plane 8
00  // 84 x23y91 SB_BIG plane 9
00  // 85 x23y91 SB_BIG plane 9
00  // 86 x23y91 SB_DRIVE plane 10,9
00  // 87 x23y91 SB_BIG plane 10
00  // 88 x23y91 SB_BIG plane 10
01  // 89 x23y91 SB_BIG plane 11
00  // 90 x23y91 SB_BIG plane 11
01  // 91 x23y91 SB_DRIVE plane 12,11
80  // 92 x23y91 SB_BIG plane 12
00  // 93 x23y91 SB_BIG plane 12
28  // 94 x24y92 SB_SML plane 1
12  // 95 x24y92 SB_SML plane 2,1
4F  // 96 x24y92 SB_SML plane 2
82  // 97 x24y92 SB_SML plane 3
10  // 98 x24y92 SB_SML plane 4,3
0E  // 99 x24y92 SB_SML plane 4
A8  // 100 x24y92 SB_SML plane 5
82  // 101 x24y92 SB_SML plane 6,5
3A  // 102 x24y92 SB_SML plane 6
A8  // 103 x24y92 SB_SML plane 7
02  // 104 x24y92 SB_SML plane 8,7
00  // 105 x24y92 SB_SML plane 8
10  // 106 x24y92 SB_SML plane 9
12  // 107 x24y92 SB_SML plane 10,9
00  // 108 x24y92 SB_SML plane 10
02  // 109 x24y92 SB_SML plane 11
DA // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x25y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7826     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2E // y_sel: 91
DA // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 782E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
A3  //  0 x25y91 CPE[0]  _a1128  C_MX4b////    
00  //  1 x25y91 CPE[1]  80'h00_0018_00_0040_0AFE_00A3 modified with path inversions
FE  //  2 x25y91 CPE[2]  80'h00_0018_00_0040_0AF0_0053 from netlist
0A  //  3 x25y91 CPE[3]      00_0000_00_0000_000E_00F0 difference
40  //  4 x25y91 CPE[4]
00  //  5 x25y91 CPE[5]
00  //  6 x25y91 CPE[6]
18  //  7 x25y91 CPE[7]
00  //  8 x25y91 CPE[8]
00  //  9 x25y91 CPE[9]
53  // 10 x25y92 CPE[0]  _a1130  C_MX4b////    
00  // 11 x25y92 CPE[1]  80'h00_0018_00_0040_0AFD_0053 modified with path inversions
FD  // 12 x25y92 CPE[2]  80'h00_0018_00_0040_0AF8_0053 from netlist
0A  // 13 x25y92 CPE[3]      00_0000_00_0000_0005_0000 difference
40  // 14 x25y92 CPE[4]
00  // 15 x25y92 CPE[5]
00  // 16 x25y92 CPE[6]
18  // 17 x25y92 CPE[7]
00  // 18 x25y92 CPE[8]
00  // 19 x25y92 CPE[9]
00  // 20 x26y91 CPE[0]
00  // 21 x26y91 CPE[1]
00  // 22 x26y91 CPE[2]
00  // 23 x26y91 CPE[3]
00  // 24 x26y91 CPE[4]
00  // 25 x26y91 CPE[5]
00  // 26 x26y91 CPE[6]
00  // 27 x26y91 CPE[7]
00  // 28 x26y91 CPE[8]
00  // 29 x26y91 CPE[9]
00  // 30 x26y92 CPE[0]
00  // 31 x26y92 CPE[1]
00  // 32 x26y92 CPE[2]
00  // 33 x26y92 CPE[3]
00  // 34 x26y92 CPE[4]
00  // 35 x26y92 CPE[5]
00  // 36 x26y92 CPE[6]
00  // 37 x26y92 CPE[7]
00  // 38 x26y92 CPE[8]
00  // 39 x26y92 CPE[9]
00  // 40 x25y91 INMUX plane 2,1
1C  // 41 x25y91 INMUX plane 4,3
22  // 42 x25y91 INMUX plane 6,5
3D  // 43 x25y91 INMUX plane 8,7
00  // 44 x25y91 INMUX plane 10,9
09  // 45 x25y91 INMUX plane 12,11
20  // 46 x25y92 INMUX plane 2,1
20  // 47 x25y92 INMUX plane 4,3
3F  // 48 x25y92 INMUX plane 6,5
27  // 49 x25y92 INMUX plane 8,7
15  // 50 x25y92 INMUX plane 10,9
1C  // 51 x25y92 INMUX plane 12,11
05  // 52 x26y91 INMUX plane 2,1
21  // 53 x26y91 INMUX plane 4,3
20  // 54 x26y91 INMUX plane 6,5
A0  // 55 x26y91 INMUX plane 8,7
00  // 56 x26y91 INMUX plane 10,9
85  // 57 x26y91 INMUX plane 12,11
00  // 58 x26y92 INMUX plane 2,1
21  // 59 x26y92 INMUX plane 4,3
00  // 60 x26y92 INMUX plane 6,5
85  // 61 x26y92 INMUX plane 8,7
09  // 62 x26y92 INMUX plane 10,9
81  // 63 x26y92 INMUX plane 12,11
48  // 64 x26y92 SB_BIG plane 1
12  // 65 x26y92 SB_BIG plane 1
00  // 66 x26y92 SB_DRIVE plane 2,1
C8  // 67 x26y92 SB_BIG plane 2
12  // 68 x26y92 SB_BIG plane 2
56  // 69 x26y92 SB_BIG plane 3
00  // 70 x26y92 SB_BIG plane 3
00  // 71 x26y92 SB_DRIVE plane 4,3
00  // 72 x26y92 SB_BIG plane 4
08  // 73 x26y92 SB_BIG plane 4
D1  // 74 x26y92 SB_BIG plane 5
22  // 75 x26y92 SB_BIG plane 5
20  // 76 x26y92 SB_DRIVE plane 6,5
48  // 77 x26y92 SB_BIG plane 6
12  // 78 x26y92 SB_BIG plane 6
00  // 79 x26y92 SB_BIG plane 7
00  // 80 x26y92 SB_BIG plane 7
00  // 81 x26y92 SB_DRIVE plane 8,7
00  // 82 x26y92 SB_BIG plane 8
00  // 83 x26y92 SB_BIG plane 8
29  // 84 x26y92 SB_BIG plane 9
00  // 85 x26y92 SB_BIG plane 9
00  // 86 x26y92 SB_DRIVE plane 10,9
50  // 87 x26y92 SB_BIG plane 10
04  // 88 x26y92 SB_BIG plane 10
50  // 89 x26y92 SB_BIG plane 11
00  // 90 x26y92 SB_BIG plane 11
00  // 91 x26y92 SB_DRIVE plane 12,11
00  // 92 x26y92 SB_BIG plane 12
00  // 93 x26y92 SB_BIG plane 12
A8  // 94 x25y91 SB_SML plane 1
82  // 95 x25y91 SB_SML plane 2,1
28  // 96 x25y91 SB_SML plane 2
70  // 97 x25y91 SB_SML plane 3
00  // 98 x25y91 SB_SML plane 4,3
60  // 99 x25y91 SB_SML plane 4
88  // 100 x25y91 SB_SML plane 5
82  // 101 x25y91 SB_SML plane 6,5
2A  // 102 x25y91 SB_SML plane 6
80  // 103 x25y91 SB_SML plane 7
01  // 104 x25y91 SB_SML plane 8,7
00  // 105 x25y91 SB_SML plane 8
00  // 106 x25y91 SB_SML plane 9
00  // 107 x25y91 SB_SML plane 10,9
00  // 108 x25y91 SB_SML plane 10
84  // 109 x25y91 SB_SML plane 11
EF // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x27y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 78A2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2E // y_sel: 91
B2 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 78AA
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x27y91 CPE[0]  _a169  C_MX4a////    
A3  //  1 x27y91 CPE[1]  80'h00_0018_00_0040_0CD1_A300 modified with path inversions
D1  //  2 x27y91 CPE[2]  80'h00_0018_00_0040_0CC1_5300 from netlist
0C  //  3 x27y91 CPE[3]      00_0000_00_0000_0010_F000 difference
40  //  4 x27y91 CPE[4]
00  //  5 x27y91 CPE[5]
00  //  6 x27y91 CPE[6]
18  //  7 x27y91 CPE[7]
00  //  8 x27y91 CPE[8]
00  //  9 x27y91 CPE[9]
CF  // 10 x27y92 CPE[0]  _a160  C_MX2b/D///    _a1575  C_////Bridge
00  // 11 x27y92 CPE[1]  80'h00_FEA2_00_0040_0AA0_00CF modified with path inversions
A0  // 12 x27y92 CPE[2]  80'h00_FEA2_00_0040_0AA0_003F from netlist
0A  // 13 x27y92 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 14 x27y92 CPE[4]
00  // 15 x27y92 CPE[5]
00  // 16 x27y92 CPE[6]
A2  // 17 x27y92 CPE[7]
FE  // 18 x27y92 CPE[8]
00  // 19 x27y92 CPE[9]
00  // 20 x28y91 CPE[0]
00  // 21 x28y91 CPE[1]
00  // 22 x28y91 CPE[2]
00  // 23 x28y91 CPE[3]
00  // 24 x28y91 CPE[4]
00  // 25 x28y91 CPE[5]
00  // 26 x28y91 CPE[6]
00  // 27 x28y91 CPE[7]
00  // 28 x28y91 CPE[8]
00  // 29 x28y91 CPE[9]
A3  // 30 x28y92 CPE[0]  _a85  C_MX4b////    
00  // 31 x28y92 CPE[1]  80'h00_0018_00_0040_0AA7_00A3 modified with path inversions
A7  // 32 x28y92 CPE[2]  80'h00_0018_00_0040_0AAF_0053 from netlist
0A  // 33 x28y92 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  // 34 x28y92 CPE[4]
00  // 35 x28y92 CPE[5]
00  // 36 x28y92 CPE[6]
18  // 37 x28y92 CPE[7]
00  // 38 x28y92 CPE[8]
00  // 39 x28y92 CPE[9]
01  // 40 x27y91 INMUX plane 2,1
29  // 41 x27y91 INMUX plane 4,3
13  // 42 x27y91 INMUX plane 6,5
02  // 43 x27y91 INMUX plane 8,7
00  // 44 x27y91 INMUX plane 10,9
00  // 45 x27y91 INMUX plane 12,11
03  // 46 x27y92 INMUX plane 2,1
25  // 47 x27y92 INMUX plane 4,3
20  // 48 x27y92 INMUX plane 6,5
20  // 49 x27y92 INMUX plane 8,7
18  // 50 x27y92 INMUX plane 10,9
02  // 51 x27y92 INMUX plane 12,11
08  // 52 x28y91 INMUX plane 2,1
01  // 53 x28y91 INMUX plane 4,3
24  // 54 x28y91 INMUX plane 6,5
40  // 55 x28y91 INMUX plane 8,7
10  // 56 x28y91 INMUX plane 10,9
88  // 57 x28y91 INMUX plane 12,11
28  // 58 x28y92 INMUX plane 2,1
2D  // 59 x28y92 INMUX plane 4,3
28  // 60 x28y92 INMUX plane 6,5
70  // 61 x28y92 INMUX plane 8,7
12  // 62 x28y92 INMUX plane 10,9
C3  // 63 x28y92 INMUX plane 12,11
48  // 64 x27y91 SB_BIG plane 1
12  // 65 x27y91 SB_BIG plane 1
00  // 66 x27y91 SB_DRIVE plane 2,1
00  // 67 x27y91 SB_BIG plane 2
0E  // 68 x27y91 SB_BIG plane 2
0C  // 69 x27y91 SB_BIG plane 3
30  // 70 x27y91 SB_BIG plane 3
00  // 71 x27y91 SB_DRIVE plane 4,3
48  // 72 x27y91 SB_BIG plane 4
12  // 73 x27y91 SB_BIG plane 4
8B  // 74 x27y91 SB_BIG plane 5
20  // 75 x27y91 SB_BIG plane 5
00  // 76 x27y91 SB_DRIVE plane 6,5
48  // 77 x27y91 SB_BIG plane 6
12  // 78 x27y91 SB_BIG plane 6
C0  // 79 x27y91 SB_BIG plane 7
00  // 80 x27y91 SB_BIG plane 7
01  // 81 x27y91 SB_DRIVE plane 8,7
48  // 82 x27y91 SB_BIG plane 8
12  // 83 x27y91 SB_BIG plane 8
00  // 84 x27y91 SB_BIG plane 9
00  // 85 x27y91 SB_BIG plane 9
00  // 86 x27y91 SB_DRIVE plane 10,9
C1  // 87 x27y91 SB_BIG plane 10
00  // 88 x27y91 SB_BIG plane 10
00  // 89 x27y91 SB_BIG plane 11
00  // 90 x27y91 SB_BIG plane 11
00  // 91 x27y91 SB_DRIVE plane 12,11
C9  // 92 x27y91 SB_BIG plane 12
00  // 93 x27y91 SB_BIG plane 12
A8  // 94 x28y92 SB_SML plane 1
E2  // 95 x28y92 SB_SML plane 2,1
42  // 96 x28y92 SB_SML plane 2
63  // 97 x28y92 SB_SML plane 3
86  // 98 x28y92 SB_SML plane 4,3
2A  // 99 x28y92 SB_SML plane 4
A8  // 100 x28y92 SB_SML plane 5
82  // 101 x28y92 SB_SML plane 6,5
22  // 102 x28y92 SB_SML plane 6
0B  // 103 x28y92 SB_SML plane 7
86  // 104 x28y92 SB_SML plane 8,7
2A  // 105 x28y92 SB_SML plane 8
00  // 106 x28y92 SB_SML plane 9
E0  // 107 x28y92 SB_SML plane 10,9
04  // 108 x28y92 SB_SML plane 10
84  // 109 x28y92 SB_SML plane 11
06  // 110 x28y92 SB_SML plane 12,11
5F // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x29y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 791F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2E // y_sel: 91
6A // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7927
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
43  //  0 x29y91 CPE[0]  _a1351  C_AND////    
5A  //  1 x29y91 CPE[1]  80'h00_0018_00_0000_0888_5A43 modified with path inversions
88  //  2 x29y91 CPE[2]  80'h00_0018_00_0000_0888_5513 from netlist
08  //  3 x29y91 CPE[3]      00_0000_00_0000_0000_0F50 difference
00  //  4 x29y91 CPE[4]
00  //  5 x29y91 CPE[5]
00  //  6 x29y91 CPE[6]
18  //  7 x29y91 CPE[7]
00  //  8 x29y91 CPE[8]
00  //  9 x29y91 CPE[9]
00  // 10 x29y92 CPE[0]  _a88  C_MX4a////    _a1703  C_////Bridge
CA  // 11 x29y92 CPE[1]  80'h00_00B8_00_0040_0CF6_CA00 modified with path inversions
F6  // 12 x29y92 CPE[2]  80'h00_00B8_00_0040_0CD6_3500 from netlist
0C  // 13 x29y92 CPE[3]      00_0000_00_0000_0020_FF00 difference
40  // 14 x29y92 CPE[4]
00  // 15 x29y92 CPE[5]
00  // 16 x29y92 CPE[6]
B8  // 17 x29y92 CPE[7]
00  // 18 x29y92 CPE[8]
00  // 19 x29y92 CPE[9]
FF  // 20 x30y91 CPE[0]  _a1583  C_////Bridge
FF  // 21 x30y91 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x30y91 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x30y91 CPE[3]
00  // 24 x30y91 CPE[4]
00  // 25 x30y91 CPE[5]
00  // 26 x30y91 CPE[6]
A4  // 27 x30y91 CPE[7]
00  // 28 x30y91 CPE[8]
00  // 29 x30y91 CPE[9]
55  // 30 x30y92 CPE[0]  _a62  C_MX4b////    
00  // 31 x30y92 CPE[1]  80'h00_0018_00_0040_0A54_0055 modified with path inversions
54  // 32 x30y92 CPE[2]  80'h00_0018_00_0040_0A50_005A from netlist
0A  // 33 x30y92 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 34 x30y92 CPE[4]
00  // 35 x30y92 CPE[5]
00  // 36 x30y92 CPE[6]
18  // 37 x30y92 CPE[7]
00  // 38 x30y92 CPE[8]
00  // 39 x30y92 CPE[9]
00  // 40 x29y91 INMUX plane 2,1
1C  // 41 x29y91 INMUX plane 4,3
04  // 42 x29y91 INMUX plane 6,5
07  // 43 x29y91 INMUX plane 8,7
08  // 44 x29y91 INMUX plane 10,9
0C  // 45 x29y91 INMUX plane 12,11
31  // 46 x29y92 INMUX plane 2,1
2B  // 47 x29y92 INMUX plane 4,3
24  // 48 x29y92 INMUX plane 6,5
31  // 49 x29y92 INMUX plane 8,7
10  // 50 x29y92 INMUX plane 10,9
08  // 51 x29y92 INMUX plane 12,11
00  // 52 x30y91 INMUX plane 2,1
0A  // 53 x30y91 INMUX plane 4,3
00  // 54 x30y91 INMUX plane 6,5
4A  // 55 x30y91 INMUX plane 8,7
01  // 56 x30y91 INMUX plane 10,9
81  // 57 x30y91 INMUX plane 12,11
05  // 58 x30y92 INMUX plane 2,1
01  // 59 x30y92 INMUX plane 4,3
01  // 60 x30y92 INMUX plane 6,5
87  // 61 x30y92 INMUX plane 8,7
10  // 62 x30y92 INMUX plane 10,9
8C  // 63 x30y92 INMUX plane 12,11
48  // 64 x30y92 SB_BIG plane 1
12  // 65 x30y92 SB_BIG plane 1
00  // 66 x30y92 SB_DRIVE plane 2,1
5E  // 67 x30y92 SB_BIG plane 2
2A  // 68 x30y92 SB_BIG plane 2
59  // 69 x30y92 SB_BIG plane 3
12  // 70 x30y92 SB_BIG plane 3
00  // 71 x30y92 SB_DRIVE plane 4,3
E0  // 72 x30y92 SB_BIG plane 4
14  // 73 x30y92 SB_BIG plane 4
48  // 74 x30y92 SB_BIG plane 5
12  // 75 x30y92 SB_BIG plane 5
00  // 76 x30y92 SB_DRIVE plane 6,5
48  // 77 x30y92 SB_BIG plane 6
12  // 78 x30y92 SB_BIG plane 6
51  // 79 x30y92 SB_BIG plane 7
12  // 80 x30y92 SB_BIG plane 7
00  // 81 x30y92 SB_DRIVE plane 8,7
48  // 82 x30y92 SB_BIG plane 8
12  // 83 x30y92 SB_BIG plane 8
48  // 84 x30y92 SB_BIG plane 9
12  // 85 x30y92 SB_BIG plane 9
00  // 86 x30y92 SB_DRIVE plane 10,9
92  // 87 x30y92 SB_BIG plane 10
12  // 88 x30y92 SB_BIG plane 10
52  // 89 x30y92 SB_BIG plane 11
26  // 90 x30y92 SB_BIG plane 11
00  // 91 x30y92 SB_DRIVE plane 12,11
48  // 92 x30y92 SB_BIG plane 12
32  // 93 x30y92 SB_BIG plane 12
C8  // 94 x29y91 SB_SML plane 1
02  // 95 x29y91 SB_SML plane 2,1
03  // 96 x29y91 SB_SML plane 2
92  // 97 x29y91 SB_SML plane 3
12  // 98 x29y91 SB_SML plane 4,3
4A  // 99 x29y91 SB_SML plane 4
B1  // 100 x29y91 SB_SML plane 5
80  // 101 x29y91 SB_SML plane 6,5
30  // 102 x29y91 SB_SML plane 6
28  // 103 x29y91 SB_SML plane 7
83  // 104 x29y91 SB_SML plane 8,7
2A  // 105 x29y91 SB_SML plane 8
A8  // 106 x29y91 SB_SML plane 9
82  // 107 x29y91 SB_SML plane 10,9
28  // 108 x29y91 SB_SML plane 10
A8  // 109 x29y91 SB_SML plane 11
12  // 110 x29y91 SB_SML plane 12,11
2B  // 111 x29y91 SB_SML plane 12
09 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x31y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 799D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2E // y_sel: 91
33 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 79A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
43  //  0 x31y91 CPE[0]  _a1255  C_///AND/
FF  //  1 x31y91 CPE[1]  80'h00_0060_00_0000_0C08_FF43 modified with path inversions
08  //  2 x31y91 CPE[2]  80'h00_0060_00_0000_0C08_FF4C from netlist
0C  //  3 x31y91 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x31y91 CPE[4]
00  //  5 x31y91 CPE[5]
00  //  6 x31y91 CPE[6]
60  //  7 x31y91 CPE[7]
00  //  8 x31y91 CPE[8]
00  //  9 x31y91 CPE[9]
00  // 10 x31y92 CPE[0]  _a226  C_MX4a////    
5A  // 11 x31y92 CPE[1]  80'h00_0018_00_0040_0C8A_5A00 modified with path inversions
8A  // 12 x31y92 CPE[2]  80'h00_0018_00_0040_0C0A_5500 from netlist
0C  // 13 x31y92 CPE[3]      00_0000_00_0000_0080_0F00 difference
40  // 14 x31y92 CPE[4]
00  // 15 x31y92 CPE[5]
00  // 16 x31y92 CPE[6]
18  // 17 x31y92 CPE[7]
00  // 18 x31y92 CPE[8]
00  // 19 x31y92 CPE[9]
33  // 20 x32y91 CPE[0]  _a1224  C_AND////    _a1534  C_///AND/
41  // 21 x32y91 CPE[1]  80'h00_0078_00_0000_0C88_4133 modified with path inversions
88  // 22 x32y91 CPE[2]  80'h00_0078_00_0000_0C88_21C3 from netlist
0C  // 23 x32y91 CPE[3]      00_0000_00_0000_0000_60F0 difference
00  // 24 x32y91 CPE[4]
00  // 25 x32y91 CPE[5]
00  // 26 x32y91 CPE[6]
78  // 27 x32y91 CPE[7]
00  // 28 x32y91 CPE[8]
00  // 29 x32y91 CPE[9]
00  // 30 x32y92 CPE[0]  _a1266  C_MX4a////    
53  // 31 x32y92 CPE[1]  80'h00_0018_00_0040_0C18_5300 modified with path inversions
18  // 32 x32y92 CPE[2]  80'h00_0018_00_0040_0C98_5C00 from netlist
0C  // 33 x32y92 CPE[3]      00_0000_00_0000_0080_0F00 difference
40  // 34 x32y92 CPE[4]
00  // 35 x32y92 CPE[5]
00  // 36 x32y92 CPE[6]
18  // 37 x32y92 CPE[7]
00  // 38 x32y92 CPE[8]
00  // 39 x32y92 CPE[9]
00  // 40 x31y91 INMUX plane 2,1
38  // 41 x31y91 INMUX plane 4,3
01  // 42 x31y91 INMUX plane 6,5
00  // 43 x31y91 INMUX plane 8,7
00  // 44 x31y91 INMUX plane 10,9
20  // 45 x31y91 INMUX plane 12,11
20  // 46 x31y92 INMUX plane 2,1
20  // 47 x31y92 INMUX plane 4,3
04  // 48 x31y92 INMUX plane 6,5
00  // 49 x31y92 INMUX plane 8,7
04  // 50 x31y92 INMUX plane 10,9
24  // 51 x31y92 INMUX plane 12,11
20  // 52 x32y91 INMUX plane 2,1
20  // 53 x32y91 INMUX plane 4,3
60  // 54 x32y91 INMUX plane 6,5
7E  // 55 x32y91 INMUX plane 8,7
90  // 56 x32y91 INMUX plane 10,9
29  // 57 x32y91 INMUX plane 12,11
20  // 58 x32y92 INMUX plane 2,1
2D  // 59 x32y92 INMUX plane 4,3
70  // 60 x32y92 INMUX plane 6,5
06  // 61 x32y92 INMUX plane 8,7
48  // 62 x32y92 INMUX plane 10,9
00  // 63 x32y92 INMUX plane 12,11
48  // 64 x31y91 SB_BIG plane 1
12  // 65 x31y91 SB_BIG plane 1
40  // 66 x31y91 SB_DRIVE plane 2,1
20  // 67 x31y91 SB_BIG plane 2
2C  // 68 x31y91 SB_BIG plane 2
59  // 69 x31y91 SB_BIG plane 3
12  // 70 x31y91 SB_BIG plane 3
04  // 71 x31y91 SB_DRIVE plane 4,3
51  // 72 x31y91 SB_BIG plane 4
12  // 73 x31y91 SB_BIG plane 4
59  // 74 x31y91 SB_BIG plane 5
12  // 75 x31y91 SB_BIG plane 5
00  // 76 x31y91 SB_DRIVE plane 6,5
D1  // 77 x31y91 SB_BIG plane 6
22  // 78 x31y91 SB_BIG plane 6
8B  // 79 x31y91 SB_BIG plane 7
42  // 80 x31y91 SB_BIG plane 7
01  // 81 x31y91 SB_DRIVE plane 8,7
48  // 82 x31y91 SB_BIG plane 8
12  // 83 x31y91 SB_BIG plane 8
48  // 84 x31y91 SB_BIG plane 9
12  // 85 x31y91 SB_BIG plane 9
00  // 86 x31y91 SB_DRIVE plane 10,9
58  // 87 x31y91 SB_BIG plane 10
06  // 88 x31y91 SB_BIG plane 10
20  // 89 x31y91 SB_BIG plane 11
14  // 90 x31y91 SB_BIG plane 11
00  // 91 x31y91 SB_DRIVE plane 12,11
48  // 92 x31y91 SB_BIG plane 12
12  // 93 x31y91 SB_BIG plane 12
A8  // 94 x32y92 SB_SML plane 1
62  // 95 x32y92 SB_SML plane 2,1
5B  // 96 x32y92 SB_SML plane 2
A8  // 97 x32y92 SB_SML plane 3
82  // 98 x32y92 SB_SML plane 4,3
2A  // 99 x32y92 SB_SML plane 4
A1  // 100 x32y92 SB_SML plane 5
82  // 101 x32y92 SB_SML plane 6,5
2A  // 102 x32y92 SB_SML plane 6
44  // 103 x32y92 SB_SML plane 7
13  // 104 x32y92 SB_SML plane 8,7
2A  // 105 x32y92 SB_SML plane 8
A8  // 106 x32y92 SB_SML plane 9
82  // 107 x32y92 SB_SML plane 10,9
2A  // 108 x32y92 SB_SML plane 10
A8  // 109 x32y92 SB_SML plane 11
82  // 110 x32y92 SB_SML plane 12,11
3D  // 111 x32y92 SB_SML plane 12
75 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x33y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7A1B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2E // y_sel: 91
EB // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7A23
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x33y91 CPE[0]
00  //  1 x33y91 CPE[1]
00  //  2 x33y91 CPE[2]
00  //  3 x33y91 CPE[3]
00  //  4 x33y91 CPE[4]
00  //  5 x33y91 CPE[5]
00  //  6 x33y91 CPE[6]
00  //  7 x33y91 CPE[7]
00  //  8 x33y91 CPE[8]
00  //  9 x33y91 CPE[9]
03  // 10 x33y92 CPE[0]  _a1221  C_MX2b////    
00  // 11 x33y92 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 12 x33y92 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 13 x33y92 CPE[3]
40  // 14 x33y92 CPE[4]
00  // 15 x33y92 CPE[5]
00  // 16 x33y92 CPE[6]
18  // 17 x33y92 CPE[7]
00  // 18 x33y92 CPE[8]
00  // 19 x33y92 CPE[9]
A8  // 20 x34y91 CPE[0]  _a97  C_AND////    _a98  C_///AND/
2C  // 21 x34y91 CPE[1]  80'h00_0078_00_0000_0C88_2CA8 modified with path inversions
88  // 22 x34y91 CPE[2]  80'h00_0078_00_0000_0C88_2358 from netlist
0C  // 23 x34y91 CPE[3]      00_0000_00_0000_0000_0FF0 difference
00  // 24 x34y91 CPE[4]
00  // 25 x34y91 CPE[5]
00  // 26 x34y91 CPE[6]
78  // 27 x34y91 CPE[7]
00  // 28 x34y91 CPE[8]
00  // 29 x34y91 CPE[9]
AC  // 30 x34y92 CPE[0]  _a1241  C_AND////    _a1251  C_///AND/
1F  // 31 x34y92 CPE[1]  80'h00_0078_00_0000_0C88_1FAC modified with path inversions
88  // 32 x34y92 CPE[2]  80'h00_0078_00_0000_0C88_4F53 from netlist
0C  // 33 x34y92 CPE[3]      00_0000_00_0000_0000_50FF difference
00  // 34 x34y92 CPE[4]
00  // 35 x34y92 CPE[5]
00  // 36 x34y92 CPE[6]
78  // 37 x34y92 CPE[7]
00  // 38 x34y92 CPE[8]
00  // 39 x34y92 CPE[9]
08  // 40 x33y91 INMUX plane 2,1
00  // 41 x33y91 INMUX plane 4,3
18  // 42 x33y91 INMUX plane 6,5
01  // 43 x33y91 INMUX plane 8,7
08  // 44 x33y91 INMUX plane 10,9
01  // 45 x33y91 INMUX plane 12,11
10  // 46 x33y92 INMUX plane 2,1
00  // 47 x33y92 INMUX plane 4,3
3B  // 48 x33y92 INMUX plane 6,5
09  // 49 x33y92 INMUX plane 8,7
20  // 50 x33y92 INMUX plane 10,9
08  // 51 x33y92 INMUX plane 12,11
26  // 52 x34y91 INMUX plane 2,1
08  // 53 x34y91 INMUX plane 4,3
20  // 54 x34y91 INMUX plane 6,5
23  // 55 x34y91 INMUX plane 8,7
80  // 56 x34y91 INMUX plane 10,9
01  // 57 x34y91 INMUX plane 12,11
20  // 58 x34y92 INMUX plane 2,1
24  // 59 x34y92 INMUX plane 4,3
21  // 60 x34y92 INMUX plane 6,5
36  // 61 x34y92 INMUX plane 8,7
90  // 62 x34y92 INMUX plane 10,9
C8  // 63 x34y92 INMUX plane 12,11
00  // 64 x34y92 SB_BIG plane 1
00  // 65 x34y92 SB_BIG plane 1
00  // 66 x34y92 SB_DRIVE plane 2,1
56  // 67 x34y92 SB_BIG plane 2
26  // 68 x34y92 SB_BIG plane 2
48  // 69 x34y92 SB_BIG plane 3
12  // 70 x34y92 SB_BIG plane 3
40  // 71 x34y92 SB_DRIVE plane 4,3
93  // 72 x34y92 SB_BIG plane 4
22  // 73 x34y92 SB_BIG plane 4
00  // 74 x34y92 SB_BIG plane 5
00  // 75 x34y92 SB_BIG plane 5
00  // 76 x34y92 SB_DRIVE plane 6,5
08  // 77 x34y92 SB_BIG plane 6
12  // 78 x34y92 SB_BIG plane 6
51  // 79 x34y92 SB_BIG plane 7
02  // 80 x34y92 SB_BIG plane 7
00  // 81 x34y92 SB_DRIVE plane 8,7
51  // 82 x34y92 SB_BIG plane 8
12  // 83 x34y92 SB_BIG plane 8
00  // 84 x34y92 SB_BIG plane 9
00  // 85 x34y92 SB_BIG plane 9
00  // 86 x34y92 SB_DRIVE plane 10,9
00  // 87 x34y92 SB_BIG plane 10
00  // 88 x34y92 SB_BIG plane 10
00  // 89 x34y92 SB_BIG plane 11
00  // 90 x34y92 SB_BIG plane 11
00  // 91 x34y92 SB_DRIVE plane 12,11
02  // 92 x34y92 SB_BIG plane 12
00  // 93 x34y92 SB_BIG plane 12
00  // 94 x33y91 SB_SML plane 1
80  // 95 x33y91 SB_SML plane 2,1
5F  // 96 x33y91 SB_SML plane 2
B9  // 97 x33y91 SB_SML plane 3
92  // 98 x33y91 SB_SML plane 4,3
2B  // 99 x33y91 SB_SML plane 4
19  // 100 x33y91 SB_SML plane 5
80  // 101 x33y91 SB_SML plane 6,5
2A  // 102 x33y91 SB_SML plane 6
A8  // 103 x33y91 SB_SML plane 7
12  // 104 x33y91 SB_SML plane 8,7
2A  // 105 x33y91 SB_SML plane 8
00  // 106 x33y91 SB_SML plane 9
30  // 107 x33y91 SB_SML plane 10,9
68  // 108 x33y91 SB_SML plane 10
01  // 109 x33y91 SB_SML plane 11
40  // 110 x33y91 SB_SML plane 12,11
24  // 111 x33y91 SB_SML plane 12
E1 // -- CRC low byte
6B // -- CRC high byte


// Config Latches on x35y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7A99     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2E // y_sel: 91
83 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7AA1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x35y91 CPE[0]  _a115  C_ORAND////    
B7  //  1 x35y91 CPE[1]  80'h00_0018_00_0000_0C88_B7FF modified with path inversions
88  //  2 x35y91 CPE[2]  80'h00_0018_00_0000_0C88_7DFF from netlist
0C  //  3 x35y91 CPE[3]      00_0000_00_0000_0000_CA00 difference
00  //  4 x35y91 CPE[4]
00  //  5 x35y91 CPE[5]
00  //  6 x35y91 CPE[6]
18  //  7 x35y91 CPE[7]
00  //  8 x35y91 CPE[8]
00  //  9 x35y91 CPE[9]
FF  // 10 x35y92 CPE[0]  _a100  C_ORAND////    
ED  // 11 x35y92 CPE[1]  80'h00_0018_00_0000_0C88_EDFF modified with path inversions
88  // 12 x35y92 CPE[2]  80'h00_0018_00_0000_0C88_7DFF from netlist
0C  // 13 x35y92 CPE[3]      00_0000_00_0000_0000_9000 difference
00  // 14 x35y92 CPE[4]
00  // 15 x35y92 CPE[5]
00  // 16 x35y92 CPE[6]
18  // 17 x35y92 CPE[7]
00  // 18 x35y92 CPE[8]
00  // 19 x35y92 CPE[9]
CF  // 20 x36y91 CPE[0]  net1 = net2: _a828  C_ADDF2///ADDF2/
CF  // 21 x36y91 CPE[1]  80'h00_0078_00_0020_0C66_CFCF modified with path inversions
66  // 22 x36y91 CPE[2]  80'h00_0078_00_0020_0C66_CFCF from netlist
0C  // 23 x36y91 CPE[3]
20  // 24 x36y91 CPE[4]
00  // 25 x36y91 CPE[5]
00  // 26 x36y91 CPE[6]
78  // 27 x36y91 CPE[7]
00  // 28 x36y91 CPE[8]
00  // 29 x36y91 CPE[9]
F3  // 30 x36y92 CPE[0]  net1 = net2: _a803  C_ADDF2///ADDF2/
F5  // 31 x36y92 CPE[1]  80'h00_0078_00_0020_0C66_F5F3 modified with path inversions
66  // 32 x36y92 CPE[2]  80'h00_0078_00_0020_0C66_FAFC from netlist
0C  // 33 x36y92 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x36y92 CPE[4]
00  // 35 x36y92 CPE[5]
00  // 36 x36y92 CPE[6]
78  // 37 x36y92 CPE[7]
00  // 38 x36y92 CPE[8]
00  // 39 x36y92 CPE[9]
02  // 40 x35y91 INMUX plane 2,1
09  // 41 x35y91 INMUX plane 4,3
3E  // 42 x35y91 INMUX plane 6,5
3C  // 43 x35y91 INMUX plane 8,7
28  // 44 x35y91 INMUX plane 10,9
29  // 45 x35y91 INMUX plane 12,11
21  // 46 x35y92 INMUX plane 2,1
00  // 47 x35y92 INMUX plane 4,3
36  // 48 x35y92 INMUX plane 6,5
04  // 49 x35y92 INMUX plane 8,7
00  // 50 x35y92 INMUX plane 10,9
00  // 51 x35y92 INMUX plane 12,11
0B  // 52 x36y91 INMUX plane 2,1
38  // 53 x36y91 INMUX plane 4,3
05  // 54 x36y91 INMUX plane 6,5
6B  // 55 x36y91 INMUX plane 8,7
00  // 56 x36y91 INMUX plane 10,9
E0  // 57 x36y91 INMUX plane 12,11
30  // 58 x36y92 INMUX plane 2,1
00  // 59 x36y92 INMUX plane 4,3
2F  // 60 x36y92 INMUX plane 6,5
08  // 61 x36y92 INMUX plane 8,7
2D  // 62 x36y92 INMUX plane 10,9
18  // 63 x36y92 INMUX plane 12,11
88  // 64 x35y91 SB_BIG plane 1
12  // 65 x35y91 SB_BIG plane 1
00  // 66 x35y91 SB_DRIVE plane 2,1
A0  // 67 x35y91 SB_BIG plane 2
34  // 68 x35y91 SB_BIG plane 2
61  // 69 x35y91 SB_BIG plane 3
12  // 70 x35y91 SB_BIG plane 3
00  // 71 x35y91 SB_DRIVE plane 4,3
48  // 72 x35y91 SB_BIG plane 4
12  // 73 x35y91 SB_BIG plane 4
08  // 74 x35y91 SB_BIG plane 5
12  // 75 x35y91 SB_BIG plane 5
00  // 76 x35y91 SB_DRIVE plane 6,5
48  // 77 x35y91 SB_BIG plane 6
12  // 78 x35y91 SB_BIG plane 6
48  // 79 x35y91 SB_BIG plane 7
12  // 80 x35y91 SB_BIG plane 7
00  // 81 x35y91 SB_DRIVE plane 8,7
48  // 82 x35y91 SB_BIG plane 8
12  // 83 x35y91 SB_BIG plane 8
48  // 84 x35y91 SB_BIG plane 9
12  // 85 x35y91 SB_BIG plane 9
00  // 86 x35y91 SB_DRIVE plane 10,9
08  // 87 x35y91 SB_BIG plane 10
12  // 88 x35y91 SB_BIG plane 10
48  // 89 x35y91 SB_BIG plane 11
12  // 90 x35y91 SB_BIG plane 11
00  // 91 x35y91 SB_DRIVE plane 12,11
41  // 92 x35y91 SB_BIG plane 12
12  // 93 x35y91 SB_BIG plane 12
A8  // 94 x36y92 SB_SML plane 1
84  // 95 x36y92 SB_SML plane 2,1
2A  // 96 x36y92 SB_SML plane 2
A1  // 97 x36y92 SB_SML plane 3
84  // 98 x36y92 SB_SML plane 4,3
2A  // 99 x36y92 SB_SML plane 4
B9  // 100 x36y92 SB_SML plane 5
82  // 101 x36y92 SB_SML plane 6,5
2A  // 102 x36y92 SB_SML plane 6
A8  // 103 x36y92 SB_SML plane 7
80  // 104 x36y92 SB_SML plane 8,7
28  // 105 x36y92 SB_SML plane 8
A8  // 106 x36y92 SB_SML plane 9
82  // 107 x36y92 SB_SML plane 10,9
32  // 108 x36y92 SB_SML plane 10
A8  // 109 x36y92 SB_SML plane 11
82  // 110 x36y92 SB_SML plane 12,11
2A  // 111 x36y92 SB_SML plane 12
98 // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x37y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7B17     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2E // y_sel: 91
5B // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7B1F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x37y91 CPE[0]  _a1267  C_MX2b////    _a1689  C_////Bridge
00  //  1 x37y91 CPE[1]  80'h00_00BB_00_0040_0AC8_00F3 modified with path inversions
C8  //  2 x37y91 CPE[2]  80'h00_00BB_00_0040_0AC4_00F3 from netlist
0A  //  3 x37y91 CPE[3]      00_0000_00_0000_000C_0000 difference
40  //  4 x37y91 CPE[4]
00  //  5 x37y91 CPE[5]
00  //  6 x37y91 CPE[6]
BB  //  7 x37y91 CPE[7]
00  //  8 x37y91 CPE[8]
00  //  9 x37y91 CPE[9]
FF  // 10 x37y92 CPE[0]  _a1563  C_////Bridge
FF  // 11 x37y92 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x37y92 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x37y92 CPE[3]
00  // 14 x37y92 CPE[4]
00  // 15 x37y92 CPE[5]
00  // 16 x37y92 CPE[6]
A3  // 17 x37y92 CPE[7]
00  // 18 x37y92 CPE[8]
00  // 19 x37y92 CPE[9]
00  // 20 x38y91 CPE[0]
00  // 21 x38y91 CPE[1]
00  // 22 x38y91 CPE[2]
00  // 23 x38y91 CPE[3]
00  // 24 x38y91 CPE[4]
00  // 25 x38y91 CPE[5]
00  // 26 x38y91 CPE[6]
00  // 27 x38y91 CPE[7]
00  // 28 x38y91 CPE[8]
00  // 29 x38y91 CPE[9]
0C  // 30 x38y92 CPE[0]  _a1535  C_MX2b////    
00  // 31 x38y92 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x38y92 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 33 x38y92 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 34 x38y92 CPE[4]
00  // 35 x38y92 CPE[5]
00  // 36 x38y92 CPE[6]
18  // 37 x38y92 CPE[7]
00  // 38 x38y92 CPE[8]
00  // 39 x38y92 CPE[9]
20  // 40 x37y91 INMUX plane 2,1
29  // 41 x37y91 INMUX plane 4,3
00  // 42 x37y91 INMUX plane 6,5
3F  // 43 x37y91 INMUX plane 8,7
00  // 44 x37y91 INMUX plane 10,9
2C  // 45 x37y91 INMUX plane 12,11
00  // 46 x37y92 INMUX plane 2,1
11  // 47 x37y92 INMUX plane 4,3
00  // 48 x37y92 INMUX plane 6,5
08  // 49 x37y92 INMUX plane 8,7
00  // 50 x37y92 INMUX plane 10,9
00  // 51 x37y92 INMUX plane 12,11
18  // 52 x38y91 INMUX plane 2,1
0D  // 53 x38y91 INMUX plane 4,3
80  // 54 x38y91 INMUX plane 6,5
40  // 55 x38y91 INMUX plane 8,7
80  // 56 x38y91 INMUX plane 10,9
49  // 57 x38y91 INMUX plane 12,11
20  // 58 x38y92 INMUX plane 2,1
2B  // 59 x38y92 INMUX plane 4,3
BD  // 60 x38y92 INMUX plane 6,5
40  // 61 x38y92 INMUX plane 8,7
98  // 62 x38y92 INMUX plane 10,9
58  // 63 x38y92 INMUX plane 12,11
48  // 64 x38y92 SB_BIG plane 1
12  // 65 x38y92 SB_BIG plane 1
00  // 66 x38y92 SB_DRIVE plane 2,1
08  // 67 x38y92 SB_BIG plane 2
00  // 68 x38y92 SB_BIG plane 2
11  // 69 x38y92 SB_BIG plane 3
00  // 70 x38y92 SB_BIG plane 3
00  // 71 x38y92 SB_DRIVE plane 4,3
48  // 72 x38y92 SB_BIG plane 4
14  // 73 x38y92 SB_BIG plane 4
48  // 74 x38y92 SB_BIG plane 5
12  // 75 x38y92 SB_BIG plane 5
00  // 76 x38y92 SB_DRIVE plane 6,5
8B  // 77 x38y92 SB_BIG plane 6
58  // 78 x38y92 SB_BIG plane 6
00  // 79 x38y92 SB_BIG plane 7
00  // 80 x38y92 SB_BIG plane 7
00  // 81 x38y92 SB_DRIVE plane 8,7
08  // 82 x38y92 SB_BIG plane 8
12  // 83 x38y92 SB_BIG plane 8
31  // 84 x38y92 SB_BIG plane 9
00  // 85 x38y92 SB_BIG plane 9
00  // 86 x38y92 SB_DRIVE plane 10,9
02  // 87 x38y92 SB_BIG plane 10
00  // 88 x38y92 SB_BIG plane 10
00  // 89 x38y92 SB_BIG plane 11
00  // 90 x38y92 SB_BIG plane 11
00  // 91 x38y92 SB_DRIVE plane 12,11
00  // 92 x38y92 SB_BIG plane 12
00  // 93 x38y92 SB_BIG plane 12
28  // 94 x37y91 SB_SML plane 1
82  // 95 x37y91 SB_SML plane 2,1
4A  // 96 x37y91 SB_SML plane 2
00  // 97 x37y91 SB_SML plane 3
80  // 98 x37y91 SB_SML plane 4,3
53  // 99 x37y91 SB_SML plane 4
12  // 100 x37y91 SB_SML plane 5
83  // 101 x37y91 SB_SML plane 6,5
2A  // 102 x37y91 SB_SML plane 6
00  // 103 x37y91 SB_SML plane 7
A0  // 104 x37y91 SB_SML plane 8,7
2D  // 105 x37y91 SB_SML plane 8
00  // 106 x37y91 SB_SML plane 9
40  // 107 x37y91 SB_SML plane 10,9
20  // 108 x37y91 SB_SML plane 10
19  // 109 x37y91 SB_SML plane 11
00  // 110 x37y91 SB_SML plane 12,11
03  // 111 x37y91 SB_SML plane 12
AE // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x39y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7B95     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2E // y_sel: 91
53 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7B9D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CF  //  0 x39y91 CPE[0]  _a1254  C_MX2b////    
00  //  1 x39y91 CPE[1]  80'h00_0018_00_0040_0AA0_00CF modified with path inversions
A0  //  2 x39y91 CPE[2]  80'h00_0018_00_0040_0AA2_003F from netlist
0A  //  3 x39y91 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  //  4 x39y91 CPE[4]
00  //  5 x39y91 CPE[5]
00  //  6 x39y91 CPE[6]
18  //  7 x39y91 CPE[7]
00  //  8 x39y91 CPE[8]
00  //  9 x39y91 CPE[9]
00  // 10 x39y92 CPE[0]  _a95  C_OR/D///    
5C  // 11 x39y92 CPE[1]  80'h00_3D00_00_0000_0CEE_5C00 modified with path inversions
EE  // 12 x39y92 CPE[2]  80'h00_FE00_00_0000_0CEE_5C00 from netlist
0C  // 13 x39y92 CPE[3]      00_C300_00_0000_0000_0000 difference
00  // 14 x39y92 CPE[4]
00  // 15 x39y92 CPE[5]
00  // 16 x39y92 CPE[6]
00  // 17 x39y92 CPE[7]
3D  // 18 x39y92 CPE[8]
00  // 19 x39y92 CPE[9]
00  // 20 x40y91 CPE[0]
00  // 21 x40y91 CPE[1]
00  // 22 x40y91 CPE[2]
00  // 23 x40y91 CPE[3]
00  // 24 x40y91 CPE[4]
00  // 25 x40y91 CPE[5]
00  // 26 x40y91 CPE[6]
00  // 27 x40y91 CPE[7]
00  // 28 x40y91 CPE[8]
00  // 29 x40y91 CPE[9]
CB  // 30 x40y92 CPE[0]  net1 = net2: _a96  C_ORAND///ORAND/
5B  // 31 x40y92 CPE[1]  80'h00_0078_00_0000_0C88_5BCB modified with path inversions
88  // 32 x40y92 CPE[2]  80'h00_0078_00_0000_0C88_5DCB from netlist
0C  // 33 x40y92 CPE[3]      00_0000_00_0000_0000_0600 difference
00  // 34 x40y92 CPE[4]
00  // 35 x40y92 CPE[5]
00  // 36 x40y92 CPE[6]
78  // 37 x40y92 CPE[7]
0F // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x41y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7BC9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2E // y_sel: 91
8B // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7BD1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
3A  //  0 x41y91 CPE[0]  _a1175  C_MX4b////    _a1617  C_////Bridge
00  //  1 x41y91 CPE[1]  80'h00_00BA_00_0040_0A73_003A modified with path inversions
73  //  2 x41y91 CPE[2]  80'h00_00BA_00_0040_0A70_003A from netlist
0A  //  3 x41y91 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x41y91 CPE[4]
00  //  5 x41y91 CPE[5]
00  //  6 x41y91 CPE[6]
BA  //  7 x41y91 CPE[7]
00  //  8 x41y91 CPE[8]
00  //  9 x41y91 CPE[9]
F1  // 10 x41y92 CPE[0]  _a32  C_AND////    
38  // 11 x41y92 CPE[1]  80'h00_0018_00_0000_0888_38F1 modified with path inversions
88  // 12 x41y92 CPE[2]  80'h00_0018_00_0000_0888_31F1 from netlist
08  // 13 x41y92 CPE[3]      00_0000_00_0000_0000_0900 difference
00  // 14 x41y92 CPE[4]
00  // 15 x41y92 CPE[5]
00  // 16 x41y92 CPE[6]
18  // 17 x41y92 CPE[7]
00  // 18 x41y92 CPE[8]
00  // 19 x41y92 CPE[9]
00  // 20 x42y91 CPE[0]
00  // 21 x42y91 CPE[1]
00  // 22 x42y91 CPE[2]
00  // 23 x42y91 CPE[3]
00  // 24 x42y91 CPE[4]
00  // 25 x42y91 CPE[5]
00  // 26 x42y91 CPE[6]
00  // 27 x42y91 CPE[7]
00  // 28 x42y91 CPE[8]
00  // 29 x42y91 CPE[9]
00  // 30 x42y92 CPE[0]
00  // 31 x42y92 CPE[1]
00  // 32 x42y92 CPE[2]
00  // 33 x42y92 CPE[3]
00  // 34 x42y92 CPE[4]
00  // 35 x42y92 CPE[5]
00  // 36 x42y92 CPE[6]
00  // 37 x42y92 CPE[7]
00  // 38 x42y92 CPE[8]
00  // 39 x42y92 CPE[9]
04  // 40 x41y91 INMUX plane 2,1
2D  // 41 x41y91 INMUX plane 4,3
3D  // 42 x41y91 INMUX plane 6,5
02  // 43 x41y91 INMUX plane 8,7
2D  // 44 x41y91 INMUX plane 10,9
08  // 45 x41y91 INMUX plane 12,11
3D  // 46 x41y92 INMUX plane 2,1
00  // 47 x41y92 INMUX plane 4,3
04  // 48 x41y92 INMUX plane 6,5
08  // 49 x41y92 INMUX plane 8,7
20  // 50 x41y92 INMUX plane 10,9
24  // 51 x41y92 INMUX plane 12,11
18  // 52 x42y91 INMUX plane 2,1
18  // 53 x42y91 INMUX plane 4,3
42  // 54 x42y91 INMUX plane 6,5
5B  // 55 x42y91 INMUX plane 8,7
4A  // 56 x42y91 INMUX plane 10,9
98  // 57 x42y91 INMUX plane 12,11
18  // 58 x42y92 INMUX plane 2,1
1D  // 59 x42y92 INMUX plane 4,3
4A  // 60 x42y92 INMUX plane 6,5
88  // 61 x42y92 INMUX plane 8,7
69  // 62 x42y92 INMUX plane 10,9
84  // 63 x42y92 INMUX plane 12,11
48  // 64 x42y92 SB_BIG plane 1
12  // 65 x42y92 SB_BIG plane 1
00  // 66 x42y92 SB_DRIVE plane 2,1
48  // 67 x42y92 SB_BIG plane 2
42  // 68 x42y92 SB_BIG plane 2
00  // 69 x42y92 SB_BIG plane 3
00  // 70 x42y92 SB_BIG plane 3
20  // 71 x42y92 SB_DRIVE plane 4,3
00  // 72 x42y92 SB_BIG plane 4
30  // 73 x42y92 SB_BIG plane 4
8B  // 74 x42y92 SB_BIG plane 5
46  // 75 x42y92 SB_BIG plane 5
00  // 76 x42y92 SB_DRIVE plane 6,5
00  // 77 x42y92 SB_BIG plane 6
26  // 78 x42y92 SB_BIG plane 6
00  // 79 x42y92 SB_BIG plane 7
50  // 80 x42y92 SB_BIG plane 7
00  // 81 x42y92 SB_DRIVE plane 8,7
00  // 82 x42y92 SB_BIG plane 8
40  // 83 x42y92 SB_BIG plane 8
00  // 84 x42y92 SB_BIG plane 9
70  // 85 x42y92 SB_BIG plane 9
00  // 86 x42y92 SB_DRIVE plane 10,9
00  // 87 x42y92 SB_BIG plane 10
30  // 88 x42y92 SB_BIG plane 10
00  // 89 x42y92 SB_BIG plane 11
20  // 90 x42y92 SB_BIG plane 11
00  // 91 x42y92 SB_DRIVE plane 12,11
00  // 92 x42y92 SB_BIG plane 12
00  // 93 x42y92 SB_BIG plane 12
88  // 94 x41y91 SB_SML plane 1
82  // 95 x41y91 SB_SML plane 2,1
2A  // 96 x41y91 SB_SML plane 2
00  // 97 x41y91 SB_SML plane 3
00  // 98 x41y91 SB_SML plane 4,3
00  // 99 x41y91 SB_SML plane 4
A1  // 100 x41y91 SB_SML plane 5
14  // 101 x41y91 SB_SML plane 6,5
2B  // 102 x41y91 SB_SML plane 6
00  // 103 x41y91 SB_SML plane 7
00  // 104 x41y91 SB_SML plane 8,7
04  // 105 x41y91 SB_SML plane 8
11  // 106 x41y91 SB_SML plane 9
24  // 107 x41y91 SB_SML plane 10,9
00  // 108 x41y91 SB_SML plane 10
00  // 109 x41y91 SB_SML plane 11
00  // 110 x41y91 SB_SML plane 12,11
13  // 111 x41y91 SB_SML plane 12
13 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x43y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7C47     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2E // y_sel: 91
E3 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7C4F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x43y91 CPE[0]  _a1466  C_MX2b////    
00  //  1 x43y91 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  //  2 x43y91 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  //  3 x43y91 CPE[3]      00_0000_00_0000_0003_000F difference
40  //  4 x43y91 CPE[4]
00  //  5 x43y91 CPE[5]
00  //  6 x43y91 CPE[6]
18  //  7 x43y91 CPE[7]
00  //  8 x43y91 CPE[8]
00  //  9 x43y91 CPE[9]
03  // 10 x43y92 CPE[0]  _a1460  C_MX2b////    
00  // 11 x43y92 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 12 x43y92 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 13 x43y92 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x43y92 CPE[4]
00  // 15 x43y92 CPE[5]
00  // 16 x43y92 CPE[6]
18  // 17 x43y92 CPE[7]
00  // 18 x43y92 CPE[8]
00  // 19 x43y92 CPE[9]
CA  // 20 x44y91 CPE[0]  _a1173  C_MX4b////    
00  // 21 x44y91 CPE[1]  80'h00_0018_00_0040_0ADD_00CA modified with path inversions
DD  // 22 x44y91 CPE[2]  80'h00_0018_00_0040_0AD0_00CA from netlist
0A  // 23 x44y91 CPE[3]      00_0000_00_0000_000D_0000 difference
40  // 24 x44y91 CPE[4]
00  // 25 x44y91 CPE[5]
00  // 26 x44y91 CPE[6]
18  // 27 x44y91 CPE[7]
00  // 28 x44y91 CPE[8]
00  // 29 x44y91 CPE[9]
35  // 30 x44y92 CPE[0]  _a1172  C_MX4b////    _a1642  C_////Bridge
00  // 31 x44y92 CPE[1]  80'h00_00B9_00_0040_0AEC_0035 modified with path inversions
EC  // 32 x44y92 CPE[2]  80'h00_00B9_00_0040_0AE0_00C5 from netlist
0A  // 33 x44y92 CPE[3]      00_0000_00_0000_000C_00F0 difference
40  // 34 x44y92 CPE[4]
00  // 35 x44y92 CPE[5]
00  // 36 x44y92 CPE[6]
B9  // 37 x44y92 CPE[7]
00  // 38 x44y92 CPE[8]
00  // 39 x44y92 CPE[9]
20  // 40 x43y91 INMUX plane 2,1
20  // 41 x43y91 INMUX plane 4,3
1D  // 42 x43y91 INMUX plane 6,5
18  // 43 x43y91 INMUX plane 8,7
08  // 44 x43y91 INMUX plane 10,9
08  // 45 x43y91 INMUX plane 12,11
20  // 46 x43y92 INMUX plane 2,1
00  // 47 x43y92 INMUX plane 4,3
25  // 48 x43y92 INMUX plane 6,5
00  // 49 x43y92 INMUX plane 8,7
00  // 50 x43y92 INMUX plane 10,9
00  // 51 x43y92 INMUX plane 12,11
09  // 52 x44y91 INMUX plane 2,1
21  // 53 x44y91 INMUX plane 4,3
05  // 54 x44y91 INMUX plane 6,5
2C  // 55 x44y91 INMUX plane 8,7
88  // 56 x44y91 INMUX plane 10,9
C1  // 57 x44y91 INMUX plane 12,11
21  // 58 x44y92 INMUX plane 2,1
20  // 59 x44y92 INMUX plane 4,3
3D  // 60 x44y92 INMUX plane 6,5
22  // 61 x44y92 INMUX plane 8,7
20  // 62 x44y92 INMUX plane 10,9
00  // 63 x44y92 INMUX plane 12,11
88  // 64 x43y91 SB_BIG plane 1
12  // 65 x43y91 SB_BIG plane 1
00  // 66 x43y91 SB_DRIVE plane 2,1
70  // 67 x43y91 SB_BIG plane 2
20  // 68 x43y91 SB_BIG plane 2
48  // 69 x43y91 SB_BIG plane 3
12  // 70 x43y91 SB_BIG plane 3
00  // 71 x43y91 SB_DRIVE plane 4,3
41  // 72 x43y91 SB_BIG plane 4
12  // 73 x43y91 SB_BIG plane 4
08  // 74 x43y91 SB_BIG plane 5
14  // 75 x43y91 SB_BIG plane 5
00  // 76 x43y91 SB_DRIVE plane 6,5
48  // 77 x43y91 SB_BIG plane 6
12  // 78 x43y91 SB_BIG plane 6
69  // 79 x43y91 SB_BIG plane 7
46  // 80 x43y91 SB_BIG plane 7
00  // 81 x43y91 SB_DRIVE plane 8,7
48  // 82 x43y91 SB_BIG plane 8
12  // 83 x43y91 SB_BIG plane 8
48  // 84 x43y91 SB_BIG plane 9
52  // 85 x43y91 SB_BIG plane 9
00  // 86 x43y91 SB_DRIVE plane 10,9
51  // 87 x43y91 SB_BIG plane 10
12  // 88 x43y91 SB_BIG plane 10
41  // 89 x43y91 SB_BIG plane 11
12  // 90 x43y91 SB_BIG plane 11
00  // 91 x43y91 SB_DRIVE plane 12,11
8E  // 92 x43y91 SB_BIG plane 12
20  // 93 x43y91 SB_BIG plane 12
A8  // 94 x44y92 SB_SML plane 1
82  // 95 x44y92 SB_SML plane 2,1
6A  // 96 x44y92 SB_SML plane 2
E8  // 97 x44y92 SB_SML plane 3
82  // 98 x44y92 SB_SML plane 4,3
28  // 99 x44y92 SB_SML plane 4
DC  // 100 x44y92 SB_SML plane 5
36  // 101 x44y92 SB_SML plane 6,5
6C  // 102 x44y92 SB_SML plane 6
A8  // 103 x44y92 SB_SML plane 7
82  // 104 x44y92 SB_SML plane 8,7
2A  // 105 x44y92 SB_SML plane 8
A8  // 106 x44y92 SB_SML plane 9
82  // 107 x44y92 SB_SML plane 10,9
2A  // 108 x44y92 SB_SML plane 10
A8  // 109 x44y92 SB_SML plane 11
84  // 110 x44y92 SB_SML plane 12,11
2A  // 111 x44y92 SB_SML plane 12
CC // -- CRC low byte
24 // -- CRC high byte


// Config Latches on x45y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7CC5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2E // y_sel: 91
3B // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7CCD
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
FF  //  0 x45y91 CPE[0]  _a449  C_AND////    
F4  //  1 x45y91 CPE[1]  80'h00_0018_00_0000_0C88_F4FF modified with path inversions
88  //  2 x45y91 CPE[2]  80'h00_0018_00_0000_0C88_F2FF from netlist
0C  //  3 x45y91 CPE[3]      00_0000_00_0000_0000_0600 difference
00  //  4 x45y91 CPE[4]
00  //  5 x45y91 CPE[5]
00  //  6 x45y91 CPE[6]
18  //  7 x45y91 CPE[7]
00  //  8 x45y91 CPE[8]
00  //  9 x45y91 CPE[9]
00  // 10 x45y92 CPE[0]
00  // 11 x45y92 CPE[1]
00  // 12 x45y92 CPE[2]
00  // 13 x45y92 CPE[3]
00  // 14 x45y92 CPE[4]
00  // 15 x45y92 CPE[5]
00  // 16 x45y92 CPE[6]
00  // 17 x45y92 CPE[7]
00  // 18 x45y92 CPE[8]
00  // 19 x45y92 CPE[9]
CC  // 20 x46y91 CPE[0]  _a1164  C_MX4b////    
00  // 21 x46y91 CPE[1]  80'h00_0018_00_0040_0A66_00CC modified with path inversions
66  // 22 x46y91 CPE[2]  80'h00_0018_00_0040_0A60_003C from netlist
0A  // 23 x46y91 CPE[3]      00_0000_00_0000_0006_00F0 difference
40  // 24 x46y91 CPE[4]
00  // 25 x46y91 CPE[5]
00  // 26 x46y91 CPE[6]
18  // 27 x46y91 CPE[7]
00  // 28 x46y91 CPE[8]
00  // 29 x46y91 CPE[9]
FC  // 30 x46y92 CPE[0]  _a382  C_MX2b////    
00  // 31 x46y92 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 32 x46y92 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 33 x46y92 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x46y92 CPE[4]
00  // 35 x46y92 CPE[5]
00  // 36 x46y92 CPE[6]
18  // 37 x46y92 CPE[7]
00  // 38 x46y92 CPE[8]
00  // 39 x46y92 CPE[9]
08  // 40 x45y91 INMUX plane 2,1
08  // 41 x45y91 INMUX plane 4,3
0C  // 42 x45y91 INMUX plane 6,5
20  // 43 x45y91 INMUX plane 8,7
00  // 44 x45y91 INMUX plane 10,9
09  // 45 x45y91 INMUX plane 12,11
00  // 46 x45y92 INMUX plane 2,1
04  // 47 x45y92 INMUX plane 4,3
0D  // 48 x45y92 INMUX plane 6,5
28  // 49 x45y92 INMUX plane 8,7
00  // 50 x45y92 INMUX plane 10,9
20  // 51 x45y92 INMUX plane 12,11
20  // 52 x46y91 INMUX plane 2,1
08  // 53 x46y91 INMUX plane 4,3
09  // 54 x46y91 INMUX plane 6,5
45  // 55 x46y91 INMUX plane 8,7
20  // 56 x46y91 INMUX plane 10,9
40  // 57 x46y91 INMUX plane 12,11
10  // 58 x46y92 INMUX plane 2,1
00  // 59 x46y92 INMUX plane 4,3
10  // 60 x46y92 INMUX plane 6,5
61  // 61 x46y92 INMUX plane 8,7
00  // 62 x46y92 INMUX plane 10,9
C0  // 63 x46y92 INMUX plane 12,11
48  // 64 x46y92 SB_BIG plane 1
12  // 65 x46y92 SB_BIG plane 1
00  // 66 x46y92 SB_DRIVE plane 2,1
00  // 67 x46y92 SB_BIG plane 2
00  // 68 x46y92 SB_BIG plane 2
48  // 69 x46y92 SB_BIG plane 3
12  // 70 x46y92 SB_BIG plane 3
00  // 71 x46y92 SB_DRIVE plane 4,3
48  // 72 x46y92 SB_BIG plane 4
12  // 73 x46y92 SB_BIG plane 4
59  // 74 x46y92 SB_BIG plane 5
12  // 75 x46y92 SB_BIG plane 5
00  // 76 x46y92 SB_DRIVE plane 6,5
00  // 77 x46y92 SB_BIG plane 6
00  // 78 x46y92 SB_BIG plane 6
D3  // 79 x46y92 SB_BIG plane 7
42  // 80 x46y92 SB_BIG plane 7
00  // 81 x46y92 SB_DRIVE plane 8,7
48  // 82 x46y92 SB_BIG plane 8
12  // 83 x46y92 SB_BIG plane 8
03  // 84 x46y92 SB_BIG plane 9
60  // 85 x46y92 SB_BIG plane 9
00  // 86 x46y92 SB_DRIVE plane 10,9
0B  // 87 x46y92 SB_BIG plane 10
30  // 88 x46y92 SB_BIG plane 10
00  // 89 x46y92 SB_BIG plane 11
00  // 90 x46y92 SB_BIG plane 11
00  // 91 x46y92 SB_DRIVE plane 12,11
00  // 92 x46y92 SB_BIG plane 12
00  // 93 x46y92 SB_BIG plane 12
36  // 94 x45y91 SB_SML plane 1
07  // 95 x45y91 SB_SML plane 2,1
00  // 96 x45y91 SB_SML plane 2
A8  // 97 x45y91 SB_SML plane 3
02  // 98 x45y91 SB_SML plane 4,3
53  // 99 x45y91 SB_SML plane 4
39  // 100 x45y91 SB_SML plane 5
02  // 101 x45y91 SB_SML plane 6,5
40  // 102 x45y91 SB_SML plane 6
A1  // 103 x45y91 SB_SML plane 7
82  // 104 x45y91 SB_SML plane 8,7
2A  // 105 x45y91 SB_SML plane 8
00  // 106 x45y91 SB_SML plane 9
00  // 107 x45y91 SB_SML plane 10,9
00  // 108 x45y91 SB_SML plane 10
22  // 109 x45y91 SB_SML plane 11
01  // 110 x45y91 SB_SML plane 12,11
42 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x47y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7D42     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2E // y_sel: 91
F3 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7D4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x47y91 CPE[0]  _a486  C_MX2b////    
00  //  1 x47y91 CPE[1]  80'h00_0018_00_0040_0A30_0003 modified with path inversions
30  //  2 x47y91 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  //  3 x47y91 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x47y91 CPE[4]
00  //  5 x47y91 CPE[5]
00  //  6 x47y91 CPE[6]
18  //  7 x47y91 CPE[7]
00  //  8 x47y91 CPE[8]
00  //  9 x47y91 CPE[9]
0C  // 10 x47y92 CPE[0]  _a452  C_MX2b////    _a1646  C_////Bridge
00  // 11 x47y92 CPE[1]  80'h00_00BB_00_0040_0A31_000C modified with path inversions
31  // 12 x47y92 CPE[2]  80'h00_00BB_00_0040_0A33_000C from netlist
0A  // 13 x47y92 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 14 x47y92 CPE[4]
00  // 15 x47y92 CPE[5]
00  // 16 x47y92 CPE[6]
BB  // 17 x47y92 CPE[7]
00  // 18 x47y92 CPE[8]
00  // 19 x47y92 CPE[9]
FC  // 20 x48y91 CPE[0]  _a478  C_MX2b////    
00  // 21 x48y91 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 22 x48y91 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x48y91 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 24 x48y91 CPE[4]
00  // 25 x48y91 CPE[5]
00  // 26 x48y91 CPE[6]
18  // 27 x48y91 CPE[7]
00  // 28 x48y91 CPE[8]
00  // 29 x48y91 CPE[9]
3A  // 30 x48y92 CPE[0]  _a1177  C_MX4b////    
00  // 31 x48y92 CPE[1]  80'h00_0018_00_0040_0AF1_003A modified with path inversions
F1  // 32 x48y92 CPE[2]  80'h00_0018_00_0040_0AF0_003A from netlist
0A  // 33 x48y92 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x48y92 CPE[4]
00  // 35 x48y92 CPE[5]
00  // 36 x48y92 CPE[6]
18  // 37 x48y92 CPE[7]
00  // 38 x48y92 CPE[8]
00  // 39 x48y92 CPE[9]
2C  // 40 x47y91 INMUX plane 2,1
08  // 41 x47y91 INMUX plane 4,3
38  // 42 x47y91 INMUX plane 6,5
01  // 43 x47y91 INMUX plane 8,7
18  // 44 x47y91 INMUX plane 10,9
28  // 45 x47y91 INMUX plane 12,11
28  // 46 x47y92 INMUX plane 2,1
28  // 47 x47y92 INMUX plane 4,3
3D  // 48 x47y92 INMUX plane 6,5
02  // 49 x47y92 INMUX plane 8,7
20  // 50 x47y92 INMUX plane 10,9
00  // 51 x47y92 INMUX plane 12,11
18  // 52 x48y91 INMUX plane 2,1
00  // 53 x48y91 INMUX plane 4,3
00  // 54 x48y91 INMUX plane 6,5
7F  // 55 x48y91 INMUX plane 8,7
80  // 56 x48y91 INMUX plane 10,9
20  // 57 x48y91 INMUX plane 12,11
1C  // 58 x48y92 INMUX plane 2,1
28  // 59 x48y92 INMUX plane 4,3
38  // 60 x48y92 INMUX plane 6,5
0D  // 61 x48y92 INMUX plane 8,7
00  // 62 x48y92 INMUX plane 10,9
10  // 63 x48y92 INMUX plane 12,11
48  // 64 x47y91 SB_BIG plane 1
12  // 65 x47y91 SB_BIG plane 1
00  // 66 x47y91 SB_DRIVE plane 2,1
48  // 67 x47y91 SB_BIG plane 2
32  // 68 x47y91 SB_BIG plane 2
48  // 69 x47y91 SB_BIG plane 3
32  // 70 x47y91 SB_BIG plane 3
00  // 71 x47y91 SB_DRIVE plane 4,3
48  // 72 x47y91 SB_BIG plane 4
12  // 73 x47y91 SB_BIG plane 4
48  // 74 x47y91 SB_BIG plane 5
12  // 75 x47y91 SB_BIG plane 5
00  // 76 x47y91 SB_DRIVE plane 6,5
48  // 77 x47y91 SB_BIG plane 6
12  // 78 x47y91 SB_BIG plane 6
90  // 79 x47y91 SB_BIG plane 7
24  // 80 x47y91 SB_BIG plane 7
00  // 81 x47y91 SB_DRIVE plane 8,7
48  // 82 x47y91 SB_BIG plane 8
12  // 83 x47y91 SB_BIG plane 8
48  // 84 x47y91 SB_BIG plane 9
62  // 85 x47y91 SB_BIG plane 9
00  // 86 x47y91 SB_DRIVE plane 10,9
08  // 87 x47y91 SB_BIG plane 10
12  // 88 x47y91 SB_BIG plane 10
59  // 89 x47y91 SB_BIG plane 11
10  // 90 x47y91 SB_BIG plane 11
00  // 91 x47y91 SB_DRIVE plane 12,11
48  // 92 x47y91 SB_BIG plane 12
12  // 93 x47y91 SB_BIG plane 12
C2  // 94 x48y92 SB_SML plane 1
82  // 95 x48y92 SB_SML plane 2,1
62  // 96 x48y92 SB_SML plane 2
71  // 97 x48y92 SB_SML plane 3
85  // 98 x48y92 SB_SML plane 4,3
2A  // 99 x48y92 SB_SML plane 4
A8  // 100 x48y92 SB_SML plane 5
B2  // 101 x48y92 SB_SML plane 6,5
74  // 102 x48y92 SB_SML plane 6
A8  // 103 x48y92 SB_SML plane 7
83  // 104 x48y92 SB_SML plane 8,7
48  // 105 x48y92 SB_SML plane 8
A8  // 106 x48y92 SB_SML plane 9
82  // 107 x48y92 SB_SML plane 10,9
2A  // 108 x48y92 SB_SML plane 10
A8  // 109 x48y92 SB_SML plane 11
82  // 110 x48y92 SB_SML plane 12,11
2A  // 111 x48y92 SB_SML plane 12
19 // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x49y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7DC0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2E // y_sel: 91
2B // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7DC8
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F3  //  0 x49y91 CPE[0]  _a482  C_MX2b////    
00  //  1 x49y91 CPE[1]  80'h00_0018_00_0040_0ACC_00F3 modified with path inversions
CC  //  2 x49y91 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x49y91 CPE[3]
40  //  4 x49y91 CPE[4]
00  //  5 x49y91 CPE[5]
00  //  6 x49y91 CPE[6]
18  //  7 x49y91 CPE[7]
00  //  8 x49y91 CPE[8]
00  //  9 x49y91 CPE[9]
00  // 10 x49y92 CPE[0]
00  // 11 x49y92 CPE[1]
00  // 12 x49y92 CPE[2]
00  // 13 x49y92 CPE[3]
00  // 14 x49y92 CPE[4]
00  // 15 x49y92 CPE[5]
00  // 16 x49y92 CPE[6]
00  // 17 x49y92 CPE[7]
00  // 18 x49y92 CPE[8]
00  // 19 x49y92 CPE[9]
5C  // 20 x50y91 CPE[0]  _a483  C_AND////    _a379  C_///AND/D
F2  // 21 x50y91 CPE[1]  80'h00_CE18_80_0000_0C88_F25C modified with path inversions
88  // 22 x50y91 CPE[2]  80'h00_FE18_80_0000_0C88_F2AC from netlist
0C  // 23 x50y91 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 24 x50y91 CPE[4]
00  // 25 x50y91 CPE[5]
80  // 26 x50y91 CPE[6]
18  // 27 x50y91 CPE[7]
CE  // 28 x50y91 CPE[8]
00  // 29 x50y91 CPE[9]
03  // 30 x50y92 CPE[0]  _a380  C_MX2b////    
00  // 31 x50y92 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 32 x50y92 CPE[2]  80'h00_0018_00_0040_0A31_000C from netlist
0A  // 33 x50y92 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 34 x50y92 CPE[4]
00  // 35 x50y92 CPE[5]
00  // 36 x50y92 CPE[6]
18  // 37 x50y92 CPE[7]
DF // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x51y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7DF4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2E // y_sel: 91
43 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7DFC
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
50  //  0 x51y91 CPE[0]  net1 = net2: _a699  C_ADDF2///ADDF2/
05  //  1 x51y91 CPE[1]  80'h00_0078_00_0020_0C66_0550 modified with path inversions
66  //  2 x51y91 CPE[2]  80'h00_0078_00_0020_0C66_0AA0 from netlist
0C  //  3 x51y91 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  //  4 x51y91 CPE[4]
00  //  5 x51y91 CPE[5]
00  //  6 x51y91 CPE[6]
78  //  7 x51y91 CPE[7]
00  //  8 x51y91 CPE[8]
00  //  9 x51y91 CPE[9]
C0  // 10 x51y92 CPE[0]  _a701  C_ADDF////    
00  // 11 x51y92 CPE[1]  80'h00_0018_00_0010_0666_00C0 modified with path inversions
66  // 12 x51y92 CPE[2]  80'h00_0018_00_0010_0666_00C0 from netlist
06  // 13 x51y92 CPE[3]
10  // 14 x51y92 CPE[4]
00  // 15 x51y92 CPE[5]
00  // 16 x51y92 CPE[6]
18  // 17 x51y92 CPE[7]
00  // 18 x51y92 CPE[8]
00  // 19 x51y92 CPE[9]
00  // 20 x52y91 CPE[0]
00  // 21 x52y91 CPE[1]
00  // 22 x52y91 CPE[2]
00  // 23 x52y91 CPE[3]
00  // 24 x52y91 CPE[4]
00  // 25 x52y91 CPE[5]
00  // 26 x52y91 CPE[6]
00  // 27 x52y91 CPE[7]
00  // 28 x52y91 CPE[8]
00  // 29 x52y91 CPE[9]
00  // 30 x52y92 CPE[0]
00  // 31 x52y92 CPE[1]
00  // 32 x52y92 CPE[2]
00  // 33 x52y92 CPE[3]
00  // 34 x52y92 CPE[4]
00  // 35 x52y92 CPE[5]
00  // 36 x52y92 CPE[6]
00  // 37 x52y92 CPE[7]
00  // 38 x52y92 CPE[8]
00  // 39 x52y92 CPE[9]
1D  // 40 x51y91 INMUX plane 2,1
06  // 41 x51y91 INMUX plane 4,3
06  // 42 x51y91 INMUX plane 6,5
05  // 43 x51y91 INMUX plane 8,7
18  // 44 x51y91 INMUX plane 10,9
00  // 45 x51y91 INMUX plane 12,11
19  // 46 x51y92 INMUX plane 2,1
30  // 47 x51y92 INMUX plane 4,3
00  // 48 x51y92 INMUX plane 6,5
21  // 49 x51y92 INMUX plane 8,7
00  // 50 x51y92 INMUX plane 10,9
00  // 51 x51y92 INMUX plane 12,11
28  // 52 x52y91 INMUX plane 2,1
00  // 53 x52y91 INMUX plane 4,3
40  // 54 x52y91 INMUX plane 6,5
80  // 55 x52y91 INMUX plane 8,7
40  // 56 x52y91 INMUX plane 10,9
80  // 57 x52y91 INMUX plane 12,11
01  // 58 x52y92 INMUX plane 2,1
00  // 59 x52y92 INMUX plane 4,3
40  // 60 x52y92 INMUX plane 6,5
83  // 61 x52y92 INMUX plane 8,7
40  // 62 x52y92 INMUX plane 10,9
80  // 63 x52y92 INMUX plane 12,11
48  // 64 x51y91 SB_BIG plane 1
12  // 65 x51y91 SB_BIG plane 1
00  // 66 x51y91 SB_DRIVE plane 2,1
48  // 67 x51y91 SB_BIG plane 2
12  // 68 x51y91 SB_BIG plane 2
00  // 69 x51y91 SB_BIG plane 3
00  // 70 x51y91 SB_BIG plane 3
00  // 71 x51y91 SB_DRIVE plane 4,3
00  // 72 x51y91 SB_BIG plane 4
00  // 73 x51y91 SB_BIG plane 4
08  // 74 x51y91 SB_BIG plane 5
12  // 75 x51y91 SB_BIG plane 5
00  // 76 x51y91 SB_DRIVE plane 6,5
48  // 77 x51y91 SB_BIG plane 6
12  // 78 x51y91 SB_BIG plane 6
C0  // 79 x51y91 SB_BIG plane 7
00  // 80 x51y91 SB_BIG plane 7
00  // 81 x51y91 SB_DRIVE plane 8,7
00  // 82 x51y91 SB_BIG plane 8
00  // 83 x51y91 SB_BIG plane 8
00  // 84 x51y91 SB_BIG plane 9
00  // 85 x51y91 SB_BIG plane 9
00  // 86 x51y91 SB_DRIVE plane 10,9
00  // 87 x51y91 SB_BIG plane 10
00  // 88 x51y91 SB_BIG plane 10
00  // 89 x51y91 SB_BIG plane 11
00  // 90 x51y91 SB_BIG plane 11
00  // 91 x51y91 SB_DRIVE plane 12,11
00  // 92 x51y91 SB_BIG plane 12
00  // 93 x51y91 SB_BIG plane 12
A8  // 94 x52y92 SB_SML plane 1
82  // 95 x52y92 SB_SML plane 2,1
2A  // 96 x52y92 SB_SML plane 2
00  // 97 x52y92 SB_SML plane 3
00  // 98 x52y92 SB_SML plane 4,3
00  // 99 x52y92 SB_SML plane 4
88  // 100 x52y92 SB_SML plane 5
82  // 101 x52y92 SB_SML plane 6,5
0A  // 102 x52y92 SB_SML plane 6
83  // 103 x52y92 SB_SML plane 7
06  // 104 x52y92 SB_SML plane 8,7
00  // 105 x52y92 SB_SML plane 8
00  // 106 x52y92 SB_SML plane 9
00  // 107 x52y92 SB_SML plane 10,9
00  // 108 x52y92 SB_SML plane 10
00  // 109 x52y92 SB_SML plane 11
04  // 110 x52y92 SB_SML plane 12,11
6B // -- CRC low byte
C3 // -- CRC high byte


// Config Latches on x21y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7E71     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2F // y_sel: 93
83 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7E79
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FC  //  0 x21y93 CPE[0]  _a1417  C_MX2b////    
00  //  1 x21y93 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  //  2 x21y93 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  //  3 x21y93 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x21y93 CPE[4]
00  //  5 x21y93 CPE[5]
00  //  6 x21y93 CPE[6]
18  //  7 x21y93 CPE[7]
00  //  8 x21y93 CPE[8]
00  //  9 x21y93 CPE[9]
00  // 10 x21y94 CPE[0]  _a1302  C_OR////    
53  // 11 x21y94 CPE[1]  80'h00_0018_00_0000_0CEE_5300 modified with path inversions
EE  // 12 x21y94 CPE[2]  80'h00_0018_00_0000_0CEE_5300 from netlist
0C  // 13 x21y94 CPE[3]
00  // 14 x21y94 CPE[4]
00  // 15 x21y94 CPE[5]
00  // 16 x21y94 CPE[6]
18  // 17 x21y94 CPE[7]
00  // 18 x21y94 CPE[8]
00  // 19 x21y94 CPE[9]
50  // 20 x22y93 CPE[0]  net1 = net2: _a768  C_ADDF2///ADDF2/
05  // 21 x22y93 CPE[1]  80'h00_0078_00_0020_0C66_0550 modified with path inversions
66  // 22 x22y93 CPE[2]  80'h00_0078_00_0020_0C66_0AA0 from netlist
0C  // 23 x22y93 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  // 24 x22y93 CPE[4]
00  // 25 x22y93 CPE[5]
00  // 26 x22y93 CPE[6]
78  // 27 x22y93 CPE[7]
00  // 28 x22y93 CPE[8]
00  // 29 x22y93 CPE[9]
50  // 30 x22y94 CPE[0]  net1 = net2: _a770  C_ADDF2///ADDF2/
0C  // 31 x22y94 CPE[1]  80'h00_0078_00_0020_0C66_0C50 modified with path inversions
66  // 32 x22y94 CPE[2]  80'h00_0078_00_0020_0C66_0CA0 from netlist
0C  // 33 x22y94 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 34 x22y94 CPE[4]
00  // 35 x22y94 CPE[5]
00  // 36 x22y94 CPE[6]
78  // 37 x22y94 CPE[7]
00  // 38 x22y94 CPE[8]
00  // 39 x22y94 CPE[9]
2A  // 40 x21y93 INMUX plane 2,1
00  // 41 x21y93 INMUX plane 4,3
00  // 42 x21y93 INMUX plane 6,5
3D  // 43 x21y93 INMUX plane 8,7
00  // 44 x21y93 INMUX plane 10,9
28  // 45 x21y93 INMUX plane 12,11
28  // 46 x21y94 INMUX plane 2,1
00  // 47 x21y94 INMUX plane 4,3
30  // 48 x21y94 INMUX plane 6,5
03  // 49 x21y94 INMUX plane 8,7
00  // 50 x21y94 INMUX plane 10,9
00  // 51 x21y94 INMUX plane 12,11
00  // 52 x22y93 INMUX plane 2,1
05  // 53 x22y93 INMUX plane 4,3
04  // 54 x22y93 INMUX plane 6,5
02  // 55 x22y93 INMUX plane 8,7
00  // 56 x22y93 INMUX plane 10,9
00  // 57 x22y93 INMUX plane 12,11
2C  // 58 x22y94 INMUX plane 2,1
07  // 59 x22y94 INMUX plane 4,3
28  // 60 x22y94 INMUX plane 6,5
01  // 61 x22y94 INMUX plane 8,7
00  // 62 x22y94 INMUX plane 10,9
15  // 63 x22y94 INMUX plane 12,11
08  // 64 x21y93 SB_BIG plane 1
13  // 65 x21y93 SB_BIG plane 1
00  // 66 x21y93 SB_DRIVE plane 2,1
11  // 67 x21y93 SB_BIG plane 2
24  // 68 x21y93 SB_BIG plane 2
48  // 69 x21y93 SB_BIG plane 3
12  // 70 x21y93 SB_BIG plane 3
00  // 71 x21y93 SB_DRIVE plane 4,3
48  // 72 x21y93 SB_BIG plane 4
12  // 73 x21y93 SB_BIG plane 4
41  // 74 x21y93 SB_BIG plane 5
12  // 75 x21y93 SB_BIG plane 5
00  // 76 x21y93 SB_DRIVE plane 6,5
48  // 77 x21y93 SB_BIG plane 6
12  // 78 x21y93 SB_BIG plane 6
41  // 79 x21y93 SB_BIG plane 7
12  // 80 x21y93 SB_BIG plane 7
01  // 81 x21y93 SB_DRIVE plane 8,7
48  // 82 x21y93 SB_BIG plane 8
02  // 83 x21y93 SB_BIG plane 8
48  // 84 x21y93 SB_BIG plane 9
12  // 85 x21y93 SB_BIG plane 9
00  // 86 x21y93 SB_DRIVE plane 10,9
48  // 87 x21y93 SB_BIG plane 10
12  // 88 x21y93 SB_BIG plane 10
48  // 89 x21y93 SB_BIG plane 11
12  // 90 x21y93 SB_BIG plane 11
00  // 91 x21y93 SB_DRIVE plane 12,11
48  // 92 x21y93 SB_BIG plane 12
12  // 93 x21y93 SB_BIG plane 12
A8  // 94 x22y94 SB_SML plane 1
E2  // 95 x22y94 SB_SML plane 2,1
54  // 96 x22y94 SB_SML plane 2
A8  // 97 x22y94 SB_SML plane 3
82  // 98 x22y94 SB_SML plane 4,3
2A  // 99 x22y94 SB_SML plane 4
A8  // 100 x22y94 SB_SML plane 5
82  // 101 x22y94 SB_SML plane 6,5
2A  // 102 x22y94 SB_SML plane 6
64  // 103 x22y94 SB_SML plane 7
83  // 104 x22y94 SB_SML plane 8,7
0A  // 105 x22y94 SB_SML plane 8
A8  // 106 x22y94 SB_SML plane 9
82  // 107 x22y94 SB_SML plane 10,9
2A  // 108 x22y94 SB_SML plane 10
A8  // 109 x22y94 SB_SML plane 11
82  // 110 x22y94 SB_SML plane 12,11
2A  // 111 x22y94 SB_SML plane 12
A7 // -- CRC low byte
46 // -- CRC high byte


// Config Latches on x23y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7EEF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
2F // y_sel: 93
8B // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7EF7
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
11  //  0 x23y93 CPE[0]  _a125  C_///AND/
FF  //  1 x23y93 CPE[1]  80'h00_0060_00_0000_0C08_FF11 modified with path inversions
08  //  2 x23y93 CPE[2]  80'h00_0060_00_0000_0C08_FF14 from netlist
0C  //  3 x23y93 CPE[3]      00_0000_00_0000_0000_0005 difference
00  //  4 x23y93 CPE[4]
00  //  5 x23y93 CPE[5]
00  //  6 x23y93 CPE[6]
60  //  7 x23y93 CPE[7]
00  //  8 x23y93 CPE[8]
00  //  9 x23y93 CPE[9]
00  // 10 x23y94 CPE[0]
00  // 11 x23y94 CPE[1]
00  // 12 x23y94 CPE[2]
00  // 13 x23y94 CPE[3]
00  // 14 x23y94 CPE[4]
00  // 15 x23y94 CPE[5]
00  // 16 x23y94 CPE[6]
00  // 17 x23y94 CPE[7]
00  // 18 x23y94 CPE[8]
00  // 19 x23y94 CPE[9]
00  // 20 x24y93 CPE[0]
00  // 21 x24y93 CPE[1]
00  // 22 x24y93 CPE[2]
00  // 23 x24y93 CPE[3]
00  // 24 x24y93 CPE[4]
00  // 25 x24y93 CPE[5]
00  // 26 x24y93 CPE[6]
00  // 27 x24y93 CPE[7]
00  // 28 x24y93 CPE[8]
00  // 29 x24y93 CPE[9]
30  // 30 x24y94 CPE[0]  _a259  C_MX2b////    
00  // 31 x24y94 CPE[1]  80'h00_0018_00_0040_0A51_0030 modified with path inversions
51  // 32 x24y94 CPE[2]  80'h00_0018_00_0040_0A55_00C0 from netlist
0A  // 33 x24y94 CPE[3]      00_0000_00_0000_0004_00F0 difference
40  // 34 x24y94 CPE[4]
00  // 35 x24y94 CPE[5]
00  // 36 x24y94 CPE[6]
18  // 37 x24y94 CPE[7]
00  // 38 x24y94 CPE[8]
00  // 39 x24y94 CPE[9]
36  // 40 x23y93 INMUX plane 2,1
15  // 41 x23y93 INMUX plane 4,3
22  // 42 x23y93 INMUX plane 6,5
19  // 43 x23y93 INMUX plane 8,7
00  // 44 x23y93 INMUX plane 10,9
08  // 45 x23y93 INMUX plane 12,11
08  // 46 x23y94 INMUX plane 2,1
05  // 47 x23y94 INMUX plane 4,3
00  // 48 x23y94 INMUX plane 6,5
03  // 49 x23y94 INMUX plane 8,7
00  // 50 x23y94 INMUX plane 10,9
00  // 51 x23y94 INMUX plane 12,11
20  // 52 x24y93 INMUX plane 2,1
01  // 53 x24y93 INMUX plane 4,3
44  // 54 x24y93 INMUX plane 6,5
00  // 55 x24y93 INMUX plane 8,7
40  // 56 x24y93 INMUX plane 10,9
18  // 57 x24y93 INMUX plane 12,11
02  // 58 x24y94 INMUX plane 2,1
3D  // 59 x24y94 INMUX plane 4,3
46  // 60 x24y94 INMUX plane 6,5
07  // 61 x24y94 INMUX plane 8,7
40  // 62 x24y94 INMUX plane 10,9
25  // 63 x24y94 INMUX plane 12,11
48  // 64 x24y94 SB_BIG plane 1
12  // 65 x24y94 SB_BIG plane 1
80  // 66 x24y94 SB_DRIVE plane 2,1
C0  // 67 x24y94 SB_BIG plane 2
00  // 68 x24y94 SB_BIG plane 2
00  // 69 x24y94 SB_BIG plane 3
01  // 70 x24y94 SB_BIG plane 3
00  // 71 x24y94 SB_DRIVE plane 4,3
48  // 72 x24y94 SB_BIG plane 4
12  // 73 x24y94 SB_BIG plane 4
41  // 74 x24y94 SB_BIG plane 5
12  // 75 x24y94 SB_BIG plane 5
00  // 76 x24y94 SB_DRIVE plane 6,5
00  // 77 x24y94 SB_BIG plane 6
00  // 78 x24y94 SB_BIG plane 6
11  // 79 x24y94 SB_BIG plane 7
00  // 80 x24y94 SB_BIG plane 7
00  // 81 x24y94 SB_DRIVE plane 8,7
48  // 82 x24y94 SB_BIG plane 8
12  // 83 x24y94 SB_BIG plane 8
29  // 84 x24y94 SB_BIG plane 9
00  // 85 x24y94 SB_BIG plane 9
00  // 86 x24y94 SB_DRIVE plane 10,9
00  // 87 x24y94 SB_BIG plane 10
00  // 88 x24y94 SB_BIG plane 10
80  // 89 x24y94 SB_BIG plane 11
00  // 90 x24y94 SB_BIG plane 11
00  // 91 x24y94 SB_DRIVE plane 12,11
03  // 92 x24y94 SB_BIG plane 12
22  // 93 x24y94 SB_BIG plane 12
D3  // 94 x23y93 SB_SML plane 1
04  // 95 x23y93 SB_SML plane 2,1
00  // 96 x23y93 SB_SML plane 2
00  // 97 x23y93 SB_SML plane 3
80  // 98 x23y93 SB_SML plane 4,3
28  // 99 x23y93 SB_SML plane 4
30  // 100 x23y93 SB_SML plane 5
04  // 101 x23y93 SB_SML plane 6,5
04  // 102 x23y93 SB_SML plane 6
00  // 103 x23y93 SB_SML plane 7
80  // 104 x23y93 SB_SML plane 8,7
4A  // 105 x23y93 SB_SML plane 8
FD // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x25y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7F67     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
2F // y_sel: 93
53 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7F6F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
42  //  0 x25y93 CPE[0]  _a56  C_AND////    
48  //  1 x25y93 CPE[1]  80'h00_0018_00_0000_0888_4842 modified with path inversions
88  //  2 x25y93 CPE[2]  80'h00_0018_00_0000_0888_4841 from netlist
08  //  3 x25y93 CPE[3]      00_0000_00_0000_0000_0003 difference
00  //  4 x25y93 CPE[4]
00  //  5 x25y93 CPE[5]
00  //  6 x25y93 CPE[6]
18  //  7 x25y93 CPE[7]
00  //  8 x25y93 CPE[8]
00  //  9 x25y93 CPE[9]
A3  // 10 x25y94 CPE[0]  _a1126  C_MX4b////    
00  // 11 x25y94 CPE[1]  80'h00_0018_00_0040_0AF1_00A3 modified with path inversions
F1  // 12 x25y94 CPE[2]  80'h00_0018_00_0040_0AF0_0053 from netlist
0A  // 13 x25y94 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  // 14 x25y94 CPE[4]
00  // 15 x25y94 CPE[5]
00  // 16 x25y94 CPE[6]
18  // 17 x25y94 CPE[7]
00  // 18 x25y94 CPE[8]
00  // 19 x25y94 CPE[9]
2A  // 20 x26y93 CPE[0]  _a1219  C_AND////    
44  // 21 x26y93 CPE[1]  80'h00_0018_00_0000_0888_442A modified with path inversions
88  // 22 x26y93 CPE[2]  80'h00_0018_00_0000_0888_4245 from netlist
08  // 23 x26y93 CPE[3]      00_0000_00_0000_0000_066F difference
00  // 24 x26y93 CPE[4]
00  // 25 x26y93 CPE[5]
00  // 26 x26y93 CPE[6]
18  // 27 x26y93 CPE[7]
00  // 28 x26y93 CPE[8]
00  // 29 x26y93 CPE[9]
3F  // 30 x26y94 CPE[0]  _a164  C_MX2b/D///    
00  // 31 x26y94 CPE[1]  80'h00_FE00_00_0040_0AA2_003F modified with path inversions
A2  // 32 x26y94 CPE[2]  80'h00_FE00_00_0040_0AA0_00CF from netlist
0A  // 33 x26y94 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 34 x26y94 CPE[4]
00  // 35 x26y94 CPE[5]
00  // 36 x26y94 CPE[6]
00  // 37 x26y94 CPE[7]
FE  // 38 x26y94 CPE[8]
00  // 39 x26y94 CPE[9]
3D  // 40 x25y93 INMUX plane 2,1
21  // 41 x25y93 INMUX plane 4,3
15  // 42 x25y93 INMUX plane 6,5
1F  // 43 x25y93 INMUX plane 8,7
28  // 44 x25y93 INMUX plane 10,9
05  // 45 x25y93 INMUX plane 12,11
20  // 46 x25y94 INMUX plane 2,1
0C  // 47 x25y94 INMUX plane 4,3
2C  // 48 x25y94 INMUX plane 6,5
39  // 49 x25y94 INMUX plane 8,7
01  // 50 x25y94 INMUX plane 10,9
08  // 51 x25y94 INMUX plane 12,11
03  // 52 x26y93 INMUX plane 2,1
21  // 53 x26y93 INMUX plane 4,3
39  // 54 x26y93 INMUX plane 6,5
3F  // 55 x26y93 INMUX plane 8,7
8D  // 56 x26y93 INMUX plane 10,9
25  // 57 x26y93 INMUX plane 12,11
0B  // 58 x26y94 INMUX plane 2,1
28  // 59 x26y94 INMUX plane 4,3
31  // 60 x26y94 INMUX plane 6,5
29  // 61 x26y94 INMUX plane 8,7
08  // 62 x26y94 INMUX plane 10,9
C1  // 63 x26y94 INMUX plane 12,11
48  // 64 x25y93 SB_BIG plane 1
12  // 65 x25y93 SB_BIG plane 1
00  // 66 x25y93 SB_DRIVE plane 2,1
48  // 67 x25y93 SB_BIG plane 2
12  // 68 x25y93 SB_BIG plane 2
48  // 69 x25y93 SB_BIG plane 3
12  // 70 x25y93 SB_BIG plane 3
20  // 71 x25y93 SB_DRIVE plane 4,3
01  // 72 x25y93 SB_BIG plane 4
20  // 73 x25y93 SB_BIG plane 4
08  // 74 x25y93 SB_BIG plane 5
14  // 75 x25y93 SB_BIG plane 5
02  // 76 x25y93 SB_DRIVE plane 6,5
48  // 77 x25y93 SB_BIG plane 6
12  // 78 x25y93 SB_BIG plane 6
C8  // 79 x25y93 SB_BIG plane 7
12  // 80 x25y93 SB_BIG plane 7
00  // 81 x25y93 SB_DRIVE plane 8,7
48  // 82 x25y93 SB_BIG plane 8
12  // 83 x25y93 SB_BIG plane 8
69  // 84 x25y93 SB_BIG plane 9
12  // 85 x25y93 SB_BIG plane 9
00  // 86 x25y93 SB_DRIVE plane 10,9
48  // 87 x25y93 SB_BIG plane 10
12  // 88 x25y93 SB_BIG plane 10
41  // 89 x25y93 SB_BIG plane 11
12  // 90 x25y93 SB_BIG plane 11
00  // 91 x25y93 SB_DRIVE plane 12,11
C8  // 92 x25y93 SB_BIG plane 12
22  // 93 x25y93 SB_BIG plane 12
D3  // 94 x26y94 SB_SML plane 1
84  // 95 x26y94 SB_SML plane 2,1
2A  // 96 x26y94 SB_SML plane 2
A8  // 97 x26y94 SB_SML plane 3
E0  // 98 x26y94 SB_SML plane 4,3
54  // 99 x26y94 SB_SML plane 4
A8  // 100 x26y94 SB_SML plane 5
22  // 101 x26y94 SB_SML plane 6,5
2E  // 102 x26y94 SB_SML plane 6
A8  // 103 x26y94 SB_SML plane 7
82  // 104 x26y94 SB_SML plane 8,7
2A  // 105 x26y94 SB_SML plane 8
A8  // 106 x26y94 SB_SML plane 9
82  // 107 x26y94 SB_SML plane 10,9
2A  // 108 x26y94 SB_SML plane 10
A8  // 109 x26y94 SB_SML plane 11
22  // 110 x26y94 SB_SML plane 12,11
28  // 111 x26y94 SB_SML plane 12
7A // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x27y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 7FE5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
2F // y_sel: 93
3B // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 7FED
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
3F  //  0 x27y93 CPE[0]  _a166  C_MX2b/D///    
00  //  1 x27y93 CPE[1]  80'h00_FE00_00_0040_0AAA_003F modified with path inversions
AA  //  2 x27y93 CPE[2]  80'h00_FE00_00_0040_0AA0_00CF from netlist
0A  //  3 x27y93 CPE[3]      00_0000_00_0000_000A_00F0 difference
40  //  4 x27y93 CPE[4]
00  //  5 x27y93 CPE[5]
00  //  6 x27y93 CPE[6]
00  //  7 x27y93 CPE[7]
FE  //  8 x27y93 CPE[8]
00  //  9 x27y93 CPE[9]
FF  // 10 x27y94 CPE[0]  _a1569  C_////Bridge
FF  // 11 x27y94 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x27y94 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x27y94 CPE[3]
00  // 14 x27y94 CPE[4]
00  // 15 x27y94 CPE[5]
00  // 16 x27y94 CPE[6]
A3  // 17 x27y94 CPE[7]
00  // 18 x27y94 CPE[8]
00  // 19 x27y94 CPE[9]
00  // 20 x28y93 CPE[0]
00  // 21 x28y93 CPE[1]
00  // 22 x28y93 CPE[2]
00  // 23 x28y93 CPE[3]
00  // 24 x28y93 CPE[4]
00  // 25 x28y93 CPE[5]
00  // 26 x28y93 CPE[6]
00  // 27 x28y93 CPE[7]
00  // 28 x28y93 CPE[8]
00  // 29 x28y93 CPE[9]
13  // 30 x28y94 CPE[0]  _a1271  C_AND////    
AA  // 31 x28y94 CPE[1]  80'h00_0018_00_0000_0888_AA13 modified with path inversions
88  // 32 x28y94 CPE[2]  80'h00_0018_00_0000_0888_A513 from netlist
08  // 33 x28y94 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x28y94 CPE[4]
00  // 35 x28y94 CPE[5]
00  // 36 x28y94 CPE[6]
18  // 37 x28y94 CPE[7]
00  // 38 x28y94 CPE[8]
00  // 39 x28y94 CPE[9]
00  // 40 x27y93 INMUX plane 2,1
20  // 41 x27y93 INMUX plane 4,3
28  // 42 x27y93 INMUX plane 6,5
29  // 43 x27y93 INMUX plane 8,7
00  // 44 x27y93 INMUX plane 10,9
01  // 45 x27y93 INMUX plane 12,11
00  // 46 x27y94 INMUX plane 2,1
22  // 47 x27y94 INMUX plane 4,3
08  // 48 x27y94 INMUX plane 6,5
00  // 49 x27y94 INMUX plane 8,7
02  // 50 x27y94 INMUX plane 10,9
0D  // 51 x27y94 INMUX plane 12,11
08  // 52 x28y93 INMUX plane 2,1
01  // 53 x28y93 INMUX plane 4,3
00  // 54 x28y93 INMUX plane 6,5
40  // 55 x28y93 INMUX plane 8,7
00  // 56 x28y93 INMUX plane 10,9
41  // 57 x28y93 INMUX plane 12,11
08  // 58 x28y94 INMUX plane 2,1
03  // 59 x28y94 INMUX plane 4,3
05  // 60 x28y94 INMUX plane 6,5
57  // 61 x28y94 INMUX plane 8,7
08  // 62 x28y94 INMUX plane 10,9
4B  // 63 x28y94 INMUX plane 12,11
41  // 64 x28y94 SB_BIG plane 1
12  // 65 x28y94 SB_BIG plane 1
00  // 66 x28y94 SB_DRIVE plane 2,1
48  // 67 x28y94 SB_BIG plane 2
12  // 68 x28y94 SB_BIG plane 2
00  // 69 x28y94 SB_BIG plane 3
06  // 70 x28y94 SB_BIG plane 3
00  // 71 x28y94 SB_DRIVE plane 4,3
48  // 72 x28y94 SB_BIG plane 4
12  // 73 x28y94 SB_BIG plane 4
58  // 74 x28y94 SB_BIG plane 5
34  // 75 x28y94 SB_BIG plane 5
08  // 76 x28y94 SB_DRIVE plane 6,5
48  // 77 x28y94 SB_BIG plane 6
12  // 78 x28y94 SB_BIG plane 6
18  // 79 x28y94 SB_BIG plane 7
10  // 80 x28y94 SB_BIG plane 7
00  // 81 x28y94 SB_DRIVE plane 8,7
48  // 82 x28y94 SB_BIG plane 8
02  // 83 x28y94 SB_BIG plane 8
C1  // 84 x28y94 SB_BIG plane 9
02  // 85 x28y94 SB_BIG plane 9
00  // 86 x28y94 SB_DRIVE plane 10,9
00  // 87 x28y94 SB_BIG plane 10
00  // 88 x28y94 SB_BIG plane 10
00  // 89 x28y94 SB_BIG plane 11
20  // 90 x28y94 SB_BIG plane 11
00  // 91 x28y94 SB_DRIVE plane 12,11
00  // 92 x28y94 SB_BIG plane 12
00  // 93 x28y94 SB_BIG plane 12
A8  // 94 x27y93 SB_SML plane 1
86  // 95 x27y93 SB_SML plane 2,1
2A  // 96 x27y93 SB_SML plane 2
00  // 97 x27y93 SB_SML plane 3
10  // 98 x27y93 SB_SML plane 4,3
2B  // 99 x27y93 SB_SML plane 4
00  // 100 x27y93 SB_SML plane 5
80  // 101 x27y93 SB_SML plane 6,5
22  // 102 x27y93 SB_SML plane 6
00  // 103 x27y93 SB_SML plane 7
80  // 104 x27y93 SB_SML plane 8,7
2A  // 105 x27y93 SB_SML plane 8
00  // 106 x27y93 SB_SML plane 9
20  // 107 x27y93 SB_SML plane 10,9
12  // 108 x27y93 SB_SML plane 10
30  // 109 x27y93 SB_SML plane 11
92 // -- CRC low byte
9B // -- CRC high byte


// Config Latches on x29y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8061     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
2F // y_sel: 93
E3 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8069
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x29y93 CPE[0]  _a1585  C_////Bridge
FF  //  1 x29y93 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  //  2 x29y93 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  //  3 x29y93 CPE[3]
00  //  4 x29y93 CPE[4]
00  //  5 x29y93 CPE[5]
00  //  6 x29y93 CPE[6]
A6  //  7 x29y93 CPE[7]
00  //  8 x29y93 CPE[8]
00  //  9 x29y93 CPE[9]
FF  // 10 x29y94 CPE[0]  _a1285  C_AND////    
34  // 11 x29y94 CPE[1]  80'h00_0018_00_0000_0C88_34FF modified with path inversions
88  // 12 x29y94 CPE[2]  80'h00_0018_00_0000_0C88_C8FF from netlist
0C  // 13 x29y94 CPE[3]      00_0000_00_0000_0000_FC00 difference
00  // 14 x29y94 CPE[4]
00  // 15 x29y94 CPE[5]
00  // 16 x29y94 CPE[6]
18  // 17 x29y94 CPE[7]
00  // 18 x29y94 CPE[8]
00  // 19 x29y94 CPE[9]
AC  // 20 x30y93 CPE[0]  _a1252  C_///AND/
FF  // 21 x30y93 CPE[1]  80'h00_0060_00_0000_0C08_FFAC modified with path inversions
08  // 22 x30y93 CPE[2]  80'h00_0060_00_0000_0C08_FFA3 from netlist
0C  // 23 x30y93 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x30y93 CPE[4]
00  // 25 x30y93 CPE[5]
00  // 26 x30y93 CPE[6]
60  // 27 x30y93 CPE[7]
00  // 28 x30y93 CPE[8]
00  // 29 x30y93 CPE[9]
2F  // 30 x30y94 CPE[0]  _a1290  C_AND////    
52  // 31 x30y94 CPE[1]  80'h00_0018_00_0000_0888_522F modified with path inversions
88  // 32 x30y94 CPE[2]  80'h00_0018_00_0000_0888_541F from netlist
08  // 33 x30y94 CPE[3]      00_0000_00_0000_0000_0630 difference
00  // 34 x30y94 CPE[4]
00  // 35 x30y94 CPE[5]
00  // 36 x30y94 CPE[6]
18  // 37 x30y94 CPE[7]
00  // 38 x30y94 CPE[8]
00  // 39 x30y94 CPE[9]
08  // 40 x29y93 INMUX plane 2,1
01  // 41 x29y93 INMUX plane 4,3
08  // 42 x29y93 INMUX plane 6,5
07  // 43 x29y93 INMUX plane 8,7
10  // 44 x29y93 INMUX plane 10,9
04  // 45 x29y93 INMUX plane 12,11
21  // 46 x29y94 INMUX plane 2,1
20  // 47 x29y94 INMUX plane 4,3
34  // 48 x29y94 INMUX plane 6,5
31  // 49 x29y94 INMUX plane 8,7
00  // 50 x29y94 INMUX plane 10,9
08  // 51 x29y94 INMUX plane 12,11
08  // 52 x30y93 INMUX plane 2,1
05  // 53 x30y93 INMUX plane 4,3
40  // 54 x30y93 INMUX plane 6,5
40  // 55 x30y93 INMUX plane 8,7
40  // 56 x30y93 INMUX plane 10,9
00  // 57 x30y93 INMUX plane 12,11
21  // 58 x30y94 INMUX plane 2,1
27  // 59 x30y94 INMUX plane 4,3
74  // 60 x30y94 INMUX plane 6,5
05  // 61 x30y94 INMUX plane 8,7
60  // 62 x30y94 INMUX plane 10,9
04  // 63 x30y94 INMUX plane 12,11
48  // 64 x29y93 SB_BIG plane 1
12  // 65 x29y93 SB_BIG plane 1
00  // 66 x29y93 SB_DRIVE plane 2,1
48  // 67 x29y93 SB_BIG plane 2
12  // 68 x29y93 SB_BIG plane 2
CC  // 69 x29y93 SB_BIG plane 3
04  // 70 x29y93 SB_BIG plane 3
01  // 71 x29y93 SB_DRIVE plane 4,3
98  // 72 x29y93 SB_BIG plane 4
14  // 73 x29y93 SB_BIG plane 4
48  // 74 x29y93 SB_BIG plane 5
12  // 75 x29y93 SB_BIG plane 5
00  // 76 x29y93 SB_DRIVE plane 6,5
48  // 77 x29y93 SB_BIG plane 6
12  // 78 x29y93 SB_BIG plane 6
48  // 79 x29y93 SB_BIG plane 7
12  // 80 x29y93 SB_BIG plane 7
00  // 81 x29y93 SB_DRIVE plane 8,7
48  // 82 x29y93 SB_BIG plane 8
12  // 83 x29y93 SB_BIG plane 8
48  // 84 x29y93 SB_BIG plane 9
12  // 85 x29y93 SB_BIG plane 9
00  // 86 x29y93 SB_DRIVE plane 10,9
88  // 87 x29y93 SB_BIG plane 10
10  // 88 x29y93 SB_BIG plane 10
21  // 89 x29y93 SB_BIG plane 11
65  // 90 x29y93 SB_BIG plane 11
00  // 91 x29y93 SB_DRIVE plane 12,11
56  // 92 x29y93 SB_BIG plane 12
24  // 93 x29y93 SB_BIG plane 12
B1  // 94 x30y94 SB_SML plane 1
82  // 95 x30y94 SB_SML plane 2,1
2A  // 96 x30y94 SB_SML plane 2
D3  // 97 x30y94 SB_SML plane 3
67  // 98 x30y94 SB_SML plane 4,3
73  // 99 x30y94 SB_SML plane 4
88  // 100 x30y94 SB_SML plane 5
22  // 101 x30y94 SB_SML plane 6,5
5B  // 102 x30y94 SB_SML plane 6
A8  // 103 x30y94 SB_SML plane 7
12  // 104 x30y94 SB_SML plane 8,7
0E  // 105 x30y94 SB_SML plane 8
A8  // 106 x30y94 SB_SML plane 9
82  // 107 x30y94 SB_SML plane 10,9
2A  // 108 x30y94 SB_SML plane 10
C8  // 109 x30y94 SB_SML plane 11
82  // 110 x30y94 SB_SML plane 12,11
35  // 111 x30y94 SB_SML plane 12
8C // -- CRC low byte
62 // -- CRC high byte


// Config Latches on x31y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 80DF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
2F // y_sel: 93
BA // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 80E7
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
FF  //  0 x31y93 CPE[0]  _a1690  C_////Bridge
FF  //  1 x31y93 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y93 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x31y93 CPE[3]
00  //  4 x31y93 CPE[4]
00  //  5 x31y93 CPE[5]
00  //  6 x31y93 CPE[6]
A3  //  7 x31y93 CPE[7]
00  //  8 x31y93 CPE[8]
00  //  9 x31y93 CPE[9]
00  // 10 x31y94 CPE[0]
00  // 11 x31y94 CPE[1]
00  // 12 x31y94 CPE[2]
00  // 13 x31y94 CPE[3]
00  // 14 x31y94 CPE[4]
00  // 15 x31y94 CPE[5]
00  // 16 x31y94 CPE[6]
00  // 17 x31y94 CPE[7]
00  // 18 x31y94 CPE[8]
00  // 19 x31y94 CPE[9]
5C  // 20 x32y93 CPE[0]  _a1123  C_MX4b////    
00  // 21 x32y93 CPE[1]  80'h00_0018_00_0040_0AFE_005C modified with path inversions
FE  // 22 x32y93 CPE[2]  80'h00_0018_00_0040_0AF8_00AC from netlist
0A  // 23 x32y93 CPE[3]      00_0000_00_0000_0006_00F0 difference
40  // 24 x32y93 CPE[4]
00  // 25 x32y93 CPE[5]
00  // 26 x32y93 CPE[6]
18  // 27 x32y93 CPE[7]
00  // 28 x32y93 CPE[8]
00  // 29 x32y93 CPE[9]
53  // 30 x32y94 CPE[0]  _a1280  C_MX4b////    
00  // 31 x32y94 CPE[1]  80'h00_0018_00_0040_0A89_0053 modified with path inversions
89  // 32 x32y94 CPE[2]  80'h00_0018_00_0040_0A81_0053 from netlist
0A  // 33 x32y94 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 34 x32y94 CPE[4]
00  // 35 x32y94 CPE[5]
00  // 36 x32y94 CPE[6]
18  // 37 x32y94 CPE[7]
00  // 38 x32y94 CPE[8]
00  // 39 x32y94 CPE[9]
25  // 40 x31y93 INMUX plane 2,1
29  // 41 x31y93 INMUX plane 4,3
00  // 42 x31y93 INMUX plane 6,5
00  // 43 x31y93 INMUX plane 8,7
00  // 44 x31y93 INMUX plane 10,9
00  // 45 x31y93 INMUX plane 12,11
0A  // 46 x31y94 INMUX plane 2,1
03  // 47 x31y94 INMUX plane 4,3
00  // 48 x31y94 INMUX plane 6,5
08  // 49 x31y94 INMUX plane 8,7
00  // 50 x31y94 INMUX plane 10,9
08  // 51 x31y94 INMUX plane 12,11
08  // 52 x32y93 INMUX plane 2,1
0C  // 53 x32y93 INMUX plane 4,3
3F  // 54 x32y93 INMUX plane 6,5
3F  // 55 x32y93 INMUX plane 8,7
64  // 56 x32y93 INMUX plane 10,9
24  // 57 x32y93 INMUX plane 12,11
20  // 58 x32y94 INMUX plane 2,1
2D  // 59 x32y94 INMUX plane 4,3
40  // 60 x32y94 INMUX plane 6,5
38  // 61 x32y94 INMUX plane 8,7
40  // 62 x32y94 INMUX plane 10,9
C0  // 63 x32y94 INMUX plane 12,11
48  // 64 x32y94 SB_BIG plane 1
16  // 65 x32y94 SB_BIG plane 1
04  // 66 x32y94 SB_DRIVE plane 2,1
00  // 67 x32y94 SB_BIG plane 2
00  // 68 x32y94 SB_BIG plane 2
48  // 69 x32y94 SB_BIG plane 3
10  // 70 x32y94 SB_BIG plane 3
00  // 71 x32y94 SB_DRIVE plane 4,3
48  // 72 x32y94 SB_BIG plane 4
12  // 73 x32y94 SB_BIG plane 4
48  // 74 x32y94 SB_BIG plane 5
12  // 75 x32y94 SB_BIG plane 5
00  // 76 x32y94 SB_DRIVE plane 6,5
00  // 77 x32y94 SB_BIG plane 6
00  // 78 x32y94 SB_BIG plane 6
48  // 79 x32y94 SB_BIG plane 7
12  // 80 x32y94 SB_BIG plane 7
00  // 81 x32y94 SB_DRIVE plane 8,7
51  // 82 x32y94 SB_BIG plane 8
12  // 83 x32y94 SB_BIG plane 8
30  // 84 x32y94 SB_BIG plane 9
00  // 85 x32y94 SB_BIG plane 9
00  // 86 x32y94 SB_DRIVE plane 10,9
00  // 87 x32y94 SB_BIG plane 10
00  // 88 x32y94 SB_BIG plane 10
00  // 89 x32y94 SB_BIG plane 11
00  // 90 x32y94 SB_BIG plane 11
00  // 91 x32y94 SB_DRIVE plane 12,11
01  // 92 x32y94 SB_BIG plane 12
00  // 93 x32y94 SB_BIG plane 12
A8  // 94 x31y93 SB_SML plane 1
02  // 95 x31y93 SB_SML plane 2,1
04  // 96 x31y93 SB_SML plane 2
A8  // 97 x31y93 SB_SML plane 3
92  // 98 x31y93 SB_SML plane 4,3
2B  // 99 x31y93 SB_SML plane 4
A8  // 100 x31y93 SB_SML plane 5
02  // 101 x31y93 SB_SML plane 6,5
00  // 102 x31y93 SB_SML plane 6
A8  // 103 x31y93 SB_SML plane 7
82  // 104 x31y93 SB_SML plane 8,7
2A  // 105 x31y93 SB_SML plane 8
00  // 106 x31y93 SB_SML plane 9
00  // 107 x31y93 SB_SML plane 10,9
10  // 108 x31y93 SB_SML plane 10
49  // 109 x31y93 SB_SML plane 11
09 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x33y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 815B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2F // y_sel: 93
62 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8163
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FC  //  0 x33y93 CPE[0]  _a58  C_MX2b////    
00  //  1 x33y93 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x33y93 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x33y93 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x33y93 CPE[4]
00  //  5 x33y93 CPE[5]
00  //  6 x33y93 CPE[6]
18  //  7 x33y93 CPE[7]
00  //  8 x33y93 CPE[8]
00  //  9 x33y93 CPE[9]
AA  // 10 x33y94 CPE[0]  _a256  C_ORAND/D///    
F7  // 11 x33y94 CPE[1]  80'h00_CD00_00_0000_0888_F7AA modified with path inversions
88  // 12 x33y94 CPE[2]  80'h00_FE00_00_0000_0888_FEA5 from netlist
08  // 13 x33y94 CPE[3]      00_3300_00_0000_0000_090F difference
00  // 14 x33y94 CPE[4]
00  // 15 x33y94 CPE[5]
00  // 16 x33y94 CPE[6]
00  // 17 x33y94 CPE[7]
CD  // 18 x33y94 CPE[8]
00  // 19 x33y94 CPE[9]
FC  // 20 x34y93 CPE[0]  _a122  C_MX2b////    
00  // 21 x34y93 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 22 x34y93 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  // 23 x34y93 CPE[3]
40  // 24 x34y93 CPE[4]
00  // 25 x34y93 CPE[5]
00  // 26 x34y93 CPE[6]
18  // 27 x34y93 CPE[7]
00  // 28 x34y93 CPE[8]
00  // 29 x34y93 CPE[9]
FF  // 30 x34y94 CPE[0]  _a1615  C_////Bridge
FF  // 31 x34y94 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x34y94 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x34y94 CPE[3]
00  // 34 x34y94 CPE[4]
00  // 35 x34y94 CPE[5]
00  // 36 x34y94 CPE[6]
A1  // 37 x34y94 CPE[7]
0A // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x35y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 818F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
2F // y_sel: 93
0A // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8197
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x35y93 CPE[0]  _a1286  C_MX2b////    _a1691  C_////Bridge
00  //  1 x35y93 CPE[1]  80'h00_00BF_00_0040_0A33_000C modified with path inversions
33  //  2 x35y93 CPE[2]  80'h00_00BF_00_0040_0A31_0003 from netlist
0A  //  3 x35y93 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x35y93 CPE[4]
00  //  5 x35y93 CPE[5]
00  //  6 x35y93 CPE[6]
BF  //  7 x35y93 CPE[7]
00  //  8 x35y93 CPE[8]
00  //  9 x35y93 CPE[9]
0C  // 10 x35y94 CPE[0]  _a1264  C_MX2b////    
00  // 11 x35y94 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 12 x35y94 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 13 x35y94 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 14 x35y94 CPE[4]
00  // 15 x35y94 CPE[5]
00  // 16 x35y94 CPE[6]
18  // 17 x35y94 CPE[7]
00  // 18 x35y94 CPE[8]
00  // 19 x35y94 CPE[9]
CF  // 20 x36y93 CPE[0]  net1 = net2: _a805  C_ADDF2///ADDF2/
F5  // 21 x36y93 CPE[1]  80'h00_0078_00_0020_0C66_F5CF modified with path inversions
66  // 22 x36y93 CPE[2]  80'h00_0078_00_0020_0C66_FACF from netlist
0C  // 23 x36y93 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 24 x36y93 CPE[4]
00  // 25 x36y93 CPE[5]
00  // 26 x36y93 CPE[6]
78  // 27 x36y93 CPE[7]
00  // 28 x36y93 CPE[8]
00  // 29 x36y93 CPE[9]
FC  // 30 x36y94 CPE[0]  net1 = net2: _a807  C_ADDF2///ADDF2/
FC  // 31 x36y94 CPE[1]  80'h00_0078_00_0020_0C66_FCFC modified with path inversions
66  // 32 x36y94 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 33 x36y94 CPE[3]
20  // 34 x36y94 CPE[4]
00  // 35 x36y94 CPE[5]
00  // 36 x36y94 CPE[6]
78  // 37 x36y94 CPE[7]
00  // 38 x36y94 CPE[8]
00  // 39 x36y94 CPE[9]
38  // 40 x35y93 INMUX plane 2,1
00  // 41 x35y93 INMUX plane 4,3
27  // 42 x35y93 INMUX plane 6,5
29  // 43 x35y93 INMUX plane 8,7
25  // 44 x35y93 INMUX plane 10,9
00  // 45 x35y93 INMUX plane 12,11
28  // 46 x35y94 INMUX plane 2,1
08  // 47 x35y94 INMUX plane 4,3
3D  // 48 x35y94 INMUX plane 6,5
05  // 49 x35y94 INMUX plane 8,7
08  // 50 x35y94 INMUX plane 10,9
28  // 51 x35y94 INMUX plane 12,11
08  // 52 x36y93 INMUX plane 2,1
10  // 53 x36y93 INMUX plane 4,3
45  // 54 x36y93 INMUX plane 6,5
08  // 55 x36y93 INMUX plane 8,7
48  // 56 x36y93 INMUX plane 10,9
00  // 57 x36y93 INMUX plane 12,11
38  // 58 x36y94 INMUX plane 2,1
08  // 59 x36y94 INMUX plane 4,3
68  // 60 x36y94 INMUX plane 6,5
18  // 61 x36y94 INMUX plane 8,7
6B  // 62 x36y94 INMUX plane 10,9
00  // 63 x36y94 INMUX plane 12,11
A0  // 64 x36y94 SB_BIG plane 1
10  // 65 x36y94 SB_BIG plane 1
00  // 66 x36y94 SB_DRIVE plane 2,1
56  // 67 x36y94 SB_BIG plane 2
24  // 68 x36y94 SB_BIG plane 2
48  // 69 x36y94 SB_BIG plane 3
02  // 70 x36y94 SB_BIG plane 3
00  // 71 x36y94 SB_DRIVE plane 4,3
51  // 72 x36y94 SB_BIG plane 4
12  // 73 x36y94 SB_BIG plane 4
48  // 74 x36y94 SB_BIG plane 5
10  // 75 x36y94 SB_BIG plane 5
00  // 76 x36y94 SB_DRIVE plane 6,5
48  // 77 x36y94 SB_BIG plane 6
12  // 78 x36y94 SB_BIG plane 6
48  // 79 x36y94 SB_BIG plane 7
02  // 80 x36y94 SB_BIG plane 7
00  // 81 x36y94 SB_DRIVE plane 8,7
D8  // 82 x36y94 SB_BIG plane 8
14  // 83 x36y94 SB_BIG plane 8
8B  // 84 x36y94 SB_BIG plane 9
64  // 85 x36y94 SB_BIG plane 9
00  // 86 x36y94 SB_DRIVE plane 10,9
48  // 87 x36y94 SB_BIG plane 10
12  // 88 x36y94 SB_BIG plane 10
48  // 89 x36y94 SB_BIG plane 11
12  // 90 x36y94 SB_BIG plane 11
00  // 91 x36y94 SB_DRIVE plane 12,11
98  // 92 x36y94 SB_BIG plane 12
14  // 93 x36y94 SB_BIG plane 12
A8  // 94 x35y93 SB_SML plane 1
02  // 95 x35y93 SB_SML plane 2,1
1B  // 96 x35y93 SB_SML plane 2
A8  // 97 x35y93 SB_SML plane 3
12  // 98 x35y93 SB_SML plane 4,3
2A  // 99 x35y93 SB_SML plane 4
C8  // 100 x35y93 SB_SML plane 5
82  // 101 x35y93 SB_SML plane 6,5
2A  // 102 x35y93 SB_SML plane 6
A8  // 103 x35y93 SB_SML plane 7
12  // 104 x35y93 SB_SML plane 8,7
2A  // 105 x35y93 SB_SML plane 8
A8  // 106 x35y93 SB_SML plane 9
22  // 107 x35y93 SB_SML plane 10,9
2D  // 108 x35y93 SB_SML plane 10
A8  // 109 x35y93 SB_SML plane 11
82  // 110 x35y93 SB_SML plane 12,11
2A  // 111 x35y93 SB_SML plane 12
EC // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x37y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 820D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2F // y_sel: 93
D2 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8215
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x37y93 CPE[0]  _a577  C_MX2b////    _a1686  C_////Bridge
00  //  1 x37y93 CPE[1]  80'h00_00BB_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x37y93 CPE[2]  80'h00_00BB_00_0040_0AC0_00F3 from netlist
0A  //  3 x37y93 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x37y93 CPE[4]
00  //  5 x37y93 CPE[5]
00  //  6 x37y93 CPE[6]
BB  //  7 x37y93 CPE[7]
00  //  8 x37y93 CPE[8]
00  //  9 x37y93 CPE[9]
CF  // 10 x37y94 CPE[0]  _a93  C_MX2b////    
00  // 11 x37y94 CPE[1]  80'h00_0018_00_0040_0AA2_00CF modified with path inversions
A2  // 12 x37y94 CPE[2]  80'h00_0018_00_0040_0AAA_003F from netlist
0A  // 13 x37y94 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  // 14 x37y94 CPE[4]
00  // 15 x37y94 CPE[5]
00  // 16 x37y94 CPE[6]
18  // 17 x37y94 CPE[7]
00  // 18 x37y94 CPE[8]
00  // 19 x37y94 CPE[9]
00  // 20 x38y93 CPE[0]
00  // 21 x38y93 CPE[1]
00  // 22 x38y93 CPE[2]
00  // 23 x38y93 CPE[3]
00  // 24 x38y93 CPE[4]
00  // 25 x38y93 CPE[5]
00  // 26 x38y93 CPE[6]
00  // 27 x38y93 CPE[7]
00  // 28 x38y93 CPE[8]
00  // 29 x38y93 CPE[9]
00  // 30 x38y94 CPE[0]  _a102  C_OR/D///    
55  // 31 x38y94 CPE[1]  80'h00_3E00_00_0000_0CEE_5500 modified with path inversions
EE  // 32 x38y94 CPE[2]  80'h00_FE00_00_0000_0CEE_5A00 from netlist
0C  // 33 x38y94 CPE[3]      00_C000_00_0000_0000_0F00 difference
00  // 34 x38y94 CPE[4]
00  // 35 x38y94 CPE[5]
00  // 36 x38y94 CPE[6]
00  // 37 x38y94 CPE[7]
3E  // 38 x38y94 CPE[8]
71 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x39y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8242     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2F // y_sel: 93
DA // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 824A
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
A5  //  0 x39y93 CPE[0]  _a92  C_///AND/D
FF  //  1 x39y93 CPE[1]  80'h00_CE00_80_0000_0C08_FFA5 modified with path inversions
08  //  2 x39y93 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  //  3 x39y93 CPE[3]      00_3000_00_0000_0000_000F difference
00  //  4 x39y93 CPE[4]
00  //  5 x39y93 CPE[5]
80  //  6 x39y93 CPE[6]
00  //  7 x39y93 CPE[7]
CE  //  8 x39y93 CPE[8]
00  //  9 x39y93 CPE[9]
5A  // 10 x39y94 CPE[0]  net1 = net2: _a578  C_OR/D//OR/D
B0  // 11 x39y94 CPE[1]  80'h00_3E00_80_0000_0CEE_B05A modified with path inversions
EE  // 12 x39y94 CPE[2]  80'h00_FE00_80_0000_0CEE_D05A from netlist
0C  // 13 x39y94 CPE[3]      00_C000_00_0000_0000_6000 difference
00  // 14 x39y94 CPE[4]
00  // 15 x39y94 CPE[5]
80  // 16 x39y94 CPE[6]
00  // 17 x39y94 CPE[7]
3E  // 18 x39y94 CPE[8]
00  // 19 x39y94 CPE[9]
03  // 20 x40y93 CPE[0]  _a1257  C_MX2b////    
00  // 21 x40y93 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 22 x40y93 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x40y93 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x40y93 CPE[4]
00  // 25 x40y93 CPE[5]
00  // 26 x40y93 CPE[6]
18  // 27 x40y93 CPE[7]
00  // 28 x40y93 CPE[8]
00  // 29 x40y93 CPE[9]
FC  // 30 x40y94 CPE[0]  _a61  C_MX2b////    
00  // 31 x40y94 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 32 x40y94 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 33 x40y94 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x40y94 CPE[4]
00  // 35 x40y94 CPE[5]
00  // 36 x40y94 CPE[6]
18  // 37 x40y94 CPE[7]
C7 // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x41y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8276     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
2F // y_sel: 93
02 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 827E
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
30  //  0 x41y93 CPE[0]  _a1229  C_MX2b////    
00  //  1 x41y93 CPE[1]  80'h00_0018_00_0040_0A55_0030 modified with path inversions
55  //  2 x41y93 CPE[2]  80'h00_0018_00_0040_0A51_0030 from netlist
0A  //  3 x41y93 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x41y93 CPE[4]
00  //  5 x41y93 CPE[5]
00  //  6 x41y93 CPE[6]
18  //  7 x41y93 CPE[7]
00  //  8 x41y93 CPE[8]
00  //  9 x41y93 CPE[9]
00  // 10 x41y94 CPE[0]
00  // 11 x41y94 CPE[1]
00  // 12 x41y94 CPE[2]
00  // 13 x41y94 CPE[3]
00  // 14 x41y94 CPE[4]
00  // 15 x41y94 CPE[5]
00  // 16 x41y94 CPE[6]
00  // 17 x41y94 CPE[7]
00  // 18 x41y94 CPE[8]
00  // 19 x41y94 CPE[9]
30  // 20 x42y93 CPE[0]  _a1469  C_MX2b////    
00  // 21 x42y93 CPE[1]  80'h00_0018_00_0040_0A50_0030 modified with path inversions
50  // 22 x42y93 CPE[2]  80'h00_0018_00_0040_0A54_00C0 from netlist
0A  // 23 x42y93 CPE[3]      00_0000_00_0000_0004_00F0 difference
40  // 24 x42y93 CPE[4]
00  // 25 x42y93 CPE[5]
00  // 26 x42y93 CPE[6]
18  // 27 x42y93 CPE[7]
00  // 28 x42y93 CPE[8]
00  // 29 x42y93 CPE[9]
0C  // 30 x42y94 CPE[0]  _a1463  C_MX2b////    
00  // 31 x42y94 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  // 32 x42y94 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x42y94 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 34 x42y94 CPE[4]
00  // 35 x42y94 CPE[5]
00  // 36 x42y94 CPE[6]
18  // 37 x42y94 CPE[7]
00  // 38 x42y94 CPE[8]
00  // 39 x42y94 CPE[9]
01  // 40 x41y93 INMUX plane 2,1
2C  // 41 x41y93 INMUX plane 4,3
03  // 42 x41y93 INMUX plane 6,5
06  // 43 x41y93 INMUX plane 8,7
00  // 44 x41y93 INMUX plane 10,9
08  // 45 x41y93 INMUX plane 12,11
00  // 46 x41y94 INMUX plane 2,1
00  // 47 x41y94 INMUX plane 4,3
00  // 48 x41y94 INMUX plane 6,5
0B  // 49 x41y94 INMUX plane 8,7
00  // 50 x41y94 INMUX plane 10,9
00  // 51 x41y94 INMUX plane 12,11
05  // 52 x42y93 INMUX plane 2,1
39  // 53 x42y93 INMUX plane 4,3
06  // 54 x42y93 INMUX plane 6,5
47  // 55 x42y93 INMUX plane 8,7
80  // 56 x42y93 INMUX plane 10,9
64  // 57 x42y93 INMUX plane 12,11
18  // 58 x42y94 INMUX plane 2,1
03  // 59 x42y94 INMUX plane 4,3
25  // 60 x42y94 INMUX plane 6,5
40  // 61 x42y94 INMUX plane 8,7
08  // 62 x42y94 INMUX plane 10,9
40  // 63 x42y94 INMUX plane 12,11
54  // 64 x41y93 SB_BIG plane 1
24  // 65 x41y93 SB_BIG plane 1
02  // 66 x41y93 SB_DRIVE plane 2,1
00  // 67 x41y93 SB_BIG plane 2
00  // 68 x41y93 SB_BIG plane 2
69  // 69 x41y93 SB_BIG plane 3
12  // 70 x41y93 SB_BIG plane 3
00  // 71 x41y93 SB_DRIVE plane 4,3
48  // 72 x41y93 SB_BIG plane 4
12  // 73 x41y93 SB_BIG plane 4
22  // 74 x41y93 SB_BIG plane 5
16  // 75 x41y93 SB_BIG plane 5
00  // 76 x41y93 SB_DRIVE plane 6,5
06  // 77 x41y93 SB_BIG plane 6
02  // 78 x41y93 SB_BIG plane 6
48  // 79 x41y93 SB_BIG plane 7
12  // 80 x41y93 SB_BIG plane 7
00  // 81 x41y93 SB_DRIVE plane 8,7
56  // 82 x41y93 SB_BIG plane 8
44  // 83 x41y93 SB_BIG plane 8
00  // 84 x41y93 SB_BIG plane 9
60  // 85 x41y93 SB_BIG plane 9
00  // 86 x41y93 SB_DRIVE plane 10,9
80  // 87 x41y93 SB_BIG plane 10
00  // 88 x41y93 SB_BIG plane 10
00  // 89 x41y93 SB_BIG plane 11
00  // 90 x41y93 SB_BIG plane 11
00  // 91 x41y93 SB_DRIVE plane 12,11
00  // 92 x41y93 SB_BIG plane 12
00  // 93 x41y93 SB_BIG plane 12
D2  // 94 x42y94 SB_SML plane 1
01  // 95 x42y94 SB_SML plane 2,1
40  // 96 x42y94 SB_SML plane 2
D3  // 97 x42y94 SB_SML plane 3
86  // 98 x42y94 SB_SML plane 4,3
4A  // 99 x42y94 SB_SML plane 4
B9  // 100 x42y94 SB_SML plane 5
02  // 101 x42y94 SB_SML plane 6,5
04  // 102 x42y94 SB_SML plane 6
A8  // 103 x42y94 SB_SML plane 7
82  // 104 x42y94 SB_SML plane 8,7
28  // 105 x42y94 SB_SML plane 8
00  // 106 x42y94 SB_SML plane 9
00  // 107 x42y94 SB_SML plane 10,9
10  // 108 x42y94 SB_SML plane 10
82  // 109 x42y94 SB_SML plane 11
03  // 110 x42y94 SB_SML plane 12,11
9E // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x43y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 82F3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2F // y_sel: 93
6A // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 82FB
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
30  //  0 x43y93 CPE[0]  _a1457  C_MX2b////    
00  //  1 x43y93 CPE[1]  80'h00_0018_00_0040_0A54_0030 modified with path inversions
54  //  2 x43y93 CPE[2]  80'h00_0018_00_0040_0A54_00C0 from netlist
0A  //  3 x43y93 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  //  4 x43y93 CPE[4]
00  //  5 x43y93 CPE[5]
00  //  6 x43y93 CPE[6]
18  //  7 x43y93 CPE[7]
00  //  8 x43y93 CPE[8]
00  //  9 x43y93 CPE[9]
FF  // 10 x43y94 CPE[0]  _a1645  C_////Bridge
FF  // 11 x43y94 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y94 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x43y94 CPE[3]
00  // 14 x43y94 CPE[4]
00  // 15 x43y94 CPE[5]
00  // 16 x43y94 CPE[6]
A3  // 17 x43y94 CPE[7]
00  // 18 x43y94 CPE[8]
00  // 19 x43y94 CPE[9]
00  // 20 x44y93 CPE[0]
00  // 21 x44y93 CPE[1]
00  // 22 x44y93 CPE[2]
00  // 23 x44y93 CPE[3]
00  // 24 x44y93 CPE[4]
00  // 25 x44y93 CPE[5]
00  // 26 x44y93 CPE[6]
00  // 27 x44y93 CPE[7]
00  // 28 x44y93 CPE[8]
00  // 29 x44y93 CPE[9]
F3  // 30 x44y94 CPE[0]  _a1472  C_MX2b////    
00  // 31 x44y94 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 32 x44y94 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 33 x44y94 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 34 x44y94 CPE[4]
00  // 35 x44y94 CPE[5]
00  // 36 x44y94 CPE[6]
18  // 37 x44y94 CPE[7]
00  // 38 x44y94 CPE[8]
00  // 39 x44y94 CPE[9]
21  // 40 x43y93 INMUX plane 2,1
28  // 41 x43y93 INMUX plane 4,3
05  // 42 x43y93 INMUX plane 6,5
07  // 43 x43y93 INMUX plane 8,7
10  // 44 x43y93 INMUX plane 10,9
04  // 45 x43y93 INMUX plane 12,11
05  // 46 x43y94 INMUX plane 2,1
38  // 47 x43y94 INMUX plane 4,3
03  // 48 x43y94 INMUX plane 6,5
00  // 49 x43y94 INMUX plane 8,7
00  // 50 x43y94 INMUX plane 10,9
28  // 51 x43y94 INMUX plane 12,11
00  // 52 x44y93 INMUX plane 2,1
01  // 53 x44y93 INMUX plane 4,3
03  // 54 x44y93 INMUX plane 6,5
40  // 55 x44y93 INMUX plane 8,7
00  // 56 x44y93 INMUX plane 10,9
41  // 57 x44y93 INMUX plane 12,11
24  // 58 x44y94 INMUX plane 2,1
08  // 59 x44y94 INMUX plane 4,3
00  // 60 x44y94 INMUX plane 6,5
7B  // 61 x44y94 INMUX plane 8,7
00  // 62 x44y94 INMUX plane 10,9
68  // 63 x44y94 INMUX plane 12,11
48  // 64 x44y94 SB_BIG plane 1
10  // 65 x44y94 SB_BIG plane 1
00  // 66 x44y94 SB_DRIVE plane 2,1
48  // 67 x44y94 SB_BIG plane 2
12  // 68 x44y94 SB_BIG plane 2
00  // 69 x44y94 SB_BIG plane 3
00  // 70 x44y94 SB_BIG plane 3
00  // 71 x44y94 SB_DRIVE plane 4,3
48  // 72 x44y94 SB_BIG plane 4
12  // 73 x44y94 SB_BIG plane 4
48  // 74 x44y94 SB_BIG plane 5
42  // 75 x44y94 SB_BIG plane 5
00  // 76 x44y94 SB_DRIVE plane 6,5
48  // 77 x44y94 SB_BIG plane 6
12  // 78 x44y94 SB_BIG plane 6
00  // 79 x44y94 SB_BIG plane 7
00  // 80 x44y94 SB_BIG plane 7
00  // 81 x44y94 SB_DRIVE plane 8,7
80  // 82 x44y94 SB_BIG plane 8
44  // 83 x44y94 SB_BIG plane 8
00  // 84 x44y94 SB_BIG plane 9
00  // 85 x44y94 SB_BIG plane 9
00  // 86 x44y94 SB_DRIVE plane 10,9
00  // 87 x44y94 SB_BIG plane 10
00  // 88 x44y94 SB_BIG plane 10
00  // 89 x44y94 SB_BIG plane 11
60  // 90 x44y94 SB_BIG plane 11
00  // 91 x44y94 SB_DRIVE plane 12,11
00  // 92 x44y94 SB_BIG plane 12
00  // 93 x44y94 SB_BIG plane 12
A8  // 94 x43y93 SB_SML plane 1
82  // 95 x43y93 SB_SML plane 2,1
2C  // 96 x43y93 SB_SML plane 2
00  // 97 x43y93 SB_SML plane 3
80  // 98 x43y93 SB_SML plane 4,3
2A  // 99 x43y93 SB_SML plane 4
B9  // 100 x43y93 SB_SML plane 5
E2  // 101 x43y93 SB_SML plane 6,5
72  // 102 x43y93 SB_SML plane 6
00  // 103 x43y93 SB_SML plane 7
80  // 104 x43y93 SB_SML plane 8,7
4A  // 105 x43y93 SB_SML plane 8
00  // 106 x43y93 SB_SML plane 9
00  // 107 x43y93 SB_SML plane 10,9
00  // 108 x43y93 SB_SML plane 10
0B  // 109 x43y93 SB_SML plane 11
06  // 110 x43y93 SB_SML plane 12,11
71 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x45y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8370     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2F // y_sel: 93
B2 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8378
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x45y93 CPE[0]  _a383  C_AND////    
3C  //  1 x45y93 CPE[1]  80'h00_0018_00_0000_0C88_3CFF modified with path inversions
88  //  2 x45y93 CPE[2]  80'h00_0018_00_0000_0C88_CCFF from netlist
0C  //  3 x45y93 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x45y93 CPE[4]
00  //  5 x45y93 CPE[5]
00  //  6 x45y93 CPE[6]
18  //  7 x45y93 CPE[7]
00  //  8 x45y93 CPE[8]
00  //  9 x45y93 CPE[9]
AA  // 10 x45y94 CPE[0]  _a136  C_///AND/
FF  // 11 x45y94 CPE[1]  80'h00_0060_00_0000_0C08_FFAA modified with path inversions
08  // 12 x45y94 CPE[2]  80'h00_0060_00_0000_0C08_FF5A from netlist
0C  // 13 x45y94 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x45y94 CPE[4]
00  // 15 x45y94 CPE[5]
00  // 16 x45y94 CPE[6]
60  // 17 x45y94 CPE[7]
00  // 18 x45y94 CPE[8]
00  // 19 x45y94 CPE[9]
8F  // 20 x46y93 CPE[0]  _a344  C_///AND/
FF  // 21 x46y93 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  // 22 x46y93 CPE[2]  80'h00_0060_00_0000_0C08_FF1F from netlist
0C  // 23 x46y93 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 24 x46y93 CPE[4]
00  // 25 x46y93 CPE[5]
00  // 26 x46y93 CPE[6]
60  // 27 x46y93 CPE[7]
00  // 28 x46y93 CPE[8]
00  // 29 x46y93 CPE[9]
FC  // 30 x46y94 CPE[0]  _a1526  C_MX2b////    
00  // 31 x46y94 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 32 x46y94 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 33 x46y94 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x46y94 CPE[4]
00  // 35 x46y94 CPE[5]
00  // 36 x46y94 CPE[6]
18  // 37 x46y94 CPE[7]
00  // 38 x46y94 CPE[8]
00  // 39 x46y94 CPE[9]
01  // 40 x45y93 INMUX plane 2,1
00  // 41 x45y93 INMUX plane 4,3
00  // 42 x45y93 INMUX plane 6,5
38  // 43 x45y93 INMUX plane 8,7
00  // 44 x45y93 INMUX plane 10,9
19  // 45 x45y93 INMUX plane 12,11
06  // 46 x45y94 INMUX plane 2,1
04  // 47 x45y94 INMUX plane 4,3
21  // 48 x45y94 INMUX plane 6,5
08  // 49 x45y94 INMUX plane 8,7
00  // 50 x45y94 INMUX plane 10,9
00  // 51 x45y94 INMUX plane 12,11
00  // 52 x46y93 INMUX plane 2,1
3C  // 53 x46y93 INMUX plane 4,3
03  // 54 x46y93 INMUX plane 6,5
58  // 55 x46y93 INMUX plane 8,7
00  // 56 x46y93 INMUX plane 10,9
61  // 57 x46y93 INMUX plane 12,11
2C  // 58 x46y94 INMUX plane 2,1
00  // 59 x46y94 INMUX plane 4,3
18  // 60 x46y94 INMUX plane 6,5
57  // 61 x46y94 INMUX plane 8,7
80  // 62 x46y94 INMUX plane 10,9
44  // 63 x46y94 INMUX plane 12,11
54  // 64 x45y93 SB_BIG plane 1
26  // 65 x45y93 SB_BIG plane 1
02  // 66 x45y93 SB_DRIVE plane 2,1
48  // 67 x45y93 SB_BIG plane 2
12  // 68 x45y93 SB_BIG plane 2
48  // 69 x45y93 SB_BIG plane 3
12  // 70 x45y93 SB_BIG plane 3
00  // 71 x45y93 SB_DRIVE plane 4,3
48  // 72 x45y93 SB_BIG plane 4
12  // 73 x45y93 SB_BIG plane 4
DB  // 74 x45y93 SB_BIG plane 5
40  // 75 x45y93 SB_BIG plane 5
00  // 76 x45y93 SB_DRIVE plane 6,5
48  // 77 x45y93 SB_BIG plane 6
02  // 78 x45y93 SB_BIG plane 6
48  // 79 x45y93 SB_BIG plane 7
12  // 80 x45y93 SB_BIG plane 7
00  // 81 x45y93 SB_DRIVE plane 8,7
48  // 82 x45y93 SB_BIG plane 8
12  // 83 x45y93 SB_BIG plane 8
48  // 84 x45y93 SB_BIG plane 9
12  // 85 x45y93 SB_BIG plane 9
00  // 86 x45y93 SB_DRIVE plane 10,9
93  // 87 x45y93 SB_BIG plane 10
22  // 88 x45y93 SB_BIG plane 10
51  // 89 x45y93 SB_BIG plane 11
12  // 90 x45y93 SB_BIG plane 11
00  // 91 x45y93 SB_DRIVE plane 12,11
48  // 92 x45y93 SB_BIG plane 12
12  // 93 x45y93 SB_BIG plane 12
02  // 94 x46y94 SB_SML plane 1
84  // 95 x46y94 SB_SML plane 2,1
2A  // 96 x46y94 SB_SML plane 2
A8  // 97 x46y94 SB_SML plane 3
82  // 98 x46y94 SB_SML plane 4,3
2A  // 99 x46y94 SB_SML plane 4
A8  // 100 x46y94 SB_SML plane 5
84  // 101 x46y94 SB_SML plane 6,5
2A  // 102 x46y94 SB_SML plane 6
A8  // 103 x46y94 SB_SML plane 7
12  // 104 x46y94 SB_SML plane 8,7
4A  // 105 x46y94 SB_SML plane 8
4C  // 106 x46y94 SB_SML plane 9
85  // 107 x46y94 SB_SML plane 10,9
2E  // 108 x46y94 SB_SML plane 10
28  // 109 x46y94 SB_SML plane 11
82  // 110 x46y94 SB_SML plane 12,11
2C  // 111 x46y94 SB_SML plane 12
DA // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x47y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 83EE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2F // y_sel: 93
7A // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 83F6
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x47y93 CPE[0]  _a372  C_AND/D///    
A3  //  1 x47y93 CPE[1]  80'h00_FE00_00_0000_0C88_A3FF modified with path inversions
88  //  2 x47y93 CPE[2]  80'h00_FE00_00_0000_0C88_ACFF from netlist
0C  //  3 x47y93 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x47y93 CPE[4]
00  //  5 x47y93 CPE[5]
00  //  6 x47y93 CPE[6]
00  //  7 x47y93 CPE[7]
FE  //  8 x47y93 CPE[8]
00  //  9 x47y93 CPE[9]
0C  // 10 x47y94 CPE[0]  _a490  C_MX2b////    
00  // 11 x47y94 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  // 12 x47y94 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 13 x47y94 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x47y94 CPE[4]
00  // 15 x47y94 CPE[5]
00  // 16 x47y94 CPE[6]
18  // 17 x47y94 CPE[7]
00  // 18 x47y94 CPE[8]
00  // 19 x47y94 CPE[9]
00  // 20 x48y93 CPE[0]
00  // 21 x48y93 CPE[1]
00  // 22 x48y93 CPE[2]
00  // 23 x48y93 CPE[3]
00  // 24 x48y93 CPE[4]
00  // 25 x48y93 CPE[5]
00  // 26 x48y93 CPE[6]
00  // 27 x48y93 CPE[7]
00  // 28 x48y93 CPE[8]
00  // 29 x48y93 CPE[9]
FF  // 30 x48y94 CPE[0]  _a477  C_AND/D///    
CC  // 31 x48y94 CPE[1]  80'h00_CE00_00_0000_0C88_CCFF modified with path inversions
88  // 32 x48y94 CPE[2]  80'h00_FE00_00_0000_0C88_CCFF from netlist
0C  // 33 x48y94 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x48y94 CPE[4]
00  // 35 x48y94 CPE[5]
00  // 36 x48y94 CPE[6]
00  // 37 x48y94 CPE[7]
CE  // 38 x48y94 CPE[8]
5F // -- CRC low byte
CC // -- CRC high byte


// Config Latches on x49y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8423     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2F // y_sel: 93
A2 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 842B
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5C  //  0 x49y93 CPE[0]  _a451  C_AND/D///    _a489  C_///AND/D
F2  //  1 x49y93 CPE[1]  80'h00_CE00_80_0000_0C88_F25C modified with path inversions
88  //  2 x49y93 CPE[2]  80'h00_FE00_80_0000_0C88_F8AC from netlist
0C  //  3 x49y93 CPE[3]      00_3000_00_0000_0000_0AF0 difference
00  //  4 x49y93 CPE[4]
00  //  5 x49y93 CPE[5]
80  //  6 x49y93 CPE[6]
00  //  7 x49y93 CPE[7]
CE  //  8 x49y93 CPE[8]
00  //  9 x49y93 CPE[9]
F8  // 10 x49y94 CPE[0]  _a481  C_AND/D///    _a485  C_///AND/D
C3  // 11 x49y94 CPE[1]  80'h00_CD00_80_0000_0C88_C3F8 modified with path inversions
88  // 12 x49y94 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 13 x49y94 CPE[3]      00_3300_00_0000_0000_0F00 difference
00  // 14 x49y94 CPE[4]
00  // 15 x49y94 CPE[5]
80  // 16 x49y94 CPE[6]
00  // 17 x49y94 CPE[7]
CD  // 18 x49y94 CPE[8]
00  // 19 x49y94 CPE[9]
F3  // 20 x50y93 CPE[0]  _a1440  C_MX2b////    
00  // 21 x50y93 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 22 x50y93 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 23 x50y93 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x50y93 CPE[4]
00  // 25 x50y93 CPE[5]
00  // 26 x50y93 CPE[6]
18  // 27 x50y93 CPE[7]
00  // 28 x50y93 CPE[8]
00  // 29 x50y93 CPE[9]
0C  // 30 x50y94 CPE[0]  _a1527  C_MX2b////    
00  // 31 x50y94 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x50y94 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x50y94 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 34 x50y94 CPE[4]
00  // 35 x50y94 CPE[5]
00  // 36 x50y94 CPE[6]
18  // 37 x50y94 CPE[7]
AA // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x51y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8457     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
2F // y_sel: 93
CA // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 845F
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x51y93 CPE[0]
00  //  1 x51y93 CPE[1]
00  //  2 x51y93 CPE[2]
00  //  3 x51y93 CPE[3]
00  //  4 x51y93 CPE[4]
00  //  5 x51y93 CPE[5]
00  //  6 x51y93 CPE[6]
00  //  7 x51y93 CPE[7]
00  //  8 x51y93 CPE[8]
00  //  9 x51y93 CPE[9]
FF  // 10 x51y94 CPE[0]  _a354  C_AND////    
55  // 11 x51y94 CPE[1]  80'h00_0018_00_0000_0C88_55FF modified with path inversions
88  // 12 x51y94 CPE[2]  80'h00_0018_00_0000_0C88_5AFF from netlist
0C  // 13 x51y94 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x51y94 CPE[4]
00  // 15 x51y94 CPE[5]
00  // 16 x51y94 CPE[6]
18  // 17 x51y94 CPE[7]
00  // 18 x51y94 CPE[8]
00  // 19 x51y94 CPE[9]
8F  // 20 x52y93 CPE[0]  _a374  C_///AND/
FF  // 21 x52y93 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  // 22 x52y93 CPE[2]  80'h00_0060_00_0000_0C08_FF1F from netlist
0C  // 23 x52y93 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 24 x52y93 CPE[4]
00  // 25 x52y93 CPE[5]
00  // 26 x52y93 CPE[6]
60  // 27 x52y93 CPE[7]
00  // 28 x52y93 CPE[8]
00  // 29 x52y93 CPE[9]
00  // 30 x52y94 CPE[0]
00  // 31 x52y94 CPE[1]
00  // 32 x52y94 CPE[2]
00  // 33 x52y94 CPE[3]
00  // 34 x52y94 CPE[4]
00  // 35 x52y94 CPE[5]
00  // 36 x52y94 CPE[6]
00  // 37 x52y94 CPE[7]
00  // 38 x52y94 CPE[8]
00  // 39 x52y94 CPE[9]
00  // 40 x51y93 INMUX plane 2,1
01  // 41 x51y93 INMUX plane 4,3
00  // 42 x51y93 INMUX plane 6,5
00  // 43 x51y93 INMUX plane 8,7
00  // 44 x51y93 INMUX plane 10,9
00  // 45 x51y93 INMUX plane 12,11
19  // 46 x51y94 INMUX plane 2,1
04  // 47 x51y94 INMUX plane 4,3
01  // 48 x51y94 INMUX plane 6,5
01  // 49 x51y94 INMUX plane 8,7
08  // 50 x51y94 INMUX plane 10,9
00  // 51 x51y94 INMUX plane 12,11
00  // 52 x52y93 INMUX plane 2,1
06  // 53 x52y93 INMUX plane 4,3
00  // 54 x52y93 INMUX plane 6,5
44  // 55 x52y93 INMUX plane 8,7
00  // 56 x52y93 INMUX plane 10,9
00  // 57 x52y93 INMUX plane 12,11
01  // 58 x52y94 INMUX plane 2,1
00  // 59 x52y94 INMUX plane 4,3
00  // 60 x52y94 INMUX plane 6,5
00  // 61 x52y94 INMUX plane 8,7
88  // 62 x52y94 INMUX plane 10,9
00  // 63 x52y94 INMUX plane 12,11
00  // 64 x52y94 SB_BIG plane 1
00  // 65 x52y94 SB_BIG plane 1
00  // 66 x52y94 SB_DRIVE plane 2,1
48  // 67 x52y94 SB_BIG plane 2
12  // 68 x52y94 SB_BIG plane 2
48  // 69 x52y94 SB_BIG plane 3
12  // 70 x52y94 SB_BIG plane 3
00  // 71 x52y94 SB_DRIVE plane 4,3
00  // 72 x52y94 SB_BIG plane 4
00  // 73 x52y94 SB_BIG plane 4
80  // 74 x52y94 SB_BIG plane 5
00  // 75 x52y94 SB_BIG plane 5
00  // 76 x52y94 SB_DRIVE plane 6,5
48  // 77 x52y94 SB_BIG plane 6
12  // 78 x52y94 SB_BIG plane 6
48  // 79 x52y94 SB_BIG plane 7
22  // 80 x52y94 SB_BIG plane 7
00  // 81 x52y94 SB_DRIVE plane 8,7
00  // 82 x52y94 SB_BIG plane 8
00  // 83 x52y94 SB_BIG plane 8
00  // 84 x52y94 SB_BIG plane 9
00  // 85 x52y94 SB_BIG plane 9
00  // 86 x52y94 SB_DRIVE plane 10,9
50  // 87 x52y94 SB_BIG plane 10
00  // 88 x52y94 SB_BIG plane 10
00  // 89 x52y94 SB_BIG plane 11
00  // 90 x52y94 SB_BIG plane 11
00  // 91 x52y94 SB_DRIVE plane 12,11
00  // 92 x52y94 SB_BIG plane 12
00  // 93 x52y94 SB_BIG plane 12
00  // 94 x51y93 SB_SML plane 1
80  // 95 x51y93 SB_SML plane 2,1
6A  // 96 x51y93 SB_SML plane 2
A8  // 97 x51y93 SB_SML plane 3
E2  // 98 x51y93 SB_SML plane 4,3
00  // 99 x51y93 SB_SML plane 4
40  // 100 x51y93 SB_SML plane 5
80  // 101 x51y93 SB_SML plane 6,5
2A  // 102 x51y93 SB_SML plane 6
E8  // 103 x51y93 SB_SML plane 7
02  // 104 x51y93 SB_SML plane 8,7
00  // 105 x51y93 SB_SML plane 8
00  // 106 x51y93 SB_SML plane 9
20  // 107 x51y93 SB_SML plane 10,9
60  // 108 x51y93 SB_SML plane 10
A6 // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 84D2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
30 // y_sel: 95
85 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 84DA
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
F3  //  0 x1y95 CPE[0]  _a1539  C_///AND/
FF  //  1 x1y95 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  //  2 x1y95 CPE[2]  80'h08_0060_00_0000_0C08_FFFC from netlist
0C  //  3 x1y95 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x1y95 CPE[4]
00  //  5 x1y95 CPE[5]
00  //  6 x1y95 CPE[6]
60  //  7 x1y95 CPE[7]
00  //  8 x1y95 CPE[8]
08  //  9 x1y95 CPE[9]
00  // 10 x1y96 CPE[0]
00  // 11 x1y96 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x1y96 CPE[2]
00  // 13 x1y96 CPE[3]
00  // 14 x1y96 CPE[4]
60  // 15 x1y96 CPE[5]
3F  // 16 x1y96 CPE[6]
00  // 17 x1y96 CPE[7]
00  // 18 x1y96 CPE[8]
00  // 19 x1y96 CPE[9]
00  // 20 x2y95 CPE[0]
00  // 21 x2y95 CPE[1]
00  // 22 x2y95 CPE[2]
00  // 23 x2y95 CPE[3]
00  // 24 x2y95 CPE[4]
00  // 25 x2y95 CPE[5]
00  // 26 x2y95 CPE[6]
00  // 27 x2y95 CPE[7]
00  // 28 x2y95 CPE[8]
00  // 29 x2y95 CPE[9]
00  // 30 x2y96 CPE[0]
00  // 31 x2y96 CPE[1]
00  // 32 x2y96 CPE[2]
00  // 33 x2y96 CPE[3]
00  // 34 x2y96 CPE[4]
00  // 35 x2y96 CPE[5]
00  // 36 x2y96 CPE[6]
00  // 37 x2y96 CPE[7]
00  // 38 x2y96 CPE[8]
00  // 39 x2y96 CPE[9]
28  // 40 x1y95 INMUX plane 2,1
00  // 41 x1y95 INMUX plane 4,3
00  // 42 x1y95 INMUX plane 6,5
00  // 43 x1y95 INMUX plane 8,7
09  // 44 x1y95 INMUX plane 10,9
00  // 45 x1y95 INMUX plane 12,11
00  // 46 x1y96 INMUX plane 2,1
00  // 47 x1y96 INMUX plane 4,3
00  // 48 x1y96 INMUX plane 6,5
00  // 49 x1y96 INMUX plane 8,7
00  // 50 x1y96 INMUX plane 10,9
00  // 51 x1y96 INMUX plane 12,11
00  // 52 x2y95 INMUX plane 2,1
00  // 53 x2y95 INMUX plane 4,3
40  // 54 x2y95 INMUX plane 6,5
00  // 55 x2y95 INMUX plane 8,7
40  // 56 x2y95 INMUX plane 10,9
00  // 57 x2y95 INMUX plane 12,11
28  // 58 x2y96 INMUX plane 2,1
00  // 59 x2y96 INMUX plane 4,3
40  // 60 x2y96 INMUX plane 6,5
00  // 61 x2y96 INMUX plane 8,7
40  // 62 x2y96 INMUX plane 10,9
00  // 63 x2y96 INMUX plane 12,11
48  // 64 x2y96 SB_BIG plane 1
12  // 65 x2y96 SB_BIG plane 1
00  // 66 x2y96 SB_DRIVE plane 2,1
00  // 67 x2y96 SB_BIG plane 2
00  // 68 x2y96 SB_BIG plane 2
00  // 69 x2y96 SB_BIG plane 3
00  // 70 x2y96 SB_BIG plane 3
00  // 71 x2y96 SB_DRIVE plane 4,3
00  // 72 x2y96 SB_BIG plane 4
00  // 73 x2y96 SB_BIG plane 4
48  // 74 x2y96 SB_BIG plane 5
12  // 75 x2y96 SB_BIG plane 5
00  // 76 x2y96 SB_DRIVE plane 6,5
00  // 77 x2y96 SB_BIG plane 6
00  // 78 x2y96 SB_BIG plane 6
00  // 79 x2y96 SB_BIG plane 7
00  // 80 x2y96 SB_BIG plane 7
00  // 81 x2y96 SB_DRIVE plane 8,7
00  // 82 x2y96 SB_BIG plane 8
00  // 83 x2y96 SB_BIG plane 8
0F  // 84 x2y96 SB_BIG plane 9
00  // 85 x2y96 SB_BIG plane 9
00  // 86 x2y96 SB_DRIVE plane 10,9
38  // 87 x2y96 SB_BIG plane 10
00  // 88 x2y96 SB_BIG plane 10
00  // 89 x2y96 SB_BIG plane 11
00  // 90 x2y96 SB_BIG plane 11
00  // 91 x2y96 SB_DRIVE plane 12,11
00  // 92 x2y96 SB_BIG plane 12
00  // 93 x2y96 SB_BIG plane 12
A8  // 94 x1y95 SB_SML plane 1
02  // 95 x1y95 SB_SML plane 2,1
00  // 96 x1y95 SB_SML plane 2
00  // 97 x1y95 SB_SML plane 3
00  // 98 x1y95 SB_SML plane 4,3
00  // 99 x1y95 SB_SML plane 4
A8  // 100 x1y95 SB_SML plane 5
02  // 101 x1y95 SB_SML plane 6,5
77 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x19y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8546     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
30 // y_sel: 95
2D // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 854E
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x19y95 CPE[0]
00  //  1 x19y95 CPE[1]
00  //  2 x19y95 CPE[2]
00  //  3 x19y95 CPE[3]
00  //  4 x19y95 CPE[4]
00  //  5 x19y95 CPE[5]
00  //  6 x19y95 CPE[6]
00  //  7 x19y95 CPE[7]
00  //  8 x19y95 CPE[8]
00  //  9 x19y95 CPE[9]
00  // 10 x19y96 CPE[0]
00  // 11 x19y96 CPE[1]
00  // 12 x19y96 CPE[2]
00  // 13 x19y96 CPE[3]
00  // 14 x19y96 CPE[4]
00  // 15 x19y96 CPE[5]
00  // 16 x19y96 CPE[6]
00  // 17 x19y96 CPE[7]
00  // 18 x19y96 CPE[8]
00  // 19 x19y96 CPE[9]
00  // 20 x20y95 CPE[0]
00  // 21 x20y95 CPE[1]
00  // 22 x20y95 CPE[2]
00  // 23 x20y95 CPE[3]
00  // 24 x20y95 CPE[4]
00  // 25 x20y95 CPE[5]
00  // 26 x20y95 CPE[6]
00  // 27 x20y95 CPE[7]
00  // 28 x20y95 CPE[8]
00  // 29 x20y95 CPE[9]
F3  // 30 x20y96 CPE[0]  _a1416  C_MX2b////    
00  // 31 x20y96 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 32 x20y96 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  // 33 x20y96 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 34 x20y96 CPE[4]
00  // 35 x20y96 CPE[5]
00  // 36 x20y96 CPE[6]
18  // 37 x20y96 CPE[7]
00  // 38 x20y96 CPE[8]
00  // 39 x20y96 CPE[9]
00  // 40 x19y95 INMUX plane 2,1
00  // 41 x19y95 INMUX plane 4,3
00  // 42 x19y95 INMUX plane 6,5
02  // 43 x19y95 INMUX plane 8,7
00  // 44 x19y95 INMUX plane 10,9
00  // 45 x19y95 INMUX plane 12,11
00  // 46 x19y96 INMUX plane 2,1
00  // 47 x19y96 INMUX plane 4,3
00  // 48 x19y96 INMUX plane 6,5
00  // 49 x19y96 INMUX plane 8,7
10  // 50 x19y96 INMUX plane 10,9
00  // 51 x19y96 INMUX plane 12,11
00  // 52 x20y95 INMUX plane 2,1
00  // 53 x20y95 INMUX plane 4,3
00  // 54 x20y95 INMUX plane 6,5
00  // 55 x20y95 INMUX plane 8,7
01  // 56 x20y95 INMUX plane 10,9
00  // 57 x20y95 INMUX plane 12,11
28  // 58 x20y96 INMUX plane 2,1
00  // 59 x20y96 INMUX plane 4,3
00  // 60 x20y96 INMUX plane 6,5
2C  // 61 x20y96 INMUX plane 8,7
00  // 62 x20y96 INMUX plane 10,9
C0  // 63 x20y96 INMUX plane 12,11
00  // 64 x19y95 SB_BIG plane 1
00  // 65 x19y95 SB_BIG plane 1
00  // 66 x19y95 SB_DRIVE plane 2,1
00  // 67 x19y95 SB_BIG plane 2
00  // 68 x19y95 SB_BIG plane 2
00  // 69 x19y95 SB_BIG plane 3
00  // 70 x19y95 SB_BIG plane 3
00  // 71 x19y95 SB_DRIVE plane 4,3
48  // 72 x19y95 SB_BIG plane 4
12  // 73 x19y95 SB_BIG plane 4
00  // 74 x19y95 SB_BIG plane 5
00  // 75 x19y95 SB_BIG plane 5
00  // 76 x19y95 SB_DRIVE plane 6,5
00  // 77 x19y95 SB_BIG plane 6
00  // 78 x19y95 SB_BIG plane 6
00  // 79 x19y95 SB_BIG plane 7
00  // 80 x19y95 SB_BIG plane 7
00  // 81 x19y95 SB_DRIVE plane 8,7
48  // 82 x19y95 SB_BIG plane 8
12  // 83 x19y95 SB_BIG plane 8
39  // 84 x19y95 SB_BIG plane 9
00  // 85 x19y95 SB_BIG plane 9
00  // 86 x19y95 SB_DRIVE plane 10,9
00  // 87 x19y95 SB_BIG plane 10
00  // 88 x19y95 SB_BIG plane 10
00  // 89 x19y95 SB_BIG plane 11
00  // 90 x19y95 SB_BIG plane 11
00  // 91 x19y95 SB_DRIVE plane 12,11
00  // 92 x19y95 SB_BIG plane 12
00  // 93 x19y95 SB_BIG plane 12
00  // 94 x20y96 SB_SML plane 1
00  // 95 x20y96 SB_SML plane 2,1
00  // 96 x20y96 SB_SML plane 2
00  // 97 x20y96 SB_SML plane 3
80  // 98 x20y96 SB_SML plane 4,3
2A  // 99 x20y96 SB_SML plane 4
00  // 100 x20y96 SB_SML plane 5
00  // 101 x20y96 SB_SML plane 6,5
40  // 102 x20y96 SB_SML plane 6
00  // 103 x20y96 SB_SML plane 7
80  // 104 x20y96 SB_SML plane 8,7
2A  // 105 x20y96 SB_SML plane 8
00  // 106 x20y96 SB_SML plane 9
00  // 107 x20y96 SB_SML plane 10,9
18  // 108 x20y96 SB_SML plane 10
00  // 109 x20y96 SB_SML plane 11
10  // 110 x20y96 SB_SML plane 12,11
8D // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x21y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 85C3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
30 // y_sel: 95
F5 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 85CB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x21y95 CPE[0]  _a1357  C_MX2b////    
00  //  1 x21y95 CPE[1]  80'h00_0018_00_0040_0A33_0003 modified with path inversions
33  //  2 x21y95 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  //  3 x21y95 CPE[3]      00_0000_00_0000_0001_000F difference
40  //  4 x21y95 CPE[4]
00  //  5 x21y95 CPE[5]
00  //  6 x21y95 CPE[6]
18  //  7 x21y95 CPE[7]
00  //  8 x21y95 CPE[8]
00  //  9 x21y95 CPE[9]
C0  // 10 x21y96 CPE[0]  _a1428  C_MX2b////    
00  // 11 x21y96 CPE[1]  80'h00_0018_00_0040_0A50_00C0 modified with path inversions
50  // 12 x21y96 CPE[2]  80'h00_0018_00_0040_0A54_00C0 from netlist
0A  // 13 x21y96 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x21y96 CPE[4]
00  // 15 x21y96 CPE[5]
00  // 16 x21y96 CPE[6]
18  // 17 x21y96 CPE[7]
00  // 18 x21y96 CPE[8]
00  // 19 x21y96 CPE[9]
0A  // 20 x22y95 CPE[0]  net1 = net2: _a772  C_ADDF2///ADDF2/
30  // 21 x22y95 CPE[1]  80'h00_0078_00_0020_0C66_300A modified with path inversions
66  // 22 x22y95 CPE[2]  80'h00_0078_00_0020_0C66_C00A from netlist
0C  // 23 x22y95 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 24 x22y95 CPE[4]
00  // 25 x22y95 CPE[5]
00  // 26 x22y95 CPE[6]
78  // 27 x22y95 CPE[7]
00  // 28 x22y95 CPE[8]
00  // 29 x22y95 CPE[9]
FF  // 30 x22y96 CPE[0]  _a1637  C_////Bridge
FF  // 31 x22y96 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x22y96 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x22y96 CPE[3]
00  // 34 x22y96 CPE[4]
00  // 35 x22y96 CPE[5]
00  // 36 x22y96 CPE[6]
A1  // 37 x22y96 CPE[7]
00  // 38 x22y96 CPE[8]
00  // 39 x22y96 CPE[9]
29  // 40 x21y95 INMUX plane 2,1
00  // 41 x21y95 INMUX plane 4,3
26  // 42 x21y95 INMUX plane 6,5
00  // 43 x21y95 INMUX plane 8,7
01  // 44 x21y95 INMUX plane 10,9
00  // 45 x21y95 INMUX plane 12,11
00  // 46 x21y96 INMUX plane 2,1
10  // 47 x21y96 INMUX plane 4,3
05  // 48 x21y96 INMUX plane 6,5
07  // 49 x21y96 INMUX plane 8,7
00  // 50 x21y96 INMUX plane 10,9
0D  // 51 x21y96 INMUX plane 12,11
2E  // 52 x22y95 INMUX plane 2,1
00  // 53 x22y95 INMUX plane 4,3
02  // 54 x22y95 INMUX plane 6,5
D0  // 55 x22y95 INMUX plane 8,7
01  // 56 x22y95 INMUX plane 10,9
C0  // 57 x22y95 INMUX plane 12,11
18  // 58 x22y96 INMUX plane 2,1
00  // 59 x22y96 INMUX plane 4,3
00  // 60 x22y96 INMUX plane 6,5
C0  // 61 x22y96 INMUX plane 8,7
80  // 62 x22y96 INMUX plane 10,9
C8  // 63 x22y96 INMUX plane 12,11
C9  // 64 x22y96 SB_BIG plane 1
04  // 65 x22y96 SB_BIG plane 1
00  // 66 x22y96 SB_DRIVE plane 2,1
48  // 67 x22y96 SB_BIG plane 2
12  // 68 x22y96 SB_BIG plane 2
08  // 69 x22y96 SB_BIG plane 3
13  // 70 x22y96 SB_BIG plane 3
00  // 71 x22y96 SB_DRIVE plane 4,3
41  // 72 x22y96 SB_BIG plane 4
10  // 73 x22y96 SB_BIG plane 4
48  // 74 x22y96 SB_BIG plane 5
12  // 75 x22y96 SB_BIG plane 5
00  // 76 x22y96 SB_DRIVE plane 6,5
08  // 77 x22y96 SB_BIG plane 6
12  // 78 x22y96 SB_BIG plane 6
48  // 79 x22y96 SB_BIG plane 7
12  // 80 x22y96 SB_BIG plane 7
00  // 81 x22y96 SB_DRIVE plane 8,7
C8  // 82 x22y96 SB_BIG plane 8
12  // 83 x22y96 SB_BIG plane 8
79  // 84 x22y96 SB_BIG plane 9
12  // 85 x22y96 SB_BIG plane 9
00  // 86 x22y96 SB_DRIVE plane 10,9
48  // 87 x22y96 SB_BIG plane 10
12  // 88 x22y96 SB_BIG plane 10
41  // 89 x22y96 SB_BIG plane 11
12  // 90 x22y96 SB_BIG plane 11
00  // 91 x22y96 SB_DRIVE plane 12,11
48  // 92 x22y96 SB_BIG plane 12
12  // 93 x22y96 SB_BIG plane 12
A8  // 94 x21y95 SB_SML plane 1
82  // 95 x21y95 SB_SML plane 2,1
2A  // 96 x21y95 SB_SML plane 2
A8  // 97 x21y95 SB_SML plane 3
82  // 98 x21y95 SB_SML plane 4,3
2A  // 99 x21y95 SB_SML plane 4
A8  // 100 x21y95 SB_SML plane 5
82  // 101 x21y95 SB_SML plane 6,5
2A  // 102 x21y95 SB_SML plane 6
28  // 103 x21y95 SB_SML plane 7
81  // 104 x21y95 SB_SML plane 8,7
2A  // 105 x21y95 SB_SML plane 8
B1  // 106 x21y95 SB_SML plane 9
82  // 107 x21y95 SB_SML plane 10,9
2A  // 108 x21y95 SB_SML plane 10
A8  // 109 x21y95 SB_SML plane 11
82  // 110 x21y95 SB_SML plane 12,11
2A  // 111 x21y95 SB_SML plane 12
0C // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x23y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8641     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
30 // y_sel: 95
FD // -- CRC low byte
64 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8649
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A6  //  0 x23y95 CPE[0]  _a328  C_///ICOMP/D
FF  //  1 x23y95 CPE[1]  80'h00_FE00_80_0000_0C08_FFA6 modified with path inversions
08  //  2 x23y95 CPE[2]  80'h00_FE00_80_0000_0C08_FFA6 from netlist
0C  //  3 x23y95 CPE[3]
00  //  4 x23y95 CPE[4]
00  //  5 x23y95 CPE[5]
80  //  6 x23y95 CPE[6]
00  //  7 x23y95 CPE[7]
FE  //  8 x23y95 CPE[8]
00  //  9 x23y95 CPE[9]
00  // 10 x23y96 CPE[0]
00  // 11 x23y96 CPE[1]
00  // 12 x23y96 CPE[2]
00  // 13 x23y96 CPE[3]
00  // 14 x23y96 CPE[4]
00  // 15 x23y96 CPE[5]
00  // 16 x23y96 CPE[6]
00  // 17 x23y96 CPE[7]
00  // 18 x23y96 CPE[8]
00  // 19 x23y96 CPE[9]
FF  // 20 x24y95 CPE[0]  _a322  C_AND/D///    
8F  // 21 x24y95 CPE[1]  80'h00_FE00_00_0000_0C88_8FFF modified with path inversions
88  // 22 x24y95 CPE[2]  80'h00_FE00_00_0000_0C88_8FFF from netlist
0C  // 23 x24y95 CPE[3]
00  // 24 x24y95 CPE[4]
00  // 25 x24y95 CPE[5]
00  // 26 x24y95 CPE[6]
00  // 27 x24y95 CPE[7]
FE  // 28 x24y95 CPE[8]
00  // 29 x24y95 CPE[9]
55  // 30 x24y96 CPE[0]  net1 = net2: _a323  C_AND/D//AND/D
AA  // 31 x24y96 CPE[1]  80'h00_FE00_80_0000_0C88_AA55 modified with path inversions
88  // 32 x24y96 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 33 x24y96 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x24y96 CPE[4]
00  // 35 x24y96 CPE[5]
80  // 36 x24y96 CPE[6]
00  // 37 x24y96 CPE[7]
FE  // 38 x24y96 CPE[8]
00  // 39 x24y96 CPE[9]
2C  // 40 x23y95 INMUX plane 2,1
06  // 41 x23y95 INMUX plane 4,3
09  // 42 x23y95 INMUX plane 6,5
03  // 43 x23y95 INMUX plane 8,7
00  // 44 x23y95 INMUX plane 10,9
05  // 45 x23y95 INMUX plane 12,11
19  // 46 x23y96 INMUX plane 2,1
10  // 47 x23y96 INMUX plane 4,3
00  // 48 x23y96 INMUX plane 6,5
09  // 49 x23y96 INMUX plane 8,7
01  // 50 x23y96 INMUX plane 10,9
01  // 51 x23y96 INMUX plane 12,11
00  // 52 x24y95 INMUX plane 2,1
09  // 53 x24y95 INMUX plane 4,3
40  // 54 x24y95 INMUX plane 6,5
3C  // 55 x24y95 INMUX plane 8,7
40  // 56 x24y95 INMUX plane 10,9
28  // 57 x24y95 INMUX plane 12,11
08  // 58 x24y96 INMUX plane 2,1
06  // 59 x24y96 INMUX plane 4,3
44  // 60 x24y96 INMUX plane 6,5
04  // 61 x24y96 INMUX plane 8,7
40  // 62 x24y96 INMUX plane 10,9
C1  // 63 x24y96 INMUX plane 12,11
08  // 64 x23y95 SB_BIG plane 1
02  // 65 x23y95 SB_BIG plane 1
00  // 66 x23y95 SB_DRIVE plane 2,1
00  // 67 x23y95 SB_BIG plane 2
00  // 68 x23y95 SB_BIG plane 2
48  // 69 x23y95 SB_BIG plane 3
12  // 70 x23y95 SB_BIG plane 3
00  // 71 x23y95 SB_DRIVE plane 4,3
89  // 72 x23y95 SB_BIG plane 4
24  // 73 x23y95 SB_BIG plane 4
48  // 74 x23y95 SB_BIG plane 5
14  // 75 x23y95 SB_BIG plane 5
00  // 76 x23y95 SB_DRIVE plane 6,5
00  // 77 x23y95 SB_BIG plane 6
00  // 78 x23y95 SB_BIG plane 6
12  // 79 x23y95 SB_BIG plane 7
30  // 80 x23y95 SB_BIG plane 7
00  // 81 x23y95 SB_DRIVE plane 8,7
08  // 82 x23y95 SB_BIG plane 8
04  // 83 x23y95 SB_BIG plane 8
29  // 84 x23y95 SB_BIG plane 9
00  // 85 x23y95 SB_BIG plane 9
00  // 86 x23y95 SB_DRIVE plane 10,9
00  // 87 x23y95 SB_BIG plane 10
00  // 88 x23y95 SB_BIG plane 10
00  // 89 x23y95 SB_BIG plane 11
00  // 90 x23y95 SB_BIG plane 11
00  // 91 x23y95 SB_DRIVE plane 12,11
00  // 92 x23y95 SB_BIG plane 12
00  // 93 x23y95 SB_BIG plane 12
A8  // 94 x24y96 SB_SML plane 1
02  // 95 x24y96 SB_SML plane 2,1
00  // 96 x24y96 SB_SML plane 2
A8  // 97 x24y96 SB_SML plane 3
82  // 98 x24y96 SB_SML plane 4,3
2A  // 99 x24y96 SB_SML plane 4
A8  // 100 x24y96 SB_SML plane 5
02  // 101 x24y96 SB_SML plane 6,5
00  // 102 x24y96 SB_SML plane 6
A8  // 103 x24y96 SB_SML plane 7
12  // 104 x24y96 SB_SML plane 8,7
2A  // 105 x24y96 SB_SML plane 8
11  // 106 x24y96 SB_SML plane 9
00  // 107 x24y96 SB_SML plane 10,9
10  // 108 x24y96 SB_SML plane 10
11  // 109 x24y96 SB_SML plane 11
90  // 110 x24y96 SB_SML plane 12,11
01  // 111 x24y96 SB_SML plane 12
B4 // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x25y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 86BF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
30 // y_sel: 95
25 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 86C7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x25y95 CPE[0]  _a258  C_AND/D///    
1F  //  1 x25y95 CPE[1]  80'h00_FE00_00_0000_0C88_1FFF modified with path inversions
88  //  2 x25y95 CPE[2]  80'h00_FE00_00_0000_0C88_2FFF from netlist
0C  //  3 x25y95 CPE[3]      00_0000_00_0000_0000_3000 difference
00  //  4 x25y95 CPE[4]
00  //  5 x25y95 CPE[5]
00  //  6 x25y95 CPE[6]
00  //  7 x25y95 CPE[7]
FE  //  8 x25y95 CPE[8]
00  //  9 x25y95 CPE[9]
FF  // 10 x25y96 CPE[0]  _a260  C_AND/D///    _a1631  C_////Bridge
5A  // 11 x25y96 CPE[1]  80'h00_CDA7_00_0000_0C88_5AFF modified with path inversions
88  // 12 x25y96 CPE[2]  80'h00_FEA7_00_0000_0C88_AAFF from netlist
0C  // 13 x25y96 CPE[3]      00_3300_00_0000_0000_F000 difference
00  // 14 x25y96 CPE[4]
00  // 15 x25y96 CPE[5]
00  // 16 x25y96 CPE[6]
A7  // 17 x25y96 CPE[7]
CD  // 18 x25y96 CPE[8]
00  // 19 x25y96 CPE[9]
00  // 20 x26y95 CPE[0]
00  // 21 x26y95 CPE[1]
00  // 22 x26y95 CPE[2]
00  // 23 x26y95 CPE[3]
00  // 24 x26y95 CPE[4]
00  // 25 x26y95 CPE[5]
00  // 26 x26y95 CPE[6]
00  // 27 x26y95 CPE[7]
00  // 28 x26y95 CPE[8]
00  // 29 x26y95 CPE[9]
5B  // 30 x26y96 CPE[0]  net1 = net2: _a155  C_ORAND////D
FF  // 31 x26y96 CPE[1]  80'h00_FD18_00_0000_0888_FF5B modified with path inversions
88  // 32 x26y96 CPE[2]  80'h00_FE18_00_0000_0888_FFAB from netlist
08  // 33 x26y96 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 34 x26y96 CPE[4]
00  // 35 x26y96 CPE[5]
00  // 36 x26y96 CPE[6]
18  // 37 x26y96 CPE[7]
FD  // 38 x26y96 CPE[8]
50 // -- CRC low byte
AE // -- CRC high byte


// Config Latches on x27y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 86F4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
30 // y_sel: 95
4D // -- CRC low byte
57 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 86FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
05  //  0 x27y95 CPE[0]  _a1364  C_MX2b////    
00  //  1 x27y95 CPE[1]  80'h00_0018_00_0040_0A31_0005 modified with path inversions
31  //  2 x27y95 CPE[2]  80'h00_0018_00_0040_0A31_0005 from netlist
0A  //  3 x27y95 CPE[3]
40  //  4 x27y95 CPE[4]
00  //  5 x27y95 CPE[5]
00  //  6 x27y95 CPE[6]
18  //  7 x27y95 CPE[7]
00  //  8 x27y95 CPE[8]
00  //  9 x27y95 CPE[9]
CA  // 10 x27y96 CPE[0]  _a94  C_MX4b////    _a1578  C_////Bridge
00  // 11 x27y96 CPE[1]  80'h00_00BF_00_0040_0A66_00CA modified with path inversions
66  // 12 x27y96 CPE[2]  80'h00_00BF_00_0040_0A60_00CA from netlist
0A  // 13 x27y96 CPE[3]      00_0000_00_0000_0006_0000 difference
40  // 14 x27y96 CPE[4]
00  // 15 x27y96 CPE[5]
00  // 16 x27y96 CPE[6]
BF  // 17 x27y96 CPE[7]
00  // 18 x27y96 CPE[8]
00  // 19 x27y96 CPE[9]
8F  // 20 x28y95 CPE[0]  net1 = net2: _a167  C_AND/D//AND/D
3C  // 21 x28y95 CPE[1]  80'h00_FD00_80_0000_0C88_3C8F modified with path inversions
88  // 22 x28y95 CPE[2]  80'h00_FE00_80_0000_0C88_3C2F from netlist
0C  // 23 x28y95 CPE[3]      00_0300_00_0000_0000_00A0 difference
00  // 24 x28y95 CPE[4]
00  // 25 x28y95 CPE[5]
80  // 26 x28y95 CPE[6]
00  // 27 x28y95 CPE[7]
FD  // 28 x28y95 CPE[8]
00  // 29 x28y95 CPE[9]
0C  // 30 x28y96 CPE[0]  _a123  C_MX2b////    
00  // 31 x28y96 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  // 32 x28y96 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 33 x28y96 CPE[3]      00_0000_00_0000_0001_000F difference
40  // 34 x28y96 CPE[4]
00  // 35 x28y96 CPE[5]
00  // 36 x28y96 CPE[6]
18  // 37 x28y96 CPE[7]
00  // 38 x28y96 CPE[8]
00  // 39 x28y96 CPE[9]
05  // 40 x27y95 INMUX plane 2,1
00  // 41 x27y95 INMUX plane 4,3
07  // 42 x27y95 INMUX plane 6,5
28  // 43 x27y95 INMUX plane 8,7
0D  // 44 x27y95 INMUX plane 10,9
01  // 45 x27y95 INMUX plane 12,11
06  // 46 x27y96 INMUX plane 2,1
21  // 47 x27y96 INMUX plane 4,3
39  // 48 x27y96 INMUX plane 6,5
3A  // 49 x27y96 INMUX plane 8,7
28  // 50 x27y96 INMUX plane 10,9
00  // 51 x27y96 INMUX plane 12,11
08  // 52 x28y95 INMUX plane 2,1
04  // 53 x28y95 INMUX plane 4,3
38  // 54 x28y95 INMUX plane 6,5
71  // 55 x28y95 INMUX plane 8,7
28  // 56 x28y95 INMUX plane 10,9
0A  // 57 x28y95 INMUX plane 12,11
15  // 58 x28y96 INMUX plane 2,1
08  // 59 x28y96 INMUX plane 4,3
39  // 60 x28y96 INMUX plane 6,5
50  // 61 x28y96 INMUX plane 8,7
A5  // 62 x28y96 INMUX plane 10,9
CC  // 63 x28y96 INMUX plane 12,11
48  // 64 x27y95 SB_BIG plane 1
12  // 65 x27y95 SB_BIG plane 1
80  // 66 x27y95 SB_DRIVE plane 2,1
41  // 67 x27y95 SB_BIG plane 2
12  // 68 x27y95 SB_BIG plane 2
00  // 69 x27y95 SB_BIG plane 3
00  // 70 x27y95 SB_BIG plane 3
02  // 71 x27y95 SB_DRIVE plane 4,3
54  // 72 x27y95 SB_BIG plane 4
26  // 73 x27y95 SB_BIG plane 4
91  // 74 x27y95 SB_BIG plane 5
24  // 75 x27y95 SB_BIG plane 5
02  // 76 x27y95 SB_DRIVE plane 6,5
08  // 77 x27y95 SB_BIG plane 6
13  // 78 x27y95 SB_BIG plane 6
41  // 79 x27y95 SB_BIG plane 7
12  // 80 x27y95 SB_BIG plane 7
00  // 81 x27y95 SB_DRIVE plane 8,7
48  // 82 x27y95 SB_BIG plane 8
12  // 83 x27y95 SB_BIG plane 8
69  // 84 x27y95 SB_BIG plane 9
12  // 85 x27y95 SB_BIG plane 9
00  // 86 x27y95 SB_DRIVE plane 10,9
44  // 87 x27y95 SB_BIG plane 10
26  // 88 x27y95 SB_BIG plane 10
48  // 89 x27y95 SB_BIG plane 11
12  // 90 x27y95 SB_BIG plane 11
00  // 91 x27y95 SB_DRIVE plane 12,11
8C  // 92 x27y95 SB_BIG plane 12
24  // 93 x27y95 SB_BIG plane 12
28  // 94 x28y96 SB_SML plane 1
82  // 95 x28y96 SB_SML plane 2,1
2E  // 96 x28y96 SB_SML plane 2
82  // 97 x28y96 SB_SML plane 3
00  // 98 x28y96 SB_SML plane 4,3
5D  // 99 x28y96 SB_SML plane 4
6E  // 100 x28y96 SB_SML plane 5
85  // 101 x28y96 SB_SML plane 6,5
2A  // 102 x28y96 SB_SML plane 6
08  // 103 x28y96 SB_SML plane 7
81  // 104 x28y96 SB_SML plane 8,7
2A  // 105 x28y96 SB_SML plane 8
A8  // 106 x28y96 SB_SML plane 9
22  // 107 x28y96 SB_SML plane 10,9
47  // 108 x28y96 SB_SML plane 10
C0  // 109 x28y96 SB_SML plane 11
31  // 110 x28y96 SB_SML plane 12,11
14  // 111 x28y96 SB_SML plane 12
7D // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x29y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8772     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
30 // y_sel: 95
95 // -- CRC low byte
4E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 877A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
4C  //  0 x29y95 CPE[0]  _a128  C_AND////    
F4  //  1 x29y95 CPE[1]  80'h00_0018_00_0000_0888_F44C modified with path inversions
88  //  2 x29y95 CPE[2]  80'h00_0018_00_0000_0888_F42C from netlist
08  //  3 x29y95 CPE[3]      00_0000_00_0000_0000_0060 difference
00  //  4 x29y95 CPE[4]
00  //  5 x29y95 CPE[5]
00  //  6 x29y95 CPE[6]
18  //  7 x29y95 CPE[7]
00  //  8 x29y95 CPE[8]
00  //  9 x29y95 CPE[9]
FF  // 10 x29y96 CPE[0]  _a1584  C_////Bridge
FF  // 11 x29y96 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  // 12 x29y96 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  // 13 x29y96 CPE[3]
00  // 14 x29y96 CPE[4]
00  // 15 x29y96 CPE[5]
00  // 16 x29y96 CPE[6]
A6  // 17 x29y96 CPE[7]
00  // 18 x29y96 CPE[8]
00  // 19 x29y96 CPE[9]
5C  // 20 x30y95 CPE[0]  _a130  C_AND////    _a1260  C_///AND/
82  // 21 x30y95 CPE[1]  80'h00_0078_00_0000_0C88_825C modified with path inversions
88  // 22 x30y95 CPE[2]  80'h00_0078_00_0000_0C88_88AC from netlist
0C  // 23 x30y95 CPE[3]      00_0000_00_0000_0000_0AF0 difference
00  // 24 x30y95 CPE[4]
00  // 25 x30y95 CPE[5]
00  // 26 x30y95 CPE[6]
78  // 27 x30y95 CPE[7]
00  // 28 x30y95 CPE[8]
00  // 29 x30y95 CPE[9]
00  // 30 x30y96 CPE[0]  _a1256  C_MX4a////    
CA  // 31 x30y96 CPE[1]  80'h00_0018_00_0040_0C64_CA00 modified with path inversions
64  // 32 x30y96 CPE[2]  80'h00_0018_00_0040_0C64_3500 from netlist
0C  // 33 x30y96 CPE[3]      00_0000_00_0000_0000_FF00 difference
40  // 34 x30y96 CPE[4]
00  // 35 x30y96 CPE[5]
00  // 36 x30y96 CPE[6]
18  // 37 x30y96 CPE[7]
00  // 38 x30y96 CPE[8]
00  // 39 x30y96 CPE[9]
38  // 40 x29y95 INMUX plane 2,1
24  // 41 x29y95 INMUX plane 4,3
2D  // 42 x29y95 INMUX plane 6,5
01  // 43 x29y95 INMUX plane 8,7
21  // 44 x29y95 INMUX plane 10,9
10  // 45 x29y95 INMUX plane 12,11
00  // 46 x29y96 INMUX plane 2,1
08  // 47 x29y96 INMUX plane 4,3
01  // 48 x29y96 INMUX plane 6,5
06  // 49 x29y96 INMUX plane 8,7
28  // 50 x29y96 INMUX plane 10,9
09  // 51 x29y96 INMUX plane 12,11
20  // 52 x30y95 INMUX plane 2,1
20  // 53 x30y95 INMUX plane 4,3
31  // 54 x30y95 INMUX plane 6,5
77  // 55 x30y95 INMUX plane 8,7
88  // 56 x30y95 INMUX plane 10,9
61  // 57 x30y95 INMUX plane 12,11
00  // 58 x30y96 INMUX plane 2,1
27  // 59 x30y96 INMUX plane 4,3
08  // 60 x30y96 INMUX plane 6,5
70  // 61 x30y96 INMUX plane 8,7
00  // 62 x30y96 INMUX plane 10,9
C8  // 63 x30y96 INMUX plane 12,11
41  // 64 x30y96 SB_BIG plane 1
12  // 65 x30y96 SB_BIG plane 1
00  // 66 x30y96 SB_DRIVE plane 2,1
48  // 67 x30y96 SB_BIG plane 2
10  // 68 x30y96 SB_BIG plane 2
51  // 69 x30y96 SB_BIG plane 3
12  // 70 x30y96 SB_BIG plane 3
00  // 71 x30y96 SB_DRIVE plane 4,3
6E  // 72 x30y96 SB_BIG plane 4
24  // 73 x30y96 SB_BIG plane 4
48  // 74 x30y96 SB_BIG plane 5
12  // 75 x30y96 SB_BIG plane 5
00  // 76 x30y96 SB_DRIVE plane 6,5
48  // 77 x30y96 SB_BIG plane 6
12  // 78 x30y96 SB_BIG plane 6
48  // 79 x30y96 SB_BIG plane 7
10  // 80 x30y96 SB_BIG plane 7
00  // 81 x30y96 SB_DRIVE plane 8,7
11  // 82 x30y96 SB_BIG plane 8
33  // 83 x30y96 SB_BIG plane 8
48  // 84 x30y96 SB_BIG plane 9
12  // 85 x30y96 SB_BIG plane 9
00  // 86 x30y96 SB_DRIVE plane 10,9
C8  // 87 x30y96 SB_BIG plane 10
12  // 88 x30y96 SB_BIG plane 10
19  // 89 x30y96 SB_BIG plane 11
25  // 90 x30y96 SB_BIG plane 11
00  // 91 x30y96 SB_DRIVE plane 12,11
48  // 92 x30y96 SB_BIG plane 12
02  // 93 x30y96 SB_BIG plane 12
A8  // 94 x29y95 SB_SML plane 1
12  // 95 x29y95 SB_SML plane 2,1
2B  // 96 x29y95 SB_SML plane 2
B1  // 97 x29y95 SB_SML plane 3
02  // 98 x29y95 SB_SML plane 4,3
54  // 99 x29y95 SB_SML plane 4
A8  // 100 x29y95 SB_SML plane 5
82  // 101 x29y95 SB_SML plane 6,5
2A  // 102 x29y95 SB_SML plane 6
30  // 103 x29y95 SB_SML plane 7
81  // 104 x29y95 SB_SML plane 8,7
2A  // 105 x29y95 SB_SML plane 8
A8  // 106 x29y95 SB_SML plane 9
02  // 107 x29y95 SB_SML plane 10,9
73  // 108 x29y95 SB_SML plane 10
E4  // 109 x29y95 SB_SML plane 11
86  // 110 x29y95 SB_SML plane 12,11
2A  // 111 x29y95 SB_SML plane 12
83 // -- CRC low byte
4F // -- CRC high byte


// Config Latches on x31y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 87F0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
30 // y_sel: 95
CC // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 87F8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5A  //  0 x31y95 CPE[0]  _a127  C_ORAND////    
F7  //  1 x31y95 CPE[1]  80'h00_0018_00_0000_0888_F75A modified with path inversions
88  //  2 x31y95 CPE[2]  80'h00_0018_00_0000_0888_FD55 from netlist
08  //  3 x31y95 CPE[3]      00_0000_00_0000_0000_0A0F difference
00  //  4 x31y95 CPE[4]
00  //  5 x31y95 CPE[5]
00  //  6 x31y95 CPE[6]
18  //  7 x31y95 CPE[7]
00  //  8 x31y95 CPE[8]
00  //  9 x31y95 CPE[9]
FF  // 10 x31y96 CPE[0]  _a1367  C_AND////    
2F  // 11 x31y96 CPE[1]  80'h00_0018_00_0000_0C88_2FFF modified with path inversions
88  // 12 x31y96 CPE[2]  80'h00_0018_00_0000_0C88_2FFF from netlist
0C  // 13 x31y96 CPE[3]
00  // 14 x31y96 CPE[4]
00  // 15 x31y96 CPE[5]
00  // 16 x31y96 CPE[6]
18  // 17 x31y96 CPE[7]
00  // 18 x31y96 CPE[8]
00  // 19 x31y96 CPE[9]
FF  // 20 x32y95 CPE[0]  _a1379  C_AND////    
A3  // 21 x32y95 CPE[1]  80'h00_0018_00_0000_0C88_A3FF modified with path inversions
88  // 22 x32y95 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  // 23 x32y95 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x32y95 CPE[4]
00  // 25 x32y95 CPE[5]
00  // 26 x32y95 CPE[6]
18  // 27 x32y95 CPE[7]
00  // 28 x32y95 CPE[8]
00  // 29 x32y95 CPE[9]
50  // 30 x32y96 CPE[0]  _a119  C_MX2b////    _a1607  C_////Bridge
00  // 31 x32y96 CPE[1]  80'h00_00B9_00_0040_0A51_0050 modified with path inversions
51  // 32 x32y96 CPE[2]  80'h00_00B9_00_0040_0A55_00A0 from netlist
0A  // 33 x32y96 CPE[3]      00_0000_00_0000_0004_00F0 difference
40  // 34 x32y96 CPE[4]
00  // 35 x32y96 CPE[5]
00  // 36 x32y96 CPE[6]
B9  // 37 x32y96 CPE[7]
00  // 38 x32y96 CPE[8]
00  // 39 x32y96 CPE[9]
15  // 40 x31y95 INMUX plane 2,1
0F  // 41 x31y95 INMUX plane 4,3
3F  // 42 x31y95 INMUX plane 6,5
00  // 43 x31y95 INMUX plane 8,7
21  // 44 x31y95 INMUX plane 10,9
00  // 45 x31y95 INMUX plane 12,11
11  // 46 x31y96 INMUX plane 2,1
00  // 47 x31y96 INMUX plane 4,3
03  // 48 x31y96 INMUX plane 6,5
3E  // 49 x31y96 INMUX plane 8,7
00  // 50 x31y96 INMUX plane 10,9
20  // 51 x31y96 INMUX plane 12,11
24  // 52 x32y95 INMUX plane 2,1
03  // 53 x32y95 INMUX plane 4,3
30  // 54 x32y95 INMUX plane 6,5
06  // 55 x32y95 INMUX plane 8,7
80  // 56 x32y95 INMUX plane 10,9
01  // 57 x32y95 INMUX plane 12,11
18  // 58 x32y96 INMUX plane 2,1
00  // 59 x32y96 INMUX plane 4,3
05  // 60 x32y96 INMUX plane 6,5
05  // 61 x32y96 INMUX plane 8,7
00  // 62 x32y96 INMUX plane 10,9
00  // 63 x32y96 INMUX plane 12,11
48  // 64 x31y95 SB_BIG plane 1
12  // 65 x31y95 SB_BIG plane 1
00  // 66 x31y95 SB_DRIVE plane 2,1
48  // 67 x31y95 SB_BIG plane 2
12  // 68 x31y95 SB_BIG plane 2
98  // 69 x31y95 SB_BIG plane 3
14  // 70 x31y95 SB_BIG plane 3
00  // 71 x31y95 SB_DRIVE plane 4,3
48  // 72 x31y95 SB_BIG plane 4
12  // 73 x31y95 SB_BIG plane 4
48  // 74 x31y95 SB_BIG plane 5
12  // 75 x31y95 SB_BIG plane 5
00  // 76 x31y95 SB_DRIVE plane 6,5
48  // 77 x31y95 SB_BIG plane 6
12  // 78 x31y95 SB_BIG plane 6
48  // 79 x31y95 SB_BIG plane 7
12  // 80 x31y95 SB_BIG plane 7
00  // 81 x31y95 SB_DRIVE plane 8,7
48  // 82 x31y95 SB_BIG plane 8
12  // 83 x31y95 SB_BIG plane 8
48  // 84 x31y95 SB_BIG plane 9
12  // 85 x31y95 SB_BIG plane 9
80  // 86 x31y95 SB_DRIVE plane 10,9
48  // 87 x31y95 SB_BIG plane 10
12  // 88 x31y95 SB_BIG plane 10
41  // 89 x31y95 SB_BIG plane 11
12  // 90 x31y95 SB_BIG plane 11
40  // 91 x31y95 SB_DRIVE plane 12,11
48  // 92 x31y95 SB_BIG plane 12
12  // 93 x31y95 SB_BIG plane 12
A8  // 94 x32y96 SB_SML plane 1
42  // 95 x32y96 SB_SML plane 2,1
7B  // 96 x32y96 SB_SML plane 2
38  // 97 x32y96 SB_SML plane 3
83  // 98 x32y96 SB_SML plane 4,3
28  // 99 x32y96 SB_SML plane 4
A8  // 100 x32y96 SB_SML plane 5
82  // 101 x32y96 SB_SML plane 6,5
28  // 102 x32y96 SB_SML plane 6
A8  // 103 x32y96 SB_SML plane 7
12  // 104 x32y96 SB_SML plane 8,7
2A  // 105 x32y96 SB_SML plane 8
A1  // 106 x32y96 SB_SML plane 9
82  // 107 x32y96 SB_SML plane 10,9
2A  // 108 x32y96 SB_SML plane 10
A8  // 109 x32y96 SB_SML plane 11
82  // 110 x32y96 SB_SML plane 12,11
2A  // 111 x32y96 SB_SML plane 12
61 // -- CRC low byte
CD // -- CRC high byte


// Config Latches on x33y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 886E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
30 // y_sel: 95
14 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8876
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FC  //  0 x33y95 CPE[0]  _a118  C_MX2b////    
00  //  1 x33y95 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  //  2 x33y95 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  //  3 x33y95 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x33y95 CPE[4]
00  //  5 x33y95 CPE[5]
00  //  6 x33y95 CPE[6]
18  //  7 x33y95 CPE[7]
00  //  8 x33y95 CPE[8]
00  //  9 x33y95 CPE[9]
55  // 10 x33y96 CPE[0]  net1 = net2: _a51  C_AND/D//AND/D
AC  // 11 x33y96 CPE[1]  80'h00_CD00_80_0000_0C88_AC55 modified with path inversions
88  // 12 x33y96 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  // 13 x33y96 CPE[3]      00_3300_00_0000_0000_00FF difference
00  // 14 x33y96 CPE[4]
00  // 15 x33y96 CPE[5]
80  // 16 x33y96 CPE[6]
00  // 17 x33y96 CPE[7]
CD  // 18 x33y96 CPE[8]
00  // 19 x33y96 CPE[9]
00  // 20 x34y95 CPE[0]
00  // 21 x34y95 CPE[1]
00  // 22 x34y95 CPE[2]
00  // 23 x34y95 CPE[3]
00  // 24 x34y95 CPE[4]
00  // 25 x34y95 CPE[5]
00  // 26 x34y95 CPE[6]
00  // 27 x34y95 CPE[7]
00  // 28 x34y95 CPE[8]
00  // 29 x34y95 CPE[9]
0C  // 30 x34y96 CPE[0]  _a1281  C_MX2b////    
00  // 31 x34y96 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  // 32 x34y96 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x34y96 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x34y96 CPE[4]
00  // 35 x34y96 CPE[5]
00  // 36 x34y96 CPE[6]
18  // 37 x34y96 CPE[7]
A6 // -- CRC low byte
EC // -- CRC high byte


// Config Latches on x35y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 88A2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
30 // y_sel: 95
7C // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 88AA
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F3  //  0 x35y95 CPE[0]  _a64  C_MX2b////    
00  //  1 x35y95 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x35y95 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  //  3 x35y95 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x35y95 CPE[4]
00  //  5 x35y95 CPE[5]
00  //  6 x35y95 CPE[6]
18  //  7 x35y95 CPE[7]
00  //  8 x35y95 CPE[8]
00  //  9 x35y95 CPE[9]
53  // 10 x35y96 CPE[0]  _a117  C_OR/D///    _a1258  C_///AND/
E0  // 11 x35y96 CPE[1]  80'h00_3D60_00_0000_0CE8_E053 modified with path inversions
E8  // 12 x35y96 CPE[2]  80'h00_FE60_00_0000_0CE8_D05C from netlist
0C  // 13 x35y96 CPE[3]      00_C300_00_0000_0000_300F difference
00  // 14 x35y96 CPE[4]
00  // 15 x35y96 CPE[5]
00  // 16 x35y96 CPE[6]
60  // 17 x35y96 CPE[7]
3D  // 18 x35y96 CPE[8]
00  // 19 x35y96 CPE[9]
3F  // 20 x36y95 CPE[0]  net1 = net2: _a809  C_ADDF2///ADDF2/
FC  // 21 x36y95 CPE[1]  80'h00_0078_00_0020_0C66_FC3F modified with path inversions
66  // 22 x36y95 CPE[2]  80'h00_0078_00_0020_0C66_FCCF from netlist
0C  // 23 x36y95 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x36y95 CPE[4]
00  // 25 x36y95 CPE[5]
00  // 26 x36y95 CPE[6]
78  // 27 x36y95 CPE[7]
00  // 28 x36y95 CPE[8]
00  // 29 x36y95 CPE[9]
F3  // 30 x36y96 CPE[0]  net1 = net2: _a811  C_ADDF2///ADDF2/
F3  // 31 x36y96 CPE[1]  80'h00_0078_00_0020_0C66_F3F3 modified with path inversions
66  // 32 x36y96 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 33 x36y96 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x36y96 CPE[4]
00  // 35 x36y96 CPE[5]
00  // 36 x36y96 CPE[6]
78  // 37 x36y96 CPE[7]
3B // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x37y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 88D6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
30 // y_sel: 95
A4 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 88DE
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
53  //  0 x37y95 CPE[0]  _a1169  C_MX4b////    
00  //  1 x37y95 CPE[1]  80'h00_0018_00_0040_0A55_0053 modified with path inversions
55  //  2 x37y95 CPE[2]  80'h00_0018_00_0040_0A50_00AC from netlist
0A  //  3 x37y95 CPE[3]      00_0000_00_0000_0005_00FF difference
40  //  4 x37y95 CPE[4]
00  //  5 x37y95 CPE[5]
00  //  6 x37y95 CPE[6]
18  //  7 x37y95 CPE[7]
00  //  8 x37y95 CPE[8]
00  //  9 x37y95 CPE[9]
00  // 10 x37y96 CPE[0]
00  // 11 x37y96 CPE[1]
00  // 12 x37y96 CPE[2]
00  // 13 x37y96 CPE[3]
00  // 14 x37y96 CPE[4]
00  // 15 x37y96 CPE[5]
00  // 16 x37y96 CPE[6]
00  // 17 x37y96 CPE[7]
00  // 18 x37y96 CPE[8]
00  // 19 x37y96 CPE[9]
00  // 20 x38y95 CPE[0]
00  // 21 x38y95 CPE[1]
00  // 22 x38y95 CPE[2]
00  // 23 x38y95 CPE[3]
00  // 24 x38y95 CPE[4]
00  // 25 x38y95 CPE[5]
00  // 26 x38y95 CPE[6]
00  // 27 x38y95 CPE[7]
00  // 28 x38y95 CPE[8]
00  // 29 x38y95 CPE[9]
F3  // 30 x38y96 CPE[0]  _a1284  C_MX2b////    
00  // 31 x38y96 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 32 x38y96 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 33 x38y96 CPE[3]
40  // 34 x38y96 CPE[4]
00  // 35 x38y96 CPE[5]
00  // 36 x38y96 CPE[6]
18  // 37 x38y96 CPE[7]
00  // 38 x38y96 CPE[8]
00  // 39 x38y96 CPE[9]
1B  // 40 x37y95 INMUX plane 2,1
05  // 41 x37y95 INMUX plane 4,3
13  // 42 x37y95 INMUX plane 6,5
07  // 43 x37y95 INMUX plane 8,7
08  // 44 x37y95 INMUX plane 10,9
1A  // 45 x37y95 INMUX plane 12,11
11  // 46 x37y96 INMUX plane 2,1
00  // 47 x37y96 INMUX plane 4,3
12  // 48 x37y96 INMUX plane 6,5
29  // 49 x37y96 INMUX plane 8,7
01  // 50 x37y96 INMUX plane 10,9
00  // 51 x37y96 INMUX plane 12,11
09  // 52 x38y95 INMUX plane 2,1
10  // 53 x38y95 INMUX plane 4,3
01  // 54 x38y95 INMUX plane 6,5
40  // 55 x38y95 INMUX plane 8,7
01  // 56 x38y95 INMUX plane 10,9
40  // 57 x38y95 INMUX plane 12,11
0C  // 58 x38y96 INMUX plane 2,1
05  // 59 x38y96 INMUX plane 4,3
00  // 60 x38y96 INMUX plane 6,5
78  // 61 x38y96 INMUX plane 8,7
01  // 62 x38y96 INMUX plane 10,9
E2  // 63 x38y96 INMUX plane 12,11
8B  // 64 x38y96 SB_BIG plane 1
34  // 65 x38y96 SB_BIG plane 1
00  // 66 x38y96 SB_DRIVE plane 2,1
C1  // 67 x38y96 SB_BIG plane 2
02  // 68 x38y96 SB_BIG plane 2
00  // 69 x38y96 SB_BIG plane 3
00  // 70 x38y96 SB_BIG plane 3
00  // 71 x38y96 SB_DRIVE plane 4,3
48  // 72 x38y96 SB_BIG plane 4
12  // 73 x38y96 SB_BIG plane 4
91  // 74 x38y96 SB_BIG plane 5
22  // 75 x38y96 SB_BIG plane 5
00  // 76 x38y96 SB_DRIVE plane 6,5
00  // 77 x38y96 SB_BIG plane 6
04  // 78 x38y96 SB_BIG plane 6
00  // 79 x38y96 SB_BIG plane 7
00  // 80 x38y96 SB_BIG plane 7
00  // 81 x38y96 SB_DRIVE plane 8,7
48  // 82 x38y96 SB_BIG plane 8
12  // 83 x38y96 SB_BIG plane 8
03  // 84 x38y96 SB_BIG plane 9
60  // 85 x38y96 SB_BIG plane 9
00  // 86 x38y96 SB_DRIVE plane 10,9
02  // 87 x38y96 SB_BIG plane 10
08  // 88 x38y96 SB_BIG plane 10
00  // 89 x38y96 SB_BIG plane 11
00  // 90 x38y96 SB_BIG plane 11
00  // 91 x38y96 SB_DRIVE plane 12,11
01  // 92 x38y96 SB_BIG plane 12
00  // 93 x38y96 SB_BIG plane 12
4B  // 94 x37y95 SB_SML plane 1
07  // 95 x37y95 SB_SML plane 2,1
00  // 96 x37y95 SB_SML plane 2
00  // 97 x37y95 SB_SML plane 3
80  // 98 x37y95 SB_SML plane 4,3
2E  // 99 x37y95 SB_SML plane 4
A1  // 100 x37y95 SB_SML plane 5
12  // 101 x37y95 SB_SML plane 6,5
01  // 102 x37y95 SB_SML plane 6
00  // 103 x37y95 SB_SML plane 7
80  // 104 x37y95 SB_SML plane 8,7
2A  // 105 x37y95 SB_SML plane 8
0C  // 106 x37y95 SB_SML plane 9
AD // -- CRC low byte
22 // -- CRC high byte


// Config Latches on x39y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 894F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
30 // y_sel: 95
AC // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8957
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5C  //  0 x39y95 CPE[0]  net1 = net2: _a402  C_AND/D//AND/D
F1  //  1 x39y95 CPE[1]  80'h00_FE00_80_0000_0C88_F15C modified with path inversions
88  //  2 x39y95 CPE[2]  80'h00_FE00_80_0000_0C88_F8AC from netlist
0C  //  3 x39y95 CPE[3]      00_0000_00_0000_0000_09F0 difference
00  //  4 x39y95 CPE[4]
00  //  5 x39y95 CPE[5]
80  //  6 x39y95 CPE[6]
00  //  7 x39y95 CPE[7]
FE  //  8 x39y95 CPE[8]
00  //  9 x39y95 CPE[9]
F3  // 10 x39y96 CPE[0]  _a1366  C_MX2b////    _a1638  C_////Bridge
00  // 11 x39y96 CPE[1]  80'h00_00BB_00_0040_0AC8_00F3 modified with path inversions
C8  // 12 x39y96 CPE[2]  80'h00_00BB_00_0040_0AC8_00FC from netlist
0A  // 13 x39y96 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x39y96 CPE[4]
00  // 15 x39y96 CPE[5]
00  // 16 x39y96 CPE[6]
BB  // 17 x39y96 CPE[7]
00  // 18 x39y96 CPE[8]
00  // 19 x39y96 CPE[9]
F3  // 20 x40y95 CPE[0]  _a1226  C_MX2b////    _a1659  C_////Bridge
00  // 21 x40y95 CPE[1]  80'h00_00B8_00_0040_0ACC_00F3 modified with path inversions
CC  // 22 x40y95 CPE[2]  80'h00_00B8_00_0040_0AC8_00FC from netlist
0A  // 23 x40y95 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 24 x40y95 CPE[4]
00  // 25 x40y95 CPE[5]
00  // 26 x40y95 CPE[6]
B8  // 27 x40y95 CPE[7]
00  // 28 x40y95 CPE[8]
00  // 29 x40y95 CPE[9]
C0  // 30 x40y96 CPE[0]  _a1378  C_MX2b////    
00  // 31 x40y96 CPE[1]  80'h00_0018_00_0040_0A54_00C0 modified with path inversions
54  // 32 x40y96 CPE[2]  80'h00_0018_00_0040_0A51_0030 from netlist
0A  // 33 x40y96 CPE[3]      00_0000_00_0000_0005_00F0 difference
40  // 34 x40y96 CPE[4]
00  // 35 x40y96 CPE[5]
00  // 36 x40y96 CPE[6]
18  // 37 x40y96 CPE[7]
00  // 38 x40y96 CPE[8]
00  // 39 x40y96 CPE[9]
2C  // 40 x39y95 INMUX plane 2,1
07  // 41 x39y95 INMUX plane 4,3
36  // 42 x39y95 INMUX plane 6,5
03  // 43 x39y95 INMUX plane 8,7
00  // 44 x39y95 INMUX plane 10,9
04  // 45 x39y95 INMUX plane 12,11
22  // 46 x39y96 INMUX plane 2,1
20  // 47 x39y96 INMUX plane 4,3
00  // 48 x39y96 INMUX plane 6,5
3F  // 49 x39y96 INMUX plane 8,7
00  // 50 x39y96 INMUX plane 10,9
2D  // 51 x39y96 INMUX plane 12,11
25  // 52 x40y95 INMUX plane 2,1
10  // 53 x40y95 INMUX plane 4,3
00  // 54 x40y95 INMUX plane 6,5
0B  // 55 x40y95 INMUX plane 8,7
C0  // 56 x40y95 INMUX plane 10,9
00  // 57 x40y95 INMUX plane 12,11
1A  // 58 x40y96 INMUX plane 2,1
0D  // 59 x40y96 INMUX plane 4,3
C7  // 60 x40y96 INMUX plane 6,5
46  // 61 x40y96 INMUX plane 8,7
95  // 62 x40y96 INMUX plane 10,9
08  // 63 x40y96 INMUX plane 12,11
02  // 64 x39y95 SB_BIG plane 1
22  // 65 x39y95 SB_BIG plane 1
82  // 66 x39y95 SB_DRIVE plane 2,1
48  // 67 x39y95 SB_BIG plane 2
12  // 68 x39y95 SB_BIG plane 2
48  // 69 x39y95 SB_BIG plane 3
12  // 70 x39y95 SB_BIG plane 3
00  // 71 x39y95 SB_DRIVE plane 4,3
0A  // 72 x39y95 SB_BIG plane 4
26  // 73 x39y95 SB_BIG plane 4
13  // 74 x39y95 SB_BIG plane 5
0A  // 75 x39y95 SB_BIG plane 5
06  // 76 x39y95 SB_DRIVE plane 6,5
A1  // 77 x39y95 SB_BIG plane 6
22  // 78 x39y95 SB_BIG plane 6
48  // 79 x39y95 SB_BIG plane 7
32  // 80 x39y95 SB_BIG plane 7
00  // 81 x39y95 SB_DRIVE plane 8,7
48  // 82 x39y95 SB_BIG plane 8
12  // 83 x39y95 SB_BIG plane 8
48  // 84 x39y95 SB_BIG plane 9
10  // 85 x39y95 SB_BIG plane 9
00  // 86 x39y95 SB_DRIVE plane 10,9
48  // 87 x39y95 SB_BIG plane 10
12  // 88 x39y95 SB_BIG plane 10
94  // 89 x39y95 SB_BIG plane 11
62  // 90 x39y95 SB_BIG plane 11
00  // 91 x39y95 SB_DRIVE plane 12,11
48  // 92 x39y95 SB_BIG plane 12
12  // 93 x39y95 SB_BIG plane 12
B1  // 94 x40y96 SB_SML plane 1
82  // 95 x40y96 SB_SML plane 2,1
2A  // 96 x40y96 SB_SML plane 2
88  // 97 x40y96 SB_SML plane 3
82  // 98 x40y96 SB_SML plane 4,3
2A  // 99 x40y96 SB_SML plane 4
A8  // 100 x40y96 SB_SML plane 5
82  // 101 x40y96 SB_SML plane 6,5
22  // 102 x40y96 SB_SML plane 6
A8  // 103 x40y96 SB_SML plane 7
84  // 104 x40y96 SB_SML plane 8,7
2A  // 105 x40y96 SB_SML plane 8
A8  // 106 x40y96 SB_SML plane 9
12  // 107 x40y96 SB_SML plane 10,9
2A  // 108 x40y96 SB_SML plane 10
73  // 109 x40y96 SB_SML plane 11
01  // 110 x40y96 SB_SML plane 12,11
53  // 111 x40y96 SB_SML plane 12
2E // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x41y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 89CD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
30 // y_sel: 95
74 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 89D5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x41y95 CPE[0]  _a1170  C_MX4b////    
00  //  1 x41y95 CPE[1]  80'h00_0018_00_0040_0AA2_0053 modified with path inversions
A2  //  2 x41y95 CPE[2]  80'h00_0018_00_0040_0AAA_00A3 from netlist
0A  //  3 x41y95 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  //  4 x41y95 CPE[4]
00  //  5 x41y95 CPE[5]
00  //  6 x41y95 CPE[6]
18  //  7 x41y95 CPE[7]
00  //  8 x41y95 CPE[8]
00  //  9 x41y95 CPE[9]
FF  // 10 x41y96 CPE[0]  _a1550  C_////Bridge
FF  // 11 x41y96 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x41y96 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x41y96 CPE[3]
00  // 14 x41y96 CPE[4]
00  // 15 x41y96 CPE[5]
00  // 16 x41y96 CPE[6]
A3  // 17 x41y96 CPE[7]
00  // 18 x41y96 CPE[8]
00  // 19 x41y96 CPE[9]
FF  // 20 x42y95 CPE[0]  _a404  C_AND////    _a1661  C_////Bridge
A3  // 21 x42y95 CPE[1]  80'h00_00B8_00_0000_0C88_A3FF modified with path inversions
88  // 22 x42y95 CPE[2]  80'h00_00B8_00_0000_0C88_5CFF from netlist
0C  // 23 x42y95 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x42y95 CPE[4]
00  // 25 x42y95 CPE[5]
00  // 26 x42y95 CPE[6]
B8  // 27 x42y95 CPE[7]
00  // 28 x42y95 CPE[8]
00  // 29 x42y95 CPE[9]
D3  // 30 x42y96 CPE[0]  _a420  C_///ORAND/D
FF  // 31 x42y96 CPE[1]  80'h00_3E00_80_0000_0C07_FFD3 modified with path inversions
07  // 32 x42y96 CPE[2]  80'h00_FE00_80_0000_0C07_FFBC from netlist
0C  // 33 x42y96 CPE[3]      00_C000_00_0000_0000_006F difference
00  // 34 x42y96 CPE[4]
00  // 35 x42y96 CPE[5]
80  // 36 x42y96 CPE[6]
00  // 37 x42y96 CPE[7]
3E  // 38 x42y96 CPE[8]
4A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x43y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8A02     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
30 // y_sel: 95
1C // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8A0A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x43y95 CPE[0]  _a1448  C_MX2b////    
00  //  1 x43y95 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x43y95 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  //  3 x43y95 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x43y95 CPE[4]
00  //  5 x43y95 CPE[5]
00  //  6 x43y95 CPE[6]
18  //  7 x43y95 CPE[7]
00  //  8 x43y95 CPE[8]
00  //  9 x43y95 CPE[9]
3F  // 10 x43y96 CPE[0]  _a1261  C_MX2b////    
00  // 11 x43y96 CPE[1]  80'h00_0018_00_0040_0AAA_003F modified with path inversions
AA  // 12 x43y96 CPE[2]  80'h00_0018_00_0040_0AA8_00CF from netlist
0A  // 13 x43y96 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 14 x43y96 CPE[4]
00  // 15 x43y96 CPE[5]
00  // 16 x43y96 CPE[6]
18  // 17 x43y96 CPE[7]
00  // 18 x43y96 CPE[8]
00  // 19 x43y96 CPE[9]
3C  // 20 x44y95 CPE[0]  _a1525  C_///AND/
FF  // 21 x44y95 CPE[1]  80'h00_0060_00_0000_0C08_FF3C modified with path inversions
08  // 22 x44y95 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 23 x44y95 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x44y95 CPE[4]
00  // 25 x44y95 CPE[5]
00  // 26 x44y95 CPE[6]
60  // 27 x44y95 CPE[7]
00  // 28 x44y95 CPE[8]
00  // 29 x44y95 CPE[9]
F4  // 30 x44y96 CPE[0]  net1 = net2: _a367  C_AND/D//AND/D
33  // 31 x44y96 CPE[1]  80'h00_FE00_80_0000_0C88_33F4 modified with path inversions
88  // 32 x44y96 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 33 x44y96 CPE[3]      00_0000_00_0000_0000_FF0C difference
00  // 34 x44y96 CPE[4]
00  // 35 x44y96 CPE[5]
80  // 36 x44y96 CPE[6]
00  // 37 x44y96 CPE[7]
FE  // 38 x44y96 CPE[8]
00  // 39 x44y96 CPE[9]
31  // 40 x43y95 INMUX plane 2,1
0C  // 41 x43y95 INMUX plane 4,3
0D  // 42 x43y95 INMUX plane 6,5
3E  // 43 x43y95 INMUX plane 8,7
00  // 44 x43y95 INMUX plane 10,9
29  // 45 x43y95 INMUX plane 12,11
01  // 46 x43y96 INMUX plane 2,1
20  // 47 x43y96 INMUX plane 4,3
3C  // 48 x43y96 INMUX plane 6,5
20  // 49 x43y96 INMUX plane 8,7
21  // 50 x43y96 INMUX plane 10,9
00  // 51 x43y96 INMUX plane 12,11
28  // 52 x44y95 INMUX plane 2,1
29  // 53 x44y95 INMUX plane 4,3
04  // 54 x44y95 INMUX plane 6,5
80  // 55 x44y95 INMUX plane 8,7
08  // 56 x44y95 INMUX plane 10,9
A8  // 57 x44y95 INMUX plane 12,11
1B  // 58 x44y96 INMUX plane 2,1
08  // 59 x44y96 INMUX plane 4,3
33  // 60 x44y96 INMUX plane 6,5
80  // 61 x44y96 INMUX plane 8,7
08  // 62 x44y96 INMUX plane 10,9
D8  // 63 x44y96 INMUX plane 12,11
59  // 64 x43y95 SB_BIG plane 1
12  // 65 x43y95 SB_BIG plane 1
00  // 66 x43y95 SB_DRIVE plane 2,1
48  // 67 x43y95 SB_BIG plane 2
12  // 68 x43y95 SB_BIG plane 2
8E  // 69 x43y95 SB_BIG plane 3
24  // 70 x43y95 SB_BIG plane 3
00  // 71 x43y95 SB_DRIVE plane 4,3
8B  // 72 x43y95 SB_BIG plane 4
40  // 73 x43y95 SB_BIG plane 4
20  // 74 x43y95 SB_BIG plane 5
56  // 75 x43y95 SB_BIG plane 5
28  // 76 x43y95 SB_DRIVE plane 6,5
52  // 77 x43y95 SB_BIG plane 6
36  // 78 x43y95 SB_BIG plane 6
48  // 79 x43y95 SB_BIG plane 7
12  // 80 x43y95 SB_BIG plane 7
00  // 81 x43y95 SB_DRIVE plane 8,7
41  // 82 x43y95 SB_BIG plane 8
52  // 83 x43y95 SB_BIG plane 8
48  // 84 x43y95 SB_BIG plane 9
12  // 85 x43y95 SB_BIG plane 9
00  // 86 x43y95 SB_DRIVE plane 10,9
8B  // 87 x43y95 SB_BIG plane 10
44  // 88 x43y95 SB_BIG plane 10
48  // 89 x43y95 SB_BIG plane 11
12  // 90 x43y95 SB_BIG plane 11
00  // 91 x43y95 SB_DRIVE plane 12,11
48  // 92 x43y95 SB_BIG plane 12
12  // 93 x43y95 SB_BIG plane 12
30  // 94 x44y96 SB_SML plane 1
B7  // 95 x44y96 SB_SML plane 2,1
4D  // 96 x44y96 SB_SML plane 2
A8  // 97 x44y96 SB_SML plane 3
82  // 98 x44y96 SB_SML plane 4,3
2E  // 99 x44y96 SB_SML plane 4
A8  // 100 x44y96 SB_SML plane 5
62  // 101 x44y96 SB_SML plane 6,5
13  // 102 x44y96 SB_SML plane 6
A1  // 103 x44y96 SB_SML plane 7
B6  // 104 x44y96 SB_SML plane 8,7
54  // 105 x44y96 SB_SML plane 8
4B  // 106 x44y96 SB_SML plane 9
87  // 107 x44y96 SB_SML plane 10,9
2A  // 108 x44y96 SB_SML plane 10
A8  // 109 x44y96 SB_SML plane 11
82  // 110 x44y96 SB_SML plane 12,11
28  // 111 x44y96 SB_SML plane 12
87 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x45y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8A80     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
30 // y_sel: 95
C4 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8A88
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F2  //  0 x45y95 CPE[0]  _a475  C_///AND/
FF  //  1 x45y95 CPE[1]  80'h00_0060_00_0000_0C08_FFF2 modified with path inversions
08  //  2 x45y95 CPE[2]  80'h00_0060_00_0000_0C08_FFF8 from netlist
0C  //  3 x45y95 CPE[3]      00_0000_00_0000_0000_000A difference
00  //  4 x45y95 CPE[4]
00  //  5 x45y95 CPE[5]
00  //  6 x45y95 CPE[6]
60  //  7 x45y95 CPE[7]
00  //  8 x45y95 CPE[8]
00  //  9 x45y95 CPE[9]
FF  // 10 x45y96 CPE[0]  _a550  C_AND////    _a1639  C_////Bridge
55  // 11 x45y96 CPE[1]  80'h00_00BF_00_0000_0C88_55FF modified with path inversions
88  // 12 x45y96 CPE[2]  80'h00_00BF_00_0000_0C88_AAFF from netlist
0C  // 13 x45y96 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x45y96 CPE[4]
00  // 15 x45y96 CPE[5]
00  // 16 x45y96 CPE[6]
BF  // 17 x45y96 CPE[7]
00  // 18 x45y96 CPE[8]
00  // 19 x45y96 CPE[9]
F3  // 20 x46y95 CPE[0]  _a1456  C_MX2b////    
00  // 21 x46y95 CPE[1]  80'h00_0018_00_0040_0ACC_00F3 modified with path inversions
CC  // 22 x46y95 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  // 23 x46y95 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 24 x46y95 CPE[4]
00  // 25 x46y95 CPE[5]
00  // 26 x46y95 CPE[6]
18  // 27 x46y95 CPE[7]
00  // 28 x46y95 CPE[8]
00  // 29 x46y95 CPE[9]
FF  // 30 x46y96 CPE[0]  _a548  C_AND////    
C5  // 31 x46y96 CPE[1]  80'h00_0018_00_0000_0C88_C5FF modified with path inversions
88  // 32 x46y96 CPE[2]  80'h00_0018_00_0000_0C88_CAFF from netlist
0C  // 33 x46y96 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x46y96 CPE[4]
00  // 35 x46y96 CPE[5]
00  // 36 x46y96 CPE[6]
18  // 37 x46y96 CPE[7]
00  // 38 x46y96 CPE[8]
00  // 39 x46y96 CPE[9]
3C  // 40 x45y95 INMUX plane 2,1
09  // 41 x45y95 INMUX plane 4,3
03  // 42 x45y95 INMUX plane 6,5
08  // 43 x45y95 INMUX plane 8,7
28  // 44 x45y95 INMUX plane 10,9
18  // 45 x45y95 INMUX plane 12,11
11  // 46 x45y96 INMUX plane 2,1
08  // 47 x45y96 INMUX plane 4,3
04  // 48 x45y96 INMUX plane 6,5
22  // 49 x45y96 INMUX plane 8,7
01  // 50 x45y96 INMUX plane 10,9
18  // 51 x45y96 INMUX plane 12,11
30  // 52 x46y95 INMUX plane 2,1
00  // 53 x46y95 INMUX plane 4,3
A1  // 54 x46y95 INMUX plane 6,5
46  // 55 x46y95 INMUX plane 8,7
80  // 56 x46y95 INMUX plane 10,9
08  // 57 x46y95 INMUX plane 12,11
01  // 58 x46y96 INMUX plane 2,1
00  // 59 x46y96 INMUX plane 4,3
86  // 60 x46y96 INMUX plane 6,5
41  // 61 x46y96 INMUX plane 8,7
89  // 62 x46y96 INMUX plane 10,9
00  // 63 x46y96 INMUX plane 12,11
88  // 64 x46y96 SB_BIG plane 1
12  // 65 x46y96 SB_BIG plane 1
00  // 66 x46y96 SB_DRIVE plane 2,1
41  // 67 x46y96 SB_BIG plane 2
14  // 68 x46y96 SB_BIG plane 2
08  // 69 x46y96 SB_BIG plane 3
12  // 70 x46y96 SB_BIG plane 3
40  // 71 x46y96 SB_DRIVE plane 4,3
59  // 72 x46y96 SB_BIG plane 4
12  // 73 x46y96 SB_BIG plane 4
48  // 74 x46y96 SB_BIG plane 5
02  // 75 x46y96 SB_BIG plane 5
00  // 76 x46y96 SB_DRIVE plane 6,5
48  // 77 x46y96 SB_BIG plane 6
22  // 78 x46y96 SB_BIG plane 6
48  // 79 x46y96 SB_BIG plane 7
14  // 80 x46y96 SB_BIG plane 7
00  // 81 x46y96 SB_DRIVE plane 8,7
48  // 82 x46y96 SB_BIG plane 8
02  // 83 x46y96 SB_BIG plane 8
51  // 84 x46y96 SB_BIG plane 9
12  // 85 x46y96 SB_BIG plane 9
00  // 86 x46y96 SB_DRIVE plane 10,9
48  // 87 x46y96 SB_BIG plane 10
20  // 88 x46y96 SB_BIG plane 10
48  // 89 x46y96 SB_BIG plane 11
12  // 90 x46y96 SB_BIG plane 11
00  // 91 x46y96 SB_DRIVE plane 12,11
48  // 92 x46y96 SB_BIG plane 12
12  // 93 x46y96 SB_BIG plane 12
A8  // 94 x45y95 SB_SML plane 1
82  // 95 x45y95 SB_SML plane 2,1
2A  // 96 x45y95 SB_SML plane 2
B1  // 97 x45y95 SB_SML plane 3
A2  // 98 x45y95 SB_SML plane 4,3
2F  // 99 x45y95 SB_SML plane 4
F0  // 100 x45y95 SB_SML plane 5
84  // 101 x45y95 SB_SML plane 6,5
2A  // 102 x45y95 SB_SML plane 6
A8  // 103 x45y95 SB_SML plane 7
E2  // 104 x45y95 SB_SML plane 8,7
13  // 105 x45y95 SB_SML plane 8
A8  // 106 x45y95 SB_SML plane 9
12  // 107 x45y95 SB_SML plane 10,9
0B  // 108 x45y95 SB_SML plane 10
A8  // 109 x45y95 SB_SML plane 11
82  // 110 x45y95 SB_SML plane 12,11
4A  // 111 x45y95 SB_SML plane 12
92 // -- CRC low byte
9E // -- CRC high byte


// Config Latches on x47y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8AFE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
30 // y_sel: 95
0C // -- CRC low byte
96 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8B06
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
3A  //  0 x47y95 CPE[0]  _a1176  C_MX4b////    
00  //  1 x47y95 CPE[1]  80'h00_0018_00_0040_0A74_003A modified with path inversions
74  //  2 x47y95 CPE[2]  80'h00_0018_00_0040_0A70_003A from netlist
0A  //  3 x47y95 CPE[3]      00_0000_00_0000_0004_0000 difference
40  //  4 x47y95 CPE[4]
00  //  5 x47y95 CPE[5]
00  //  6 x47y95 CPE[6]
18  //  7 x47y95 CPE[7]
00  //  8 x47y95 CPE[8]
00  //  9 x47y95 CPE[9]
28  // 10 x47y96 CPE[0]  net1 = net2: _a1441  C_AND///AND/
C5  // 11 x47y96 CPE[1]  80'h00_0078_00_0000_0C88_C528 modified with path inversions
88  // 12 x47y96 CPE[2]  80'h00_0078_00_0000_0C88_C511 from netlist
0C  // 13 x47y96 CPE[3]      00_0000_00_0000_0000_0039 difference
00  // 14 x47y96 CPE[4]
00  // 15 x47y96 CPE[5]
00  // 16 x47y96 CPE[6]
78  // 17 x47y96 CPE[7]
00  // 18 x47y96 CPE[8]
00  // 19 x47y96 CPE[9]
FC  // 20 x48y95 CPE[0]  _a495  C_MX2b////    _a1641  C_////Bridge
00  // 21 x48y95 CPE[1]  80'h00_00BC_00_0040_0AC0_00FC modified with path inversions
C0  // 22 x48y95 CPE[2]  80'h00_00BC_00_0040_0ACC_00FC from netlist
0A  // 23 x48y95 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 24 x48y95 CPE[4]
00  // 25 x48y95 CPE[5]
00  // 26 x48y95 CPE[6]
BC  // 27 x48y95 CPE[7]
00  // 28 x48y95 CPE[8]
00  // 29 x48y95 CPE[9]
00  // 30 x48y96 CPE[0]
00  // 31 x48y96 CPE[1]
00  // 32 x48y96 CPE[2]
00  // 33 x48y96 CPE[3]
00  // 34 x48y96 CPE[4]
00  // 35 x48y96 CPE[5]
00  // 36 x48y96 CPE[6]
00  // 37 x48y96 CPE[7]
00  // 38 x48y96 CPE[8]
00  // 39 x48y96 CPE[9]
14  // 40 x47y95 INMUX plane 2,1
29  // 41 x47y95 INMUX plane 4,3
23  // 42 x47y95 INMUX plane 6,5
0F  // 43 x47y95 INMUX plane 8,7
18  // 44 x47y95 INMUX plane 10,9
05  // 45 x47y95 INMUX plane 12,11
01  // 46 x47y96 INMUX plane 2,1
26  // 47 x47y96 INMUX plane 4,3
07  // 48 x47y96 INMUX plane 6,5
3B  // 49 x47y96 INMUX plane 8,7
20  // 50 x47y96 INMUX plane 10,9
20  // 51 x47y96 INMUX plane 12,11
1C  // 52 x48y95 INMUX plane 2,1
00  // 53 x48y95 INMUX plane 4,3
06  // 54 x48y95 INMUX plane 6,5
CD  // 55 x48y95 INMUX plane 8,7
83  // 56 x48y95 INMUX plane 10,9
C0  // 57 x48y95 INMUX plane 12,11
08  // 58 x48y96 INMUX plane 2,1
00  // 59 x48y96 INMUX plane 4,3
00  // 60 x48y96 INMUX plane 6,5
40  // 61 x48y96 INMUX plane 8,7
21  // 62 x48y96 INMUX plane 10,9
C2  // 63 x48y96 INMUX plane 12,11
88  // 64 x47y95 SB_BIG plane 1
12  // 65 x47y95 SB_BIG plane 1
00  // 66 x47y95 SB_DRIVE plane 2,1
48  // 67 x47y95 SB_BIG plane 2
22  // 68 x47y95 SB_BIG plane 2
48  // 69 x47y95 SB_BIG plane 3
22  // 70 x47y95 SB_BIG plane 3
00  // 71 x47y95 SB_DRIVE plane 4,3
18  // 72 x47y95 SB_BIG plane 4
00  // 73 x47y95 SB_BIG plane 4
B1  // 74 x47y95 SB_BIG plane 5
02  // 75 x47y95 SB_BIG plane 5
02  // 76 x47y95 SB_DRIVE plane 6,5
48  // 77 x47y95 SB_BIG plane 6
10  // 78 x47y95 SB_BIG plane 6
48  // 79 x47y95 SB_BIG plane 7
12  // 80 x47y95 SB_BIG plane 7
00  // 81 x47y95 SB_DRIVE plane 8,7
00  // 82 x47y95 SB_BIG plane 8
00  // 83 x47y95 SB_BIG plane 8
03  // 84 x47y95 SB_BIG plane 9
50  // 85 x47y95 SB_BIG plane 9
00  // 86 x47y95 SB_DRIVE plane 10,9
00  // 87 x47y95 SB_BIG plane 10
00  // 88 x47y95 SB_BIG plane 10
00  // 89 x47y95 SB_BIG plane 11
00  // 90 x47y95 SB_BIG plane 11
00  // 91 x47y95 SB_DRIVE plane 12,11
00  // 92 x47y95 SB_BIG plane 12
00  // 93 x47y95 SB_BIG plane 12
E8  // 94 x48y96 SB_SML plane 1
82  // 95 x48y96 SB_SML plane 2,1
02  // 96 x48y96 SB_SML plane 2
A8  // 97 x48y96 SB_SML plane 3
62  // 98 x48y96 SB_SML plane 4,3
02  // 99 x48y96 SB_SML plane 4
A8  // 100 x48y96 SB_SML plane 5
82  // 101 x48y96 SB_SML plane 6,5
0A  // 102 x48y96 SB_SML plane 6
39  // 103 x48y96 SB_SML plane 7
02  // 104 x48y96 SB_SML plane 8,7
00  // 105 x48y96 SB_SML plane 8
26  // 106 x48y96 SB_SML plane 9
16  // 107 x48y96 SB_SML plane 10,9
00  // 108 x48y96 SB_SML plane 10
00  // 109 x48y96 SB_SML plane 11
20  // 110 x48y96 SB_SML plane 12,11
18  // 111 x48y96 SB_SML plane 12
22 // -- CRC low byte
7A // -- CRC high byte


// Config Latches on x49y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8B7C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
30 // y_sel: 95
D4 // -- CRC low byte
8F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8B84
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x49y95 CPE[0]  _a1507  C_MX2b////    
00  //  1 x49y95 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  //  2 x49y95 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  //  3 x49y95 CPE[3]
40  //  4 x49y95 CPE[4]
00  //  5 x49y95 CPE[5]
00  //  6 x49y95 CPE[6]
18  //  7 x49y95 CPE[7]
00  //  8 x49y95 CPE[8]
00  //  9 x49y95 CPE[9]
CC  // 10 x49y96 CPE[0]  _a384  C_ORAND////    
FB  // 11 x49y96 CPE[1]  80'h00_0018_00_0000_0888_FBCC modified with path inversions
88  // 12 x49y96 CPE[2]  80'h00_0018_00_0000_0888_F7C3 from netlist
08  // 13 x49y96 CPE[3]      00_0000_00_0000_0000_0C0F difference
00  // 14 x49y96 CPE[4]
00  // 15 x49y96 CPE[5]
00  // 16 x49y96 CPE[6]
18  // 17 x49y96 CPE[7]
00  // 18 x49y96 CPE[8]
00  // 19 x49y96 CPE[9]
0C  // 20 x50y95 CPE[0]  _a1529  C_MX2b////    
00  // 21 x50y95 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  // 22 x50y95 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x50y95 CPE[3]
40  // 24 x50y95 CPE[4]
00  // 25 x50y95 CPE[5]
00  // 26 x50y95 CPE[6]
18  // 27 x50y95 CPE[7]
00  // 28 x50y95 CPE[8]
00  // 29 x50y95 CPE[9]
FC  // 30 x50y96 CPE[0]  _a474  C_MX2b////    
00  // 31 x50y96 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  // 32 x50y96 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 33 x50y96 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 34 x50y96 CPE[4]
00  // 35 x50y96 CPE[5]
00  // 36 x50y96 CPE[6]
18  // 37 x50y96 CPE[7]
00  // 38 x50y96 CPE[8]
00  // 39 x50y96 CPE[9]
28  // 40 x49y95 INMUX plane 2,1
08  // 41 x49y95 INMUX plane 4,3
39  // 42 x49y95 INMUX plane 6,5
00  // 43 x49y95 INMUX plane 8,7
20  // 44 x49y95 INMUX plane 10,9
0B  // 45 x49y95 INMUX plane 12,11
10  // 46 x49y96 INMUX plane 2,1
20  // 47 x49y96 INMUX plane 4,3
3F  // 48 x49y96 INMUX plane 6,5
05  // 49 x49y96 INMUX plane 8,7
04  // 50 x49y96 INMUX plane 10,9
00  // 51 x49y96 INMUX plane 12,11
05  // 52 x50y95 INMUX plane 2,1
08  // 53 x50y95 INMUX plane 4,3
39  // 54 x50y95 INMUX plane 6,5
00  // 55 x50y95 INMUX plane 8,7
20  // 56 x50y95 INMUX plane 10,9
00  // 57 x50y95 INMUX plane 12,11
08  // 58 x50y96 INMUX plane 2,1
00  // 59 x50y96 INMUX plane 4,3
00  // 60 x50y96 INMUX plane 6,5
38  // 61 x50y96 INMUX plane 8,7
08  // 62 x50y96 INMUX plane 10,9
E4  // 63 x50y96 INMUX plane 12,11
48  // 64 x50y96 SB_BIG plane 1
12  // 65 x50y96 SB_BIG plane 1
00  // 66 x50y96 SB_DRIVE plane 2,1
48  // 67 x50y96 SB_BIG plane 2
14  // 68 x50y96 SB_BIG plane 2
09  // 69 x50y96 SB_BIG plane 3
05  // 70 x50y96 SB_BIG plane 3
00  // 71 x50y96 SB_DRIVE plane 4,3
A0  // 72 x50y96 SB_BIG plane 4
14  // 73 x50y96 SB_BIG plane 4
48  // 74 x50y96 SB_BIG plane 5
12  // 75 x50y96 SB_BIG plane 5
00  // 76 x50y96 SB_DRIVE plane 6,5
80  // 77 x50y96 SB_BIG plane 6
24  // 78 x50y96 SB_BIG plane 6
C8  // 79 x50y96 SB_BIG plane 7
12  // 80 x50y96 SB_BIG plane 7
00  // 81 x50y96 SB_DRIVE plane 8,7
48  // 82 x50y96 SB_BIG plane 8
12  // 83 x50y96 SB_BIG plane 8
48  // 84 x50y96 SB_BIG plane 9
12  // 85 x50y96 SB_BIG plane 9
00  // 86 x50y96 SB_DRIVE plane 10,9
9A  // 87 x50y96 SB_BIG plane 10
16  // 88 x50y96 SB_BIG plane 10
D1  // 89 x50y96 SB_BIG plane 11
22  // 90 x50y96 SB_BIG plane 11
00  // 91 x50y96 SB_DRIVE plane 12,11
48  // 92 x50y96 SB_BIG plane 12
02  // 93 x50y96 SB_BIG plane 12
A8  // 94 x49y95 SB_SML plane 1
12  // 95 x49y95 SB_SML plane 2,1
62  // 96 x49y95 SB_SML plane 2
A8  // 97 x49y95 SB_SML plane 3
42  // 98 x49y95 SB_SML plane 4,3
34  // 99 x49y95 SB_SML plane 4
A8  // 100 x49y95 SB_SML plane 5
80  // 101 x49y95 SB_SML plane 6,5
2A  // 102 x49y95 SB_SML plane 6
A8  // 103 x49y95 SB_SML plane 7
82  // 104 x49y95 SB_SML plane 8,7
2A  // 105 x49y95 SB_SML plane 8
A8  // 106 x49y95 SB_SML plane 9
82  // 107 x49y95 SB_SML plane 10,9
2A  // 108 x49y95 SB_SML plane 10
A8  // 109 x49y95 SB_SML plane 11
82  // 110 x49y95 SB_SML plane 12,11
2A  // 111 x49y95 SB_SML plane 12
77 // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x51y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8BFA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
30 // y_sel: 95
BC // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8C02
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x51y95 CPE[0]  _a1528  C_MX2b////    
00  //  1 x51y95 CPE[1]  80'h00_0018_00_0040_0A30_0003 modified with path inversions
30  //  2 x51y95 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x51y95 CPE[3]      00_0000_00_0000_0001_0000 difference
40  //  4 x51y95 CPE[4]
00  //  5 x51y95 CPE[5]
00  //  6 x51y95 CPE[6]
18  //  7 x51y95 CPE[7]
00  //  8 x51y95 CPE[8]
00  //  9 x51y95 CPE[9]
FF  // 10 x51y96 CPE[0]  _a1632  C_////Bridge
FF  // 11 x51y96 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  // 12 x51y96 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  // 13 x51y96 CPE[3]
00  // 14 x51y96 CPE[4]
00  // 15 x51y96 CPE[5]
00  // 16 x51y96 CPE[6]
A6  // 17 x51y96 CPE[7]
00  // 18 x51y96 CPE[8]
00  // 19 x51y96 CPE[9]
5C  // 20 x52y95 CPE[0]  _a324  C_///AND/D
FF  // 21 x52y95 CPE[1]  80'h00_FE00_80_0000_0C08_FF5C modified with path inversions
08  // 22 x52y95 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 23 x52y95 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x52y95 CPE[4]
00  // 25 x52y95 CPE[5]
80  // 26 x52y95 CPE[6]
00  // 27 x52y95 CPE[7]
FE  // 28 x52y95 CPE[8]
00  // 29 x52y95 CPE[9]
FF  // 30 x52y96 CPE[0]  _a325  C_AND////    
A5  // 31 x52y96 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  // 32 x52y96 CPE[2]  80'h00_0018_00_0000_0C88_5AFF from netlist
0C  // 33 x52y96 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 34 x52y96 CPE[4]
00  // 35 x52y96 CPE[5]
00  // 36 x52y96 CPE[6]
18  // 37 x52y96 CPE[7]
00  // 38 x52y96 CPE[8]
00  // 39 x52y96 CPE[9]
04  // 40 x51y95 INMUX plane 2,1
08  // 41 x51y95 INMUX plane 4,3
3E  // 42 x51y95 INMUX plane 6,5
01  // 43 x51y95 INMUX plane 8,7
28  // 44 x51y95 INMUX plane 10,9
00  // 45 x51y95 INMUX plane 12,11
02  // 46 x51y96 INMUX plane 2,1
09  // 47 x51y96 INMUX plane 4,3
08  // 48 x51y96 INMUX plane 6,5
05  // 49 x51y96 INMUX plane 8,7
00  // 50 x51y96 INMUX plane 10,9
00  // 51 x51y96 INMUX plane 12,11
20  // 52 x52y95 INMUX plane 2,1
04  // 53 x52y95 INMUX plane 4,3
00  // 54 x52y95 INMUX plane 6,5
40  // 55 x52y95 INMUX plane 8,7
00  // 56 x52y95 INMUX plane 10,9
40  // 57 x52y95 INMUX plane 12,11
00  // 58 x52y96 INMUX plane 2,1
09  // 59 x52y96 INMUX plane 4,3
09  // 60 x52y96 INMUX plane 6,5
44  // 61 x52y96 INMUX plane 8,7
08  // 62 x52y96 INMUX plane 10,9
C0  // 63 x52y96 INMUX plane 12,11
48  // 64 x51y95 SB_BIG plane 1
12  // 65 x51y95 SB_BIG plane 1
00  // 66 x51y95 SB_DRIVE plane 2,1
90  // 67 x51y95 SB_BIG plane 2
24  // 68 x51y95 SB_BIG plane 2
48  // 69 x51y95 SB_BIG plane 3
12  // 70 x51y95 SB_BIG plane 3
00  // 71 x51y95 SB_DRIVE plane 4,3
48  // 72 x51y95 SB_BIG plane 4
12  // 73 x51y95 SB_BIG plane 4
48  // 74 x51y95 SB_BIG plane 5
12  // 75 x51y95 SB_BIG plane 5
00  // 76 x51y95 SB_DRIVE plane 6,5
48  // 77 x51y95 SB_BIG plane 6
12  // 78 x51y95 SB_BIG plane 6
48  // 79 x51y95 SB_BIG plane 7
12  // 80 x51y95 SB_BIG plane 7
00  // 81 x51y95 SB_DRIVE plane 8,7
48  // 82 x51y95 SB_BIG plane 8
12  // 83 x51y95 SB_BIG plane 8
8B  // 84 x51y95 SB_BIG plane 9
64  // 85 x51y95 SB_BIG plane 9
00  // 86 x51y95 SB_DRIVE plane 10,9
48  // 87 x51y95 SB_BIG plane 10
12  // 88 x51y95 SB_BIG plane 10
48  // 89 x51y95 SB_BIG plane 11
12  // 90 x51y95 SB_BIG plane 11
00  // 91 x51y95 SB_DRIVE plane 12,11
48  // 92 x51y95 SB_BIG plane 12
12  // 93 x51y95 SB_BIG plane 12
28  // 94 x52y96 SB_SML plane 1
82  // 95 x52y96 SB_SML plane 2,1
22  // 96 x52y96 SB_SML plane 2
B1  // 97 x52y96 SB_SML plane 3
82  // 98 x52y96 SB_SML plane 4,3
2A  // 99 x52y96 SB_SML plane 4
A8  // 100 x52y96 SB_SML plane 5
82  // 101 x52y96 SB_SML plane 6,5
2A  // 102 x52y96 SB_SML plane 6
A8  // 103 x52y96 SB_SML plane 7
80  // 104 x52y96 SB_SML plane 8,7
2A  // 105 x52y96 SB_SML plane 8
4E  // 106 x52y96 SB_SML plane 9
85  // 107 x52y96 SB_SML plane 10,9
2A  // 108 x52y96 SB_SML plane 10
A8  // 109 x52y96 SB_SML plane 11
82  // 110 x52y96 SB_SML plane 12,11
22  // 111 x52y96 SB_SML plane 12
44 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x53y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8C78     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
30 // y_sel: 95
64 // -- CRC low byte
BC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8C80
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x53y95 CPE[0]
00  //  1 x53y95 CPE[1]
00  //  2 x53y95 CPE[2]
00  //  3 x53y95 CPE[3]
00  //  4 x53y95 CPE[4]
00  //  5 x53y95 CPE[5]
00  //  6 x53y95 CPE[6]
00  //  7 x53y95 CPE[7]
00  //  8 x53y95 CPE[8]
00  //  9 x53y95 CPE[9]
53  // 10 x53y96 CPE[0]  _a355  C_///AND/D
FF  // 11 x53y96 CPE[1]  80'h00_FE00_80_0000_0C08_FF53 modified with path inversions
08  // 12 x53y96 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 13 x53y96 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x53y96 CPE[4]
00  // 15 x53y96 CPE[5]
80  // 16 x53y96 CPE[6]
00  // 17 x53y96 CPE[7]
FE  // 18 x53y96 CPE[8]
00  // 19 x53y96 CPE[9]
00  // 20 x54y95 CPE[0]
00  // 21 x54y95 CPE[1]
00  // 22 x54y95 CPE[2]
00  // 23 x54y95 CPE[3]
00  // 24 x54y95 CPE[4]
00  // 25 x54y95 CPE[5]
00  // 26 x54y95 CPE[6]
00  // 27 x54y95 CPE[7]
00  // 28 x54y95 CPE[8]
00  // 29 x54y95 CPE[9]
00  // 30 x54y96 CPE[0]
00  // 31 x54y96 CPE[1]
00  // 32 x54y96 CPE[2]
00  // 33 x54y96 CPE[3]
00  // 34 x54y96 CPE[4]
00  // 35 x54y96 CPE[5]
00  // 36 x54y96 CPE[6]
00  // 37 x54y96 CPE[7]
00  // 38 x54y96 CPE[8]
00  // 39 x54y96 CPE[9]
08  // 40 x53y95 INMUX plane 2,1
00  // 41 x53y95 INMUX plane 4,3
00  // 42 x53y95 INMUX plane 6,5
00  // 43 x53y95 INMUX plane 8,7
01  // 44 x53y95 INMUX plane 10,9
00  // 45 x53y95 INMUX plane 12,11
20  // 46 x53y96 INMUX plane 2,1
00  // 47 x53y96 INMUX plane 4,3
00  // 48 x53y96 INMUX plane 6,5
00  // 49 x53y96 INMUX plane 8,7
00  // 50 x53y96 INMUX plane 10,9
00  // 51 x53y96 INMUX plane 12,11
00  // 52 x54y95 INMUX plane 2,1
00  // 53 x54y95 INMUX plane 4,3
00  // 54 x54y95 INMUX plane 6,5
00  // 55 x54y95 INMUX plane 8,7
00  // 56 x54y95 INMUX plane 10,9
00  // 57 x54y95 INMUX plane 12,11
00  // 58 x54y96 INMUX plane 2,1
01  // 59 x54y96 INMUX plane 4,3
00  // 60 x54y96 INMUX plane 6,5
40  // 61 x54y96 INMUX plane 8,7
01  // 62 x54y96 INMUX plane 10,9
00  // 63 x54y96 INMUX plane 12,11
00  // 64 x54y96 SB_BIG plane 1
00  // 65 x54y96 SB_BIG plane 1
00  // 66 x54y96 SB_DRIVE plane 2,1
48  // 67 x54y96 SB_BIG plane 2
02  // 68 x54y96 SB_BIG plane 2
00  // 69 x54y96 SB_BIG plane 3
00  // 70 x54y96 SB_BIG plane 3
00  // 71 x54y96 SB_DRIVE plane 4,3
00  // 72 x54y96 SB_BIG plane 4
00  // 73 x54y96 SB_BIG plane 4
00  // 74 x54y96 SB_BIG plane 5
00  // 75 x54y96 SB_BIG plane 5
00  // 76 x54y96 SB_DRIVE plane 6,5
48  // 77 x54y96 SB_BIG plane 6
12  // 78 x54y96 SB_BIG plane 6
00  // 79 x54y96 SB_BIG plane 7
00  // 80 x54y96 SB_BIG plane 7
00  // 81 x54y96 SB_DRIVE plane 8,7
00  // 82 x54y96 SB_BIG plane 8
00  // 83 x54y96 SB_BIG plane 8
00  // 84 x54y96 SB_BIG plane 9
00  // 85 x54y96 SB_BIG plane 9
00  // 86 x54y96 SB_DRIVE plane 10,9
00  // 87 x54y96 SB_BIG plane 10
00  // 88 x54y96 SB_BIG plane 10
00  // 89 x54y96 SB_BIG plane 11
00  // 90 x54y96 SB_BIG plane 11
00  // 91 x54y96 SB_DRIVE plane 12,11
00  // 92 x54y96 SB_BIG plane 12
00  // 93 x54y96 SB_BIG plane 12
00  // 94 x53y95 SB_SML plane 1
80  // 95 x53y95 SB_SML plane 2,1
2A  // 96 x53y95 SB_SML plane 2
00  // 97 x53y95 SB_SML plane 3
00  // 98 x53y95 SB_SML plane 4,3
00  // 99 x53y95 SB_SML plane 4
00  // 100 x53y95 SB_SML plane 5
80  // 101 x53y95 SB_SML plane 6,5
2A  // 102 x53y95 SB_SML plane 6
54 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x19y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8CED     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
31 // y_sel: 97
A4 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8CF5
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x19y97 CPE[0]
00  //  1 x19y97 CPE[1]
00  //  2 x19y97 CPE[2]
00  //  3 x19y97 CPE[3]
00  //  4 x19y97 CPE[4]
00  //  5 x19y97 CPE[5]
00  //  6 x19y97 CPE[6]
00  //  7 x19y97 CPE[7]
00  //  8 x19y97 CPE[8]
00  //  9 x19y97 CPE[9]
FC  // 10 x19y98 CPE[0]  _a247  C_MX2b////    
00  // 11 x19y98 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 12 x19y98 CPE[2]  80'h00_0018_00_0040_0AC8_00F3 from netlist
0A  // 13 x19y98 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x19y98 CPE[4]
00  // 15 x19y98 CPE[5]
00  // 16 x19y98 CPE[6]
18  // 17 x19y98 CPE[7]
00  // 18 x19y98 CPE[8]
00  // 19 x19y98 CPE[9]
00  // 20 x20y97 CPE[0]
00  // 21 x20y97 CPE[1]
00  // 22 x20y97 CPE[2]
00  // 23 x20y97 CPE[3]
00  // 24 x20y97 CPE[4]
00  // 25 x20y97 CPE[5]
00  // 26 x20y97 CPE[6]
00  // 27 x20y97 CPE[7]
00  // 28 x20y97 CPE[8]
00  // 29 x20y97 CPE[9]
00  // 30 x20y98 CPE[0]
00  // 31 x20y98 CPE[1]
00  // 32 x20y98 CPE[2]
00  // 33 x20y98 CPE[3]
00  // 34 x20y98 CPE[4]
00  // 35 x20y98 CPE[5]
00  // 36 x20y98 CPE[6]
00  // 37 x20y98 CPE[7]
00  // 38 x20y98 CPE[8]
00  // 39 x20y98 CPE[9]
00  // 40 x19y97 INMUX plane 2,1
00  // 41 x19y97 INMUX plane 4,3
00  // 42 x19y97 INMUX plane 6,5
00  // 43 x19y97 INMUX plane 8,7
00  // 44 x19y97 INMUX plane 10,9
00  // 45 x19y97 INMUX plane 12,11
38  // 46 x19y98 INMUX plane 2,1
00  // 47 x19y98 INMUX plane 4,3
00  // 48 x19y98 INMUX plane 6,5
12  // 49 x19y98 INMUX plane 8,7
20  // 50 x19y98 INMUX plane 10,9
00  // 51 x19y98 INMUX plane 12,11
00  // 52 x20y97 INMUX plane 2,1
00  // 53 x20y97 INMUX plane 4,3
00  // 54 x20y97 INMUX plane 6,5
00  // 55 x20y97 INMUX plane 8,7
20  // 56 x20y97 INMUX plane 10,9
00  // 57 x20y97 INMUX plane 12,11
00  // 58 x20y98 INMUX plane 2,1
00  // 59 x20y98 INMUX plane 4,3
00  // 60 x20y98 INMUX plane 6,5
10  // 61 x20y98 INMUX plane 8,7
00  // 62 x20y98 INMUX plane 10,9
00  // 63 x20y98 INMUX plane 12,11
00  // 64 x20y98 SB_BIG plane 1
00  // 65 x20y98 SB_BIG plane 1
00  // 66 x20y98 SB_DRIVE plane 2,1
52  // 67 x20y98 SB_BIG plane 2
28  // 68 x20y98 SB_BIG plane 2
00  // 69 x20y98 SB_BIG plane 3
00  // 70 x20y98 SB_BIG plane 3
00  // 71 x20y98 SB_DRIVE plane 4,3
00  // 72 x20y98 SB_BIG plane 4
00  // 73 x20y98 SB_BIG plane 4
00  // 74 x20y98 SB_BIG plane 5
00  // 75 x20y98 SB_BIG plane 5
00  // 76 x20y98 SB_DRIVE plane 6,5
48  // 77 x20y98 SB_BIG plane 6
02  // 78 x20y98 SB_BIG plane 6
00  // 79 x20y98 SB_BIG plane 7
04  // 80 x20y98 SB_BIG plane 7
00  // 81 x20y98 SB_DRIVE plane 8,7
00  // 82 x20y98 SB_BIG plane 8
04  // 83 x20y98 SB_BIG plane 8
39  // 84 x20y98 SB_BIG plane 9
00  // 85 x20y98 SB_BIG plane 9
00  // 86 x20y98 SB_DRIVE plane 10,9
42  // 87 x20y98 SB_BIG plane 10
08  // 88 x20y98 SB_BIG plane 10
00  // 89 x20y98 SB_BIG plane 11
00  // 90 x20y98 SB_BIG plane 11
00  // 91 x20y98 SB_DRIVE plane 12,11
00  // 92 x20y98 SB_BIG plane 12
00  // 93 x20y98 SB_BIG plane 12
00  // 94 x19y97 SB_SML plane 1
80  // 95 x19y97 SB_SML plane 2,1
2A  // 96 x19y97 SB_SML plane 2
00  // 97 x19y97 SB_SML plane 3
00  // 98 x19y97 SB_SML plane 4,3
00  // 99 x19y97 SB_SML plane 4
00  // 100 x19y97 SB_SML plane 5
80  // 101 x19y97 SB_SML plane 6,5
2A  // 102 x19y97 SB_SML plane 6
D5 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x21y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8D62     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
31 // y_sel: 97
7C // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8D6A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x21y97 CPE[0]
00  //  1 x21y97 CPE[1]
00  //  2 x21y97 CPE[2]
00  //  3 x21y97 CPE[3]
00  //  4 x21y97 CPE[4]
00  //  5 x21y97 CPE[5]
00  //  6 x21y97 CPE[6]
00  //  7 x21y97 CPE[7]
00  //  8 x21y97 CPE[8]
00  //  9 x21y97 CPE[9]
58  // 10 x21y98 CPE[0]  net1 = net2: _a366  C_AND///AND/
33  // 11 x21y98 CPE[1]  80'h00_0078_00_0000_0C88_3358 modified with path inversions
88  // 12 x21y98 CPE[2]  80'h00_0078_00_0000_0C88_CC54 from netlist
0C  // 13 x21y98 CPE[3]      00_0000_00_0000_0000_FF0C difference
00  // 14 x21y98 CPE[4]
00  // 15 x21y98 CPE[5]
00  // 16 x21y98 CPE[6]
78  // 17 x21y98 CPE[7]
00  // 18 x21y98 CPE[8]
00  // 19 x21y98 CPE[9]
FF  // 20 x22y97 CPE[0]  _a1706  C_////Bridge
FF  // 21 x22y97 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x22y97 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x22y97 CPE[3]
00  // 24 x22y97 CPE[4]
00  // 25 x22y97 CPE[5]
00  // 26 x22y97 CPE[6]
A5  // 27 x22y97 CPE[7]
00  // 28 x22y97 CPE[8]
00  // 29 x22y97 CPE[9]
A5  // 30 x22y98 CPE[0]  _a335  C_AND/D///    _a365  C_///AND/D
55  // 31 x22y98 CPE[1]  80'h00_CD00_80_0000_0C88_55A5 modified with path inversions
88  // 32 x22y98 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 33 x22y98 CPE[3]      00_3300_00_0000_0000_FF0F difference
00  // 34 x22y98 CPE[4]
00  // 35 x22y98 CPE[5]
80  // 36 x22y98 CPE[6]
00  // 37 x22y98 CPE[7]
CD  // 38 x22y98 CPE[8]
AE // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x23y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8D97     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
31 // y_sel: 97
74 // -- CRC low byte
75 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8D9F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x23y97 CPE[0]  _a341  C_AND/D///    
2F  //  1 x23y97 CPE[1]  80'h00_CE00_00_0000_0C88_2FFF modified with path inversions
88  //  2 x23y97 CPE[2]  80'h00_FE00_00_0000_0C88_8FFF from netlist
0C  //  3 x23y97 CPE[3]      00_3000_00_0000_0000_A000 difference
00  //  4 x23y97 CPE[4]
00  //  5 x23y97 CPE[5]
00  //  6 x23y97 CPE[6]
00  //  7 x23y97 CPE[7]
CE  //  8 x23y97 CPE[8]
00  //  9 x23y97 CPE[9]
F3  // 10 x23y98 CPE[0]  _a1436  C_MX2b////    
00  // 11 x23y98 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 12 x23y98 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 13 x23y98 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 14 x23y98 CPE[4]
00  // 15 x23y98 CPE[5]
00  // 16 x23y98 CPE[6]
18  // 17 x23y98 CPE[7]
00  // 18 x23y98 CPE[8]
00  // 19 x23y98 CPE[9]
00  // 20 x24y97 CPE[0]
00  // 21 x24y97 CPE[1]
00  // 22 x24y97 CPE[2]
00  // 23 x24y97 CPE[3]
00  // 24 x24y97 CPE[4]
00  // 25 x24y97 CPE[5]
00  // 26 x24y97 CPE[6]
00  // 27 x24y97 CPE[7]
00  // 28 x24y97 CPE[8]
00  // 29 x24y97 CPE[9]
FA  // 30 x24y98 CPE[0]  _a927  C_///AND/D
FF  // 31 x24y98 CPE[1]  80'h00_FA00_80_0000_0C08_FFFA modified with path inversions
08  // 32 x24y98 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 33 x24y98 CPE[3]
00  // 34 x24y98 CPE[4]
00  // 35 x24y98 CPE[5]
80  // 36 x24y98 CPE[6]
00  // 37 x24y98 CPE[7]
FA  // 38 x24y98 CPE[8]
CC // -- CRC low byte
94 // -- CRC high byte


// Config Latches on x25y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8DCC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
31 // y_sel: 97
AC // -- CRC low byte
6C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8DD4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x25y97 CPE[0]  _a170  C_MX2b/D///    
00  //  1 x25y97 CPE[1]  80'h00_FD00_00_0040_0A33_0003 modified with path inversions
33  //  2 x25y97 CPE[2]  80'h00_FE00_00_0040_0A30_000C from netlist
0A  //  3 x25y97 CPE[3]      00_0300_00_0000_0003_000F difference
40  //  4 x25y97 CPE[4]
00  //  5 x25y97 CPE[5]
00  //  6 x25y97 CPE[6]
00  //  7 x25y97 CPE[7]
FD  //  8 x25y97 CPE[8]
00  //  9 x25y97 CPE[9]
84  // 10 x25y98 CPE[0]  net1 = net2: _a1359  C_AND///AND/
F1  // 11 x25y98 CPE[1]  80'h00_0078_00_0000_0C88_F184 modified with path inversions
88  // 12 x25y98 CPE[2]  80'h00_0078_00_0000_0C88_F211 from netlist
0C  // 13 x25y98 CPE[3]      00_0000_00_0000_0000_0395 difference
00  // 14 x25y98 CPE[4]
00  // 15 x25y98 CPE[5]
00  // 16 x25y98 CPE[6]
78  // 17 x25y98 CPE[7]
00  // 18 x25y98 CPE[8]
00  // 19 x25y98 CPE[9]
00  // 20 x26y97 CPE[0]
00  // 21 x26y97 CPE[1]
00  // 22 x26y97 CPE[2]
00  // 23 x26y97 CPE[3]
00  // 24 x26y97 CPE[4]
00  // 25 x26y97 CPE[5]
00  // 26 x26y97 CPE[6]
00  // 27 x26y97 CPE[7]
00  // 28 x26y97 CPE[8]
00  // 29 x26y97 CPE[9]
C0  // 30 x26y98 CPE[0]  _a1432  C_MX2b////    
00  // 31 x26y98 CPE[1]  80'h00_0018_00_0040_0A54_00C0 modified with path inversions
54  // 32 x26y98 CPE[2]  80'h00_0018_00_0040_0A54_00C0 from netlist
0A  // 33 x26y98 CPE[3]
40  // 34 x26y98 CPE[4]
00  // 35 x26y98 CPE[5]
00  // 36 x26y98 CPE[6]
18  // 37 x26y98 CPE[7]
00  // 38 x26y98 CPE[8]
00  // 39 x26y98 CPE[9]
38  // 40 x25y97 INMUX plane 2,1
20  // 41 x25y97 INMUX plane 4,3
11  // 42 x25y97 INMUX plane 6,5
00  // 43 x25y97 INMUX plane 8,7
28  // 44 x25y97 INMUX plane 10,9
08  // 45 x25y97 INMUX plane 12,11
3C  // 46 x25y98 INMUX plane 2,1
36  // 47 x25y98 INMUX plane 4,3
2D  // 48 x25y98 INMUX plane 6,5
24  // 49 x25y98 INMUX plane 8,7
29  // 50 x25y98 INMUX plane 10,9
20  // 51 x25y98 INMUX plane 12,11
20  // 52 x26y97 INMUX plane 2,1
20  // 53 x26y97 INMUX plane 4,3
00  // 54 x26y97 INMUX plane 6,5
81  // 55 x26y97 INMUX plane 8,7
00  // 56 x26y97 INMUX plane 10,9
80  // 57 x26y97 INMUX plane 12,11
00  // 58 x26y98 INMUX plane 2,1
20  // 59 x26y98 INMUX plane 4,3
13  // 60 x26y98 INMUX plane 6,5
47  // 61 x26y98 INMUX plane 8,7
29  // 62 x26y98 INMUX plane 10,9
85  // 63 x26y98 INMUX plane 12,11
48  // 64 x25y97 SB_BIG plane 1
12  // 65 x25y97 SB_BIG plane 1
00  // 66 x25y97 SB_DRIVE plane 2,1
48  // 67 x25y97 SB_BIG plane 2
12  // 68 x25y97 SB_BIG plane 2
00  // 69 x25y97 SB_BIG plane 3
00  // 70 x25y97 SB_BIG plane 3
00  // 71 x25y97 SB_DRIVE plane 4,3
08  // 72 x25y97 SB_BIG plane 4
12  // 73 x25y97 SB_BIG plane 4
48  // 74 x25y97 SB_BIG plane 5
12  // 75 x25y97 SB_BIG plane 5
00  // 76 x25y97 SB_DRIVE plane 6,5
48  // 77 x25y97 SB_BIG plane 6
12  // 78 x25y97 SB_BIG plane 6
49  // 79 x25y97 SB_BIG plane 7
01  // 80 x25y97 SB_BIG plane 7
00  // 81 x25y97 SB_DRIVE plane 8,7
48  // 82 x25y97 SB_BIG plane 8
12  // 83 x25y97 SB_BIG plane 8
00  // 84 x25y97 SB_BIG plane 9
00  // 85 x25y97 SB_BIG plane 9
00  // 86 x25y97 SB_DRIVE plane 10,9
00  // 87 x25y97 SB_BIG plane 10
00  // 88 x25y97 SB_BIG plane 10
00  // 89 x25y97 SB_BIG plane 11
00  // 90 x25y97 SB_BIG plane 11
00  // 91 x25y97 SB_DRIVE plane 12,11
00  // 92 x25y97 SB_BIG plane 12
00  // 93 x25y97 SB_BIG plane 12
08  // 94 x26y98 SB_SML plane 1
22  // 95 x26y98 SB_SML plane 2,1
28  // 96 x26y98 SB_SML plane 2
80  // 97 x26y98 SB_SML plane 3
81  // 98 x26y98 SB_SML plane 4,3
2A  // 99 x26y98 SB_SML plane 4
52  // 100 x26y98 SB_SML plane 5
83  // 101 x26y98 SB_SML plane 6,5
22  // 102 x26y98 SB_SML plane 6
00  // 103 x26y98 SB_SML plane 7
80  // 104 x26y98 SB_SML plane 8,7
2A  // 105 x26y98 SB_SML plane 8
B2  // 106 x26y98 SB_SML plane 9
21  // 107 x26y98 SB_SML plane 10,9
12  // 108 x26y98 SB_SML plane 10
00  // 109 x26y98 SB_SML plane 11
10  // 110 x26y98 SB_SML plane 12,11
06  // 111 x26y98 SB_SML plane 12
CD // -- CRC low byte
83 // -- CRC high byte


// Config Latches on x27y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8E4A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
31 // y_sel: 97
C4 // -- CRC low byte
46 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8E52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
33  //  0 x27y97 CPE[0]  _a1282  C_AND////    _a1303  C_///AND/
34  //  1 x27y97 CPE[1]  80'h00_0078_00_0000_0C88_3433 modified with path inversions
88  //  2 x27y97 CPE[2]  80'h00_0078_00_0000_0C88_C2C3 from netlist
0C  //  3 x27y97 CPE[3]      00_0000_00_0000_0000_F6F0 difference
00  //  4 x27y97 CPE[4]
00  //  5 x27y97 CPE[5]
00  //  6 x27y97 CPE[6]
78  //  7 x27y97 CPE[7]
00  //  8 x27y97 CPE[8]
00  //  9 x27y97 CPE[9]
33  // 10 x27y98 CPE[0]  _a171  C_AND/D///    _a173  C_///AND/D
CA  // 11 x27y98 CPE[1]  80'h00_FD00_80_0000_0C88_CA33 modified with path inversions
88  // 12 x27y98 CPE[2]  80'h00_FE00_80_0000_0C88_3A3C from netlist
0C  // 13 x27y98 CPE[3]      00_0300_00_0000_0000_F00F difference
00  // 14 x27y98 CPE[4]
00  // 15 x27y98 CPE[5]
80  // 16 x27y98 CPE[6]
00  // 17 x27y98 CPE[7]
FD  // 18 x27y98 CPE[8]
00  // 19 x27y98 CPE[9]
48  // 20 x28y97 CPE[0]  _a107  C_///AND/
FF  // 21 x28y97 CPE[1]  80'h00_0060_00_0000_0C08_FF48 modified with path inversions
08  // 22 x28y97 CPE[2]  80'h00_0060_00_0000_0C08_FF21 from netlist
0C  // 23 x28y97 CPE[3]      00_0000_00_0000_0000_0069 difference
00  // 24 x28y97 CPE[4]
00  // 25 x28y97 CPE[5]
00  // 26 x28y97 CPE[6]
60  // 27 x28y97 CPE[7]
00  // 28 x28y97 CPE[8]
00  // 29 x28y97 CPE[9]
25  // 30 x28y98 CPE[0]  _a528  C_AND////    
5A  // 31 x28y98 CPE[1]  80'h00_0018_00_0000_0888_5A25 modified with path inversions
88  // 32 x28y98 CPE[2]  80'h00_0018_00_0000_0888_AA4A from netlist
08  // 33 x28y98 CPE[3]      00_0000_00_0000_0000_F06F difference
00  // 34 x28y98 CPE[4]
00  // 35 x28y98 CPE[5]
00  // 36 x28y98 CPE[6]
18  // 37 x28y98 CPE[7]
00  // 38 x28y98 CPE[8]
00  // 39 x28y98 CPE[9]
10  // 40 x27y97 INMUX plane 2,1
08  // 41 x27y97 INMUX plane 4,3
39  // 42 x27y97 INMUX plane 6,5
3B  // 43 x27y97 INMUX plane 8,7
28  // 44 x27y97 INMUX plane 10,9
28  // 45 x27y97 INMUX plane 12,11
20  // 46 x27y98 INMUX plane 2,1
20  // 47 x27y98 INMUX plane 4,3
05  // 48 x27y98 INMUX plane 6,5
30  // 49 x27y98 INMUX plane 8,7
00  // 50 x27y98 INMUX plane 10,9
00  // 51 x27y98 INMUX plane 12,11
0E  // 52 x28y97 INMUX plane 2,1
24  // 53 x28y97 INMUX plane 4,3
C4  // 54 x28y97 INMUX plane 6,5
80  // 55 x28y97 INMUX plane 8,7
C8  // 56 x28y97 INMUX plane 10,9
80  // 57 x28y97 INMUX plane 12,11
12  // 58 x28y98 INMUX plane 2,1
2F  // 59 x28y98 INMUX plane 4,3
C2  // 60 x28y98 INMUX plane 6,5
DD  // 61 x28y98 INMUX plane 8,7
C9  // 62 x28y98 INMUX plane 10,9
AD  // 63 x28y98 INMUX plane 12,11
48  // 64 x28y98 SB_BIG plane 1
12  // 65 x28y98 SB_BIG plane 1
40  // 66 x28y98 SB_DRIVE plane 2,1
13  // 67 x28y98 SB_BIG plane 2
10  // 68 x28y98 SB_BIG plane 2
48  // 69 x28y98 SB_BIG plane 3
12  // 70 x28y98 SB_BIG plane 3
00  // 71 x28y98 SB_DRIVE plane 4,3
48  // 72 x28y98 SB_BIG plane 4
12  // 73 x28y98 SB_BIG plane 4
08  // 74 x28y98 SB_BIG plane 5
11  // 75 x28y98 SB_BIG plane 5
00  // 76 x28y98 SB_DRIVE plane 6,5
03  // 77 x28y98 SB_BIG plane 6
14  // 78 x28y98 SB_BIG plane 6
82  // 79 x28y98 SB_BIG plane 7
12  // 80 x28y98 SB_BIG plane 7
00  // 81 x28y98 SB_DRIVE plane 8,7
48  // 82 x28y98 SB_BIG plane 8
12  // 83 x28y98 SB_BIG plane 8
69  // 84 x28y98 SB_BIG plane 9
12  // 85 x28y98 SB_BIG plane 9
40  // 86 x28y98 SB_DRIVE plane 10,9
41  // 87 x28y98 SB_BIG plane 10
10  // 88 x28y98 SB_BIG plane 10
48  // 89 x28y98 SB_BIG plane 11
12  // 90 x28y98 SB_BIG plane 11
00  // 91 x28y98 SB_DRIVE plane 12,11
48  // 92 x28y98 SB_BIG plane 12
12  // 93 x28y98 SB_BIG plane 12
D2  // 94 x27y97 SB_SML plane 1
13  // 95 x27y97 SB_SML plane 2,1
2A  // 96 x27y97 SB_SML plane 2
A8  // 97 x27y97 SB_SML plane 3
82  // 98 x27y97 SB_SML plane 4,3
2A  // 99 x27y97 SB_SML plane 4
A1  // 100 x27y97 SB_SML plane 5
12  // 101 x27y97 SB_SML plane 6,5
4D  // 102 x27y97 SB_SML plane 6
A8  // 103 x27y97 SB_SML plane 7
82  // 104 x27y97 SB_SML plane 8,7
2A  // 105 x27y97 SB_SML plane 8
A8  // 106 x27y97 SB_SML plane 9
82  // 107 x27y97 SB_SML plane 10,9
2C  // 108 x27y97 SB_SML plane 10
A8  // 109 x27y97 SB_SML plane 11
82  // 110 x27y97 SB_SML plane 12,11
2A  // 111 x27y97 SB_SML plane 12
91 // -- CRC low byte
6B // -- CRC high byte


// Config Latches on x29y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8EC8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
31 // y_sel: 97
1C // -- CRC low byte
5F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8ED0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
8C  //  0 x29y97 CPE[0]  net1 = net2: _a1363  C_AND///AND/
53  //  1 x29y97 CPE[1]  80'h00_0078_00_0000_0C88_538C modified with path inversions
88  //  2 x29y97 CPE[2]  80'h00_0078_00_0000_0C88_AC4C from netlist
0C  //  3 x29y97 CPE[3]      00_0000_00_0000_0000_FFC0 difference
00  //  4 x29y97 CPE[4]
00  //  5 x29y97 CPE[5]
00  //  6 x29y97 CPE[6]
78  //  7 x29y97 CPE[7]
00  //  8 x29y97 CPE[8]
00  //  9 x29y97 CPE[9]
FA  // 10 x29y98 CPE[0]  _a926  C_AND/D///    _a925  C_///AND/D
5F  // 11 x29y98 CPE[1]  80'h00_F500_80_0000_0C88_5FFA modified with path inversions
88  // 12 x29y98 CPE[2]  80'h00_FA00_80_0000_0C88_AFFA from netlist
0C  // 13 x29y98 CPE[3]      00_0F00_00_0000_0000_F000 difference
00  // 14 x29y98 CPE[4]
00  // 15 x29y98 CPE[5]
80  // 16 x29y98 CPE[6]
00  // 17 x29y98 CPE[7]
F5  // 18 x29y98 CPE[8]
00  // 19 x29y98 CPE[9]
32  // 20 x30y97 CPE[0]  _a1358  C_AND////    
1F  // 21 x30y97 CPE[1]  80'h00_0018_00_0000_0888_1F32 modified with path inversions
88  // 22 x30y97 CPE[2]  80'h00_0018_00_0000_0888_4F34 from netlist
08  // 23 x30y97 CPE[3]      00_0000_00_0000_0000_5006 difference
00  // 24 x30y97 CPE[4]
00  // 25 x30y97 CPE[5]
00  // 26 x30y97 CPE[6]
18  // 27 x30y97 CPE[7]
00  // 28 x30y97 CPE[8]
00  // 29 x30y97 CPE[9]
FF  // 30 x30y98 CPE[0]  _a1708  C_////Bridge
FF  // 31 x30y98 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x30y98 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x30y98 CPE[3]
00  // 34 x30y98 CPE[4]
00  // 35 x30y98 CPE[5]
00  // 36 x30y98 CPE[6]
A0  // 37 x30y98 CPE[7]
00  // 38 x30y98 CPE[8]
00  // 39 x30y98 CPE[9]
2B  // 40 x29y97 INMUX plane 2,1
3F  // 41 x29y97 INMUX plane 4,3
39  // 42 x29y97 INMUX plane 6,5
01  // 43 x29y97 INMUX plane 8,7
0B  // 44 x29y97 INMUX plane 10,9
2C  // 45 x29y97 INMUX plane 12,11
26  // 46 x29y98 INMUX plane 2,1
05  // 47 x29y98 INMUX plane 4,3
04  // 48 x29y98 INMUX plane 6,5
06  // 49 x29y98 INMUX plane 8,7
00  // 50 x29y98 INMUX plane 10,9
01  // 51 x29y98 INMUX plane 12,11
1B  // 52 x30y97 INMUX plane 2,1
13  // 53 x30y97 INMUX plane 4,3
80  // 54 x30y97 INMUX plane 6,5
DE  // 55 x30y97 INMUX plane 8,7
88  // 56 x30y97 INMUX plane 10,9
C0  // 57 x30y97 INMUX plane 12,11
03  // 58 x30y98 INMUX plane 2,1
08  // 59 x30y98 INMUX plane 4,3
08  // 60 x30y98 INMUX plane 6,5
C1  // 61 x30y98 INMUX plane 8,7
99  // 62 x30y98 INMUX plane 10,9
E8  // 63 x30y98 INMUX plane 12,11
02  // 64 x29y97 SB_BIG plane 1
12  // 65 x29y97 SB_BIG plane 1
01  // 66 x29y97 SB_DRIVE plane 2,1
08  // 67 x29y97 SB_BIG plane 2
16  // 68 x29y97 SB_BIG plane 2
48  // 69 x29y97 SB_BIG plane 3
12  // 70 x29y97 SB_BIG plane 3
00  // 71 x29y97 SB_DRIVE plane 4,3
48  // 72 x29y97 SB_BIG plane 4
12  // 73 x29y97 SB_BIG plane 4
48  // 74 x29y97 SB_BIG plane 5
12  // 75 x29y97 SB_BIG plane 5
00  // 76 x29y97 SB_DRIVE plane 6,5
11  // 77 x29y97 SB_BIG plane 6
44  // 78 x29y97 SB_BIG plane 6
D8  // 79 x29y97 SB_BIG plane 7
14  // 80 x29y97 SB_BIG plane 7
08  // 81 x29y97 SB_DRIVE plane 8,7
60  // 82 x29y97 SB_BIG plane 8
24  // 83 x29y97 SB_BIG plane 8
48  // 84 x29y97 SB_BIG plane 9
12  // 85 x29y97 SB_BIG plane 9
00  // 86 x29y97 SB_DRIVE plane 10,9
C9  // 87 x29y97 SB_BIG plane 10
24  // 88 x29y97 SB_BIG plane 10
56  // 89 x29y97 SB_BIG plane 11
24  // 90 x29y97 SB_BIG plane 11
00  // 91 x29y97 SB_DRIVE plane 12,11
08  // 92 x29y97 SB_BIG plane 12
12  // 93 x29y97 SB_BIG plane 12
D3  // 94 x30y98 SB_SML plane 1
86  // 95 x30y98 SB_SML plane 2,1
3D  // 96 x30y98 SB_SML plane 2
28  // 97 x30y98 SB_SML plane 3
86  // 98 x30y98 SB_SML plane 4,3
2E  // 99 x30y98 SB_SML plane 4
28  // 100 x30y98 SB_SML plane 5
E2  // 101 x30y98 SB_SML plane 6,5
0D  // 102 x30y98 SB_SML plane 6
A8  // 103 x30y98 SB_SML plane 7
82  // 104 x30y98 SB_SML plane 8,7
6A  // 105 x30y98 SB_SML plane 8
30  // 106 x30y98 SB_SML plane 9
86  // 107 x30y98 SB_SML plane 10,9
2A  // 108 x30y98 SB_SML plane 10
A8  // 109 x30y98 SB_SML plane 11
82  // 110 x30y98 SB_SML plane 12,11
2A  // 111 x30y98 SB_SML plane 12
BD // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x31y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8F46     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
31 // y_sel: 97
45 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8F4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x31y97 CPE[0]  _a175  C_MX2b////    _a1558  C_////Bridge
00  //  1 x31y97 CPE[1]  80'h00_00BA_00_0040_0ACC_00F3 modified with path inversions
CC  //  2 x31y97 CPE[2]  80'h00_00BA_00_0040_0ACC_00FC from netlist
0A  //  3 x31y97 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x31y97 CPE[4]
00  //  5 x31y97 CPE[5]
00  //  6 x31y97 CPE[6]
BA  //  7 x31y97 CPE[7]
00  //  8 x31y97 CPE[8]
00  //  9 x31y97 CPE[9]
CF  // 10 x31y98 CPE[0]  _a1348  C_MX2b////    
00  // 11 x31y98 CPE[1]  80'h00_0018_00_0040_0AA2_00CF modified with path inversions
A2  // 12 x31y98 CPE[2]  80'h00_0018_00_0040_0AA8_00CF from netlist
0A  // 13 x31y98 CPE[3]      00_0000_00_0000_000A_0000 difference
40  // 14 x31y98 CPE[4]
00  // 15 x31y98 CPE[5]
00  // 16 x31y98 CPE[6]
18  // 17 x31y98 CPE[7]
00  // 18 x31y98 CPE[8]
00  // 19 x31y98 CPE[9]
0C  // 20 x32y97 CPE[0]  _a1313  C_MX2b////    
00  // 21 x32y97 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  // 22 x32y97 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 23 x32y97 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 24 x32y97 CPE[4]
00  // 25 x32y97 CPE[5]
00  // 26 x32y97 CPE[6]
18  // 27 x32y97 CPE[7]
00  // 28 x32y97 CPE[8]
00  // 29 x32y97 CPE[9]
44  // 30 x32y98 CPE[0]  _a1230  C_///AND/
FF  // 31 x32y98 CPE[1]  80'h00_0060_00_0000_0C08_FF44 modified with path inversions
08  // 32 x32y98 CPE[2]  80'h00_0060_00_0000_0C08_FF81 from netlist
0C  // 33 x32y98 CPE[3]      00_0000_00_0000_0000_00C5 difference
00  // 34 x32y98 CPE[4]
00  // 35 x32y98 CPE[5]
00  // 36 x32y98 CPE[6]
60  // 37 x32y98 CPE[7]
00  // 38 x32y98 CPE[8]
00  // 39 x32y98 CPE[9]
11  // 40 x31y97 INMUX plane 2,1
07  // 41 x31y97 INMUX plane 4,3
04  // 42 x31y97 INMUX plane 6,5
15  // 43 x31y97 INMUX plane 8,7
08  // 44 x31y97 INMUX plane 10,9
03  // 45 x31y97 INMUX plane 12,11
28  // 46 x31y98 INMUX plane 2,1
10  // 47 x31y98 INMUX plane 4,3
30  // 48 x31y98 INMUX plane 6,5
38  // 49 x31y98 INMUX plane 8,7
01  // 50 x31y98 INMUX plane 10,9
28  // 51 x31y98 INMUX plane 12,11
21  // 52 x32y97 INMUX plane 2,1
0B  // 53 x32y97 INMUX plane 4,3
7C  // 54 x32y97 INMUX plane 6,5
C8  // 55 x32y97 INMUX plane 8,7
68  // 56 x32y97 INMUX plane 10,9
C0  // 57 x32y97 INMUX plane 12,11
36  // 58 x32y98 INMUX plane 2,1
29  // 59 x32y98 INMUX plane 4,3
6C  // 60 x32y98 INMUX plane 6,5
C5  // 61 x32y98 INMUX plane 8,7
41  // 62 x32y98 INMUX plane 10,9
C0  // 63 x32y98 INMUX plane 12,11
48  // 64 x32y98 SB_BIG plane 1
12  // 65 x32y98 SB_BIG plane 1
00  // 66 x32y98 SB_DRIVE plane 2,1
62  // 67 x32y98 SB_BIG plane 2
4A  // 68 x32y98 SB_BIG plane 2
C0  // 69 x32y98 SB_BIG plane 3
44  // 70 x32y98 SB_BIG plane 3
00  // 71 x32y98 SB_DRIVE plane 4,3
D3  // 72 x32y98 SB_BIG plane 4
48  // 73 x32y98 SB_BIG plane 4
02  // 74 x32y98 SB_BIG plane 5
12  // 75 x32y98 SB_BIG plane 5
01  // 76 x32y98 SB_DRIVE plane 6,5
08  // 77 x32y98 SB_BIG plane 6
12  // 78 x32y98 SB_BIG plane 6
59  // 79 x32y98 SB_BIG plane 7
12  // 80 x32y98 SB_BIG plane 7
00  // 81 x32y98 SB_DRIVE plane 8,7
48  // 82 x32y98 SB_BIG plane 8
12  // 83 x32y98 SB_BIG plane 8
48  // 84 x32y98 SB_BIG plane 9
12  // 85 x32y98 SB_BIG plane 9
00  // 86 x32y98 SB_DRIVE plane 10,9
52  // 87 x32y98 SB_BIG plane 10
3A  // 88 x32y98 SB_BIG plane 10
48  // 89 x32y98 SB_BIG plane 11
12  // 90 x32y98 SB_BIG plane 11
00  // 91 x32y98 SB_DRIVE plane 12,11
48  // 92 x32y98 SB_BIG plane 12
12  // 93 x32y98 SB_BIG plane 12
21  // 94 x31y97 SB_SML plane 1
82  // 95 x31y97 SB_SML plane 2,1
5B  // 96 x31y97 SB_SML plane 2
A8  // 97 x31y97 SB_SML plane 3
42  // 98 x31y97 SB_SML plane 4,3
4D  // 99 x31y97 SB_SML plane 4
B9  // 100 x31y97 SB_SML plane 5
80  // 101 x31y97 SB_SML plane 6,5
2A  // 102 x31y97 SB_SML plane 6
A8  // 103 x31y97 SB_SML plane 7
12  // 104 x31y97 SB_SML plane 8,7
2A  // 105 x31y97 SB_SML plane 8
A8  // 106 x31y97 SB_SML plane 9
12  // 107 x31y97 SB_SML plane 10,9
2B  // 108 x31y97 SB_SML plane 10
A8  // 109 x31y97 SB_SML plane 11
82  // 110 x31y97 SB_SML plane 12,11
2A  // 111 x31y97 SB_SML plane 12
64 // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x33y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 8FC4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
31 // y_sel: 97
9D // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 8FCC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x33y97 CPE[0]  _a583  C_/C_0_1///    
FF  //  1 x33y97 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  //  2 x33y97 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  //  3 x33y97 CPE[3]
00  //  4 x33y97 CPE[4]
08  //  5 x33y97 CPE[5]
12  //  6 x33y97 CPE[6]
00  //  7 x33y97 CPE[7]
3F  //  8 x33y97 CPE[8]
00  //  9 x33y97 CPE[9]
C5  // 10 x33y98 CPE[0]  net1 = net2: _a582  C_ADDF2///ADDF2/
A3  // 11 x33y98 CPE[1]  80'h00_0078_00_0020_0C66_A3C5 modified with path inversions
66  // 12 x33y98 CPE[2]  80'h00_0078_00_0020_0C66_ACC5 from netlist
0C  // 13 x33y98 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x33y98 CPE[4]
00  // 15 x33y98 CPE[5]
00  // 16 x33y98 CPE[6]
78  // 17 x33y98 CPE[7]
00  // 18 x33y98 CPE[8]
00  // 19 x33y98 CPE[9]
00  // 20 x34y97 CPE[0]
00  // 21 x34y97 CPE[1]
00  // 22 x34y97 CPE[2]
00  // 23 x34y97 CPE[3]
00  // 24 x34y97 CPE[4]
00  // 25 x34y97 CPE[5]
00  // 26 x34y97 CPE[6]
00  // 27 x34y97 CPE[7]
00  // 28 x34y97 CPE[8]
00  // 29 x34y97 CPE[9]
53  // 30 x34y98 CPE[0]  _a1314  C_///AND/
FF  // 31 x34y98 CPE[1]  80'h00_0060_00_0000_0C08_FF53 modified with path inversions
08  // 32 x34y98 CPE[2]  80'h00_0060_00_0000_0C08_FFA3 from netlist
0C  // 33 x34y98 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x34y98 CPE[4]
00  // 35 x34y98 CPE[5]
00  // 36 x34y98 CPE[6]
60  // 37 x34y98 CPE[7]
00  // 38 x34y98 CPE[8]
00  // 39 x34y98 CPE[9]
09  // 40 x33y97 INMUX plane 2,1
04  // 41 x33y97 INMUX plane 4,3
18  // 42 x33y97 INMUX plane 6,5
0D  // 43 x33y97 INMUX plane 8,7
00  // 44 x33y97 INMUX plane 10,9
00  // 45 x33y97 INMUX plane 12,11
05  // 46 x33y98 INMUX plane 2,1
24  // 47 x33y98 INMUX plane 4,3
19  // 48 x33y98 INMUX plane 6,5
06  // 49 x33y98 INMUX plane 8,7
28  // 50 x33y98 INMUX plane 10,9
00  // 51 x33y98 INMUX plane 12,11
08  // 52 x34y97 INMUX plane 2,1
00  // 53 x34y97 INMUX plane 4,3
08  // 54 x34y97 INMUX plane 6,5
83  // 55 x34y97 INMUX plane 8,7
00  // 56 x34y97 INMUX plane 10,9
80  // 57 x34y97 INMUX plane 12,11
38  // 58 x34y98 INMUX plane 2,1
04  // 59 x34y98 INMUX plane 4,3
21  // 60 x34y98 INMUX plane 6,5
80  // 61 x34y98 INMUX plane 8,7
20  // 62 x34y98 INMUX plane 10,9
82  // 63 x34y98 INMUX plane 12,11
48  // 64 x33y97 SB_BIG plane 1
12  // 65 x33y97 SB_BIG plane 1
00  // 66 x33y97 SB_DRIVE plane 2,1
C9  // 67 x33y97 SB_BIG plane 2
42  // 68 x33y97 SB_BIG plane 2
00  // 69 x33y97 SB_BIG plane 3
00  // 70 x33y97 SB_BIG plane 3
00  // 71 x33y97 SB_DRIVE plane 4,3
08  // 72 x33y97 SB_BIG plane 4
13  // 73 x33y97 SB_BIG plane 4
48  // 74 x33y97 SB_BIG plane 5
12  // 75 x33y97 SB_BIG plane 5
00  // 76 x33y97 SB_DRIVE plane 6,5
08  // 77 x33y97 SB_BIG plane 6
13  // 78 x33y97 SB_BIG plane 6
00  // 79 x33y97 SB_BIG plane 7
00  // 80 x33y97 SB_BIG plane 7
00  // 81 x33y97 SB_DRIVE plane 8,7
48  // 82 x33y97 SB_BIG plane 8
10  // 83 x33y97 SB_BIG plane 8
00  // 84 x33y97 SB_BIG plane 9
00  // 85 x33y97 SB_BIG plane 9
00  // 86 x33y97 SB_DRIVE plane 10,9
00  // 87 x33y97 SB_BIG plane 10
00  // 88 x33y97 SB_BIG plane 10
00  // 89 x33y97 SB_BIG plane 11
00  // 90 x33y97 SB_BIG plane 11
00  // 91 x33y97 SB_DRIVE plane 12,11
00  // 92 x33y97 SB_BIG plane 12
00  // 93 x33y97 SB_BIG plane 12
A8  // 94 x34y98 SB_SML plane 1
82  // 95 x34y98 SB_SML plane 2,1
2A  // 96 x34y98 SB_SML plane 2
40  // 97 x34y98 SB_SML plane 3
80  // 98 x34y98 SB_SML plane 4,3
2E  // 99 x34y98 SB_SML plane 4
A8  // 100 x34y98 SB_SML plane 5
82  // 101 x34y98 SB_SML plane 6,5
2A  // 102 x34y98 SB_SML plane 6
04  // 103 x34y98 SB_SML plane 7
82  // 104 x34y98 SB_SML plane 8,7
2A  // 105 x34y98 SB_SML plane 8
00  // 106 x34y98 SB_SML plane 9
00  // 107 x34y98 SB_SML plane 10,9
00  // 108 x34y98 SB_SML plane 10
00  // 109 x34y98 SB_SML plane 11
20  // 110 x34y98 SB_SML plane 12,11
30  // 111 x34y98 SB_SML plane 12
F0 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x35y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9042     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
31 // y_sel: 97
F5 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 904A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FC  //  0 x35y97 CPE[0]  _a275  C_MX2b////    
00  //  1 x35y97 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  //  2 x35y97 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x35y97 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x35y97 CPE[4]
00  //  5 x35y97 CPE[5]
00  //  6 x35y97 CPE[6]
18  //  7 x35y97 CPE[7]
00  //  8 x35y97 CPE[8]
00  //  9 x35y97 CPE[9]
FF  // 10 x35y98 CPE[0]  _a784  C_/C_0_1///    
FF  // 11 x35y98 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x35y98 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x35y98 CPE[3]
00  // 14 x35y98 CPE[4]
08  // 15 x35y98 CPE[5]
12  // 16 x35y98 CPE[6]
00  // 17 x35y98 CPE[7]
CF  // 18 x35y98 CPE[8]
00  // 19 x35y98 CPE[9]
AF  // 20 x36y97 CPE[0]  net1 = net2: _a814  C_ADDF2///ADDF2/
AF  // 21 x36y97 CPE[1]  80'h00_0078_00_0020_0C66_AFAF modified with path inversions
66  // 22 x36y97 CPE[2]  80'h00_0078_00_0020_0C66_AFAF from netlist
0C  // 23 x36y97 CPE[3]
20  // 24 x36y97 CPE[4]
00  // 25 x36y97 CPE[5]
00  // 26 x36y97 CPE[6]
78  // 27 x36y97 CPE[7]
00  // 28 x36y97 CPE[8]
00  // 29 x36y97 CPE[9]
AF  // 30 x36y98 CPE[0]  net1 = net2: _a816  C_ADDF2///ADDF2/
AF  // 31 x36y98 CPE[1]  80'h00_0078_00_0020_0C66_AFAF modified with path inversions
66  // 32 x36y98 CPE[2]  80'h00_0078_00_0020_0C66_AFAF from netlist
0C  // 33 x36y98 CPE[3]
20  // 34 x36y98 CPE[4]
00  // 35 x36y98 CPE[5]
00  // 36 x36y98 CPE[6]
78  // 37 x36y98 CPE[7]
00  // 38 x36y98 CPE[8]
00  // 39 x36y98 CPE[9]
05  // 40 x35y97 INMUX plane 2,1
00  // 41 x35y97 INMUX plane 4,3
00  // 42 x35y97 INMUX plane 6,5
3F  // 43 x35y97 INMUX plane 8,7
01  // 44 x35y97 INMUX plane 10,9
24  // 45 x35y97 INMUX plane 12,11
18  // 46 x35y98 INMUX plane 2,1
00  // 47 x35y98 INMUX plane 4,3
18  // 48 x35y98 INMUX plane 6,5
00  // 49 x35y98 INMUX plane 8,7
00  // 50 x35y98 INMUX plane 10,9
00  // 51 x35y98 INMUX plane 12,11
02  // 52 x36y97 INMUX plane 2,1
05  // 53 x36y97 INMUX plane 4,3
00  // 54 x36y97 INMUX plane 6,5
0D  // 55 x36y97 INMUX plane 8,7
80  // 56 x36y97 INMUX plane 10,9
01  // 57 x36y97 INMUX plane 12,11
01  // 58 x36y98 INMUX plane 2,1
05  // 59 x36y98 INMUX plane 4,3
00  // 60 x36y98 INMUX plane 6,5
15  // 61 x36y98 INMUX plane 8,7
04  // 62 x36y98 INMUX plane 10,9
C0  // 63 x36y98 INMUX plane 12,11
48  // 64 x36y98 SB_BIG plane 1
12  // 65 x36y98 SB_BIG plane 1
00  // 66 x36y98 SB_DRIVE plane 2,1
C8  // 67 x36y98 SB_BIG plane 2
12  // 68 x36y98 SB_BIG plane 2
54  // 69 x36y98 SB_BIG plane 3
28  // 70 x36y98 SB_BIG plane 3
10  // 71 x36y98 SB_DRIVE plane 4,3
48  // 72 x36y98 SB_BIG plane 4
12  // 73 x36y98 SB_BIG plane 4
48  // 74 x36y98 SB_BIG plane 5
12  // 75 x36y98 SB_BIG plane 5
00  // 76 x36y98 SB_DRIVE plane 6,5
48  // 77 x36y98 SB_BIG plane 6
12  // 78 x36y98 SB_BIG plane 6
48  // 79 x36y98 SB_BIG plane 7
02  // 80 x36y98 SB_BIG plane 7
00  // 81 x36y98 SB_DRIVE plane 8,7
48  // 82 x36y98 SB_BIG plane 8
12  // 83 x36y98 SB_BIG plane 8
41  // 84 x36y98 SB_BIG plane 9
12  // 85 x36y98 SB_BIG plane 9
00  // 86 x36y98 SB_DRIVE plane 10,9
48  // 87 x36y98 SB_BIG plane 10
12  // 88 x36y98 SB_BIG plane 10
8C  // 89 x36y98 SB_BIG plane 11
26  // 90 x36y98 SB_BIG plane 11
00  // 91 x36y98 SB_DRIVE plane 12,11
48  // 92 x36y98 SB_BIG plane 12
10  // 93 x36y98 SB_BIG plane 12
38  // 94 x35y97 SB_SML plane 1
84  // 95 x35y97 SB_SML plane 2,1
2A  // 96 x35y97 SB_SML plane 2
A8  // 97 x35y97 SB_SML plane 3
82  // 98 x35y97 SB_SML plane 4,3
2A  // 99 x35y97 SB_SML plane 4
A8  // 100 x35y97 SB_SML plane 5
82  // 101 x35y97 SB_SML plane 6,5
2A  // 102 x35y97 SB_SML plane 6
A8  // 103 x35y97 SB_SML plane 7
A2  // 104 x35y97 SB_SML plane 8,7
29  // 105 x35y97 SB_SML plane 8
A8  // 106 x35y97 SB_SML plane 9
84  // 107 x35y97 SB_SML plane 10,9
2A  // 108 x35y97 SB_SML plane 10
A1  // 109 x35y97 SB_SML plane 11
82  // 110 x35y97 SB_SML plane 12,11
2A  // 111 x35y97 SB_SML plane 12
3B // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x37y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 90C0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
31 // y_sel: 97
2D // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 90C8
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
0C  //  0 x37y97 CPE[0]  _a1278  C_MX2b////    
00  //  1 x37y97 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  //  2 x37y97 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x37y97 CPE[3]      00_0000_00_0000_0003_000F difference
40  //  4 x37y97 CPE[4]
00  //  5 x37y97 CPE[5]
00  //  6 x37y97 CPE[6]
18  //  7 x37y97 CPE[7]
00  //  8 x37y97 CPE[8]
00  //  9 x37y97 CPE[9]
FF  // 10 x37y98 CPE[0]  _a690  C_/C_0_1///    
FF  // 11 x37y98 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x37y98 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x37y98 CPE[3]
00  // 14 x37y98 CPE[4]
08  // 15 x37y98 CPE[5]
12  // 16 x37y98 CPE[6]
00  // 17 x37y98 CPE[7]
CF  // 18 x37y98 CPE[8]
00  // 19 x37y98 CPE[9]
8F  // 20 x38y97 CPE[0]  net1 = net2: _a263  C_AND/D//AND/D
5C  // 21 x38y97 CPE[1]  80'h00_CE00_80_0000_0C88_5C8F modified with path inversions
88  // 22 x38y97 CPE[2]  80'h00_FE00_80_0000_0C88_AC8F from netlist
0C  // 23 x38y97 CPE[3]      00_3000_00_0000_0000_F000 difference
00  // 24 x38y97 CPE[4]
00  // 25 x38y97 CPE[5]
80  // 26 x38y97 CPE[6]
00  // 27 x38y97 CPE[7]
CE  // 28 x38y97 CPE[8]
00  // 29 x38y97 CPE[9]
8F  // 30 x38y98 CPE[0]  _a1227  C_///AND/
FF  // 31 x38y98 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  // 32 x38y98 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 33 x38y98 CPE[3]
00  // 34 x38y98 CPE[4]
00  // 35 x38y98 CPE[5]
00  // 36 x38y98 CPE[6]
60  // 37 x38y98 CPE[7]
EC // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x39y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 90F4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
31 // y_sel: 97
25 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 90FC
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x39y97 CPE[0]  _a1166  C_MX4b////    
00  //  1 x39y97 CPE[1]  80'h00_0018_00_0040_0A50_0053 modified with path inversions
50  //  2 x39y97 CPE[2]  80'h00_0018_00_0040_0A50_00AC from netlist
0A  //  3 x39y97 CPE[3]      00_0000_00_0000_0000_00FF difference
40  //  4 x39y97 CPE[4]
00  //  5 x39y97 CPE[5]
00  //  6 x39y97 CPE[6]
18  //  7 x39y97 CPE[7]
00  //  8 x39y97 CPE[8]
00  //  9 x39y97 CPE[9]
00  // 10 x39y98 CPE[0]
00  // 11 x39y98 CPE[1]
00  // 12 x39y98 CPE[2]
00  // 13 x39y98 CPE[3]
00  // 14 x39y98 CPE[4]
00  // 15 x39y98 CPE[5]
00  // 16 x39y98 CPE[6]
00  // 17 x39y98 CPE[7]
00  // 18 x39y98 CPE[8]
00  // 19 x39y98 CPE[9]
AA  // 20 x40y97 CPE[0]  net1 = net2: _a63  C_AND/D//AND/D
5A  // 21 x40y97 CPE[1]  80'h00_CD00_80_0000_0C88_5AAA modified with path inversions
88  // 22 x40y97 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 23 x40y97 CPE[3]      00_3300_00_0000_0000_F000 difference
00  // 24 x40y97 CPE[4]
00  // 25 x40y97 CPE[5]
80  // 26 x40y97 CPE[6]
00  // 27 x40y97 CPE[7]
CD  // 28 x40y97 CPE[8]
00  // 29 x40y97 CPE[9]
1F  // 30 x40y98 CPE[0]  _a121  C_///AND/D
FF  // 31 x40y98 CPE[1]  80'h00_CE00_80_0000_0C08_FF1F modified with path inversions
08  // 32 x40y98 CPE[2]  80'h00_FE00_80_0000_0C08_FF8F from netlist
0C  // 33 x40y98 CPE[3]      00_3000_00_0000_0000_0090 difference
00  // 34 x40y98 CPE[4]
00  // 35 x40y98 CPE[5]
80  // 36 x40y98 CPE[6]
00  // 37 x40y98 CPE[7]
CE  // 38 x40y98 CPE[8]
D3 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x41y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9129     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
31 // y_sel: 97
FD // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9131
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x41y97 CPE[0]  _a1531  C_MX2b////    
00  //  1 x41y97 CPE[1]  80'h00_0018_00_0040_0A33_0003 modified with path inversions
33  //  2 x41y97 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  //  3 x41y97 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x41y97 CPE[4]
00  //  5 x41y97 CPE[5]
00  //  6 x41y97 CPE[6]
18  //  7 x41y97 CPE[7]
00  //  8 x41y97 CPE[8]
00  //  9 x41y97 CPE[9]
F5  // 10 x41y98 CPE[0]  _a1038  C_///AND/D
FF  // 11 x41y98 CPE[1]  80'h00_F500_80_0000_0C08_FFF5 modified with path inversions
08  // 12 x41y98 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 13 x41y98 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 14 x41y98 CPE[4]
00  // 15 x41y98 CPE[5]
80  // 16 x41y98 CPE[6]
00  // 17 x41y98 CPE[7]
F5  // 18 x41y98 CPE[8]
00  // 19 x41y98 CPE[9]
FC  // 20 x42y97 CPE[0]  _a415  C_ORAND////    _a1115  C_///AND/D
DB  // 21 x42y97 CPE[1]  80'h00_F518_80_0000_0C88_DBFC modified with path inversions
88  // 22 x42y97 CPE[2]  80'h00_FA18_80_0000_0C88_7DFC from netlist
0C  // 23 x42y97 CPE[3]      00_0F00_00_0000_0000_A600 difference
00  // 24 x42y97 CPE[4]
00  // 25 x42y97 CPE[5]
80  // 26 x42y97 CPE[6]
18  // 27 x42y97 CPE[7]
F5  // 28 x42y97 CPE[8]
00  // 29 x42y97 CPE[9]
0C  // 30 x42y98 CPE[0]  _a1435  C_MX2b////    _a1666  C_////Bridge
00  // 31 x42y98 CPE[1]  80'h00_00B8_00_0040_0A32_000C modified with path inversions
32  // 32 x42y98 CPE[2]  80'h00_00B8_00_0040_0A30_0003 from netlist
0A  // 33 x42y98 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 34 x42y98 CPE[4]
00  // 35 x42y98 CPE[5]
00  // 36 x42y98 CPE[6]
B8  // 37 x42y98 CPE[7]
00  // 38 x42y98 CPE[8]
00  // 39 x42y98 CPE[9]
2C  // 40 x41y97 INMUX plane 2,1
00  // 41 x41y97 INMUX plane 4,3
3B  // 42 x41y97 INMUX plane 6,5
18  // 43 x41y97 INMUX plane 8,7
25  // 44 x41y97 INMUX plane 10,9
02  // 45 x41y97 INMUX plane 12,11
05  // 46 x41y98 INMUX plane 2,1
00  // 47 x41y98 INMUX plane 4,3
09  // 48 x41y98 INMUX plane 6,5
1D  // 49 x41y98 INMUX plane 8,7
2B  // 50 x41y98 INMUX plane 10,9
18  // 51 x41y98 INMUX plane 12,11
28  // 52 x42y97 INMUX plane 2,1
2C  // 53 x42y97 INMUX plane 4,3
0C  // 54 x42y97 INMUX plane 6,5
57  // 55 x42y97 INMUX plane 8,7
B5  // 56 x42y97 INMUX plane 10,9
69  // 57 x42y97 INMUX plane 12,11
0C  // 58 x42y98 INMUX plane 2,1
0B  // 59 x42y98 INMUX plane 4,3
39  // 60 x42y98 INMUX plane 6,5
50  // 61 x42y98 INMUX plane 8,7
88  // 62 x42y98 INMUX plane 10,9
42  // 63 x42y98 INMUX plane 12,11
48  // 64 x41y97 SB_BIG plane 1
12  // 65 x41y97 SB_BIG plane 1
00  // 66 x41y97 SB_DRIVE plane 2,1
48  // 67 x41y97 SB_BIG plane 2
42  // 68 x41y97 SB_BIG plane 2
A4  // 69 x41y97 SB_BIG plane 3
62  // 70 x41y97 SB_BIG plane 3
00  // 71 x41y97 SB_DRIVE plane 4,3
48  // 72 x41y97 SB_BIG plane 4
12  // 73 x41y97 SB_BIG plane 4
C8  // 74 x41y97 SB_BIG plane 5
12  // 75 x41y97 SB_BIG plane 5
00  // 76 x41y97 SB_DRIVE plane 6,5
48  // 77 x41y97 SB_BIG plane 6
12  // 78 x41y97 SB_BIG plane 6
48  // 79 x41y97 SB_BIG plane 7
62  // 80 x41y97 SB_BIG plane 7
00  // 81 x41y97 SB_DRIVE plane 8,7
64  // 82 x41y97 SB_BIG plane 8
10  // 83 x41y97 SB_BIG plane 8
48  // 84 x41y97 SB_BIG plane 9
12  // 85 x41y97 SB_BIG plane 9
00  // 86 x41y97 SB_DRIVE plane 10,9
D1  // 87 x41y97 SB_BIG plane 10
24  // 88 x41y97 SB_BIG plane 10
90  // 89 x41y97 SB_BIG plane 11
10  // 90 x41y97 SB_BIG plane 11
00  // 91 x41y97 SB_DRIVE plane 12,11
98  // 92 x41y97 SB_BIG plane 12
14  // 93 x41y97 SB_BIG plane 12
A1  // 94 x42y98 SB_SML plane 1
86  // 95 x42y98 SB_SML plane 2,1
2A  // 96 x42y98 SB_SML plane 2
53  // 97 x42y98 SB_SML plane 3
87  // 98 x42y98 SB_SML plane 4,3
2C  // 99 x42y98 SB_SML plane 4
A8  // 100 x42y98 SB_SML plane 5
86  // 101 x42y98 SB_SML plane 6,5
2C  // 102 x42y98 SB_SML plane 6
A8  // 103 x42y98 SB_SML plane 7
22  // 104 x42y98 SB_SML plane 8,7
19  // 105 x42y98 SB_SML plane 8
A8  // 106 x42y98 SB_SML plane 9
E4  // 107 x42y98 SB_SML plane 10,9
16  // 108 x42y98 SB_SML plane 10
28  // 109 x42y98 SB_SML plane 11
82  // 110 x42y98 SB_SML plane 12,11
2A  // 111 x42y98 SB_SML plane 12
DF // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x43y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 91A7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
31 // y_sel: 97
95 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 91AF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x43y97 CPE[0]  _a390  C_OR////    
CA  //  1 x43y97 CPE[1]  80'h00_0018_00_0000_0CEE_CA00 modified with path inversions
EE  //  2 x43y97 CPE[2]  80'h00_0018_00_0000_0CEE_3A00 from netlist
0C  //  3 x43y97 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x43y97 CPE[4]
00  //  5 x43y97 CPE[5]
00  //  6 x43y97 CPE[6]
18  //  7 x43y97 CPE[7]
00  //  8 x43y97 CPE[8]
00  //  9 x43y97 CPE[9]
A5  // 10 x43y98 CPE[0]  net1 = net2: _a470  C_AND///AND/
CC  // 11 x43y98 CPE[1]  80'h00_0078_00_0000_0C88_CCA5 modified with path inversions
88  // 12 x43y98 CPE[2]  80'h00_0078_00_0000_0C88_CC5A from netlist
0C  // 13 x43y98 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x43y98 CPE[4]
00  // 15 x43y98 CPE[5]
00  // 16 x43y98 CPE[6]
78  // 17 x43y98 CPE[7]
00  // 18 x43y98 CPE[8]
00  // 19 x43y98 CPE[9]
0C  // 20 x44y97 CPE[0]  _a1438  C_MX2b////    _a1647  C_////Bridge
00  // 21 x44y97 CPE[1]  80'h00_00BB_00_0040_0A32_000C modified with path inversions
32  // 22 x44y97 CPE[2]  80'h00_00BB_00_0040_0A30_000C from netlist
0A  // 23 x44y97 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x44y97 CPE[4]
00  // 25 x44y97 CPE[5]
00  // 26 x44y97 CPE[6]
BB  // 27 x44y97 CPE[7]
00  // 28 x44y97 CPE[8]
00  // 29 x44y97 CPE[9]
E3  // 30 x44y98 CPE[0]  _a1455  C_ORAND////    _a1660  C_////Bridge
F5  // 31 x44y98 CPE[1]  80'h00_00B8_00_0000_0888_F5E3 modified with path inversions
88  // 32 x44y98 CPE[2]  80'h00_00B8_00_0000_0888_FA7C from netlist
08  // 33 x44y98 CPE[3]      00_0000_00_0000_0000_0F9F difference
00  // 34 x44y98 CPE[4]
00  // 35 x44y98 CPE[5]
00  // 36 x44y98 CPE[6]
B8  // 37 x44y98 CPE[7]
00  // 38 x44y98 CPE[8]
00  // 39 x44y98 CPE[9]
20  // 40 x43y97 INMUX plane 2,1
02  // 41 x43y97 INMUX plane 4,3
01  // 42 x43y97 INMUX plane 6,5
28  // 43 x43y97 INMUX plane 8,7
00  // 44 x43y97 INMUX plane 10,9
09  // 45 x43y97 INMUX plane 12,11
0E  // 46 x43y98 INMUX plane 2,1
1C  // 47 x43y98 INMUX plane 4,3
25  // 48 x43y98 INMUX plane 6,5
00  // 49 x43y98 INMUX plane 8,7
03  // 50 x43y98 INMUX plane 10,9
2C  // 51 x43y98 INMUX plane 12,11
20  // 52 x44y97 INMUX plane 2,1
00  // 53 x44y97 INMUX plane 4,3
3C  // 54 x44y97 INMUX plane 6,5
00  // 55 x44y97 INMUX plane 8,7
A8  // 56 x44y97 INMUX plane 10,9
00  // 57 x44y97 INMUX plane 12,11
25  // 58 x44y98 INMUX plane 2,1
0D  // 59 x44y98 INMUX plane 4,3
07  // 60 x44y98 INMUX plane 6,5
40  // 61 x44y98 INMUX plane 8,7
0D  // 62 x44y98 INMUX plane 10,9
00  // 63 x44y98 INMUX plane 12,11
90  // 64 x44y98 SB_BIG plane 1
14  // 65 x44y98 SB_BIG plane 1
C0  // 66 x44y98 SB_DRIVE plane 2,1
01  // 67 x44y98 SB_BIG plane 2
00  // 68 x44y98 SB_BIG plane 2
48  // 69 x44y98 SB_BIG plane 3
12  // 70 x44y98 SB_BIG plane 3
00  // 71 x44y98 SB_DRIVE plane 4,3
48  // 72 x44y98 SB_BIG plane 4
12  // 73 x44y98 SB_BIG plane 4
94  // 74 x44y98 SB_BIG plane 5
14  // 75 x44y98 SB_BIG plane 5
02  // 76 x44y98 SB_DRIVE plane 6,5
9A  // 77 x44y98 SB_BIG plane 6
12  // 78 x44y98 SB_BIG plane 6
48  // 79 x44y98 SB_BIG plane 7
12  // 80 x44y98 SB_BIG plane 7
00  // 81 x44y98 SB_DRIVE plane 8,7
48  // 82 x44y98 SB_BIG plane 8
42  // 83 x44y98 SB_BIG plane 8
48  // 84 x44y98 SB_BIG plane 9
12  // 85 x44y98 SB_BIG plane 9
40  // 86 x44y98 SB_DRIVE plane 10,9
03  // 87 x44y98 SB_BIG plane 10
10  // 88 x44y98 SB_BIG plane 10
48  // 89 x44y98 SB_BIG plane 11
12  // 90 x44y98 SB_BIG plane 11
00  // 91 x44y98 SB_DRIVE plane 12,11
92  // 92 x44y98 SB_BIG plane 12
14  // 93 x44y98 SB_BIG plane 12
A8  // 94 x43y97 SB_SML plane 1
22  // 95 x43y97 SB_SML plane 2,1
2E  // 96 x43y97 SB_SML plane 2
88  // 97 x43y97 SB_SML plane 3
E2  // 98 x43y97 SB_SML plane 4,3
10  // 99 x43y97 SB_SML plane 4
A1  // 100 x43y97 SB_SML plane 5
82  // 101 x43y97 SB_SML plane 6,5
6E  // 102 x43y97 SB_SML plane 6
A8  // 103 x43y97 SB_SML plane 7
82  // 104 x43y97 SB_SML plane 8,7
22  // 105 x43y97 SB_SML plane 8
A8  // 106 x43y97 SB_SML plane 9
82  // 107 x43y97 SB_SML plane 10,9
2A  // 108 x43y97 SB_SML plane 10
A8  // 109 x43y97 SB_SML plane 11
80  // 110 x43y97 SB_SML plane 12,11
2A  // 111 x43y97 SB_SML plane 12
A2 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x45y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9225     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
31 // y_sel: 97
4D // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 922D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x45y97 CPE[0]
00  //  1 x45y97 CPE[1]
00  //  2 x45y97 CPE[2]
00  //  3 x45y97 CPE[3]
00  //  4 x45y97 CPE[4]
00  //  5 x45y97 CPE[5]
00  //  6 x45y97 CPE[6]
00  //  7 x45y97 CPE[7]
00  //  8 x45y97 CPE[8]
00  //  9 x45y97 CPE[9]
F2  // 10 x45y98 CPE[0]  _a551  C_AND////    _a553  C_///AND/
35  // 11 x45y98 CPE[1]  80'h00_0078_00_0000_0C88_35F2 modified with path inversions
88  // 12 x45y98 CPE[2]  80'h00_0078_00_0000_0C88_CAF8 from netlist
0C  // 13 x45y98 CPE[3]      00_0000_00_0000_0000_FF0A difference
00  // 14 x45y98 CPE[4]
00  // 15 x45y98 CPE[5]
00  // 16 x45y98 CPE[6]
78  // 17 x45y98 CPE[7]
00  // 18 x45y98 CPE[8]
00  // 19 x45y98 CPE[9]
03  // 20 x46y97 CPE[0]  _a1449  C_MX2b////    
00  // 21 x46y97 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 22 x46y97 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x46y97 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 24 x46y97 CPE[4]
00  // 25 x46y97 CPE[5]
00  // 26 x46y97 CPE[6]
18  // 27 x46y97 CPE[7]
00  // 28 x46y97 CPE[8]
00  // 29 x46y97 CPE[9]
F4  // 30 x46y98 CPE[0]  _a416  C_OR/D///    _a418  C_///AND/D
3C  // 31 x46y98 CPE[1]  80'h00_CD00_80_0000_0CE8_3CF4 modified with path inversions
E8  // 32 x46y98 CPE[2]  80'h00_FE00_80_0000_0CE8_C3F8 from netlist
0C  // 33 x46y98 CPE[3]      00_3300_00_0000_0000_FF0C difference
00  // 34 x46y98 CPE[4]
00  // 35 x46y98 CPE[5]
80  // 36 x46y98 CPE[6]
00  // 37 x46y98 CPE[7]
CD  // 38 x46y98 CPE[8]
A4 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x47y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 925A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
31 // y_sel: 97
85 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9262
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F4  //  0 x47y97 CPE[0]  net1 = net2: _a391  C_AND/D//AND/D
A3  //  1 x47y97 CPE[1]  80'h00_CD00_80_0000_0C88_A3F4 modified with path inversions
88  //  2 x47y97 CPE[2]  80'h00_FE00_80_0000_0C88_ACF8 from netlist
0C  //  3 x47y97 CPE[3]      00_3300_00_0000_0000_0F0C difference
00  //  4 x47y97 CPE[4]
00  //  5 x47y97 CPE[5]
80  //  6 x47y97 CPE[6]
00  //  7 x47y97 CPE[7]
CD  //  8 x47y97 CPE[8]
00  //  9 x47y97 CPE[9]
00  // 10 x47y98 CPE[0]
00  // 11 x47y98 CPE[1]
00  // 12 x47y98 CPE[2]
00  // 13 x47y98 CPE[3]
00  // 14 x47y98 CPE[4]
00  // 15 x47y98 CPE[5]
00  // 16 x47y98 CPE[6]
00  // 17 x47y98 CPE[7]
00  // 18 x47y98 CPE[8]
00  // 19 x47y98 CPE[9]
09  // 20 x48y97 CPE[0]  _a331  C_ICOMP/D///    _a1522  C_///XOR/
63  // 21 x48y97 CPE[1]  80'h00_FE60_00_0000_0C86_6309 modified with path inversions
86  // 22 x48y97 CPE[2]  80'h00_FE60_00_0000_0C86_6C06 from netlist
0C  // 23 x48y97 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 24 x48y97 CPE[4]
00  // 25 x48y97 CPE[5]
00  // 26 x48y97 CPE[6]
60  // 27 x48y97 CPE[7]
FE  // 28 x48y97 CPE[8]
00  // 29 x48y97 CPE[9]
FF  // 30 x48y98 CPE[0]  _a737  C_/C_0_1///    
FF  // 31 x48y98 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x48y98 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 33 x48y98 CPE[3]
00  // 34 x48y98 CPE[4]
08  // 35 x48y98 CPE[5]
12  // 36 x48y98 CPE[6]
00  // 37 x48y98 CPE[7]
3F  // 38 x48y98 CPE[8]
5E // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x49y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 928F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
31 // y_sel: 97
5D // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9297
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x49y97 CPE[0]  _a459  C_///AND/D
FF  //  1 x49y97 CPE[1]  80'h00_CE00_80_0000_0C08_FF53 modified with path inversions
08  //  2 x49y97 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  //  3 x49y97 CPE[3]      00_3000_00_0000_0000_00FF difference
00  //  4 x49y97 CPE[4]
00  //  5 x49y97 CPE[5]
80  //  6 x49y97 CPE[6]
00  //  7 x49y97 CPE[7]
CE  //  8 x49y97 CPE[8]
00  //  9 x49y97 CPE[9]
00  // 10 x49y98 CPE[0]  _a287  C_OR/D///    
0B  // 11 x49y98 CPE[1]  80'h00_3E00_00_0000_0CEE_0B00 modified with path inversions
EE  // 12 x49y98 CPE[2]  80'h00_FE00_00_0000_0CEE_0B00 from netlist
0C  // 13 x49y98 CPE[3]      00_C000_00_0000_0000_0000 difference
00  // 14 x49y98 CPE[4]
00  // 15 x49y98 CPE[5]
00  // 16 x49y98 CPE[6]
00  // 17 x49y98 CPE[7]
3E  // 18 x49y98 CPE[8]
00  // 19 x49y98 CPE[9]
3C  // 20 x50y97 CPE[0]  net1 = net2: _a80  C_AND/D//AND/D
F1  // 21 x50y97 CPE[1]  80'h00_CE00_80_0000_0C88_F13C modified with path inversions
88  // 22 x50y97 CPE[2]  80'h00_FE00_80_0000_0C88_F8CC from netlist
0C  // 23 x50y97 CPE[3]      00_3000_00_0000_0000_09F0 difference
00  // 24 x50y97 CPE[4]
00  // 25 x50y97 CPE[5]
80  // 26 x50y97 CPE[6]
00  // 27 x50y97 CPE[7]
CE  // 28 x50y97 CPE[8]
00  // 29 x50y97 CPE[9]
5C  // 30 x50y98 CPE[0]  _a66  C_OR/D///    _a111  C_///OR/D
3C  // 31 x50y98 CPE[1]  80'h00_3D00_80_0000_0CEE_3C5C modified with path inversions
EE  // 32 x50y98 CPE[2]  80'h00_FE00_80_0000_0CEE_C35C from netlist
0C  // 33 x50y98 CPE[3]      00_C300_00_0000_0000_FF00 difference
00  // 34 x50y98 CPE[4]
00  // 35 x50y98 CPE[5]
80  // 36 x50y98 CPE[6]
00  // 37 x50y98 CPE[7]
3D  // 38 x50y98 CPE[8]
E1 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x51y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 92C4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
31 // y_sel: 97
35 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 92CC
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
A3  //  0 x51y97 CPE[0]  _a465  C_AND/D///    _a385  C_///AND/D
5C  //  1 x51y97 CPE[1]  80'h00_CD00_80_0000_0C88_5CA3 modified with path inversions
88  //  2 x51y97 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  //  3 x51y97 CPE[3]      00_3300_00_0000_0000_F00F difference
00  //  4 x51y97 CPE[4]
00  //  5 x51y97 CPE[5]
80  //  6 x51y97 CPE[6]
00  //  7 x51y97 CPE[7]
CD  //  8 x51y97 CPE[8]
D6 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x19y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 92DB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
32 // y_sel: 99
3F // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 92E3
52 // Length: 82
0A // -- CRC low byte
49 // -- CRC high byte
00  //  0 x19y99 CPE[0]
00  //  1 x19y99 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x19y99 CPE[2]
00  //  3 x19y99 CPE[3]
00  //  4 x19y99 CPE[4]
60  //  5 x19y99 CPE[5]
3F  //  6 x19y99 CPE[6]
00  //  7 x19y99 CPE[7]
00  //  8 x19y99 CPE[8]
00  //  9 x19y99 CPE[9]
00  // 10 x19y100 CPE[0]
00  // 11 x19y100 CPE[1]
00  // 12 x19y100 CPE[2]
00  // 13 x19y100 CPE[3]
00  // 14 x19y100 CPE[4]
00  // 15 x19y100 CPE[5]
00  // 16 x19y100 CPE[6]
00  // 17 x19y100 CPE[7]
00  // 18 x19y100 CPE[8]
00  // 19 x19y100 CPE[9]
00  // 20 x20y99 CPE[0]
00  // 21 x20y99 CPE[1]
00  // 22 x20y99 CPE[2]
00  // 23 x20y99 CPE[3]
00  // 24 x20y99 CPE[4]
00  // 25 x20y99 CPE[5]
00  // 26 x20y99 CPE[6]
00  // 27 x20y99 CPE[7]
00  // 28 x20y99 CPE[8]
00  // 29 x20y99 CPE[9]
00  // 30 x20y100 CPE[0]
00  // 31 x20y100 CPE[1]
00  // 32 x20y100 CPE[2]
00  // 33 x20y100 CPE[3]
00  // 34 x20y100 CPE[4]
00  // 35 x20y100 CPE[5]
00  // 36 x20y100 CPE[6]
00  // 37 x20y100 CPE[7]
00  // 38 x20y100 CPE[8]
00  // 39 x20y100 CPE[9]
00  // 40 x19y99 INMUX plane 2,1
00  // 41 x19y99 INMUX plane 4,3
00  // 42 x19y99 INMUX plane 6,5
00  // 43 x19y99 INMUX plane 8,7
00  // 44 x19y99 INMUX plane 10,9
00  // 45 x19y99 INMUX plane 12,11
00  // 46 x19y100 INMUX plane 2,1
00  // 47 x19y100 INMUX plane 4,3
00  // 48 x19y100 INMUX plane 6,5
00  // 49 x19y100 INMUX plane 8,7
00  // 50 x19y100 INMUX plane 10,9
00  // 51 x19y100 INMUX plane 12,11
00  // 52 x20y99 INMUX plane 2,1
00  // 53 x20y99 INMUX plane 4,3
01  // 54 x20y99 INMUX plane 6,5
00  // 55 x20y99 INMUX plane 8,7
00  // 56 x20y99 INMUX plane 10,9
00  // 57 x20y99 INMUX plane 12,11
08  // 58 x20y100 INMUX plane 2,1
00  // 59 x20y100 INMUX plane 4,3
00  // 60 x20y100 INMUX plane 6,5
00  // 61 x20y100 INMUX plane 8,7
08  // 62 x20y100 INMUX plane 10,9
00  // 63 x20y100 INMUX plane 12,11
00  // 64 x19y99 SB_BIG plane 1
00  // 65 x19y99 SB_BIG plane 1
00  // 66 x19y99 SB_DRIVE plane 2,1
00  // 67 x19y99 SB_BIG plane 2
00  // 68 x19y99 SB_BIG plane 2
00  // 69 x19y99 SB_BIG plane 3
00  // 70 x19y99 SB_BIG plane 3
00  // 71 x19y99 SB_DRIVE plane 4,3
00  // 72 x19y99 SB_BIG plane 4
00  // 73 x19y99 SB_BIG plane 4
39  // 74 x19y99 SB_BIG plane 5
00  // 75 x19y99 SB_BIG plane 5
00  // 76 x19y99 SB_DRIVE plane 6,5
00  // 77 x19y99 SB_BIG plane 6
00  // 78 x19y99 SB_BIG plane 6
02  // 79 x19y99 SB_BIG plane 7
1A  // 80 x19y99 SB_BIG plane 7
08  // 81 x19y99 SB_DRIVE plane 8,7
88 // -- CRC low byte
00 // -- CRC high byte


// Config Latches on x21y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 933B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
32 // y_sel: 99
E7 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9343
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
FC  //  0 x21y99 CPE[0]  _a1424  C_MX2b////    
00  //  1 x21y99 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  //  2 x21y99 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  //  3 x21y99 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x21y99 CPE[4]
00  //  5 x21y99 CPE[5]
00  //  6 x21y99 CPE[6]
18  //  7 x21y99 CPE[7]
00  //  8 x21y99 CPE[8]
00  //  9 x21y99 CPE[9]
00  // 10 x21y100 CPE[0]
00  // 11 x21y100 CPE[1]
00  // 12 x21y100 CPE[2]
00  // 13 x21y100 CPE[3]
00  // 14 x21y100 CPE[4]
00  // 15 x21y100 CPE[5]
00  // 16 x21y100 CPE[6]
00  // 17 x21y100 CPE[7]
00  // 18 x21y100 CPE[8]
00  // 19 x21y100 CPE[9]
00  // 20 x22y99 CPE[0]
00  // 21 x22y99 CPE[1]
00  // 22 x22y99 CPE[2]
00  // 23 x22y99 CPE[3]
00  // 24 x22y99 CPE[4]
00  // 25 x22y99 CPE[5]
00  // 26 x22y99 CPE[6]
00  // 27 x22y99 CPE[7]
00  // 28 x22y99 CPE[8]
00  // 29 x22y99 CPE[9]
00  // 30 x22y100 CPE[0]
00  // 31 x22y100 CPE[1]
00  // 32 x22y100 CPE[2]
00  // 33 x22y100 CPE[3]
00  // 34 x22y100 CPE[4]
00  // 35 x22y100 CPE[5]
00  // 36 x22y100 CPE[6]
00  // 37 x22y100 CPE[7]
00  // 38 x22y100 CPE[8]
00  // 39 x22y100 CPE[9]
28  // 40 x21y99 INMUX plane 2,1
00  // 41 x21y99 INMUX plane 4,3
00  // 42 x21y99 INMUX plane 6,5
27  // 43 x21y99 INMUX plane 8,7
00  // 44 x21y99 INMUX plane 10,9
03  // 45 x21y99 INMUX plane 12,11
02  // 46 x21y100 INMUX plane 2,1
00  // 47 x21y100 INMUX plane 4,3
00  // 48 x21y100 INMUX plane 6,5
00  // 49 x21y100 INMUX plane 8,7
00  // 50 x21y100 INMUX plane 10,9
00  // 51 x21y100 INMUX plane 12,11
0D  // 52 x22y99 INMUX plane 2,1
00  // 53 x22y99 INMUX plane 4,3
02  // 54 x22y99 INMUX plane 6,5
68  // 55 x22y99 INMUX plane 8,7
00  // 56 x22y99 INMUX plane 10,9
40  // 57 x22y99 INMUX plane 12,11
08  // 58 x22y100 INMUX plane 2,1
00  // 59 x22y100 INMUX plane 4,3
04  // 60 x22y100 INMUX plane 6,5
40  // 61 x22y100 INMUX plane 8,7
00  // 62 x22y100 INMUX plane 10,9
40  // 63 x22y100 INMUX plane 12,11
48  // 64 x22y100 SB_BIG plane 1
18  // 65 x22y100 SB_BIG plane 1
00  // 66 x22y100 SB_DRIVE plane 2,1
89  // 67 x22y100 SB_BIG plane 2
00  // 68 x22y100 SB_BIG plane 2
00  // 69 x22y100 SB_BIG plane 3
00  // 70 x22y100 SB_BIG plane 3
00  // 71 x22y100 SB_DRIVE plane 4,3
00  // 72 x22y100 SB_BIG plane 4
00  // 73 x22y100 SB_BIG plane 4
48  // 74 x22y100 SB_BIG plane 5
12  // 75 x22y100 SB_BIG plane 5
00  // 76 x22y100 SB_DRIVE plane 6,5
00  // 77 x22y100 SB_BIG plane 6
00  // 78 x22y100 SB_BIG plane 6
00  // 79 x22y100 SB_BIG plane 7
00  // 80 x22y100 SB_BIG plane 7
00  // 81 x22y100 SB_DRIVE plane 8,7
00  // 82 x22y100 SB_BIG plane 8
00  // 83 x22y100 SB_BIG plane 8
00  // 84 x22y100 SB_BIG plane 9
00  // 85 x22y100 SB_BIG plane 9
00  // 86 x22y100 SB_DRIVE plane 10,9
00  // 87 x22y100 SB_BIG plane 10
00  // 88 x22y100 SB_BIG plane 10
00  // 89 x22y100 SB_BIG plane 11
00  // 90 x22y100 SB_BIG plane 11
10  // 91 x22y100 SB_DRIVE plane 12,11
39  // 92 x22y100 SB_BIG plane 12
00  // 93 x22y100 SB_BIG plane 12
A8  // 94 x21y99 SB_SML plane 1
92  // 95 x21y99 SB_SML plane 2,1
04  // 96 x21y99 SB_SML plane 2
00  // 97 x21y99 SB_SML plane 3
00  // 98 x21y99 SB_SML plane 4,3
00  // 99 x21y99 SB_SML plane 4
A1  // 100 x21y99 SB_SML plane 5
02  // 101 x21y99 SB_SML plane 6,5
00  // 102 x21y99 SB_SML plane 6
00  // 103 x21y99 SB_SML plane 7
00  // 104 x21y99 SB_SML plane 8,7
00  // 105 x21y99 SB_SML plane 8
00  // 106 x21y99 SB_SML plane 9
00  // 107 x21y99 SB_SML plane 10,9
00  // 108 x21y99 SB_SML plane 10
02  // 109 x21y99 SB_SML plane 11
03  // 110 x21y99 SB_SML plane 12,11
2D // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x23y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 93B8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
32 // y_sel: 99
EF // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 93C0
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5A  //  0 x23y99 CPE[0]  _a347  C_AND/D///    _a254  C_///AND/D
A3  //  1 x23y99 CPE[1]  80'h00_CD00_80_0000_0C88_A35A modified with path inversions
88  //  2 x23y99 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  //  3 x23y99 CPE[3]      00_3300_00_0000_0000_0FF0 difference
00  //  4 x23y99 CPE[4]
00  //  5 x23y99 CPE[5]
80  //  6 x23y99 CPE[6]
00  //  7 x23y99 CPE[7]
CD  //  8 x23y99 CPE[8]
00  //  9 x23y99 CPE[9]
03  // 10 x23y100 CPE[0]  _a1429  C_MX2b////    
00  // 11 x23y100 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 12 x23y100 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 13 x23y100 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x23y100 CPE[4]
00  // 15 x23y100 CPE[5]
00  // 16 x23y100 CPE[6]
18  // 17 x23y100 CPE[7]
00  // 18 x23y100 CPE[8]
00  // 19 x23y100 CPE[9]
F3  // 20 x24y99 CPE[0]  _a1434  C_MX2b////    
00  // 21 x24y99 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 22 x24y99 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  // 23 x24y99 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x24y99 CPE[4]
00  // 25 x24y99 CPE[5]
00  // 26 x24y99 CPE[6]
18  // 27 x24y99 CPE[7]
00  // 28 x24y99 CPE[8]
00  // 29 x24y99 CPE[9]
03  // 30 x24y100 CPE[0]  _a1426  C_MX2b////    
00  // 31 x24y100 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 32 x24y100 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 33 x24y100 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x24y100 CPE[4]
00  // 35 x24y100 CPE[5]
00  // 36 x24y100 CPE[6]
18  // 37 x24y100 CPE[7]
B4 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x25y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 93EC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
32 // y_sel: 99
37 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 93F4
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
8F  //  0 x25y99 CPE[0]  _a351  C_AND/D///    _a359  C_///AND/D
53  //  1 x25y99 CPE[1]  80'h00_CE00_80_0000_0C88_538F modified with path inversions
88  //  2 x25y99 CPE[2]  80'h00_FE00_80_0000_0C88_AC8F from netlist
0C  //  3 x25y99 CPE[3]      00_3000_00_0000_0000_FF00 difference
00  //  4 x25y99 CPE[4]
00  //  5 x25y99 CPE[5]
80  //  6 x25y99 CPE[6]
00  //  7 x25y99 CPE[7]
CE  //  8 x25y99 CPE[8]
00  //  9 x25y99 CPE[9]
3A  // 10 x25y100 CPE[0]  _a1161  C_MX4b////    
00  // 11 x25y100 CPE[1]  80'h00_0018_00_0040_0AB3_003A modified with path inversions
B3  // 12 x25y100 CPE[2]  80'h00_0018_00_0040_0AB0_0035 from netlist
0A  // 13 x25y100 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 14 x25y100 CPE[4]
00  // 15 x25y100 CPE[5]
00  // 16 x25y100 CPE[6]
18  // 17 x25y100 CPE[7]
00  // 18 x25y100 CPE[8]
00  // 19 x25y100 CPE[9]
FF  // 20 x26y99 CPE[0]  _a559  C_AND////    _a1636  C_////Bridge
4F  // 21 x26y99 CPE[1]  80'h00_00B9_00_0000_0C88_4FFF modified with path inversions
88  // 22 x26y99 CPE[2]  80'h00_00B9_00_0000_0C88_8FFF from netlist
0C  // 23 x26y99 CPE[3]      00_0000_00_0000_0000_C000 difference
00  // 24 x26y99 CPE[4]
00  // 25 x26y99 CPE[5]
00  // 26 x26y99 CPE[6]
B9  // 27 x26y99 CPE[7]
00  // 28 x26y99 CPE[8]
00  // 29 x26y99 CPE[9]
3A  // 30 x26y100 CPE[0]  _a340  C_///AND/
FF  // 31 x26y100 CPE[1]  80'h00_0060_00_0000_0C08_FF3A modified with path inversions
08  // 32 x26y100 CPE[2]  80'h00_0060_00_0000_0C08_FFCA from netlist
0C  // 33 x26y100 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x26y100 CPE[4]
00  // 35 x26y100 CPE[5]
00  // 36 x26y100 CPE[6]
60  // 37 x26y100 CPE[7]
8E // -- CRC low byte
3F // -- CRC high byte


// Config Latches on x27y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9420     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
32 // y_sel: 99
5F // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9428
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x27y99 CPE[0]  _a557  C_AND////    
AC  //  1 x27y99 CPE[1]  80'h00_0018_00_0000_0C88_ACFF modified with path inversions
88  //  2 x27y99 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  //  3 x27y99 CPE[3]
00  //  4 x27y99 CPE[4]
00  //  5 x27y99 CPE[5]
00  //  6 x27y99 CPE[6]
18  //  7 x27y99 CPE[7]
00  //  8 x27y99 CPE[8]
00  //  9 x27y99 CPE[9]
C7  // 10 x27y100 CPE[0]  _a1360  C_AND////    _a369  C_///ORAND/
2F  // 11 x27y100 CPE[1]  80'h00_0078_00_0000_0C88_2FC7 modified with path inversions
88  // 12 x27y100 CPE[2]  80'h00_0078_00_0000_0C88_8FC7 from netlist
0C  // 13 x27y100 CPE[3]      00_0000_00_0000_0000_A000 difference
00  // 14 x27y100 CPE[4]
00  // 15 x27y100 CPE[5]
00  // 16 x27y100 CPE[6]
78  // 17 x27y100 CPE[7]
00  // 18 x27y100 CPE[8]
00  // 19 x27y100 CPE[9]
AC  // 20 x28y99 CPE[0]  _a364  C_AND////    _a555  C_///AND/
4F  // 21 x28y99 CPE[1]  80'h00_0078_00_0000_0C88_4FAC modified with path inversions
88  // 22 x28y99 CPE[2]  80'h00_0078_00_0000_0C88_8FAC from netlist
0C  // 23 x28y99 CPE[3]      00_0000_00_0000_0000_C000 difference
00  // 24 x28y99 CPE[4]
00  // 25 x28y99 CPE[5]
00  // 26 x28y99 CPE[6]
78  // 27 x28y99 CPE[7]
00  // 28 x28y99 CPE[8]
00  // 29 x28y99 CPE[9]
AC  // 30 x28y100 CPE[0]  _a554  C_///AND/
FF  // 31 x28y100 CPE[1]  80'h00_0060_00_0000_0C08_FFAC modified with path inversions
08  // 32 x28y100 CPE[2]  80'h00_0060_00_0000_0C08_FFAC from netlist
0C  // 33 x28y100 CPE[3]
00  // 34 x28y100 CPE[4]
00  // 35 x28y100 CPE[5]
00  // 36 x28y100 CPE[6]
60  // 37 x28y100 CPE[7]
00  // 38 x28y100 CPE[8]
00  // 39 x28y100 CPE[9]
08  // 40 x27y99 INMUX plane 2,1
03  // 41 x27y99 INMUX plane 4,3
20  // 42 x27y99 INMUX plane 6,5
06  // 43 x27y99 INMUX plane 8,7
08  // 44 x27y99 INMUX plane 10,9
03  // 45 x27y99 INMUX plane 12,11
2D  // 46 x27y100 INMUX plane 2,1
3D  // 47 x27y100 INMUX plane 4,3
13  // 48 x27y100 INMUX plane 6,5
2E  // 49 x27y100 INMUX plane 8,7
00  // 50 x27y100 INMUX plane 10,9
28  // 51 x27y100 INMUX plane 12,11
28  // 52 x28y99 INMUX plane 2,1
12  // 53 x28y99 INMUX plane 4,3
01  // 54 x28y99 INMUX plane 6,5
F1  // 55 x28y99 INMUX plane 8,7
08  // 56 x28y99 INMUX plane 10,9
C8  // 57 x28y99 INMUX plane 12,11
30  // 58 x28y100 INMUX plane 2,1
04  // 59 x28y100 INMUX plane 4,3
10  // 60 x28y100 INMUX plane 6,5
40  // 61 x28y100 INMUX plane 8,7
88  // 62 x28y100 INMUX plane 10,9
C0  // 63 x28y100 INMUX plane 12,11
48  // 64 x27y99 SB_BIG plane 1
12  // 65 x27y99 SB_BIG plane 1
00  // 66 x27y99 SB_DRIVE plane 2,1
09  // 67 x27y99 SB_BIG plane 2
25  // 68 x27y99 SB_BIG plane 2
48  // 69 x27y99 SB_BIG plane 3
12  // 70 x27y99 SB_BIG plane 3
00  // 71 x27y99 SB_DRIVE plane 4,3
48  // 72 x27y99 SB_BIG plane 4
12  // 73 x27y99 SB_BIG plane 4
48  // 74 x27y99 SB_BIG plane 5
12  // 75 x27y99 SB_BIG plane 5
00  // 76 x27y99 SB_DRIVE plane 6,5
48  // 77 x27y99 SB_BIG plane 6
12  // 78 x27y99 SB_BIG plane 6
12  // 79 x27y99 SB_BIG plane 7
16  // 80 x27y99 SB_BIG plane 7
01  // 81 x27y99 SB_DRIVE plane 8,7
08  // 82 x27y99 SB_BIG plane 8
12  // 83 x27y99 SB_BIG plane 8
48  // 84 x27y99 SB_BIG plane 9
12  // 85 x27y99 SB_BIG plane 9
00  // 86 x27y99 SB_DRIVE plane 10,9
8E  // 87 x27y99 SB_BIG plane 10
25  // 88 x27y99 SB_BIG plane 10
48  // 89 x27y99 SB_BIG plane 11
12  // 90 x27y99 SB_BIG plane 11
00  // 91 x27y99 SB_DRIVE plane 12,11
8E  // 92 x27y99 SB_BIG plane 12
24  // 93 x27y99 SB_BIG plane 12
A8  // 94 x28y100 SB_SML plane 1
82  // 95 x28y100 SB_SML plane 2,1
2A  // 96 x28y100 SB_SML plane 2
E9  // 97 x28y100 SB_SML plane 3
85  // 98 x28y100 SB_SML plane 4,3
2A  // 99 x28y100 SB_SML plane 4
A8  // 100 x28y100 SB_SML plane 5
42  // 101 x28y100 SB_SML plane 6,5
6C  // 102 x28y100 SB_SML plane 6
71  // 103 x28y100 SB_SML plane 7
85  // 104 x28y100 SB_SML plane 8,7
4A  // 105 x28y100 SB_SML plane 8
28  // 106 x28y100 SB_SML plane 9
82  // 107 x28y100 SB_SML plane 10,9
22  // 108 x28y100 SB_SML plane 10
A1  // 109 x28y100 SB_SML plane 11
82  // 110 x28y100 SB_SML plane 12,11
2A  // 111 x28y100 SB_SML plane 12
98 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x29y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 949E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
32 // y_sel: 99
87 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 94A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5A  //  0 x29y99 CPE[0]  net1 = net2: _a262  C_AND///AND/
C3  //  1 x29y99 CPE[1]  80'h00_0078_00_0000_0C88_C35A modified with path inversions
88  //  2 x29y99 CPE[2]  80'h00_0078_00_0000_0C88_CC5A from netlist
0C  //  3 x29y99 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x29y99 CPE[4]
00  //  5 x29y99 CPE[5]
00  //  6 x29y99 CPE[6]
78  //  7 x29y99 CPE[7]
00  //  8 x29y99 CPE[8]
00  //  9 x29y99 CPE[9]
FF  // 10 x29y100 CPE[0]  _a1613  C_////Bridge
FF  // 11 x29y100 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x29y100 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x29y100 CPE[3]
00  // 14 x29y100 CPE[4]
00  // 15 x29y100 CPE[5]
00  // 16 x29y100 CPE[6]
A2  // 17 x29y100 CPE[7]
00  // 18 x29y100 CPE[8]
00  // 19 x29y100 CPE[9]
F3  // 20 x30y99 CPE[0]  _a334  C_AND////    _a923  C_///AND/D
C3  // 21 x30y99 CPE[1]  80'h00_FA18_80_0000_0C88_C3F3 modified with path inversions
88  // 22 x30y99 CPE[2]  80'h00_FA18_80_0000_0C88_CCFC from netlist
0C  // 23 x30y99 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 24 x30y99 CPE[4]
00  // 25 x30y99 CPE[5]
80  // 26 x30y99 CPE[6]
18  // 27 x30y99 CPE[7]
FA  // 28 x30y99 CPE[8]
00  // 29 x30y99 CPE[9]
CF  // 30 x30y100 CPE[0]  _a370  C_AND////    _a924  C_///AND/D
85  // 31 x30y100 CPE[1]  80'h00_F618_80_0000_0C88_85CF modified with path inversions
88  // 32 x30y100 CPE[2]  80'h00_FA18_80_0000_0C88_4ACF from netlist
0C  // 33 x30y100 CPE[3]      00_0C00_00_0000_0000_CF00 difference
00  // 34 x30y100 CPE[4]
00  // 35 x30y100 CPE[5]
80  // 36 x30y100 CPE[6]
18  // 37 x30y100 CPE[7]
F6  // 38 x30y100 CPE[8]
00  // 39 x30y100 CPE[9]
11  // 40 x29y99 INMUX plane 2,1
1B  // 41 x29y99 INMUX plane 4,3
28  // 42 x29y99 INMUX plane 6,5
22  // 43 x29y99 INMUX plane 8,7
00  // 44 x29y99 INMUX plane 10,9
05  // 45 x29y99 INMUX plane 12,11
10  // 46 x29y100 INMUX plane 2,1
02  // 47 x29y100 INMUX plane 4,3
20  // 48 x29y100 INMUX plane 6,5
01  // 49 x29y100 INMUX plane 8,7
00  // 50 x29y100 INMUX plane 10,9
02  // 51 x29y100 INMUX plane 12,11
20  // 52 x30y99 INMUX plane 2,1
2D  // 53 x30y99 INMUX plane 4,3
20  // 54 x30y99 INMUX plane 6,5
70  // 55 x30y99 INMUX plane 8,7
A1  // 56 x30y99 INMUX plane 10,9
44  // 57 x30y99 INMUX plane 12,11
03  // 58 x30y100 INMUX plane 2,1
08  // 59 x30y100 INMUX plane 4,3
1E  // 60 x30y100 INMUX plane 6,5
5B  // 61 x30y100 INMUX plane 8,7
21  // 62 x30y100 INMUX plane 10,9
E3  // 63 x30y100 INMUX plane 12,11
96  // 64 x30y100 SB_BIG plane 1
12  // 65 x30y100 SB_BIG plane 1
00  // 66 x30y100 SB_DRIVE plane 2,1
48  // 67 x30y100 SB_BIG plane 2
10  // 68 x30y100 SB_BIG plane 2
94  // 69 x30y100 SB_BIG plane 3
72  // 70 x30y100 SB_BIG plane 3
00  // 71 x30y100 SB_DRIVE plane 4,3
08  // 72 x30y100 SB_BIG plane 4
12  // 73 x30y100 SB_BIG plane 4
48  // 74 x30y100 SB_BIG plane 5
12  // 75 x30y100 SB_BIG plane 5
00  // 76 x30y100 SB_DRIVE plane 6,5
90  // 77 x30y100 SB_BIG plane 6
44  // 78 x30y100 SB_BIG plane 6
48  // 79 x30y100 SB_BIG plane 7
12  // 80 x30y100 SB_BIG plane 7
00  // 81 x30y100 SB_DRIVE plane 8,7
48  // 82 x30y100 SB_BIG plane 8
12  // 83 x30y100 SB_BIG plane 8
D2  // 84 x30y100 SB_BIG plane 9
20  // 85 x30y100 SB_BIG plane 9
00  // 86 x30y100 SB_DRIVE plane 10,9
48  // 87 x30y100 SB_BIG plane 10
12  // 88 x30y100 SB_BIG plane 10
90  // 89 x30y100 SB_BIG plane 11
44  // 90 x30y100 SB_BIG plane 11
00  // 91 x30y100 SB_DRIVE plane 12,11
61  // 92 x30y100 SB_BIG plane 12
10  // 93 x30y100 SB_BIG plane 12
51  // 94 x29y99 SB_SML plane 1
11  // 95 x29y99 SB_SML plane 2,1
2B  // 96 x29y99 SB_SML plane 2
28  // 97 x29y99 SB_SML plane 3
82  // 98 x29y99 SB_SML plane 4,3
3A  // 99 x29y99 SB_SML plane 4
A8  // 100 x29y99 SB_SML plane 5
42  // 101 x29y99 SB_SML plane 6,5
73  // 102 x29y99 SB_SML plane 6
32  // 103 x29y99 SB_SML plane 7
87  // 104 x29y99 SB_SML plane 8,7
2C  // 105 x29y99 SB_SML plane 8
54  // 106 x29y99 SB_SML plane 9
83  // 107 x29y99 SB_SML plane 10,9
2A  // 108 x29y99 SB_SML plane 10
88  // 109 x29y99 SB_SML plane 11
82  // 110 x29y99 SB_SML plane 12,11
2A  // 111 x29y99 SB_SML plane 12
FE // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x31y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 951C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
32 // y_sel: 99
DE // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9524
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
13  //  0 x31y99 CPE[0]  _a1349  C_///AND/
FF  //  1 x31y99 CPE[1]  80'h00_0060_00_0000_0C08_FF13 modified with path inversions
08  //  2 x31y99 CPE[2]  80'h00_0060_00_0000_0C08_FF8C from netlist
0C  //  3 x31y99 CPE[3]      00_0000_00_0000_0000_009F difference
00  //  4 x31y99 CPE[4]
00  //  5 x31y99 CPE[5]
00  //  6 x31y99 CPE[6]
60  //  7 x31y99 CPE[7]
00  //  8 x31y99 CPE[8]
00  //  9 x31y99 CPE[9]
FF  // 10 x31y100 CPE[0]  _a922  C_AND/D///    
AF  // 11 x31y100 CPE[1]  80'h00_F600_00_0000_0C88_AFFF modified with path inversions
88  // 12 x31y100 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  // 13 x31y100 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  // 14 x31y100 CPE[4]
00  // 15 x31y100 CPE[5]
00  // 16 x31y100 CPE[6]
00  // 17 x31y100 CPE[7]
F6  // 18 x31y100 CPE[8]
00  // 19 x31y100 CPE[9]
FF  // 20 x32y99 CPE[0]  _a44  C_AND////    _a1622  C_////Bridge
CA  // 21 x32y99 CPE[1]  80'h00_00BB_00_0000_0C88_CAFF modified with path inversions
88  // 22 x32y99 CPE[2]  80'h00_00BB_00_0000_0C88_3AFF from netlist
0C  // 23 x32y99 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x32y99 CPE[4]
00  // 25 x32y99 CPE[5]
00  // 26 x32y99 CPE[6]
BB  // 27 x32y99 CPE[7]
00  // 28 x32y99 CPE[8]
00  // 29 x32y99 CPE[9]
C0  // 30 x32y100 CPE[0]  _a228  C_MX2b////    
00  // 31 x32y100 CPE[1]  80'h00_0018_00_0040_0A50_00C0 modified with path inversions
50  // 32 x32y100 CPE[2]  80'h00_0018_00_0040_0A55_0030 from netlist
0A  // 33 x32y100 CPE[3]      00_0000_00_0000_0005_00F0 difference
40  // 34 x32y100 CPE[4]
00  // 35 x32y100 CPE[5]
00  // 36 x32y100 CPE[6]
18  // 37 x32y100 CPE[7]
00  // 38 x32y100 CPE[8]
00  // 39 x32y100 CPE[9]
00  // 40 x31y99 INMUX plane 2,1
25  // 41 x31y99 INMUX plane 4,3
00  // 42 x31y99 INMUX plane 6,5
00  // 43 x31y99 INMUX plane 8,7
00  // 44 x31y99 INMUX plane 10,9
10  // 45 x31y99 INMUX plane 12,11
00  // 46 x31y100 INMUX plane 2,1
28  // 47 x31y100 INMUX plane 4,3
08  // 48 x31y100 INMUX plane 6,5
07  // 49 x31y100 INMUX plane 8,7
27  // 50 x31y100 INMUX plane 10,9
04  // 51 x31y100 INMUX plane 12,11
29  // 52 x32y99 INMUX plane 2,1
18  // 53 x32y99 INMUX plane 4,3
50  // 54 x32y99 INMUX plane 6,5
11  // 55 x32y99 INMUX plane 8,7
80  // 56 x32y99 INMUX plane 10,9
18  // 57 x32y99 INMUX plane 12,11
05  // 58 x32y100 INMUX plane 2,1
38  // 59 x32y100 INMUX plane 4,3
56  // 60 x32y100 INMUX plane 6,5
02  // 61 x32y100 INMUX plane 8,7
40  // 62 x32y100 INMUX plane 10,9
E9  // 63 x32y100 INMUX plane 12,11
41  // 64 x31y99 SB_BIG plane 1
12  // 65 x31y99 SB_BIG plane 1
00  // 66 x31y99 SB_DRIVE plane 2,1
88  // 67 x31y99 SB_BIG plane 2
12  // 68 x31y99 SB_BIG plane 2
08  // 69 x31y99 SB_BIG plane 3
12  // 70 x31y99 SB_BIG plane 3
00  // 71 x31y99 SB_DRIVE plane 4,3
48  // 72 x31y99 SB_BIG plane 4
12  // 73 x31y99 SB_BIG plane 4
69  // 74 x31y99 SB_BIG plane 5
12  // 75 x31y99 SB_BIG plane 5
01  // 76 x31y99 SB_DRIVE plane 6,5
48  // 77 x31y99 SB_BIG plane 6
12  // 78 x31y99 SB_BIG plane 6
01  // 79 x31y99 SB_BIG plane 7
00  // 80 x31y99 SB_BIG plane 7
09  // 81 x31y99 SB_DRIVE plane 8,7
48  // 82 x31y99 SB_BIG plane 8
12  // 83 x31y99 SB_BIG plane 8
48  // 84 x31y99 SB_BIG plane 9
12  // 85 x31y99 SB_BIG plane 9
00  // 86 x31y99 SB_DRIVE plane 10,9
08  // 87 x31y99 SB_BIG plane 10
13  // 88 x31y99 SB_BIG plane 10
08  // 89 x31y99 SB_BIG plane 11
02  // 90 x31y99 SB_BIG plane 11
08  // 91 x31y99 SB_DRIVE plane 12,11
92  // 92 x31y99 SB_BIG plane 12
28  // 93 x31y99 SB_BIG plane 12
A8  // 94 x32y100 SB_SML plane 1
82  // 95 x32y100 SB_SML plane 2,1
2E  // 96 x32y100 SB_SML plane 2
A8  // 97 x32y100 SB_SML plane 3
42  // 98 x32y100 SB_SML plane 4,3
3D  // 99 x32y100 SB_SML plane 4
A8  // 100 x32y100 SB_SML plane 5
92  // 101 x32y100 SB_SML plane 6,5
06  // 102 x32y100 SB_SML plane 6
4E  // 103 x32y100 SB_SML plane 7
84  // 104 x32y100 SB_SML plane 8,7
2A  // 105 x32y100 SB_SML plane 8
A8  // 106 x32y100 SB_SML plane 9
22  // 107 x32y100 SB_SML plane 10,9
5B  // 108 x32y100 SB_SML plane 10
A8  // 109 x32y100 SB_SML plane 11
E2  // 110 x32y100 SB_SML plane 12,11
13  // 111 x32y100 SB_SML plane 12
2C // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x33y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 959A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
32 // y_sel: 99
06 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 95A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A3  //  0 x33y99 CPE[0]  net1 = net2: _a604  C_ADDF2///ADDF2/
3A  //  1 x33y99 CPE[1]  80'h00_0078_00_0020_0C66_3AA3 modified with path inversions
66  //  2 x33y99 CPE[2]  80'h00_0078_00_0020_0C66_C5A3 from netlist
0C  //  3 x33y99 CPE[3]      00_0000_00_0000_0000_FF00 difference
20  //  4 x33y99 CPE[4]
00  //  5 x33y99 CPE[5]
00  //  6 x33y99 CPE[6]
78  //  7 x33y99 CPE[7]
00  //  8 x33y99 CPE[8]
00  //  9 x33y99 CPE[9]
CA  // 10 x33y100 CPE[0]  net1 = net2: _a608  C_ADDF2///ADDF2/
33  // 11 x33y100 CPE[1]  80'h00_0078_00_0020_0C66_33CA modified with path inversions
66  // 12 x33y100 CPE[2]  80'h00_0078_00_0020_0C66_C3C5 from netlist
0C  // 13 x33y100 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 14 x33y100 CPE[4]
00  // 15 x33y100 CPE[5]
00  // 16 x33y100 CPE[6]
78  // 17 x33y100 CPE[7]
00  // 18 x33y100 CPE[8]
00  // 19 x33y100 CPE[9]
00  // 20 x34y99 CPE[0]
00  // 21 x34y99 CPE[1]
00  // 22 x34y99 CPE[2]
00  // 23 x34y99 CPE[3]
00  // 24 x34y99 CPE[4]
00  // 25 x34y99 CPE[5]
00  // 26 x34y99 CPE[6]
00  // 27 x34y99 CPE[7]
00  // 28 x34y99 CPE[8]
00  // 29 x34y99 CPE[9]
CF  // 30 x34y100 CPE[0]  _a264  C_MX2b////    
00  // 31 x34y100 CPE[1]  80'h00_0018_00_0040_0AA8_00CF modified with path inversions
A8  // 32 x34y100 CPE[2]  80'h00_0018_00_0040_0AAA_003F from netlist
0A  // 33 x34y100 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 34 x34y100 CPE[4]
00  // 35 x34y100 CPE[5]
00  // 36 x34y100 CPE[6]
18  // 37 x34y100 CPE[7]
00  // 38 x34y100 CPE[8]
00  // 39 x34y100 CPE[9]
11  // 40 x33y99 INMUX plane 2,1
0B  // 41 x33y99 INMUX plane 4,3
0D  // 42 x33y99 INMUX plane 6,5
1A  // 43 x33y99 INMUX plane 8,7
00  // 44 x33y99 INMUX plane 10,9
00  // 45 x33y99 INMUX plane 12,11
16  // 46 x33y100 INMUX plane 2,1
11  // 47 x33y100 INMUX plane 4,3
25  // 48 x33y100 INMUX plane 6,5
28  // 49 x33y100 INMUX plane 8,7
00  // 50 x33y100 INMUX plane 10,9
00  // 51 x33y100 INMUX plane 12,11
0D  // 52 x34y99 INMUX plane 2,1
00  // 53 x34y99 INMUX plane 4,3
80  // 54 x34y99 INMUX plane 6,5
80  // 55 x34y99 INMUX plane 8,7
90  // 56 x34y99 INMUX plane 10,9
80  // 57 x34y99 INMUX plane 12,11
00  // 58 x34y100 INMUX plane 2,1
08  // 59 x34y100 INMUX plane 4,3
82  // 60 x34y100 INMUX plane 6,5
A9  // 61 x34y100 INMUX plane 8,7
80  // 62 x34y100 INMUX plane 10,9
C0  // 63 x34y100 INMUX plane 12,11
48  // 64 x34y100 SB_BIG plane 1
12  // 65 x34y100 SB_BIG plane 1
02  // 66 x34y100 SB_DRIVE plane 2,1
14  // 67 x34y100 SB_BIG plane 2
23  // 68 x34y100 SB_BIG plane 2
00  // 69 x34y100 SB_BIG plane 3
00  // 70 x34y100 SB_BIG plane 3
00  // 71 x34y100 SB_DRIVE plane 4,3
48  // 72 x34y100 SB_BIG plane 4
16  // 73 x34y100 SB_BIG plane 4
48  // 74 x34y100 SB_BIG plane 5
12  // 75 x34y100 SB_BIG plane 5
00  // 76 x34y100 SB_DRIVE plane 6,5
48  // 77 x34y100 SB_BIG plane 6
12  // 78 x34y100 SB_BIG plane 6
00  // 79 x34y100 SB_BIG plane 7
04  // 80 x34y100 SB_BIG plane 7
00  // 81 x34y100 SB_DRIVE plane 8,7
48  // 82 x34y100 SB_BIG plane 8
12  // 83 x34y100 SB_BIG plane 8
00  // 84 x34y100 SB_BIG plane 9
00  // 85 x34y100 SB_BIG plane 9
00  // 86 x34y100 SB_DRIVE plane 10,9
00  // 87 x34y100 SB_BIG plane 10
00  // 88 x34y100 SB_BIG plane 10
00  // 89 x34y100 SB_BIG plane 11
00  // 90 x34y100 SB_BIG plane 11
00  // 91 x34y100 SB_DRIVE plane 12,11
01  // 92 x34y100 SB_BIG plane 12
00  // 93 x34y100 SB_BIG plane 12
30  // 94 x33y99 SB_SML plane 1
B5  // 95 x33y99 SB_SML plane 2,1
7E  // 96 x33y99 SB_SML plane 2
26  // 97 x33y99 SB_SML plane 3
60  // 98 x33y99 SB_SML plane 4,3
0B  // 99 x33y99 SB_SML plane 4
A8  // 100 x33y99 SB_SML plane 5
82  // 101 x33y99 SB_SML plane 6,5
72  // 102 x33y99 SB_SML plane 6
00  // 103 x33y99 SB_SML plane 7
80  // 104 x33y99 SB_SML plane 8,7
3A  // 105 x33y99 SB_SML plane 8
00  // 106 x33y99 SB_SML plane 9
00  // 107 x33y99 SB_SML plane 10,9
00  // 108 x33y99 SB_SML plane 10
00  // 109 x33y99 SB_SML plane 11
10  // 110 x33y99 SB_SML plane 12,11
0E  // 111 x33y99 SB_SML plane 12
8C // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x35y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9618     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
32 // y_sel: 99
6E // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9620
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x35y99 CPE[0]  net1 = net2: _a780  C_ADDF2///ADDF2/
53  //  1 x35y99 CPE[1]  80'h00_0078_00_0020_0C66_5303 modified with path inversions
66  //  2 x35y99 CPE[2]  80'h00_0078_00_0020_0C66_AC0C from netlist
0C  //  3 x35y99 CPE[3]      00_0000_00_0000_0000_FF0F difference
20  //  4 x35y99 CPE[4]
00  //  5 x35y99 CPE[5]
00  //  6 x35y99 CPE[6]
78  //  7 x35y99 CPE[7]
00  //  8 x35y99 CPE[8]
00  //  9 x35y99 CPE[9]
A0  // 10 x35y100 CPE[0]  net1 = net2: _a782  C_ADDF2///ADDF2/
50  // 11 x35y100 CPE[1]  80'h00_0078_00_0020_0C66_50A0 modified with path inversions
66  // 12 x35y100 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 13 x35y100 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 14 x35y100 CPE[4]
00  // 15 x35y100 CPE[5]
00  // 16 x35y100 CPE[6]
78  // 17 x35y100 CPE[7]
00  // 18 x35y100 CPE[8]
00  // 19 x35y100 CPE[9]
FC  // 20 x36y99 CPE[0]  net1 = net2: _a818  C_ADDF2///ADDF2/
FC  // 21 x36y99 CPE[1]  80'h00_0078_00_0020_0C66_FCFC modified with path inversions
66  // 22 x36y99 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 23 x36y99 CPE[3]
20  // 24 x36y99 CPE[4]
00  // 25 x36y99 CPE[5]
00  // 26 x36y99 CPE[6]
78  // 27 x36y99 CPE[7]
00  // 28 x36y99 CPE[8]
00  // 29 x36y99 CPE[9]
FC  // 30 x36y100 CPE[0]  _a820  C_ADDF////    
00  // 31 x36y100 CPE[1]  80'h00_0018_00_0010_0666_00FC modified with path inversions
66  // 32 x36y100 CPE[2]  80'h00_0018_00_0010_0666_00FC from netlist
06  // 33 x36y100 CPE[3]
10  // 34 x36y100 CPE[4]
00  // 35 x36y100 CPE[5]
00  // 36 x36y100 CPE[6]
18  // 37 x36y100 CPE[7]
00  // 38 x36y100 CPE[8]
00  // 39 x36y100 CPE[9]
02  // 40 x35y99 INMUX plane 2,1
00  // 41 x35y99 INMUX plane 4,3
20  // 42 x35y99 INMUX plane 6,5
07  // 43 x35y99 INMUX plane 8,7
00  // 44 x35y99 INMUX plane 10,9
04  // 45 x35y99 INMUX plane 12,11
02  // 46 x35y100 INMUX plane 2,1
07  // 47 x35y100 INMUX plane 4,3
00  // 48 x35y100 INMUX plane 6,5
03  // 49 x35y100 INMUX plane 8,7
00  // 50 x35y100 INMUX plane 10,9
0D  // 51 x35y100 INMUX plane 12,11
20  // 52 x36y99 INMUX plane 2,1
00  // 53 x36y99 INMUX plane 4,3
E0  // 54 x36y99 INMUX plane 6,5
41  // 55 x36y99 INMUX plane 8,7
C0  // 56 x36y99 INMUX plane 10,9
08  // 57 x36y99 INMUX plane 12,11
08  // 58 x36y100 INMUX plane 2,1
00  // 59 x36y100 INMUX plane 4,3
C0  // 60 x36y100 INMUX plane 6,5
00  // 61 x36y100 INMUX plane 8,7
C0  // 62 x36y100 INMUX plane 10,9
08  // 63 x36y100 INMUX plane 12,11
48  // 64 x35y99 SB_BIG plane 1
12  // 65 x35y99 SB_BIG plane 1
00  // 66 x35y99 SB_DRIVE plane 2,1
48  // 67 x35y99 SB_BIG plane 2
20  // 68 x35y99 SB_BIG plane 2
48  // 69 x35y99 SB_BIG plane 3
12  // 70 x35y99 SB_BIG plane 3
00  // 71 x35y99 SB_DRIVE plane 4,3
48  // 72 x35y99 SB_BIG plane 4
12  // 73 x35y99 SB_BIG plane 4
48  // 74 x35y99 SB_BIG plane 5
12  // 75 x35y99 SB_BIG plane 5
00  // 76 x35y99 SB_DRIVE plane 6,5
08  // 77 x35y99 SB_BIG plane 6
20  // 78 x35y99 SB_BIG plane 6
98  // 79 x35y99 SB_BIG plane 7
30  // 80 x35y99 SB_BIG plane 7
00  // 81 x35y99 SB_DRIVE plane 8,7
88  // 82 x35y99 SB_BIG plane 8
12  // 83 x35y99 SB_BIG plane 8
48  // 84 x35y99 SB_BIG plane 9
52  // 85 x35y99 SB_BIG plane 9
00  // 86 x35y99 SB_DRIVE plane 10,9
14  // 87 x35y99 SB_BIG plane 10
22  // 88 x35y99 SB_BIG plane 10
48  // 89 x35y99 SB_BIG plane 11
12  // 90 x35y99 SB_BIG plane 11
10  // 91 x35y99 SB_DRIVE plane 12,11
8B  // 92 x35y99 SB_BIG plane 12
24  // 93 x35y99 SB_BIG plane 12
21  // 94 x36y100 SB_SML plane 1
82  // 95 x36y100 SB_SML plane 2,1
2A  // 96 x36y100 SB_SML plane 2
A8  // 97 x36y100 SB_SML plane 3
82  // 98 x36y100 SB_SML plane 4,3
2A  // 99 x36y100 SB_SML plane 4
08  // 100 x36y100 SB_SML plane 5
82  // 101 x36y100 SB_SML plane 6,5
2A  // 102 x36y100 SB_SML plane 6
36  // 103 x36y100 SB_SML plane 7
84  // 104 x36y100 SB_SML plane 8,7
0A  // 105 x36y100 SB_SML plane 8
4B  // 106 x36y100 SB_SML plane 9
35  // 107 x36y100 SB_SML plane 10,9
55  // 108 x36y100 SB_SML plane 10
A8  // 109 x36y100 SB_SML plane 11
82  // 110 x36y100 SB_SML plane 12,11
2A  // 111 x36y100 SB_SML plane 12
98 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x37y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9696     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
32 // y_sel: 99
B6 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 969E
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
05  //  0 x37y99 CPE[0]  net1 = net2: _a685  C_ADDF2///ADDF2/
35  //  1 x37y99 CPE[1]  80'h00_0078_00_0020_0C66_3505 modified with path inversions
66  //  2 x37y99 CPE[2]  80'h00_0078_00_0020_0C66_CA0A from netlist
0C  //  3 x37y99 CPE[3]      00_0000_00_0000_0000_FF0F difference
20  //  4 x37y99 CPE[4]
00  //  5 x37y99 CPE[5]
00  //  6 x37y99 CPE[6]
78  //  7 x37y99 CPE[7]
00  //  8 x37y99 CPE[8]
00  //  9 x37y99 CPE[9]
03  // 10 x37y100 CPE[0]  net1 = net2: _a687  C_ADDF2///ADDF2/
0A  // 11 x37y100 CPE[1]  80'h00_0078_00_0020_0C66_0A03 modified with path inversions
66  // 12 x37y100 CPE[2]  80'h00_0078_00_0020_0C66_0A0C from netlist
0C  // 13 x37y100 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 14 x37y100 CPE[4]
00  // 15 x37y100 CPE[5]
00  // 16 x37y100 CPE[6]
78  // 17 x37y100 CPE[7]
00  // 18 x37y100 CPE[8]
00  // 19 x37y100 CPE[9]
00  // 20 x38y99 CPE[0]
00  // 21 x38y99 CPE[1]
00  // 22 x38y99 CPE[2]
00  // 23 x38y99 CPE[3]
00  // 24 x38y99 CPE[4]
00  // 25 x38y99 CPE[5]
00  // 26 x38y99 CPE[6]
00  // 27 x38y99 CPE[7]
00  // 28 x38y99 CPE[8]
00  // 29 x38y99 CPE[9]
FF  // 30 x38y100 CPE[0]  _a1608  C_////Bridge
FF  // 31 x38y100 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 32 x38y100 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 33 x38y100 CPE[3]
00  // 34 x38y100 CPE[4]
00  // 35 x38y100 CPE[5]
00  // 36 x38y100 CPE[6]
A5  // 37 x38y100 CPE[7]
00  // 38 x38y100 CPE[8]
00  // 39 x38y100 CPE[9]
02  // 40 x37y99 INMUX plane 2,1
05  // 41 x37y99 INMUX plane 4,3
1F  // 42 x37y99 INMUX plane 6,5
25  // 43 x37y99 INMUX plane 8,7
04  // 44 x37y99 INMUX plane 10,9
08  // 45 x37y99 INMUX plane 12,11
31  // 46 x37y100 INMUX plane 2,1
00  // 47 x37y100 INMUX plane 4,3
2F  // 48 x37y100 INMUX plane 6,5
00  // 49 x37y100 INMUX plane 8,7
05  // 50 x37y100 INMUX plane 10,9
00  // 51 x37y100 INMUX plane 12,11
01  // 52 x38y99 INMUX plane 2,1
00  // 53 x38y99 INMUX plane 4,3
83  // 54 x38y99 INMUX plane 6,5
80  // 55 x38y99 INMUX plane 8,7
80  // 56 x38y99 INMUX plane 10,9
80  // 57 x38y99 INMUX plane 12,11
01  // 58 x38y100 INMUX plane 2,1
01  // 59 x38y100 INMUX plane 4,3
A0  // 60 x38y100 INMUX plane 6,5
41  // 61 x38y100 INMUX plane 8,7
89  // 62 x38y100 INMUX plane 10,9
80  // 63 x38y100 INMUX plane 12,11
93  // 64 x38y100 SB_BIG plane 1
08  // 65 x38y100 SB_BIG plane 1
00  // 66 x38y100 SB_DRIVE plane 2,1
41  // 67 x38y100 SB_BIG plane 2
12  // 68 x38y100 SB_BIG plane 2
00  // 69 x38y100 SB_BIG plane 3
00  // 70 x38y100 SB_BIG plane 3
00  // 71 x38y100 SB_DRIVE plane 4,3
08  // 72 x38y100 SB_BIG plane 4
10  // 73 x38y100 SB_BIG plane 4
41  // 74 x38y100 SB_BIG plane 5
42  // 75 x38y100 SB_BIG plane 5
20  // 76 x38y100 SB_DRIVE plane 6,5
08  // 77 x38y100 SB_BIG plane 6
12  // 78 x38y100 SB_BIG plane 6
00  // 79 x38y100 SB_BIG plane 7
00  // 80 x38y100 SB_BIG plane 7
00  // 81 x38y100 SB_DRIVE plane 8,7
93  // 82 x38y100 SB_BIG plane 8
54  // 83 x38y100 SB_BIG plane 8
0B  // 84 x38y100 SB_BIG plane 9
50  // 85 x38y100 SB_BIG plane 9
00  // 86 x38y100 SB_DRIVE plane 10,9
00  // 87 x38y100 SB_BIG plane 10
00  // 88 x38y100 SB_BIG plane 10
00  // 89 x38y100 SB_BIG plane 11
00  // 90 x38y100 SB_BIG plane 11
40  // 91 x38y100 SB_DRIVE plane 12,11
00  // 92 x38y100 SB_BIG plane 12
00  // 93 x38y100 SB_BIG plane 12
EC  // 94 x37y99 SB_SML plane 1
81  // 95 x37y99 SB_SML plane 2,1
28  // 96 x37y99 SB_SML plane 2
82  // 97 x37y99 SB_SML plane 3
81  // 98 x37y99 SB_SML plane 4,3
2A  // 99 x37y99 SB_SML plane 4
A8  // 100 x37y99 SB_SML plane 5
80  // 101 x37y99 SB_SML plane 6,5
2A  // 102 x37y99 SB_SML plane 6
00  // 103 x37y99 SB_SML plane 7
40  // 104 x37y99 SB_SML plane 8,7
4D  // 105 x37y99 SB_SML plane 8
00  // 106 x37y99 SB_SML plane 9
00  // 107 x37y99 SB_SML plane 10,9
00  // 108 x37y99 SB_SML plane 10
41  // 109 x37y99 SB_SML plane 11
CB // -- CRC low byte
1A // -- CRC high byte


// Config Latches on x39y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9712     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
32 // y_sel: 99
BE // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 971A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0D  //  0 x39y99 CPE[0]  _a1209  C_XOR////    _a1195  C_///OR/
3A  //  1 x39y99 CPE[1]  80'h00_0078_00_0000_0C6E_3A0D modified with path inversions
6E  //  2 x39y99 CPE[2]  80'h00_0078_00_0000_0C6E_CA0D from netlist
0C  //  3 x39y99 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x39y99 CPE[4]
00  //  5 x39y99 CPE[5]
00  //  6 x39y99 CPE[6]
78  //  7 x39y99 CPE[7]
00  //  8 x39y99 CPE[8]
00  //  9 x39y99 CPE[9]
DD  // 10 x39y100 CPE[0]  _a1039  C_AND/D///    _a409  C_///ORAND/
F5  // 11 x39y100 CPE[1]  80'h00_F960_00_0000_0C88_F5DD modified with path inversions
88  // 12 x39y100 CPE[2]  80'h00_FA60_00_0000_0C88_FA7D from netlist
0C  // 13 x39y100 CPE[3]      00_0300_00_0000_0000_0FA0 difference
00  // 14 x39y100 CPE[4]
00  // 15 x39y100 CPE[5]
00  // 16 x39y100 CPE[6]
60  // 17 x39y100 CPE[7]
F9  // 18 x39y100 CPE[8]
00  // 19 x39y100 CPE[9]
FF  // 20 x40y99 CPE[0]  _a403  C_ORAND////    
7E  // 21 x40y99 CPE[1]  80'h00_0018_00_0000_0C88_7EFF modified with path inversions
88  // 22 x40y99 CPE[2]  80'h00_0018_00_0000_0C88_7DFF from netlist
0C  // 23 x40y99 CPE[3]      00_0000_00_0000_0000_0300 difference
00  // 24 x40y99 CPE[4]
00  // 25 x40y99 CPE[5]
00  // 26 x40y99 CPE[6]
18  // 27 x40y99 CPE[7]
00  // 28 x40y99 CPE[8]
00  // 29 x40y99 CPE[9]
FF  // 30 x40y100 CPE[0]  _a1664  C_////Bridge
FF  // 31 x40y100 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 32 x40y100 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 33 x40y100 CPE[3]
00  // 34 x40y100 CPE[4]
00  // 35 x40y100 CPE[5]
00  // 36 x40y100 CPE[6]
A5  // 37 x40y100 CPE[7]
00  // 38 x40y100 CPE[8]
00  // 39 x40y100 CPE[9]
1D  // 40 x39y99 INMUX plane 2,1
00  // 41 x39y99 INMUX plane 4,3
0D  // 42 x39y99 INMUX plane 6,5
20  // 43 x39y99 INMUX plane 8,7
08  // 44 x39y99 INMUX plane 10,9
00  // 45 x39y99 INMUX plane 12,11
35  // 46 x39y100 INMUX plane 2,1
17  // 47 x39y100 INMUX plane 4,3
2C  // 48 x39y100 INMUX plane 6,5
00  // 49 x39y100 INMUX plane 8,7
28  // 50 x39y100 INMUX plane 10,9
05  // 51 x39y100 INMUX plane 12,11
02  // 52 x40y99 INMUX plane 2,1
00  // 53 x40y99 INMUX plane 4,3
2D  // 54 x40y99 INMUX plane 6,5
E7  // 55 x40y99 INMUX plane 8,7
80  // 56 x40y99 INMUX plane 10,9
DD  // 57 x40y99 INMUX plane 12,11
00  // 58 x40y100 INMUX plane 2,1
00  // 59 x40y100 INMUX plane 4,3
33  // 60 x40y100 INMUX plane 6,5
C0  // 61 x40y100 INMUX plane 8,7
A1  // 62 x40y100 INMUX plane 10,9
C0  // 63 x40y100 INMUX plane 12,11
13  // 64 x39y99 SB_BIG plane 1
23  // 65 x39y99 SB_BIG plane 1
00  // 66 x39y99 SB_DRIVE plane 2,1
08  // 67 x39y99 SB_BIG plane 2
13  // 68 x39y99 SB_BIG plane 2
52  // 69 x39y99 SB_BIG plane 3
24  // 70 x39y99 SB_BIG plane 3
00  // 71 x39y99 SB_DRIVE plane 4,3
48  // 72 x39y99 SB_BIG plane 4
12  // 73 x39y99 SB_BIG plane 4
48  // 74 x39y99 SB_BIG plane 5
12  // 75 x39y99 SB_BIG plane 5
80  // 76 x39y99 SB_DRIVE plane 6,5
48  // 77 x39y99 SB_BIG plane 6
02  // 78 x39y99 SB_BIG plane 6
A0  // 79 x39y99 SB_BIG plane 7
14  // 80 x39y99 SB_BIG plane 7
08  // 81 x39y99 SB_DRIVE plane 8,7
41  // 82 x39y99 SB_BIG plane 8
12  // 83 x39y99 SB_BIG plane 8
08  // 84 x39y99 SB_BIG plane 9
22  // 85 x39y99 SB_BIG plane 9
08  // 86 x39y99 SB_DRIVE plane 10,9
48  // 87 x39y99 SB_BIG plane 10
12  // 88 x39y99 SB_BIG plane 10
48  // 89 x39y99 SB_BIG plane 11
02  // 90 x39y99 SB_BIG plane 11
48  // 91 x39y99 SB_DRIVE plane 12,11
48  // 92 x39y99 SB_BIG plane 12
10  // 93 x39y99 SB_BIG plane 12
D8  // 94 x40y100 SB_SML plane 1
85  // 95 x40y100 SB_SML plane 2,1
2A  // 96 x40y100 SB_SML plane 2
A8  // 97 x40y100 SB_SML plane 3
82  // 98 x40y100 SB_SML plane 4,3
32  // 99 x40y100 SB_SML plane 4
B1  // 100 x40y100 SB_SML plane 5
82  // 101 x40y100 SB_SML plane 6,5
0A  // 102 x40y100 SB_SML plane 6
56  // 103 x40y100 SB_SML plane 7
83  // 104 x40y100 SB_SML plane 8,7
2A  // 105 x40y100 SB_SML plane 8
9A  // 106 x40y100 SB_SML plane 9
84  // 107 x40y100 SB_SML plane 10,9
2A  // 108 x40y100 SB_SML plane 10
A8  // 109 x40y100 SB_SML plane 11
82  // 110 x40y100 SB_SML plane 12,11
6A  // 111 x40y100 SB_SML plane 12
D9 // -- CRC low byte
9C // -- CRC high byte


// Config Latches on x41y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9790     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
32 // y_sel: 99
66 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9798
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5A  //  0 x41y99 CPE[0]  _a411  C_ORAND////    _a493  C_///AND/
E7  //  1 x41y99 CPE[1]  80'h00_0078_00_0000_0C88_E75A modified with path inversions
88  //  2 x41y99 CPE[2]  80'h00_0078_00_0000_0C88_7DAA from netlist
0C  //  3 x41y99 CPE[3]      00_0000_00_0000_0000_9AF0 difference
00  //  4 x41y99 CPE[4]
00  //  5 x41y99 CPE[5]
00  //  6 x41y99 CPE[6]
78  //  7 x41y99 CPE[7]
00  //  8 x41y99 CPE[8]
00  //  9 x41y99 CPE[9]
43  // 10 x41y100 CPE[0]  _a684  C_/C_0_1///    _a399  C_///AND/
FF  // 11 x41y100 CPE[1]  80'h00_CF60_12_0800_0C08_FF43 modified with path inversions
08  // 12 x41y100 CPE[2]  80'h00_CF60_12_0800_0C08_FF8C from netlist
0C  // 13 x41y100 CPE[3]      00_0000_00_0000_0000_00CF difference
00  // 14 x41y100 CPE[4]
08  // 15 x41y100 CPE[5]
12  // 16 x41y100 CPE[6]
60  // 17 x41y100 CPE[7]
CF  // 18 x41y100 CPE[8]
00  // 19 x41y100 CPE[9]
00  // 20 x42y99 CPE[0]
00  // 21 x42y99 CPE[1]
00  // 22 x42y99 CPE[2]
00  // 23 x42y99 CPE[3]
00  // 24 x42y99 CPE[4]
00  // 25 x42y99 CPE[5]
00  // 26 x42y99 CPE[6]
00  // 27 x42y99 CPE[7]
00  // 28 x42y99 CPE[8]
00  // 29 x42y99 CPE[9]
FF  // 30 x42y100 CPE[0]  _a1662  C_////Bridge
FF  // 31 x42y100 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x42y100 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x42y100 CPE[3]
00  // 34 x42y100 CPE[4]
00  // 35 x42y100 CPE[5]
00  // 36 x42y100 CPE[6]
A0  // 37 x42y100 CPE[7]
00  // 38 x42y100 CPE[8]
00  // 39 x42y100 CPE[9]
1C  // 40 x41y99 INMUX plane 2,1
05  // 41 x41y99 INMUX plane 4,3
2F  // 42 x41y99 INMUX plane 6,5
07  // 43 x41y99 INMUX plane 8,7
05  // 44 x41y99 INMUX plane 10,9
01  // 45 x41y99 INMUX plane 12,11
09  // 46 x41y100 INMUX plane 2,1
2D  // 47 x41y100 INMUX plane 4,3
1D  // 48 x41y100 INMUX plane 6,5
00  // 49 x41y100 INMUX plane 8,7
18  // 50 x41y100 INMUX plane 10,9
21  // 51 x41y100 INMUX plane 12,11
03  // 52 x42y99 INMUX plane 2,1
08  // 53 x42y99 INMUX plane 4,3
81  // 54 x42y99 INMUX plane 6,5
80  // 55 x42y99 INMUX plane 8,7
A8  // 56 x42y99 INMUX plane 10,9
80  // 57 x42y99 INMUX plane 12,11
06  // 58 x42y100 INMUX plane 2,1
03  // 59 x42y100 INMUX plane 4,3
88  // 60 x42y100 INMUX plane 6,5
80  // 61 x42y100 INMUX plane 8,7
83  // 62 x42y100 INMUX plane 10,9
98  // 63 x42y100 INMUX plane 12,11
64  // 64 x42y100 SB_BIG plane 1
44  // 65 x42y100 SB_BIG plane 1
80  // 66 x42y100 SB_DRIVE plane 2,1
48  // 67 x42y100 SB_BIG plane 2
02  // 68 x42y100 SB_BIG plane 2
00  // 69 x42y100 SB_BIG plane 3
20  // 70 x42y100 SB_BIG plane 3
00  // 71 x42y100 SB_DRIVE plane 4,3
C8  // 72 x42y100 SB_BIG plane 4
10  // 73 x42y100 SB_BIG plane 4
48  // 74 x42y100 SB_BIG plane 5
02  // 75 x42y100 SB_BIG plane 5
08  // 76 x42y100 SB_DRIVE plane 6,5
0B  // 77 x42y100 SB_BIG plane 6
65  // 78 x42y100 SB_BIG plane 6
00  // 79 x42y100 SB_BIG plane 7
00  // 80 x42y100 SB_BIG plane 7
82  // 81 x42y100 SB_DRIVE plane 8,7
14  // 82 x42y100 SB_BIG plane 8
15  // 83 x42y100 SB_BIG plane 8
03  // 84 x42y100 SB_BIG plane 9
50  // 85 x42y100 SB_BIG plane 9
00  // 86 x42y100 SB_DRIVE plane 10,9
00  // 87 x42y100 SB_BIG plane 10
00  // 88 x42y100 SB_BIG plane 10
00  // 89 x42y100 SB_BIG plane 11
00  // 90 x42y100 SB_BIG plane 11
00  // 91 x42y100 SB_DRIVE plane 12,11
20  // 92 x42y100 SB_BIG plane 12
00  // 93 x42y100 SB_BIG plane 12
A8  // 94 x41y99 SB_SML plane 1
82  // 95 x41y99 SB_SML plane 2,1
2E  // 96 x41y99 SB_SML plane 2
80  // 97 x41y99 SB_SML plane 3
81  // 98 x41y99 SB_SML plane 4,3
2A  // 99 x41y99 SB_SML plane 4
A1  // 100 x41y99 SB_SML plane 5
84  // 101 x41y99 SB_SML plane 6,5
2A  // 102 x41y99 SB_SML plane 6
11  // 103 x41y99 SB_SML plane 7
90  // 104 x41y99 SB_SML plane 8,7
5F  // 105 x41y99 SB_SML plane 8
00  // 106 x41y99 SB_SML plane 9
E4  // 107 x41y99 SB_SML plane 10,9
00  // 108 x41y99 SB_SML plane 10
60  // 109 x41y99 SB_SML plane 11
40  // 110 x41y99 SB_SML plane 12,11
20  // 111 x41y99 SB_SML plane 12
61 // -- CRC low byte
B3 // -- CRC high byte


// Config Latches on x43y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 980E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
32 // y_sel: 99
0E // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9816
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
12  //  0 x43y99 CPE[0]  _a381  C_AND////    _a69  C_///AND/
1A  //  1 x43y99 CPE[1]  80'h00_0078_00_0000_0C88_1A12 modified with path inversions
88  //  2 x43y99 CPE[2]  80'h00_0078_00_0000_0C88_8A41 from netlist
0C  //  3 x43y99 CPE[3]      00_0000_00_0000_0000_9053 difference
00  //  4 x43y99 CPE[4]
00  //  5 x43y99 CPE[5]
00  //  6 x43y99 CPE[6]
78  //  7 x43y99 CPE[7]
00  //  8 x43y99 CPE[8]
00  //  9 x43y99 CPE[9]
FF  // 10 x43y100 CPE[0]  _a1234  C_AND////    
54  // 11 x43y100 CPE[1]  80'h00_0018_00_0000_0C88_54FF modified with path inversions
88  // 12 x43y100 CPE[2]  80'h00_0018_00_0000_0C88_54FF from netlist
0C  // 13 x43y100 CPE[3]
00  // 14 x43y100 CPE[4]
00  // 15 x43y100 CPE[5]
00  // 16 x43y100 CPE[6]
18  // 17 x43y100 CPE[7]
00  // 18 x43y100 CPE[8]
00  // 19 x43y100 CPE[9]
D7  // 20 x44y99 CPE[0]  _a476  C_AND////    _a417  C_///ORAND/
53  // 21 x44y99 CPE[1]  80'h00_0078_00_0000_0C88_53D7 modified with path inversions
88  // 22 x44y99 CPE[2]  80'h00_0078_00_0000_0C88_ACDD from netlist
0C  // 23 x44y99 CPE[3]      00_0000_00_0000_0000_FF0A difference
00  // 24 x44y99 CPE[4]
00  // 25 x44y99 CPE[5]
00  // 26 x44y99 CPE[6]
78  // 27 x44y99 CPE[7]
00  // 28 x44y99 CPE[8]
00  // 29 x44y99 CPE[9]
33  // 30 x44y100 CPE[0]  _a70  C_ORAND////    
BF  // 31 x44y100 CPE[1]  80'h00_0018_00_0000_0888_BF33 modified with path inversions
88  // 32 x44y100 CPE[2]  80'h00_0018_00_0000_0888_BFCC from netlist
08  // 33 x44y100 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x44y100 CPE[4]
00  // 35 x44y100 CPE[5]
00  // 36 x44y100 CPE[6]
18  // 37 x44y100 CPE[7]
00  // 38 x44y100 CPE[8]
00  // 39 x44y100 CPE[9]
33  // 40 x43y99 INMUX plane 2,1
24  // 41 x43y99 INMUX plane 4,3
0F  // 42 x43y99 INMUX plane 6,5
1E  // 43 x43y99 INMUX plane 8,7
05  // 44 x43y99 INMUX plane 10,9
00  // 45 x43y99 INMUX plane 12,11
18  // 46 x43y100 INMUX plane 2,1
20  // 47 x43y100 INMUX plane 4,3
0A  // 48 x43y100 INMUX plane 6,5
03  // 49 x43y100 INMUX plane 8,7
18  // 50 x43y100 INMUX plane 10,9
08  // 51 x43y100 INMUX plane 12,11
39  // 52 x44y99 INMUX plane 2,1
37  // 53 x44y99 INMUX plane 4,3
28  // 54 x44y99 INMUX plane 6,5
45  // 55 x44y99 INMUX plane 8,7
61  // 56 x44y99 INMUX plane 10,9
04  // 57 x44y99 INMUX plane 12,11
30  // 58 x44y100 INMUX plane 2,1
3C  // 59 x44y100 INMUX plane 4,3
08  // 60 x44y100 INMUX plane 6,5
26  // 61 x44y100 INMUX plane 8,7
62  // 62 x44y100 INMUX plane 10,9
D8  // 63 x44y100 INMUX plane 12,11
59  // 64 x43y99 SB_BIG plane 1
12  // 65 x43y99 SB_BIG plane 1
00  // 66 x43y99 SB_DRIVE plane 2,1
48  // 67 x43y99 SB_BIG plane 2
12  // 68 x43y99 SB_BIG plane 2
48  // 69 x43y99 SB_BIG plane 3
12  // 70 x43y99 SB_BIG plane 3
20  // 71 x43y99 SB_DRIVE plane 4,3
02  // 72 x43y99 SB_BIG plane 4
32  // 73 x43y99 SB_BIG plane 4
69  // 74 x43y99 SB_BIG plane 5
12  // 75 x43y99 SB_BIG plane 5
00  // 76 x43y99 SB_DRIVE plane 6,5
C8  // 77 x43y99 SB_BIG plane 6
12  // 78 x43y99 SB_BIG plane 6
48  // 79 x43y99 SB_BIG plane 7
02  // 80 x43y99 SB_BIG plane 7
08  // 81 x43y99 SB_DRIVE plane 8,7
8E  // 82 x43y99 SB_BIG plane 8
54  // 83 x43y99 SB_BIG plane 8
41  // 84 x43y99 SB_BIG plane 9
52  // 85 x43y99 SB_BIG plane 9
22  // 86 x43y99 SB_DRIVE plane 10,9
08  // 87 x43y99 SB_BIG plane 10
12  // 88 x43y99 SB_BIG plane 10
48  // 89 x43y99 SB_BIG plane 11
12  // 90 x43y99 SB_BIG plane 11
00  // 91 x43y99 SB_DRIVE plane 12,11
61  // 92 x43y99 SB_BIG plane 12
12  // 93 x43y99 SB_BIG plane 12
A8  // 94 x44y100 SB_SML plane 1
82  // 95 x44y100 SB_SML plane 2,1
2A  // 96 x44y100 SB_SML plane 2
A8  // 97 x44y100 SB_SML plane 3
82  // 98 x44y100 SB_SML plane 4,3
2A  // 99 x44y100 SB_SML plane 4
08  // 100 x44y100 SB_SML plane 5
12  // 101 x44y100 SB_SML plane 6,5
2B  // 102 x44y100 SB_SML plane 6
A8  // 103 x44y100 SB_SML plane 7
80  // 104 x44y100 SB_SML plane 8,7
2A  // 105 x44y100 SB_SML plane 8
A8  // 106 x44y100 SB_SML plane 9
80  // 107 x44y100 SB_SML plane 10,9
2C  // 108 x44y100 SB_SML plane 10
A8  // 109 x44y100 SB_SML plane 11
12  // 110 x44y100 SB_SML plane 12,11
2A  // 111 x44y100 SB_SML plane 12
E4 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x45y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 988C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
32 // y_sel: 99
D6 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9894
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x45y99 CPE[0]
00  //  1 x45y99 CPE[1]
00  //  2 x45y99 CPE[2]
00  //  3 x45y99 CPE[3]
00  //  4 x45y99 CPE[4]
00  //  5 x45y99 CPE[5]
00  //  6 x45y99 CPE[6]
00  //  7 x45y99 CPE[7]
00  //  8 x45y99 CPE[8]
00  //  9 x45y99 CPE[9]
00  // 10 x45y100 CPE[0]
00  // 11 x45y100 CPE[1]
00  // 12 x45y100 CPE[2]
00  // 13 x45y100 CPE[3]
00  // 14 x45y100 CPE[4]
00  // 15 x45y100 CPE[5]
00  // 16 x45y100 CPE[6]
00  // 17 x45y100 CPE[7]
00  // 18 x45y100 CPE[8]
00  // 19 x45y100 CPE[9]
FF  // 20 x46y99 CPE[0]  _a1650  C_////Bridge
FF  // 21 x46y99 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x46y99 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x46y99 CPE[3]
00  // 24 x46y99 CPE[4]
00  // 25 x46y99 CPE[5]
00  // 26 x46y99 CPE[6]
A1  // 27 x46y99 CPE[7]
00  // 28 x46y99 CPE[8]
00  // 29 x46y99 CPE[9]
C5  // 30 x46y100 CPE[0]  _a549  C_///AND/
FF  // 31 x46y100 CPE[1]  80'h00_0060_00_0000_0C08_FFC5 modified with path inversions
08  // 32 x46y100 CPE[2]  80'h00_0060_00_0000_0C08_FFCA from netlist
0C  // 33 x46y100 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 34 x46y100 CPE[4]
00  // 35 x46y100 CPE[5]
00  // 36 x46y100 CPE[6]
60  // 37 x46y100 CPE[7]
00  // 38 x46y100 CPE[8]
00  // 39 x46y100 CPE[9]
00  // 40 x45y99 INMUX plane 2,1
1D  // 41 x45y99 INMUX plane 4,3
01  // 42 x45y99 INMUX plane 6,5
10  // 43 x45y99 INMUX plane 8,7
03  // 44 x45y99 INMUX plane 10,9
08  // 45 x45y99 INMUX plane 12,11
00  // 46 x45y100 INMUX plane 2,1
00  // 47 x45y100 INMUX plane 4,3
02  // 48 x45y100 INMUX plane 6,5
05  // 49 x45y100 INMUX plane 8,7
00  // 50 x45y100 INMUX plane 10,9
18  // 51 x45y100 INMUX plane 12,11
01  // 52 x46y99 INMUX plane 2,1
22  // 53 x46y99 INMUX plane 4,3
01  // 54 x46y99 INMUX plane 6,5
1C  // 55 x46y99 INMUX plane 8,7
00  // 56 x46y99 INMUX plane 10,9
00  // 57 x46y99 INMUX plane 12,11
01  // 58 x46y100 INMUX plane 2,1
21  // 59 x46y100 INMUX plane 4,3
08  // 60 x46y100 INMUX plane 6,5
00  // 61 x46y100 INMUX plane 8,7
80  // 62 x46y100 INMUX plane 10,9
08  // 63 x46y100 INMUX plane 12,11
C0  // 64 x46y100 SB_BIG plane 1
30  // 65 x46y100 SB_BIG plane 1
00  // 66 x46y100 SB_DRIVE plane 2,1
00  // 67 x46y100 SB_BIG plane 2
00  // 68 x46y100 SB_BIG plane 2
56  // 69 x46y100 SB_BIG plane 3
24  // 70 x46y100 SB_BIG plane 3
00  // 71 x46y100 SB_DRIVE plane 4,3
48  // 72 x46y100 SB_BIG plane 4
12  // 73 x46y100 SB_BIG plane 4
00  // 74 x46y100 SB_BIG plane 5
06  // 75 x46y100 SB_BIG plane 5
00  // 76 x46y100 SB_DRIVE plane 6,5
00  // 77 x46y100 SB_BIG plane 6
00  // 78 x46y100 SB_BIG plane 6
48  // 79 x46y100 SB_BIG plane 7
22  // 80 x46y100 SB_BIG plane 7
08  // 81 x46y100 SB_DRIVE plane 8,7
48  // 82 x46y100 SB_BIG plane 8
42  // 83 x46y100 SB_BIG plane 8
00  // 84 x46y100 SB_BIG plane 9
48  // 85 x46y100 SB_BIG plane 9
00  // 86 x46y100 SB_DRIVE plane 10,9
00  // 87 x46y100 SB_BIG plane 10
00  // 88 x46y100 SB_BIG plane 10
00  // 89 x46y100 SB_BIG plane 11
00  // 90 x46y100 SB_BIG plane 11
00  // 91 x46y100 SB_DRIVE plane 12,11
10  // 92 x46y100 SB_BIG plane 12
00  // 93 x46y100 SB_BIG plane 12
00  // 94 x45y99 SB_SML plane 1
E0  // 95 x45y99 SB_SML plane 2,1
00  // 96 x45y99 SB_SML plane 2
40  // 97 x45y99 SB_SML plane 3
84  // 98 x45y99 SB_SML plane 4,3
2A  // 99 x45y99 SB_SML plane 4
18  // 100 x45y99 SB_SML plane 5
00  // 101 x45y99 SB_SML plane 6,5
00  // 102 x45y99 SB_SML plane 6
A8  // 103 x45y99 SB_SML plane 7
86  // 104 x45y99 SB_SML plane 8,7
0A  // 105 x45y99 SB_SML plane 8
00  // 106 x45y99 SB_SML plane 9
00  // 107 x45y99 SB_SML plane 10,9
40  // 108 x45y99 SB_SML plane 10
F4 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x47y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9907     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
32 // y_sel: 99
1E // -- CRC low byte
B5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 990F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x47y99 CPE[0]  _a1451  C_MX2b////    
00  //  1 x47y99 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  //  2 x47y99 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  //  3 x47y99 CPE[3]      00_0000_00_0000_0001_0000 difference
40  //  4 x47y99 CPE[4]
00  //  5 x47y99 CPE[5]
00  //  6 x47y99 CPE[6]
18  //  7 x47y99 CPE[7]
00  //  8 x47y99 CPE[8]
00  //  9 x47y99 CPE[9]
F3  // 10 x47y100 CPE[0]  _a1275  C_MX2b////    
00  // 11 x47y100 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 12 x47y100 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 13 x47y100 CPE[3]
40  // 14 x47y100 CPE[4]
00  // 15 x47y100 CPE[5]
00  // 16 x47y100 CPE[6]
18  // 17 x47y100 CPE[7]
00  // 18 x47y100 CPE[8]
00  // 19 x47y100 CPE[9]
FA  // 20 x48y99 CPE[0]  net1 = net2: _a720  C_ADDF2///ADDF2/
CA  // 21 x48y99 CPE[1]  80'h00_0078_00_0020_0C66_CAFA modified with path inversions
66  // 22 x48y99 CPE[2]  80'h00_0078_00_0020_0C66_CAFA from netlist
0C  // 23 x48y99 CPE[3]
20  // 24 x48y99 CPE[4]
00  // 25 x48y99 CPE[5]
00  // 26 x48y99 CPE[6]
78  // 27 x48y99 CPE[7]
00  // 28 x48y99 CPE[8]
00  // 29 x48y99 CPE[9]
3F  // 30 x48y100 CPE[0]  net1 = net2: _a730  C_ADDF2///ADDF2/
F5  // 31 x48y100 CPE[1]  80'h00_0078_00_0020_0C66_F53F modified with path inversions
66  // 32 x48y100 CPE[2]  80'h00_0078_00_0020_0C66_FACF from netlist
0C  // 33 x48y100 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  // 34 x48y100 CPE[4]
00  // 35 x48y100 CPE[5]
00  // 36 x48y100 CPE[6]
78  // 37 x48y100 CPE[7]
00  // 38 x48y100 CPE[8]
00  // 39 x48y100 CPE[9]
28  // 40 x47y99 INMUX plane 2,1
21  // 41 x47y99 INMUX plane 4,3
2C  // 42 x47y99 INMUX plane 6,5
00  // 43 x47y99 INMUX plane 8,7
00  // 44 x47y99 INMUX plane 10,9
00  // 45 x47y99 INMUX plane 12,11
28  // 46 x47y100 INMUX plane 2,1
20  // 47 x47y100 INMUX plane 4,3
00  // 48 x47y100 INMUX plane 6,5
34  // 49 x47y100 INMUX plane 8,7
00  // 50 x47y100 INMUX plane 10,9
08  // 51 x47y100 INMUX plane 12,11
09  // 52 x48y99 INMUX plane 2,1
00  // 53 x48y99 INMUX plane 4,3
19  // 54 x48y99 INMUX plane 6,5
20  // 55 x48y99 INMUX plane 8,7
01  // 56 x48y99 INMUX plane 10,9
00  // 57 x48y99 INMUX plane 12,11
10  // 58 x48y100 INMUX plane 2,1
20  // 59 x48y100 INMUX plane 4,3
1D  // 60 x48y100 INMUX plane 6,5
00  // 61 x48y100 INMUX plane 8,7
80  // 62 x48y100 INMUX plane 10,9
C8  // 63 x48y100 INMUX plane 12,11
48  // 64 x47y99 SB_BIG plane 1
12  // 65 x47y99 SB_BIG plane 1
00  // 66 x47y99 SB_DRIVE plane 2,1
82  // 67 x47y99 SB_BIG plane 2
26  // 68 x47y99 SB_BIG plane 2
48  // 69 x47y99 SB_BIG plane 3
12  // 70 x47y99 SB_BIG plane 3
40  // 71 x47y99 SB_DRIVE plane 4,3
48  // 72 x47y99 SB_BIG plane 4
12  // 73 x47y99 SB_BIG plane 4
48  // 74 x47y99 SB_BIG plane 5
12  // 75 x47y99 SB_BIG plane 5
00  // 76 x47y99 SB_DRIVE plane 6,5
48  // 77 x47y99 SB_BIG plane 6
12  // 78 x47y99 SB_BIG plane 6
08  // 79 x47y99 SB_BIG plane 7
12  // 80 x47y99 SB_BIG plane 7
00  // 81 x47y99 SB_DRIVE plane 8,7
08  // 82 x47y99 SB_BIG plane 8
12  // 83 x47y99 SB_BIG plane 8
98  // 84 x47y99 SB_BIG plane 9
44  // 85 x47y99 SB_BIG plane 9
00  // 86 x47y99 SB_DRIVE plane 10,9
48  // 87 x47y99 SB_BIG plane 10
12  // 88 x47y99 SB_BIG plane 10
54  // 89 x47y99 SB_BIG plane 11
24  // 90 x47y99 SB_BIG plane 11
00  // 91 x47y99 SB_DRIVE plane 12,11
48  // 92 x47y99 SB_BIG plane 12
12  // 93 x47y99 SB_BIG plane 12
A8  // 94 x48y100 SB_SML plane 1
60  // 95 x48y100 SB_SML plane 2,1
5B  // 96 x48y100 SB_SML plane 2
A8  // 97 x48y100 SB_SML plane 3
82  // 98 x48y100 SB_SML plane 4,3
2A  // 99 x48y100 SB_SML plane 4
A8  // 100 x48y100 SB_SML plane 5
82  // 101 x48y100 SB_SML plane 6,5
6A  // 102 x48y100 SB_SML plane 6
A8  // 103 x48y100 SB_SML plane 7
82  // 104 x48y100 SB_SML plane 8,7
2A  // 105 x48y100 SB_SML plane 8
56  // 106 x48y100 SB_SML plane 9
83  // 107 x48y100 SB_SML plane 10,9
2A  // 108 x48y100 SB_SML plane 10
52  // 109 x48y100 SB_SML plane 11
84  // 110 x48y100 SB_SML plane 12,11
28  // 111 x48y100 SB_SML plane 12
57 // -- CRC low byte
15 // -- CRC high byte


// Config Latches on x49y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9985     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
32 // y_sel: 99
C6 // -- CRC low byte
AC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 998D
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
FC  //  0 x49y99 CPE[0]  _a1244  C_MX2b////    
00  //  1 x49y99 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x49y99 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  //  3 x49y99 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x49y99 CPE[4]
00  //  5 x49y99 CPE[5]
00  //  6 x49y99 CPE[6]
18  //  7 x49y99 CPE[7]
00  //  8 x49y99 CPE[8]
00  //  9 x49y99 CPE[9]
00  // 10 x49y100 CPE[0]
00  // 11 x49y100 CPE[1]
00  // 12 x49y100 CPE[2]
00  // 13 x49y100 CPE[3]
00  // 14 x49y100 CPE[4]
00  // 15 x49y100 CPE[5]
00  // 16 x49y100 CPE[6]
00  // 17 x49y100 CPE[7]
00  // 18 x49y100 CPE[8]
00  // 19 x49y100 CPE[9]
03  // 20 x50y99 CPE[0]  _a1444  C_MX2b////    
00  // 21 x50y99 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 22 x50y99 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x50y99 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x50y99 CPE[4]
00  // 25 x50y99 CPE[5]
00  // 26 x50y99 CPE[6]
18  // 27 x50y99 CPE[7]
00  // 28 x50y99 CPE[8]
00  // 29 x50y99 CPE[9]
F3  // 30 x50y100 CPE[0]  _a1272  C_MX2b////    
00  // 31 x50y100 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 32 x50y100 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 33 x50y100 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 34 x50y100 CPE[4]
00  // 35 x50y100 CPE[5]
00  // 36 x50y100 CPE[6]
18  // 37 x50y100 CPE[7]
00  // 38 x50y100 CPE[8]
00  // 39 x50y100 CPE[9]
28  // 40 x49y99 INMUX plane 2,1
05  // 41 x49y99 INMUX plane 4,3
00  // 42 x49y99 INMUX plane 6,5
3E  // 43 x49y99 INMUX plane 8,7
02  // 44 x49y99 INMUX plane 10,9
28  // 45 x49y99 INMUX plane 12,11
00  // 46 x49y100 INMUX plane 2,1
00  // 47 x49y100 INMUX plane 4,3
00  // 48 x49y100 INMUX plane 6,5
00  // 49 x49y100 INMUX plane 8,7
18  // 50 x49y100 INMUX plane 10,9
00  // 51 x49y100 INMUX plane 12,11
1B  // 52 x50y99 INMUX plane 2,1
02  // 53 x50y99 INMUX plane 4,3
1D  // 54 x50y99 INMUX plane 6,5
58  // 55 x50y99 INMUX plane 8,7
00  // 56 x50y99 INMUX plane 10,9
40  // 57 x50y99 INMUX plane 12,11
19  // 58 x50y100 INMUX plane 2,1
01  // 59 x50y100 INMUX plane 4,3
00  // 60 x50y100 INMUX plane 6,5
59  // 61 x50y100 INMUX plane 8,7
00  // 62 x50y100 INMUX plane 10,9
D8  // 63 x50y100 INMUX plane 12,11
48  // 64 x50y100 SB_BIG plane 1
32  // 65 x50y100 SB_BIG plane 1
00  // 66 x50y100 SB_DRIVE plane 2,1
03  // 67 x50y100 SB_BIG plane 2
32  // 68 x50y100 SB_BIG plane 2
06  // 69 x50y100 SB_BIG plane 3
15  // 70 x50y100 SB_BIG plane 3
08  // 71 x50y100 SB_DRIVE plane 4,3
48  // 72 x50y100 SB_BIG plane 4
12  // 73 x50y100 SB_BIG plane 4
91  // 74 x50y100 SB_BIG plane 5
22  // 75 x50y100 SB_BIG plane 5
00  // 76 x50y100 SB_DRIVE plane 6,5
00  // 77 x50y100 SB_BIG plane 6
30  // 78 x50y100 SB_BIG plane 6
48  // 79 x50y100 SB_BIG plane 7
12  // 80 x50y100 SB_BIG plane 7
00  // 81 x50y100 SB_DRIVE plane 8,7
88  // 82 x50y100 SB_BIG plane 8
32  // 83 x50y100 SB_BIG plane 8
0B  // 84 x50y100 SB_BIG plane 9
50  // 85 x50y100 SB_BIG plane 9
01  // 86 x50y100 SB_DRIVE plane 10,9
00  // 87 x50y100 SB_BIG plane 10
00  // 88 x50y100 SB_BIG plane 10
00  // 89 x50y100 SB_BIG plane 11
00  // 90 x50y100 SB_BIG plane 11
00  // 91 x50y100 SB_DRIVE plane 12,11
44  // 92 x50y100 SB_BIG plane 12
00  // 93 x50y100 SB_BIG plane 12
A8  // 94 x49y99 SB_SML plane 1
62  // 95 x49y99 SB_SML plane 2,1
21  // 96 x49y99 SB_SML plane 2
58  // 97 x49y99 SB_SML plane 3
85  // 98 x49y99 SB_SML plane 4,3
2A  // 99 x49y99 SB_SML plane 4
C2  // 100 x49y99 SB_SML plane 5
02  // 101 x49y99 SB_SML plane 6,5
00  // 102 x49y99 SB_SML plane 6
A8  // 103 x49y99 SB_SML plane 7
82  // 104 x49y99 SB_SML plane 8,7
2A  // 105 x49y99 SB_SML plane 8
B4 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x51y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 99FD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
32 // y_sel: 99
AE // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9A05
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y99 CPE[0]
00  //  1 x51y99 CPE[1]
00  //  2 x51y99 CPE[2]
00  //  3 x51y99 CPE[3]
00  //  4 x51y99 CPE[4]
00  //  5 x51y99 CPE[5]
00  //  6 x51y99 CPE[6]
00  //  7 x51y99 CPE[7]
00  //  8 x51y99 CPE[8]
00  //  9 x51y99 CPE[9]
F2  // 10 x51y100 CPE[0]  net1 = net2: _a461  C_AND/D//AND/D
CC  // 11 x51y100 CPE[1]  80'h00_CD00_80_0000_0C88_CCF2 modified with path inversions
88  // 12 x51y100 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 13 x51y100 CPE[3]      00_3300_00_0000_0000_000A difference
00  // 14 x51y100 CPE[4]
00  // 15 x51y100 CPE[5]
80  // 16 x51y100 CPE[6]
00  // 17 x51y100 CPE[7]
CD  // 18 x51y100 CPE[8]
00  // 19 x51y100 CPE[9]
00  // 20 x52y99 CPE[0]
00  // 21 x52y99 CPE[1]
00  // 22 x52y99 CPE[2]
00  // 23 x52y99 CPE[3]
00  // 24 x52y99 CPE[4]
00  // 25 x52y99 CPE[5]
00  // 26 x52y99 CPE[6]
00  // 27 x52y99 CPE[7]
00  // 28 x52y99 CPE[8]
00  // 29 x52y99 CPE[9]
F3  // 30 x52y100 CPE[0]  _a1530  C_MX2b////    
00  // 31 x52y100 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 32 x52y100 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 33 x52y100 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 34 x52y100 CPE[4]
00  // 35 x52y100 CPE[5]
00  // 36 x52y100 CPE[6]
18  // 37 x52y100 CPE[7]
79 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x21y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9A31     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
33 // y_sel: 101
6E // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9A39
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
FF  //  0 x21y101 CPE[0]  _a673  C_/C_0_1///    
FF  //  1 x21y101 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  //  2 x21y101 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  //  3 x21y101 CPE[3]
00  //  4 x21y101 CPE[4]
08  //  5 x21y101 CPE[5]
12  //  6 x21y101 CPE[6]
00  //  7 x21y101 CPE[7]
CF  //  8 x21y101 CPE[8]
00  //  9 x21y101 CPE[9]
30  // 10 x21y102 CPE[0]  net1 = net2: _a657  C_ADDF2///ADDF2/
35  // 11 x21y102 CPE[1]  80'h00_0078_00_0020_0C66_3530 modified with path inversions
66  // 12 x21y102 CPE[2]  80'h00_0078_00_0020_0C66_CAC0 from netlist
0C  // 13 x21y102 CPE[3]      00_0000_00_0000_0000_FFF0 difference
20  // 14 x21y102 CPE[4]
00  // 15 x21y102 CPE[5]
00  // 16 x21y102 CPE[6]
78  // 17 x21y102 CPE[7]
00  // 18 x21y102 CPE[8]
00  // 19 x21y102 CPE[9]
00  // 20 x22y101 CPE[0]
00  // 21 x22y101 CPE[1]
00  // 22 x22y101 CPE[2]
00  // 23 x22y101 CPE[3]
00  // 24 x22y101 CPE[4]
00  // 25 x22y101 CPE[5]
00  // 26 x22y101 CPE[6]
00  // 27 x22y101 CPE[7]
00  // 28 x22y101 CPE[8]
00  // 29 x22y101 CPE[9]
FC  // 30 x22y102 CPE[0]  _a929  C_///AND/D
FF  // 31 x22y102 CPE[1]  80'h00_F500_80_0000_0C08_FFFC modified with path inversions
08  // 32 x22y102 CPE[2]  80'h00_FA00_80_0000_0C08_FFFC from netlist
0C  // 33 x22y102 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 34 x22y102 CPE[4]
00  // 35 x22y102 CPE[5]
80  // 36 x22y102 CPE[6]
00  // 37 x22y102 CPE[7]
F5  // 38 x22y102 CPE[8]
00  // 39 x22y102 CPE[9]
20  // 40 x21y101 INMUX plane 2,1
00  // 41 x21y101 INMUX plane 4,3
00  // 42 x21y101 INMUX plane 6,5
00  // 43 x21y101 INMUX plane 8,7
20  // 44 x21y101 INMUX plane 10,9
00  // 45 x21y101 INMUX plane 12,11
00  // 46 x21y102 INMUX plane 2,1
28  // 47 x21y102 INMUX plane 4,3
07  // 48 x21y102 INMUX plane 6,5
38  // 49 x21y102 INMUX plane 8,7
02  // 50 x21y102 INMUX plane 10,9
28  // 51 x21y102 INMUX plane 12,11
04  // 52 x22y101 INMUX plane 2,1
00  // 53 x22y101 INMUX plane 4,3
08  // 54 x22y101 INMUX plane 6,5
88  // 55 x22y101 INMUX plane 8,7
01  // 56 x22y101 INMUX plane 10,9
80  // 57 x22y101 INMUX plane 12,11
20  // 58 x22y102 INMUX plane 2,1
18  // 59 x22y102 INMUX plane 4,3
00  // 60 x22y102 INMUX plane 6,5
80  // 61 x22y102 INMUX plane 8,7
20  // 62 x22y102 INMUX plane 10,9
80  // 63 x22y102 INMUX plane 12,11
48  // 64 x21y101 SB_BIG plane 1
12  // 65 x21y101 SB_BIG plane 1
00  // 66 x21y101 SB_DRIVE plane 2,1
48  // 67 x21y101 SB_BIG plane 2
12  // 68 x21y101 SB_BIG plane 2
00  // 69 x21y101 SB_BIG plane 3
00  // 70 x21y101 SB_BIG plane 3
00  // 71 x21y101 SB_DRIVE plane 4,3
48  // 72 x21y101 SB_BIG plane 4
12  // 73 x21y101 SB_BIG plane 4
48  // 74 x21y101 SB_BIG plane 5
12  // 75 x21y101 SB_BIG plane 5
00  // 76 x21y101 SB_DRIVE plane 6,5
41  // 77 x21y101 SB_BIG plane 6
12  // 78 x21y101 SB_BIG plane 6
00  // 79 x21y101 SB_BIG plane 7
00  // 80 x21y101 SB_BIG plane 7
00  // 81 x21y101 SB_DRIVE plane 8,7
41  // 82 x21y101 SB_BIG plane 8
12  // 83 x21y101 SB_BIG plane 8
39  // 84 x21y101 SB_BIG plane 9
00  // 85 x21y101 SB_BIG plane 9
01  // 86 x21y101 SB_DRIVE plane 10,9
00  // 87 x21y101 SB_BIG plane 10
00  // 88 x21y101 SB_BIG plane 10
02  // 89 x21y101 SB_BIG plane 11
14  // 90 x21y101 SB_BIG plane 11
00  // 91 x21y101 SB_DRIVE plane 12,11
00  // 92 x21y101 SB_BIG plane 12
00  // 93 x21y101 SB_BIG plane 12
A8  // 94 x22y102 SB_SML plane 1
82  // 95 x22y102 SB_SML plane 2,1
2A  // 96 x22y102 SB_SML plane 2
00  // 97 x22y102 SB_SML plane 3
80  // 98 x22y102 SB_SML plane 4,3
2A  // 99 x22y102 SB_SML plane 4
A8  // 100 x22y102 SB_SML plane 5
12  // 101 x22y102 SB_SML plane 6,5
2A  // 102 x22y102 SB_SML plane 6
00  // 103 x22y102 SB_SML plane 7
80  // 104 x22y102 SB_SML plane 8,7
2A  // 105 x22y102 SB_SML plane 8
00  // 106 x22y102 SB_SML plane 9
01  // 107 x22y102 SB_SML plane 10,9
94 // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9AAB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
33 // y_sel: 101
66 // -- CRC low byte
56 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9AB3
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
FF  //  0 x23y101 CPE[0]  _a522  C_AND/D///    
F2  //  1 x23y101 CPE[1]  80'h00_FD00_00_0000_0C88_F2FF modified with path inversions
88  //  2 x23y101 CPE[2]  80'h00_FE00_00_0000_0C88_F8FF from netlist
0C  //  3 x23y101 CPE[3]      00_0300_00_0000_0000_0A00 difference
00  //  4 x23y101 CPE[4]
00  //  5 x23y101 CPE[5]
00  //  6 x23y101 CPE[6]
00  //  7 x23y101 CPE[7]
FD  //  8 x23y101 CPE[8]
00  //  9 x23y101 CPE[9]
0C  // 10 x23y102 CPE[0]  _a352  C_MX2b////    _a1707  C_////Bridge
00  // 11 x23y102 CPE[1]  80'h00_00B8_00_0040_0A30_000C modified with path inversions
30  // 12 x23y102 CPE[2]  80'h00_00B8_00_0040_0A33_000C from netlist
0A  // 13 x23y102 CPE[3]      00_0000_00_0000_0003_0000 difference
40  // 14 x23y102 CPE[4]
00  // 15 x23y102 CPE[5]
00  // 16 x23y102 CPE[6]
B8  // 17 x23y102 CPE[7]
00  // 18 x23y102 CPE[8]
00  // 19 x23y102 CPE[9]
03  // 20 x24y101 CPE[0]  _a336  C_MX2b////    
00  // 21 x24y101 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 22 x24y101 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  // 23 x24y101 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 24 x24y101 CPE[4]
00  // 25 x24y101 CPE[5]
00  // 26 x24y101 CPE[6]
18  // 27 x24y101 CPE[7]
00  // 28 x24y101 CPE[8]
00  // 29 x24y101 CPE[9]
00  // 30 x24y102 CPE[0]
00  // 31 x24y102 CPE[1]
00  // 32 x24y102 CPE[2]
00  // 33 x24y102 CPE[3]
00  // 34 x24y102 CPE[4]
00  // 35 x24y102 CPE[5]
00  // 36 x24y102 CPE[6]
00  // 37 x24y102 CPE[7]
00  // 38 x24y102 CPE[8]
00  // 39 x24y102 CPE[9]
00  // 40 x23y101 INMUX plane 2,1
10  // 41 x23y101 INMUX plane 4,3
2C  // 42 x23y101 INMUX plane 6,5
08  // 43 x23y101 INMUX plane 8,7
00  // 44 x23y101 INMUX plane 10,9
00  // 45 x23y101 INMUX plane 12,11
14  // 46 x23y102 INMUX plane 2,1
00  // 47 x23y102 INMUX plane 4,3
3F  // 48 x23y102 INMUX plane 6,5
00  // 49 x23y102 INMUX plane 8,7
29  // 50 x23y102 INMUX plane 10,9
00  // 51 x23y102 INMUX plane 12,11
29  // 52 x24y101 INMUX plane 2,1
10  // 53 x24y101 INMUX plane 4,3
3E  // 54 x24y101 INMUX plane 6,5
48  // 55 x24y101 INMUX plane 8,7
AB  // 56 x24y101 INMUX plane 10,9
C0  // 57 x24y101 INMUX plane 12,11
00  // 58 x24y102 INMUX plane 2,1
22  // 59 x24y102 INMUX plane 4,3
00  // 60 x24y102 INMUX plane 6,5
40  // 61 x24y102 INMUX plane 8,7
00  // 62 x24y102 INMUX plane 10,9
C0  // 63 x24y102 INMUX plane 12,11
12  // 64 x24y102 SB_BIG plane 1
15  // 65 x24y102 SB_BIG plane 1
00  // 66 x24y102 SB_DRIVE plane 2,1
48  // 67 x24y102 SB_BIG plane 2
14  // 68 x24y102 SB_BIG plane 2
48  // 69 x24y102 SB_BIG plane 3
12  // 70 x24y102 SB_BIG plane 3
00  // 71 x24y102 SB_DRIVE plane 4,3
00  // 72 x24y102 SB_BIG plane 4
00  // 73 x24y102 SB_BIG plane 4
48  // 74 x24y102 SB_BIG plane 5
12  // 75 x24y102 SB_BIG plane 5
00  // 76 x24y102 SB_DRIVE plane 6,5
9A  // 77 x24y102 SB_BIG plane 6
18  // 78 x24y102 SB_BIG plane 6
48  // 79 x24y102 SB_BIG plane 7
12  // 80 x24y102 SB_BIG plane 7
00  // 81 x24y102 SB_DRIVE plane 8,7
02  // 82 x24y102 SB_BIG plane 8
06  // 83 x24y102 SB_BIG plane 8
89  // 84 x24y102 SB_BIG plane 9
00  // 85 x24y102 SB_BIG plane 9
04  // 86 x24y102 SB_DRIVE plane 10,9
01  // 87 x24y102 SB_BIG plane 10
00  // 88 x24y102 SB_BIG plane 10
00  // 89 x24y102 SB_BIG plane 11
00  // 90 x24y102 SB_BIG plane 11
00  // 91 x24y102 SB_DRIVE plane 12,11
00  // 92 x24y102 SB_BIG plane 12
00  // 93 x24y102 SB_BIG plane 12
A8  // 94 x23y101 SB_SML plane 1
82  // 95 x23y101 SB_SML plane 2,1
2A  // 96 x23y101 SB_SML plane 2
A8  // 97 x23y101 SB_SML plane 3
02  // 98 x23y101 SB_SML plane 4,3
00  // 99 x23y101 SB_SML plane 4
A8  // 100 x23y101 SB_SML plane 5
02  // 101 x23y101 SB_SML plane 6,5
53  // 102 x23y101 SB_SML plane 6
A8  // 103 x23y101 SB_SML plane 7
42  // 104 x23y101 SB_SML plane 8,7
21  // 105 x23y101 SB_SML plane 8
49  // 106 x23y101 SB_SML plane 9
34 // -- CRC low byte
18 // -- CRC high byte


// Config Latches on x25y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9B24     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
33 // y_sel: 101
BE // -- CRC low byte
4F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9B2C
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
0C  //  0 x25y101 CPE[0]  _a1361  C_MX2b////    
00  //  1 x25y101 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  //  2 x25y101 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  //  3 x25y101 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x25y101 CPE[4]
00  //  5 x25y101 CPE[5]
00  //  6 x25y101 CPE[6]
18  //  7 x25y101 CPE[7]
00  //  8 x25y101 CPE[8]
00  //  9 x25y101 CPE[9]
CA  // 10 x25y102 CPE[0]  _a1159  C_MX4b////    
00  // 11 x25y102 CPE[1]  80'h00_0018_00_0040_0AEC_00CA modified with path inversions
EC  // 12 x25y102 CPE[2]  80'h00_0018_00_0040_0AE0_00C5 from netlist
0A  // 13 x25y102 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x25y102 CPE[4]
00  // 15 x25y102 CPE[5]
00  // 16 x25y102 CPE[6]
18  // 17 x25y102 CPE[7]
00  // 18 x25y102 CPE[8]
00  // 19 x25y102 CPE[9]
00  // 20 x26y101 CPE[0]
00  // 21 x26y101 CPE[1]
00  // 22 x26y101 CPE[2]
00  // 23 x26y101 CPE[3]
00  // 24 x26y101 CPE[4]
00  // 25 x26y101 CPE[5]
00  // 26 x26y101 CPE[6]
00  // 27 x26y101 CPE[7]
00  // 28 x26y101 CPE[8]
00  // 29 x26y101 CPE[9]
00  // 30 x26y102 CPE[0]
00  // 31 x26y102 CPE[1]
00  // 32 x26y102 CPE[2]
00  // 33 x26y102 CPE[3]
00  // 34 x26y102 CPE[4]
00  // 35 x26y102 CPE[5]
00  // 36 x26y102 CPE[6]
00  // 37 x26y102 CPE[7]
00  // 38 x26y102 CPE[8]
00  // 39 x26y102 CPE[9]
20  // 40 x25y101 INMUX plane 2,1
00  // 41 x25y101 INMUX plane 4,3
3F  // 42 x25y101 INMUX plane 6,5
10  // 43 x25y101 INMUX plane 8,7
28  // 44 x25y101 INMUX plane 10,9
00  // 45 x25y101 INMUX plane 12,11
2D  // 46 x25y102 INMUX plane 2,1
20  // 47 x25y102 INMUX plane 4,3
10  // 48 x25y102 INMUX plane 6,5
0F  // 49 x25y102 INMUX plane 8,7
19  // 50 x25y102 INMUX plane 10,9
01  // 51 x25y102 INMUX plane 12,11
0D  // 52 x26y101 INMUX plane 2,1
10  // 53 x26y101 INMUX plane 4,3
28  // 54 x26y101 INMUX plane 6,5
98  // 55 x26y101 INMUX plane 8,7
00  // 56 x26y101 INMUX plane 10,9
81  // 57 x26y101 INMUX plane 12,11
00  // 58 x26y102 INMUX plane 2,1
00  // 59 x26y102 INMUX plane 4,3
00  // 60 x26y102 INMUX plane 6,5
80  // 61 x26y102 INMUX plane 8,7
29  // 62 x26y102 INMUX plane 10,9
80  // 63 x26y102 INMUX plane 12,11
48  // 64 x25y101 SB_BIG plane 1
12  // 65 x25y101 SB_BIG plane 1
00  // 66 x25y101 SB_DRIVE plane 2,1
48  // 67 x25y101 SB_BIG plane 2
12  // 68 x25y101 SB_BIG plane 2
02  // 69 x25y101 SB_BIG plane 3
06  // 70 x25y101 SB_BIG plane 3
00  // 71 x25y101 SB_DRIVE plane 4,3
09  // 72 x25y101 SB_BIG plane 4
07  // 73 x25y101 SB_BIG plane 4
11  // 74 x25y101 SB_BIG plane 5
65  // 75 x25y101 SB_BIG plane 5
00  // 76 x25y101 SB_DRIVE plane 6,5
48  // 77 x25y101 SB_BIG plane 6
12  // 78 x25y101 SB_BIG plane 6
00  // 79 x25y101 SB_BIG plane 7
00  // 80 x25y101 SB_BIG plane 7
00  // 81 x25y101 SB_DRIVE plane 8,7
80  // 82 x25y101 SB_BIG plane 8
00  // 83 x25y101 SB_BIG plane 8
42  // 84 x25y101 SB_BIG plane 9
06  // 85 x25y101 SB_BIG plane 9
00  // 86 x25y101 SB_DRIVE plane 10,9
00  // 87 x25y101 SB_BIG plane 10
00  // 88 x25y101 SB_BIG plane 10
AA  // 89 x25y101 SB_BIG plane 11
00  // 90 x25y101 SB_BIG plane 11
00  // 91 x25y101 SB_DRIVE plane 12,11
00  // 92 x25y101 SB_BIG plane 12
00  // 93 x25y101 SB_BIG plane 12
69  // 94 x26y102 SB_SML plane 1
94  // 95 x26y102 SB_SML plane 2,1
6E  // 96 x26y102 SB_SML plane 2
A6  // 97 x26y102 SB_SML plane 3
01  // 98 x26y102 SB_SML plane 4,3
00  // 99 x26y102 SB_SML plane 4
6E  // 100 x26y102 SB_SML plane 5
17  // 101 x26y102 SB_SML plane 6,5
32  // 102 x26y102 SB_SML plane 6
00  // 103 x26y102 SB_SML plane 7
00  // 104 x26y102 SB_SML plane 8,7
40  // 105 x26y102 SB_SML plane 8
72  // 106 x26y102 SB_SML plane 9
00  // 107 x26y102 SB_SML plane 10,9
03  // 108 x26y102 SB_SML plane 10
C6 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x27y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9B9F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
33 // y_sel: 101
D6 // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9BA7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x27y101 CPE[0]  _a928  C_AND/D///    
FC  //  1 x27y101 CPE[1]  80'h00_F500_00_0000_0C88_FCFF modified with path inversions
88  //  2 x27y101 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  //  3 x27y101 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  //  4 x27y101 CPE[4]
00  //  5 x27y101 CPE[5]
00  //  6 x27y101 CPE[6]
00  //  7 x27y101 CPE[7]
F5  //  8 x27y101 CPE[8]
00  //  9 x27y101 CPE[9]
C5  // 10 x27y102 CPE[0]  _a1160  C_MX4b////    
00  // 11 x27y102 CPE[1]  80'h00_0018_00_0040_0AD5_00C5 modified with path inversions
D5  // 12 x27y102 CPE[2]  80'h00_0018_00_0040_0AD0_00CA from netlist
0A  // 13 x27y102 CPE[3]      00_0000_00_0000_0005_000F difference
40  // 14 x27y102 CPE[4]
00  // 15 x27y102 CPE[5]
00  // 16 x27y102 CPE[6]
18  // 17 x27y102 CPE[7]
00  // 18 x27y102 CPE[8]
00  // 19 x27y102 CPE[9]
FF  // 20 x28y101 CPE[0]  _a1582  C_////Bridge
FF  // 21 x28y101 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x28y101 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x28y101 CPE[3]
00  // 24 x28y101 CPE[4]
00  // 25 x28y101 CPE[5]
00  // 26 x28y101 CPE[6]
A3  // 27 x28y101 CPE[7]
00  // 28 x28y101 CPE[8]
00  // 29 x28y101 CPE[9]
3A  // 30 x28y102 CPE[0]  _a1163  C_MX4b////    
00  // 31 x28y102 CPE[1]  80'h00_0018_00_0040_0ADC_003A modified with path inversions
DC  // 32 x28y102 CPE[2]  80'h00_0018_00_0040_0AD0_00CA from netlist
0A  // 33 x28y102 CPE[3]      00_0000_00_0000_000C_00F0 difference
40  // 34 x28y102 CPE[4]
00  // 35 x28y102 CPE[5]
00  // 36 x28y102 CPE[6]
18  // 37 x28y102 CPE[7]
00  // 38 x28y102 CPE[8]
00  // 39 x28y102 CPE[9]
03  // 40 x27y101 INMUX plane 2,1
10  // 41 x27y101 INMUX plane 4,3
28  // 42 x27y101 INMUX plane 6,5
09  // 43 x27y101 INMUX plane 8,7
26  // 44 x27y101 INMUX plane 10,9
28  // 45 x27y101 INMUX plane 12,11
23  // 46 x27y102 INMUX plane 2,1
20  // 47 x27y102 INMUX plane 4,3
1D  // 48 x27y102 INMUX plane 6,5
3F  // 49 x27y102 INMUX plane 8,7
11  // 50 x27y102 INMUX plane 10,9
2D  // 51 x27y102 INMUX plane 12,11
12  // 52 x28y101 INMUX plane 2,1
02  // 53 x28y101 INMUX plane 4,3
00  // 54 x28y101 INMUX plane 6,5
40  // 55 x28y101 INMUX plane 8,7
00  // 56 x28y101 INMUX plane 10,9
A8  // 57 x28y101 INMUX plane 12,11
0C  // 58 x28y102 INMUX plane 2,1
20  // 59 x28y102 INMUX plane 4,3
0F  // 60 x28y102 INMUX plane 6,5
A4  // 61 x28y102 INMUX plane 8,7
1B  // 62 x28y102 INMUX plane 10,9
98  // 63 x28y102 INMUX plane 12,11
42  // 64 x28y102 SB_BIG plane 1
34  // 65 x28y102 SB_BIG plane 1
80  // 66 x28y102 SB_DRIVE plane 2,1
D9  // 67 x28y102 SB_BIG plane 2
24  // 68 x28y102 SB_BIG plane 2
48  // 69 x28y102 SB_BIG plane 3
12  // 70 x28y102 SB_BIG plane 3
00  // 71 x28y102 SB_DRIVE plane 4,3
48  // 72 x28y102 SB_BIG plane 4
12  // 73 x28y102 SB_BIG plane 4
51  // 74 x28y102 SB_BIG plane 5
12  // 75 x28y102 SB_BIG plane 5
10  // 76 x28y102 SB_DRIVE plane 6,5
1B  // 77 x28y102 SB_BIG plane 6
33  // 78 x28y102 SB_BIG plane 6
41  // 79 x28y102 SB_BIG plane 7
12  // 80 x28y102 SB_BIG plane 7
00  // 81 x28y102 SB_DRIVE plane 8,7
48  // 82 x28y102 SB_BIG plane 8
40  // 83 x28y102 SB_BIG plane 8
61  // 84 x28y102 SB_BIG plane 9
12  // 85 x28y102 SB_BIG plane 9
00  // 86 x28y102 SB_DRIVE plane 10,9
48  // 87 x28y102 SB_BIG plane 10
12  // 88 x28y102 SB_BIG plane 10
48  // 89 x28y102 SB_BIG plane 11
12  // 90 x28y102 SB_BIG plane 11
00  // 91 x28y102 SB_DRIVE plane 12,11
48  // 92 x28y102 SB_BIG plane 12
12  // 93 x28y102 SB_BIG plane 12
A8  // 94 x27y101 SB_SML plane 1
82  // 95 x27y101 SB_SML plane 2,1
2A  // 96 x27y101 SB_SML plane 2
52  // 97 x27y101 SB_SML plane 3
23  // 98 x27y101 SB_SML plane 4,3
53  // 99 x27y101 SB_SML plane 4
A8  // 100 x27y101 SB_SML plane 5
84  // 101 x27y101 SB_SML plane 6,5
2A  // 102 x27y101 SB_SML plane 6
A8  // 103 x27y101 SB_SML plane 7
92  // 104 x27y101 SB_SML plane 8,7
2B  // 105 x27y101 SB_SML plane 8
A8  // 106 x27y101 SB_SML plane 9
82  // 107 x27y101 SB_SML plane 10,9
28  // 108 x27y101 SB_SML plane 10
A8  // 109 x27y101 SB_SML plane 11
84  // 110 x27y101 SB_SML plane 12,11
2A  // 111 x27y101 SB_SML plane 12
3C // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x29y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9C1D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
33 // y_sel: 101
0E // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9C25
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
1F  //  0 x29y101 CPE[0]  _a1437  C_XOR////    _a556  C_///AND/
06  //  1 x29y101 CPE[1]  80'h00_0078_00_0000_0C68_061F modified with path inversions
68  //  2 x29y101 CPE[2]  80'h00_0078_00_0000_0C68_068F from netlist
0C  //  3 x29y101 CPE[3]      00_0000_00_0000_0000_0090 difference
00  //  4 x29y101 CPE[4]
00  //  5 x29y101 CPE[5]
00  //  6 x29y101 CPE[6]
78  //  7 x29y101 CPE[7]
00  //  8 x29y101 CPE[8]
00  //  9 x29y101 CPE[9]
28  // 10 x29y102 CPE[0]  _a253  C_AND////    _a248  C_///AND/
4F  // 11 x29y102 CPE[1]  80'h00_0078_00_0000_0C88_4F28 modified with path inversions
88  // 12 x29y102 CPE[2]  80'h00_0078_00_0000_0C88_8F84 from netlist
0C  // 13 x29y102 CPE[3]      00_0000_00_0000_0000_C0AC difference
00  // 14 x29y102 CPE[4]
00  // 15 x29y102 CPE[5]
00  // 16 x29y102 CPE[6]
78  // 17 x29y102 CPE[7]
00  // 18 x29y102 CPE[8]
00  // 19 x29y102 CPE[9]
5A  // 20 x30y101 CPE[0]  _a276  C_ORAND/D///    _a250  C_///AND/
AD  // 21 x30y101 CPE[1]  80'h00_CD60_00_0000_0C88_AD5A modified with path inversions
88  // 22 x30y101 CPE[2]  80'h00_FE60_00_0000_0C88_ADAA from netlist
0C  // 23 x30y101 CPE[3]      00_3300_00_0000_0000_00F0 difference
00  // 24 x30y101 CPE[4]
00  // 25 x30y101 CPE[5]
00  // 26 x30y101 CPE[6]
60  // 27 x30y101 CPE[7]
CD  // 28 x30y101 CPE[8]
00  // 29 x30y101 CPE[9]
FF  // 30 x30y102 CPE[0]  _a292  C_ORAND/D///    
A7  // 31 x30y102 CPE[1]  80'h00_3D00_00_0000_0388_A7FF modified with path inversions
88  // 32 x30y102 CPE[2]  80'h00_FE00_00_0000_0388_ABFF from netlist
03  // 33 x30y102 CPE[3]      00_C300_00_0000_0000_0C00 difference
00  // 34 x30y102 CPE[4]
00  // 35 x30y102 CPE[5]
00  // 36 x30y102 CPE[6]
00  // 37 x30y102 CPE[7]
3D  // 38 x30y102 CPE[8]
77 // -- CRC low byte
20 // -- CRC high byte


// Config Latches on x31y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9C52     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
33 // y_sel: 101
57 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9C5A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
BD  //  0 x31y101 CPE[0]  _a1217  C_OR////    
7B  //  1 x31y101 CPE[1]  80'h00_0018_00_0000_0EEE_7BBD modified with path inversions
EE  //  2 x31y101 CPE[2]  80'h00_0018_00_0000_0EEE_EEBE from netlist
0E  //  3 x31y101 CPE[3]      00_0000_00_0000_0000_9503 difference
00  //  4 x31y101 CPE[4]
00  //  5 x31y101 CPE[5]
00  //  6 x31y101 CPE[6]
18  //  7 x31y101 CPE[7]
00  //  8 x31y101 CPE[8]
00  //  9 x31y101 CPE[9]
0C  // 10 x31y102 CPE[0]  _a342  C_MX2b////    
00  // 11 x31y102 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 12 x31y102 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  // 13 x31y102 CPE[3]      00_0000_00_0000_0003_0000 difference
40  // 14 x31y102 CPE[4]
00  // 15 x31y102 CPE[5]
00  // 16 x31y102 CPE[6]
18  // 17 x31y102 CPE[7]
00  // 18 x31y102 CPE[8]
00  // 19 x31y102 CPE[9]
FA  // 20 x32y101 CPE[0]  net1 = net2: _a1118  C_AND/D//AND/D
AF  // 21 x32y101 CPE[1]  80'h00_FA00_80_0000_0C88_AFFA modified with path inversions
88  // 22 x32y101 CPE[2]  80'h00_FA00_80_0000_0C88_AFFA from netlist
0C  // 23 x32y101 CPE[3]
00  // 24 x32y101 CPE[4]
00  // 25 x32y101 CPE[5]
80  // 26 x32y101 CPE[6]
00  // 27 x32y101 CPE[7]
FA  // 28 x32y101 CPE[8]
00  // 29 x32y101 CPE[9]
AF  // 30 x32y102 CPE[0]  _a54  C_MX2b////    
00  // 31 x32y102 CPE[1]  80'h00_0018_00_0040_0AA0_00AF modified with path inversions
A0  // 32 x32y102 CPE[2]  80'h00_0018_00_0040_0AAA_00AF from netlist
0A  // 33 x32y102 CPE[3]      00_0000_00_0000_000A_0000 difference
40  // 34 x32y102 CPE[4]
00  // 35 x32y102 CPE[5]
00  // 36 x32y102 CPE[6]
18  // 37 x32y102 CPE[7]
00  // 38 x32y102 CPE[8]
00  // 39 x32y102 CPE[9]
0D  // 40 x31y101 INMUX plane 2,1
2C  // 41 x31y101 INMUX plane 4,3
3D  // 42 x31y101 INMUX plane 6,5
38  // 43 x31y101 INMUX plane 8,7
09  // 44 x31y101 INMUX plane 10,9
20  // 45 x31y101 INMUX plane 12,11
01  // 46 x31y102 INMUX plane 2,1
20  // 47 x31y102 INMUX plane 4,3
07  // 48 x31y102 INMUX plane 6,5
00  // 49 x31y102 INMUX plane 8,7
00  // 50 x31y102 INMUX plane 10,9
01  // 51 x31y102 INMUX plane 12,11
06  // 52 x32y101 INMUX plane 2,1
1C  // 53 x32y101 INMUX plane 4,3
05  // 54 x32y101 INMUX plane 6,5
06  // 55 x32y101 INMUX plane 8,7
96  // 56 x32y101 INMUX plane 10,9
03  // 57 x32y101 INMUX plane 12,11
08  // 58 x32y102 INMUX plane 2,1
1F  // 59 x32y102 INMUX plane 4,3
35  // 60 x32y102 INMUX plane 6,5
18  // 61 x32y102 INMUX plane 8,7
09  // 62 x32y102 INMUX plane 10,9
0C  // 63 x32y102 INMUX plane 12,11
8B  // 64 x32y102 SB_BIG plane 1
44  // 65 x32y102 SB_BIG plane 1
80  // 66 x32y102 SB_DRIVE plane 2,1
48  // 67 x32y102 SB_BIG plane 2
12  // 68 x32y102 SB_BIG plane 2
56  // 69 x32y102 SB_BIG plane 3
24  // 70 x32y102 SB_BIG plane 3
20  // 71 x32y102 SB_DRIVE plane 4,3
54  // 72 x32y102 SB_BIG plane 4
34  // 73 x32y102 SB_BIG plane 4
48  // 74 x32y102 SB_BIG plane 5
12  // 75 x32y102 SB_BIG plane 5
08  // 76 x32y102 SB_DRIVE plane 6,5
C9  // 77 x32y102 SB_BIG plane 6
30  // 78 x32y102 SB_BIG plane 6
41  // 79 x32y102 SB_BIG plane 7
12  // 80 x32y102 SB_BIG plane 7
00  // 81 x32y102 SB_DRIVE plane 8,7
48  // 82 x32y102 SB_BIG plane 8
12  // 83 x32y102 SB_BIG plane 8
48  // 84 x32y102 SB_BIG plane 9
12  // 85 x32y102 SB_BIG plane 9
80  // 86 x32y102 SB_DRIVE plane 10,9
48  // 87 x32y102 SB_BIG plane 10
12  // 88 x32y102 SB_BIG plane 10
48  // 89 x32y102 SB_BIG plane 11
52  // 90 x32y102 SB_BIG plane 11
00  // 91 x32y102 SB_DRIVE plane 12,11
48  // 92 x32y102 SB_BIG plane 12
12  // 93 x32y102 SB_BIG plane 12
A8  // 94 x31y101 SB_SML plane 1
82  // 95 x31y101 SB_SML plane 2,1
2A  // 96 x31y101 SB_SML plane 2
70  // 97 x31y101 SB_SML plane 3
17  // 98 x31y101 SB_SML plane 4,3
2A  // 99 x31y101 SB_SML plane 4
88  // 100 x31y101 SB_SML plane 5
83  // 101 x31y101 SB_SML plane 6,5
2A  // 102 x31y101 SB_SML plane 6
A8  // 103 x31y101 SB_SML plane 7
82  // 104 x31y101 SB_SML plane 8,7
2A  // 105 x31y101 SB_SML plane 8
A8  // 106 x31y101 SB_SML plane 9
82  // 107 x31y101 SB_SML plane 10,9
2A  // 108 x31y101 SB_SML plane 10
26  // 109 x31y101 SB_SML plane 11
85  // 110 x31y101 SB_SML plane 12,11
2A  // 111 x31y101 SB_SML plane 12
8C // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x33y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9CD0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
33 // y_sel: 101
8F // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9CD8
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x33y101 CPE[0]  _a610  C_Route1////    
00  //  1 x33y101 CPE[1]  80'h00_0018_00_0050_0C66_0000 modified with path inversions
66  //  2 x33y101 CPE[2]  80'h00_0018_00_0050_0C66_0000 from netlist
0C  //  3 x33y101 CPE[3]
50  //  4 x33y101 CPE[4]
00  //  5 x33y101 CPE[5]
00  //  6 x33y101 CPE[6]
18  //  7 x33y101 CPE[7]
00  //  8 x33y101 CPE[8]
00  //  9 x33y101 CPE[9]
AC  // 10 x33y102 CPE[0]  net1 = net2: _a1194  C_XOR///XOR/
33  // 11 x33y102 CPE[1]  80'h00_0078_00_0000_0C66_33AC modified with path inversions
66  // 12 x33y102 CPE[2]  80'h00_0078_00_0000_0C66_3C5C from netlist
0C  // 13 x33y102 CPE[3]      00_0000_00_0000_0000_0FF0 difference
00  // 14 x33y102 CPE[4]
00  // 15 x33y102 CPE[5]
00  // 16 x33y102 CPE[6]
78  // 17 x33y102 CPE[7]
00  // 18 x33y102 CPE[8]
00  // 19 x33y102 CPE[9]
00  // 20 x34y101 CPE[0]
00  // 21 x34y101 CPE[1]
00  // 22 x34y101 CPE[2]
00  // 23 x34y101 CPE[3]
00  // 24 x34y101 CPE[4]
00  // 25 x34y101 CPE[5]
00  // 26 x34y101 CPE[6]
00  // 27 x34y101 CPE[7]
00  // 28 x34y101 CPE[8]
00  // 29 x34y101 CPE[9]
3C  // 30 x34y102 CPE[0]  _a358  C_///AND/
FF  // 31 x34y102 CPE[1]  80'h00_0060_00_0000_0C08_FF3C modified with path inversions
08  // 32 x34y102 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 33 x34y102 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x34y102 CPE[4]
00  // 35 x34y102 CPE[5]
00  // 36 x34y102 CPE[6]
60  // 37 x34y102 CPE[7]
00  // 38 x34y102 CPE[8]
00  // 39 x34y102 CPE[9]
01  // 40 x33y101 INMUX plane 2,1
08  // 41 x33y101 INMUX plane 4,3
00  // 42 x33y101 INMUX plane 6,5
00  // 43 x33y101 INMUX plane 8,7
00  // 44 x33y101 INMUX plane 10,9
09  // 45 x33y101 INMUX plane 12,11
39  // 46 x33y102 INMUX plane 2,1
23  // 47 x33y102 INMUX plane 4,3
2D  // 48 x33y102 INMUX plane 6,5
29  // 49 x33y102 INMUX plane 8,7
28  // 50 x33y102 INMUX plane 10,9
00  // 51 x33y102 INMUX plane 12,11
00  // 52 x34y101 INMUX plane 2,1
0C  // 53 x34y101 INMUX plane 4,3
0D  // 54 x34y101 INMUX plane 6,5
6C  // 55 x34y101 INMUX plane 8,7
00  // 56 x34y101 INMUX plane 10,9
C0  // 57 x34y101 INMUX plane 12,11
09  // 58 x34y102 INMUX plane 2,1
24  // 59 x34y102 INMUX plane 4,3
08  // 60 x34y102 INMUX plane 6,5
41  // 61 x34y102 INMUX plane 8,7
00  // 62 x34y102 INMUX plane 10,9
80  // 63 x34y102 INMUX plane 12,11
48  // 64 x33y101 SB_BIG plane 1
12  // 65 x33y101 SB_BIG plane 1
01  // 66 x33y101 SB_DRIVE plane 2,1
93  // 67 x33y101 SB_BIG plane 2
42  // 68 x33y101 SB_BIG plane 2
19  // 69 x33y101 SB_BIG plane 3
20  // 70 x33y101 SB_BIG plane 3
00  // 71 x33y101 SB_DRIVE plane 4,3
18  // 72 x33y101 SB_BIG plane 4
35  // 73 x33y101 SB_BIG plane 4
48  // 74 x33y101 SB_BIG plane 5
12  // 75 x33y101 SB_BIG plane 5
20  // 76 x33y101 SB_DRIVE plane 6,5
42  // 77 x33y101 SB_BIG plane 6
38  // 78 x33y101 SB_BIG plane 6
00  // 79 x33y101 SB_BIG plane 7
00  // 80 x33y101 SB_BIG plane 7
00  // 81 x33y101 SB_DRIVE plane 8,7
48  // 82 x33y101 SB_BIG plane 8
32  // 83 x33y101 SB_BIG plane 8
00  // 84 x33y101 SB_BIG plane 9
00  // 85 x33y101 SB_BIG plane 9
00  // 86 x33y101 SB_DRIVE plane 10,9
00  // 87 x33y101 SB_BIG plane 10
04  // 88 x33y101 SB_BIG plane 10
00  // 89 x33y101 SB_BIG plane 11
00  // 90 x33y101 SB_BIG plane 11
00  // 91 x33y101 SB_DRIVE plane 12,11
00  // 92 x33y101 SB_BIG plane 12
00  // 93 x33y101 SB_BIG plane 12
88  // 94 x34y102 SB_SML plane 1
82  // 95 x34y102 SB_SML plane 2,1
2A  // 96 x34y102 SB_SML plane 2
60  // 97 x34y102 SB_SML plane 3
80  // 98 x34y102 SB_SML plane 4,3
2A  // 99 x34y102 SB_SML plane 4
D3  // 100 x34y102 SB_SML plane 5
15  // 101 x34y102 SB_SML plane 6,5
2B  // 102 x34y102 SB_SML plane 6
00  // 103 x34y102 SB_SML plane 7
80  // 104 x34y102 SB_SML plane 8,7
2A  // 105 x34y102 SB_SML plane 8
00  // 106 x34y102 SB_SML plane 9
10  // 107 x34y102 SB_SML plane 10,9
D7 // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x35y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9D4A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
33 // y_sel: 101
E7 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9D52
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x35y101 CPE[0]  _a785  C_Route1////    
00  //  1 x35y101 CPE[1]  80'h00_0018_00_0050_0C66_0000 modified with path inversions
66  //  2 x35y101 CPE[2]  80'h00_0018_00_0050_0C66_0000 from netlist
0C  //  3 x35y101 CPE[3]
50  //  4 x35y101 CPE[4]
00  //  5 x35y101 CPE[5]
00  //  6 x35y101 CPE[6]
18  //  7 x35y101 CPE[7]
00  //  8 x35y101 CPE[8]
00  //  9 x35y101 CPE[9]
AA  // 10 x35y102 CPE[0]  net1 = net2: _a227  C_AND/D//AND/D
AC  // 11 x35y102 CPE[1]  80'h00_CE00_80_0000_0C88_ACAA modified with path inversions
88  // 12 x35y102 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  // 13 x35y102 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 14 x35y102 CPE[4]
00  // 15 x35y102 CPE[5]
80  // 16 x35y102 CPE[6]
00  // 17 x35y102 CPE[7]
CE  // 18 x35y102 CPE[8]
00  // 19 x35y102 CPE[9]
00  // 20 x36y101 CPE[0]
00  // 21 x36y101 CPE[1]
00  // 22 x36y101 CPE[2]
00  // 23 x36y101 CPE[3]
00  // 24 x36y101 CPE[4]
00  // 25 x36y101 CPE[5]
00  // 26 x36y101 CPE[6]
00  // 27 x36y101 CPE[7]
00  // 28 x36y101 CPE[8]
00  // 29 x36y101 CPE[9]
A2  // 30 x36y102 CPE[0]  _a527  C_///AND/
FF  // 31 x36y102 CPE[1]  80'h00_0060_00_0000_0C08_FFA2 modified with path inversions
08  // 32 x36y102 CPE[2]  80'h00_0060_00_0000_0C08_FFA8 from netlist
0C  // 33 x36y102 CPE[3]      00_0000_00_0000_0000_000A difference
00  // 34 x36y102 CPE[4]
00  // 35 x36y102 CPE[5]
00  // 36 x36y102 CPE[6]
60  // 37 x36y102 CPE[7]
CD // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x37y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9D7E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
33 // y_sel: 101
3F // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9D86
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
05  //  0 x37y101 CPE[0]  _a689  C_ADDF////    
00  //  1 x37y101 CPE[1]  80'h00_0018_00_0010_0666_0005 modified with path inversions
66  //  2 x37y101 CPE[2]  80'h00_0018_00_0010_0666_000A from netlist
06  //  3 x37y101 CPE[3]      00_0000_00_0000_0000_000F difference
10  //  4 x37y101 CPE[4]
00  //  5 x37y101 CPE[5]
00  //  6 x37y101 CPE[6]
18  //  7 x37y101 CPE[7]
00  //  8 x37y101 CPE[8]
00  //  9 x37y101 CPE[9]
FF  // 10 x37y102 CPE[0]  _a1559  C_////Bridge
FF  // 11 x37y102 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x37y102 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x37y102 CPE[3]
00  // 14 x37y102 CPE[4]
00  // 15 x37y102 CPE[5]
00  // 16 x37y102 CPE[6]
A2  // 17 x37y102 CPE[7]
00  // 18 x37y102 CPE[8]
00  // 19 x37y102 CPE[9]
00  // 20 x38y101 CPE[0]
00  // 21 x38y101 CPE[1]
00  // 22 x38y101 CPE[2]
00  // 23 x38y101 CPE[3]
00  // 24 x38y101 CPE[4]
00  // 25 x38y101 CPE[5]
00  // 26 x38y101 CPE[6]
00  // 27 x38y101 CPE[7]
00  // 28 x38y101 CPE[8]
00  // 29 x38y101 CPE[9]
FF  // 30 x38y102 CPE[0]  _a1663  C_////Bridge
FF  // 31 x38y102 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x38y102 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x38y102 CPE[3]
00  // 34 x38y102 CPE[4]
00  // 35 x38y102 CPE[5]
00  // 36 x38y102 CPE[6]
A1  // 37 x38y102 CPE[7]
00  // 38 x38y102 CPE[8]
00  // 39 x38y102 CPE[9]
0E  // 40 x37y101 INMUX plane 2,1
08  // 41 x37y101 INMUX plane 4,3
02  // 42 x37y101 INMUX plane 6,5
00  // 43 x37y101 INMUX plane 8,7
00  // 44 x37y101 INMUX plane 10,9
02  // 45 x37y101 INMUX plane 12,11
00  // 46 x37y102 INMUX plane 2,1
06  // 47 x37y102 INMUX plane 4,3
04  // 48 x37y102 INMUX plane 6,5
04  // 49 x37y102 INMUX plane 8,7
01  // 50 x37y102 INMUX plane 10,9
00  // 51 x37y102 INMUX plane 12,11
00  // 52 x38y101 INMUX plane 2,1
00  // 53 x38y101 INMUX plane 4,3
18  // 54 x38y101 INMUX plane 6,5
40  // 55 x38y101 INMUX plane 8,7
05  // 56 x38y101 INMUX plane 10,9
C0  // 57 x38y101 INMUX plane 12,11
21  // 58 x38y102 INMUX plane 2,1
08  // 59 x38y102 INMUX plane 4,3
00  // 60 x38y102 INMUX plane 6,5
49  // 61 x38y102 INMUX plane 8,7
01  // 62 x38y102 INMUX plane 10,9
40  // 63 x38y102 INMUX plane 12,11
D3  // 64 x37y101 SB_BIG plane 1
22  // 65 x37y101 SB_BIG plane 1
00  // 66 x37y101 SB_DRIVE plane 2,1
48  // 67 x37y101 SB_BIG plane 2
12  // 68 x37y101 SB_BIG plane 2
00  // 69 x37y101 SB_BIG plane 3
00  // 70 x37y101 SB_BIG plane 3
00  // 71 x37y101 SB_DRIVE plane 4,3
48  // 72 x37y101 SB_BIG plane 4
12  // 73 x37y101 SB_BIG plane 4
48  // 74 x37y101 SB_BIG plane 5
12  // 75 x37y101 SB_BIG plane 5
00  // 76 x37y101 SB_DRIVE plane 6,5
58  // 77 x37y101 SB_BIG plane 6
34  // 78 x37y101 SB_BIG plane 6
00  // 79 x37y101 SB_BIG plane 7
00  // 80 x37y101 SB_BIG plane 7
00  // 81 x37y101 SB_DRIVE plane 8,7
48  // 82 x37y101 SB_BIG plane 8
12  // 83 x37y101 SB_BIG plane 8
31  // 84 x37y101 SB_BIG plane 9
00  // 85 x37y101 SB_BIG plane 9
00  // 86 x37y101 SB_DRIVE plane 10,9
00  // 87 x37y101 SB_BIG plane 10
00  // 88 x37y101 SB_BIG plane 10
00  // 89 x37y101 SB_BIG plane 11
00  // 90 x37y101 SB_BIG plane 11
00  // 91 x37y101 SB_DRIVE plane 12,11
00  // 92 x37y101 SB_BIG plane 12
00  // 93 x37y101 SB_BIG plane 12
A1  // 94 x38y102 SB_SML plane 1
82  // 95 x38y102 SB_SML plane 2,1
22  // 96 x38y102 SB_SML plane 2
00  // 97 x38y102 SB_SML plane 3
10  // 98 x38y102 SB_SML plane 4,3
2A  // 99 x38y102 SB_SML plane 4
A8  // 100 x38y102 SB_SML plane 5
82  // 101 x38y102 SB_SML plane 6,5
4C  // 102 x38y102 SB_SML plane 6
00  // 103 x38y102 SB_SML plane 7
80  // 104 x38y102 SB_SML plane 8,7
2A  // 105 x38y102 SB_SML plane 8
12  // 106 x38y102 SB_SML plane 9
91  // 107 x38y102 SB_SML plane 10,9
01  // 108 x38y102 SB_SML plane 10
49 // -- CRC low byte
C1 // -- CRC high byte


// Config Latches on x39y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9DF9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
33 // y_sel: 101
37 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9E01
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
A3  //  0 x39y101 CPE[0]  net1 = net2: _a412  C_AND/D//AND/D
F1  //  1 x39y101 CPE[1]  80'h00_FE00_80_0000_0C88_F1A3 modified with path inversions
88  //  2 x39y101 CPE[2]  80'h00_FE00_80_0000_0C88_F8AC from netlist
0C  //  3 x39y101 CPE[3]      00_0000_00_0000_0000_090F difference
00  //  4 x39y101 CPE[4]
00  //  5 x39y101 CPE[5]
80  //  6 x39y101 CPE[6]
00  //  7 x39y101 CPE[7]
FE  //  8 x39y101 CPE[8]
00  //  9 x39y101 CPE[9]
EB  // 10 x39y102 CPE[0]  _a615  C_/C_0_1///    _a413  C_///ORAND/
FF  // 11 x39y102 CPE[1]  80'h00_3F60_12_0800_0C08_FFEB modified with path inversions
08  // 12 x39y102 CPE[2]  80'h00_3F60_12_0800_0C08_FF7D from netlist
0C  // 13 x39y102 CPE[3]      00_0000_00_0000_0000_0096 difference
00  // 14 x39y102 CPE[4]
08  // 15 x39y102 CPE[5]
12  // 16 x39y102 CPE[6]
60  // 17 x39y102 CPE[7]
3F  // 18 x39y102 CPE[8]
00  // 19 x39y102 CPE[9]
00  // 20 x40y101 CPE[0]
00  // 21 x40y101 CPE[1]
00  // 22 x40y101 CPE[2]
00  // 23 x40y101 CPE[3]
00  // 24 x40y101 CPE[4]
00  // 25 x40y101 CPE[5]
00  // 26 x40y101 CPE[6]
00  // 27 x40y101 CPE[7]
00  // 28 x40y101 CPE[8]
00  // 29 x40y101 CPE[9]
07  // 30 x40y102 CPE[0]  _a1198  C_///OR/
FF  // 31 x40y102 CPE[1]  80'h00_0060_00_0000_0C0E_FF07 modified with path inversions
0E  // 32 x40y102 CPE[2]  80'h00_0060_00_0000_0C0E_FF0B from netlist
0C  // 33 x40y102 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 34 x40y102 CPE[4]
00  // 35 x40y102 CPE[5]
00  // 36 x40y102 CPE[6]
60  // 37 x40y102 CPE[7]
00  // 38 x40y102 CPE[8]
00  // 39 x40y102 CPE[9]
08  // 40 x39y101 INMUX plane 2,1
01  // 41 x39y101 INMUX plane 4,3
3D  // 42 x39y101 INMUX plane 6,5
00  // 43 x39y101 INMUX plane 8,7
20  // 44 x39y101 INMUX plane 10,9
00  // 45 x39y101 INMUX plane 12,11
35  // 46 x39y102 INMUX plane 2,1
07  // 47 x39y102 INMUX plane 4,3
10  // 48 x39y102 INMUX plane 6,5
00  // 49 x39y102 INMUX plane 8,7
02  // 50 x39y102 INMUX plane 10,9
05  // 51 x39y102 INMUX plane 12,11
01  // 52 x40y101 INMUX plane 2,1
08  // 53 x40y101 INMUX plane 4,3
28  // 54 x40y101 INMUX plane 6,5
98  // 55 x40y101 INMUX plane 8,7
A8  // 56 x40y101 INMUX plane 10,9
85  // 57 x40y101 INMUX plane 12,11
37  // 58 x40y102 INMUX plane 2,1
08  // 59 x40y102 INMUX plane 4,3
2A  // 60 x40y102 INMUX plane 6,5
80  // 61 x40y102 INMUX plane 8,7
88  // 62 x40y102 INMUX plane 10,9
80  // 63 x40y102 INMUX plane 12,11
0B  // 64 x40y102 SB_BIG plane 1
48  // 65 x40y102 SB_BIG plane 1
00  // 66 x40y102 SB_DRIVE plane 2,1
48  // 67 x40y102 SB_BIG plane 2
12  // 68 x40y102 SB_BIG plane 2
00  // 69 x40y102 SB_BIG plane 3
00  // 70 x40y102 SB_BIG plane 3
00  // 71 x40y102 SB_DRIVE plane 4,3
9E  // 72 x40y102 SB_BIG plane 4
14  // 73 x40y102 SB_BIG plane 4
02  // 74 x40y102 SB_BIG plane 5
42  // 75 x40y102 SB_BIG plane 5
00  // 76 x40y102 SB_DRIVE plane 6,5
08  // 77 x40y102 SB_BIG plane 6
15  // 78 x40y102 SB_BIG plane 6
00  // 79 x40y102 SB_BIG plane 7
00  // 80 x40y102 SB_BIG plane 7
00  // 81 x40y102 SB_DRIVE plane 8,7
48  // 82 x40y102 SB_BIG plane 8
42  // 83 x40y102 SB_BIG plane 8
80  // 84 x40y102 SB_BIG plane 9
50  // 85 x40y102 SB_BIG plane 9
00  // 86 x40y102 SB_DRIVE plane 10,9
00  // 87 x40y102 SB_BIG plane 10
00  // 88 x40y102 SB_BIG plane 10
00  // 89 x40y102 SB_BIG plane 11
01  // 90 x40y102 SB_BIG plane 11
00  // 91 x40y102 SB_DRIVE plane 12,11
00  // 92 x40y102 SB_BIG plane 12
00  // 93 x40y102 SB_BIG plane 12
E8  // 94 x39y101 SB_SML plane 1
80  // 95 x39y101 SB_SML plane 2,1
6A  // 96 x39y101 SB_SML plane 2
00  // 97 x39y101 SB_SML plane 3
80  // 98 x39y101 SB_SML plane 4,3
55  // 99 x39y101 SB_SML plane 4
F1  // 100 x39y101 SB_SML plane 5
10  // 101 x39y101 SB_SML plane 6,5
2A  // 102 x39y101 SB_SML plane 6
00  // 103 x39y101 SB_SML plane 7
80  // 104 x39y101 SB_SML plane 8,7
28  // 105 x39y101 SB_SML plane 8
40  // 106 x39y101 SB_SML plane 9
01 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x41y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9E72     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
33 // y_sel: 101
EF // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9E7A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
30  //  0 x41y101 CPE[0]  net1 = net2: _a675  C_ADDF2///ADDF2/
A3  //  1 x41y101 CPE[1]  80'h00_0078_00_0020_0C66_A330 modified with path inversions
66  //  2 x41y101 CPE[2]  80'h00_0078_00_0020_0C66_ACC0 from netlist
0C  //  3 x41y101 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  //  4 x41y101 CPE[4]
00  //  5 x41y101 CPE[5]
00  //  6 x41y101 CPE[6]
78  //  7 x41y101 CPE[7]
00  //  8 x41y101 CPE[8]
00  //  9 x41y101 CPE[9]
C0  // 10 x41y102 CPE[0]  net1 = net2: _a677  C_ADDF2///ADDF2/
05  // 11 x41y102 CPE[1]  80'h00_0078_00_0020_0C66_05C0 modified with path inversions
66  // 12 x41y102 CPE[2]  80'h00_0078_00_0020_0C66_0AC0 from netlist
0C  // 13 x41y102 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x41y102 CPE[4]
00  // 15 x41y102 CPE[5]
00  // 16 x41y102 CPE[6]
78  // 17 x41y102 CPE[7]
00  // 18 x41y102 CPE[8]
00  // 19 x41y102 CPE[9]
00  // 20 x42y101 CPE[0]  _a25  C_OR////    _a1682  C_////Bridge
CC  // 21 x42y101 CPE[1]  80'h00_00B8_00_0000_0CEE_CC00 modified with path inversions
EE  // 22 x42y101 CPE[2]  80'h00_00B8_00_0000_0CEE_C300 from netlist
0C  // 23 x42y101 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x42y101 CPE[4]
00  // 25 x42y101 CPE[5]
00  // 26 x42y101 CPE[6]
B8  // 27 x42y101 CPE[7]
00  // 28 x42y101 CPE[8]
00  // 29 x42y101 CPE[9]
00  // 30 x42y102 CPE[0]
00  // 31 x42y102 CPE[1]
00  // 32 x42y102 CPE[2]
00  // 33 x42y102 CPE[3]
00  // 34 x42y102 CPE[4]
00  // 35 x42y102 CPE[5]
00  // 36 x42y102 CPE[6]
00  // 37 x42y102 CPE[7]
00  // 38 x42y102 CPE[8]
00  // 39 x42y102 CPE[9]
00  // 40 x41y101 INMUX plane 2,1
38  // 41 x41y101 INMUX plane 4,3
38  // 42 x41y101 INMUX plane 6,5
02  // 43 x41y101 INMUX plane 8,7
20  // 44 x41y101 INMUX plane 10,9
28  // 45 x41y101 INMUX plane 12,11
03  // 46 x41y102 INMUX plane 2,1
30  // 47 x41y102 INMUX plane 4,3
15  // 48 x41y102 INMUX plane 6,5
20  // 49 x41y102 INMUX plane 8,7
11  // 50 x41y102 INMUX plane 10,9
01  // 51 x41y102 INMUX plane 12,11
07  // 52 x42y101 INMUX plane 2,1
2D  // 53 x42y101 INMUX plane 4,3
FA  // 54 x42y101 INMUX plane 6,5
79  // 55 x42y101 INMUX plane 8,7
E4  // 56 x42y101 INMUX plane 10,9
E0  // 57 x42y101 INMUX plane 12,11
02  // 58 x42y102 INMUX plane 2,1
08  // 59 x42y102 INMUX plane 4,3
C9  // 60 x42y102 INMUX plane 6,5
C0  // 61 x42y102 INMUX plane 8,7
C1  // 62 x42y102 INMUX plane 10,9
D0  // 63 x42y102 INMUX plane 12,11
56  // 64 x41y101 SB_BIG plane 1
28  // 65 x41y101 SB_BIG plane 1
00  // 66 x41y101 SB_DRIVE plane 2,1
48  // 67 x41y101 SB_BIG plane 2
32  // 68 x41y101 SB_BIG plane 2
8B  // 69 x41y101 SB_BIG plane 3
64  // 70 x41y101 SB_BIG plane 3
00  // 71 x41y101 SB_DRIVE plane 4,3
00  // 72 x41y101 SB_BIG plane 4
00  // 73 x41y101 SB_BIG plane 4
48  // 74 x41y101 SB_BIG plane 5
02  // 75 x41y101 SB_BIG plane 5
40  // 76 x41y101 SB_DRIVE plane 6,5
AC  // 77 x41y101 SB_BIG plane 6
10  // 78 x41y101 SB_BIG plane 6
41  // 79 x41y101 SB_BIG plane 7
12  // 80 x41y101 SB_BIG plane 7
80  // 81 x41y101 SB_DRIVE plane 8,7
00  // 82 x41y101 SB_BIG plane 8
00  // 83 x41y101 SB_BIG plane 8
00  // 84 x41y101 SB_BIG plane 9
40  // 85 x41y101 SB_BIG plane 9
00  // 86 x41y101 SB_DRIVE plane 10,9
01  // 87 x41y101 SB_BIG plane 10
30  // 88 x41y101 SB_BIG plane 10
C0  // 89 x41y101 SB_BIG plane 11
00  // 90 x41y101 SB_BIG plane 11
00  // 91 x41y101 SB_DRIVE plane 12,11
00  // 92 x41y101 SB_BIG plane 12
00  // 93 x41y101 SB_BIG plane 12
58  // 94 x42y102 SB_SML plane 1
82  // 95 x42y102 SB_SML plane 2,1
2A  // 96 x42y102 SB_SML plane 2
00  // 97 x42y102 SB_SML plane 3
01  // 98 x42y102 SB_SML plane 4,3
00  // 99 x42y102 SB_SML plane 4
DC  // 100 x42y102 SB_SML plane 5
10  // 101 x42y102 SB_SML plane 6,5
4D  // 102 x42y102 SB_SML plane 6
88  // 103 x42y102 SB_SML plane 7
02  // 104 x42y102 SB_SML plane 8,7
00  // 105 x42y102 SB_SML plane 8
10  // 106 x42y102 SB_SML plane 9
04  // 107 x42y102 SB_SML plane 10,9
10  // 108 x42y102 SB_SML plane 10
00  // 109 x42y102 SB_SML plane 11
00  // 110 x42y102 SB_SML plane 12,11
60  // 111 x42y102 SB_SML plane 12
4D // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x43y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9EF0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
33 // y_sel: 101
87 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9EF8
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
FF  //  0 x43y101 CPE[0]  _a488  C_AND////    _a1557  C_////Bridge
2F  //  1 x43y101 CPE[1]  80'h00_00BD_00_0000_0C88_2FFF modified with path inversions
88  //  2 x43y101 CPE[2]  80'h00_00BD_00_0000_0C88_8FFF from netlist
0C  //  3 x43y101 CPE[3]      00_0000_00_0000_0000_A000 difference
00  //  4 x43y101 CPE[4]
00  //  5 x43y101 CPE[5]
00  //  6 x43y101 CPE[6]
BD  //  7 x43y101 CPE[7]
00  //  8 x43y101 CPE[8]
00  //  9 x43y101 CPE[9]
00  // 10 x43y102 CPE[0]
00  // 11 x43y102 CPE[1]
00  // 12 x43y102 CPE[2]
00  // 13 x43y102 CPE[3]
00  // 14 x43y102 CPE[4]
00  // 15 x43y102 CPE[5]
00  // 16 x43y102 CPE[6]
00  // 17 x43y102 CPE[7]
00  // 18 x43y102 CPE[8]
00  // 19 x43y102 CPE[9]
34  // 20 x44y101 CPE[0]  _a526  C_AND////    
C3  // 21 x44y101 CPE[1]  80'h00_0018_00_0000_0888_C334 modified with path inversions
88  // 22 x44y101 CPE[2]  80'h00_0018_00_0000_0888_3CC8 from netlist
08  // 23 x44y101 CPE[3]      00_0000_00_0000_0000_FFFC difference
00  // 24 x44y101 CPE[4]
00  // 25 x44y101 CPE[5]
00  // 26 x44y101 CPE[6]
18  // 27 x44y101 CPE[7]
00  // 28 x44y101 CPE[8]
00  // 29 x44y101 CPE[9]
35  // 30 x44y102 CPE[0]  _a552  C_///AND/
FF  // 31 x44y102 CPE[1]  80'h00_0060_00_0000_0C08_FF35 modified with path inversions
08  // 32 x44y102 CPE[2]  80'h00_0060_00_0000_0C08_FFCA from netlist
0C  // 33 x44y102 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x44y102 CPE[4]
00  // 35 x44y102 CPE[5]
00  // 36 x44y102 CPE[6]
60  // 37 x44y102 CPE[7]
00  // 38 x44y102 CPE[8]
00  // 39 x44y102 CPE[9]
00  // 40 x43y101 INMUX plane 2,1
04  // 41 x43y101 INMUX plane 4,3
20  // 42 x43y101 INMUX plane 6,5
2E  // 43 x43y101 INMUX plane 8,7
10  // 44 x43y101 INMUX plane 10,9
20  // 45 x43y101 INMUX plane 12,11
01  // 46 x43y102 INMUX plane 2,1
19  // 47 x43y102 INMUX plane 4,3
00  // 48 x43y102 INMUX plane 6,5
00  // 49 x43y102 INMUX plane 8,7
01  // 50 x43y102 INMUX plane 10,9
00  // 51 x43y102 INMUX plane 12,11
20  // 52 x44y101 INMUX plane 2,1
23  // 53 x44y101 INMUX plane 4,3
7A  // 54 x44y101 INMUX plane 6,5
68  // 55 x44y101 INMUX plane 8,7
49  // 56 x44y101 INMUX plane 10,9
40  // 57 x44y101 INMUX plane 12,11
05  // 58 x44y102 INMUX plane 2,1
39  // 59 x44y102 INMUX plane 4,3
40  // 60 x44y102 INMUX plane 6,5
90  // 61 x44y102 INMUX plane 8,7
41  // 62 x44y102 INMUX plane 10,9
60  // 63 x44y102 INMUX plane 12,11
5E  // 64 x44y102 SB_BIG plane 1
26  // 65 x44y102 SB_BIG plane 1
C0  // 66 x44y102 SB_DRIVE plane 2,1
C9  // 67 x44y102 SB_BIG plane 2
02  // 68 x44y102 SB_BIG plane 2
48  // 69 x44y102 SB_BIG plane 3
32  // 70 x44y102 SB_BIG plane 3
00  // 71 x44y102 SB_DRIVE plane 4,3
48  // 72 x44y102 SB_BIG plane 4
12  // 73 x44y102 SB_BIG plane 4
98  // 74 x44y102 SB_BIG plane 5
14  // 75 x44y102 SB_BIG plane 5
00  // 76 x44y102 SB_DRIVE plane 6,5
00  // 77 x44y102 SB_BIG plane 6
00  // 78 x44y102 SB_BIG plane 6
48  // 79 x44y102 SB_BIG plane 7
12  // 80 x44y102 SB_BIG plane 7
00  // 81 x44y102 SB_DRIVE plane 8,7
48  // 82 x44y102 SB_BIG plane 8
12  // 83 x44y102 SB_BIG plane 8
0B  // 84 x44y102 SB_BIG plane 9
50  // 85 x44y102 SB_BIG plane 9
20  // 86 x44y102 SB_DRIVE plane 10,9
02  // 87 x44y102 SB_BIG plane 10
00  // 88 x44y102 SB_BIG plane 10
00  // 89 x44y102 SB_BIG plane 11
00  // 90 x44y102 SB_BIG plane 11
00  // 91 x44y102 SB_DRIVE plane 12,11
C1  // 92 x44y102 SB_BIG plane 12
22  // 93 x44y102 SB_BIG plane 12
42  // 94 x43y101 SB_SML plane 1
03  // 95 x43y101 SB_SML plane 2,1
40  // 96 x43y101 SB_SML plane 2
E8  // 97 x43y101 SB_SML plane 3
92  // 98 x43y101 SB_SML plane 4,3
16  // 99 x43y101 SB_SML plane 4
C3  // 100 x43y101 SB_SML plane 5
86  // 101 x43y101 SB_SML plane 6,5
21  // 102 x43y101 SB_SML plane 6
A8  // 103 x43y101 SB_SML plane 7
25  // 104 x43y101 SB_SML plane 8,7
45  // 105 x43y101 SB_SML plane 8
0E  // 106 x43y101 SB_SML plane 9
40  // 107 x43y101 SB_SML plane 10,9
20  // 108 x43y101 SB_SML plane 10
8E // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x45y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9F6B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
33 // y_sel: 101
5F // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9F73
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
CD  //  0 x45y101 CPE[0]  _a484  C_AND////    _a397  C_///ORAND/D
55  //  1 x45y101 CPE[1]  80'h00_CD18_80_0000_0C87_55CD modified with path inversions
87  //  2 x45y101 CPE[2]  80'h00_FE18_80_0000_0C87_AA37 from netlist
0C  //  3 x45y101 CPE[3]      00_3300_00_0000_0000_FFFA difference
00  //  4 x45y101 CPE[4]
00  //  5 x45y101 CPE[5]
80  //  6 x45y101 CPE[6]
18  //  7 x45y101 CPE[7]
CD  //  8 x45y101 CPE[8]
00  //  9 x45y101 CPE[9]
AC  // 10 x45y102 CPE[0]  net1 = net2: _a581  C_OR/D//OR/D
5C  // 11 x45y102 CPE[1]  80'h00_3E00_80_0000_0CEE_5CAC modified with path inversions
EE  // 12 x45y102 CPE[2]  80'h00_FE00_80_0000_0CEE_5CA3 from netlist
0C  // 13 x45y102 CPE[3]      00_C000_00_0000_0000_000F difference
00  // 14 x45y102 CPE[4]
00  // 15 x45y102 CPE[5]
80  // 16 x45y102 CPE[6]
00  // 17 x45y102 CPE[7]
3E  // 18 x45y102 CPE[8]
00  // 19 x45y102 CPE[9]
AA  // 20 x46y101 CPE[0]  _a480  C_AND////    _a547  C_///AND/
1F  // 21 x46y101 CPE[1]  80'h00_0078_00_0000_0C88_1FAA modified with path inversions
88  // 22 x46y101 CPE[2]  80'h00_0078_00_0000_0C88_8FAA from netlist
0C  // 23 x46y101 CPE[3]      00_0000_00_0000_0000_9000 difference
00  // 24 x46y101 CPE[4]
00  // 25 x46y101 CPE[5]
00  // 26 x46y101 CPE[6]
78  // 27 x46y101 CPE[7]
BE // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x47y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 9F95     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
33 // y_sel: 101
97 // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 9F9D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x47y101 CPE[0]  _a1388  C_MX2b////    
00  //  1 x47y101 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  //  2 x47y101 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x47y101 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x47y101 CPE[4]
00  //  5 x47y101 CPE[5]
00  //  6 x47y101 CPE[6]
18  //  7 x47y101 CPE[7]
00  //  8 x47y101 CPE[8]
00  //  9 x47y101 CPE[9]
03  // 10 x47y102 CPE[0]  _a1514  C_MX2b////    
00  // 11 x47y102 CPE[1]  80'h00_0018_00_0040_0A30_0003 modified with path inversions
30  // 12 x47y102 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 13 x47y102 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x47y102 CPE[4]
00  // 15 x47y102 CPE[5]
00  // 16 x47y102 CPE[6]
18  // 17 x47y102 CPE[7]
00  // 18 x47y102 CPE[8]
00  // 19 x47y102 CPE[9]
5F  // 20 x48y101 CPE[0]  net1 = net2: _a732  C_ADDF2///ADDF2/
5F  // 21 x48y101 CPE[1]  80'h00_0078_00_0020_0C66_5F5F modified with path inversions
66  // 22 x48y101 CPE[2]  80'h00_0078_00_0020_0C66_AFAF from netlist
0C  // 23 x48y101 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 24 x48y101 CPE[4]
00  // 25 x48y101 CPE[5]
00  // 26 x48y101 CPE[6]
78  // 27 x48y101 CPE[7]
00  // 28 x48y101 CPE[8]
00  // 29 x48y101 CPE[9]
FA  // 30 x48y102 CPE[0]  net1 = net2: _a734  C_ADDF2///ADDF2/
3F  // 31 x48y102 CPE[1]  80'h00_0078_00_0020_0C66_3FFA modified with path inversions
66  // 32 x48y102 CPE[2]  80'h00_0078_00_0020_0C66_CFFA from netlist
0C  // 33 x48y102 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x48y102 CPE[4]
00  // 35 x48y102 CPE[5]
00  // 36 x48y102 CPE[6]
78  // 37 x48y102 CPE[7]
00  // 38 x48y102 CPE[8]
00  // 39 x48y102 CPE[9]
28  // 40 x47y101 INMUX plane 2,1
01  // 41 x47y101 INMUX plane 4,3
3D  // 42 x47y101 INMUX plane 6,5
02  // 43 x47y101 INMUX plane 8,7
28  // 44 x47y101 INMUX plane 10,9
00  // 45 x47y101 INMUX plane 12,11
21  // 46 x47y102 INMUX plane 2,1
00  // 47 x47y102 INMUX plane 4,3
3C  // 48 x47y102 INMUX plane 6,5
00  // 49 x47y102 INMUX plane 8,7
18  // 50 x47y102 INMUX plane 10,9
08  // 51 x47y102 INMUX plane 12,11
28  // 52 x48y101 INMUX plane 2,1
05  // 53 x48y101 INMUX plane 4,3
01  // 54 x48y101 INMUX plane 6,5
45  // 55 x48y101 INMUX plane 8,7
00  // 56 x48y101 INMUX plane 10,9
D0  // 57 x48y101 INMUX plane 12,11
12  // 58 x48y102 INMUX plane 2,1
00  // 59 x48y102 INMUX plane 4,3
02  // 60 x48y102 INMUX plane 6,5
28  // 61 x48y102 INMUX plane 8,7
2B  // 62 x48y102 INMUX plane 10,9
C0  // 63 x48y102 INMUX plane 12,11
48  // 64 x48y102 SB_BIG plane 1
02  // 65 x48y102 SB_BIG plane 1
00  // 66 x48y102 SB_DRIVE plane 2,1
88  // 67 x48y102 SB_BIG plane 2
12  // 68 x48y102 SB_BIG plane 2
08  // 69 x48y102 SB_BIG plane 3
12  // 70 x48y102 SB_BIG plane 3
00  // 71 x48y102 SB_DRIVE plane 4,3
48  // 72 x48y102 SB_BIG plane 4
12  // 73 x48y102 SB_BIG plane 4
48  // 74 x48y102 SB_BIG plane 5
12  // 75 x48y102 SB_BIG plane 5
00  // 76 x48y102 SB_DRIVE plane 6,5
48  // 77 x48y102 SB_BIG plane 6
32  // 78 x48y102 SB_BIG plane 6
08  // 79 x48y102 SB_BIG plane 7
12  // 80 x48y102 SB_BIG plane 7
00  // 81 x48y102 SB_DRIVE plane 8,7
48  // 82 x48y102 SB_BIG plane 8
12  // 83 x48y102 SB_BIG plane 8
48  // 84 x48y102 SB_BIG plane 9
12  // 85 x48y102 SB_BIG plane 9
00  // 86 x48y102 SB_DRIVE plane 10,9
48  // 87 x48y102 SB_BIG plane 10
12  // 88 x48y102 SB_BIG plane 10
48  // 89 x48y102 SB_BIG plane 11
12  // 90 x48y102 SB_BIG plane 11
00  // 91 x48y102 SB_DRIVE plane 12,11
08  // 92 x48y102 SB_BIG plane 12
12  // 93 x48y102 SB_BIG plane 12
A8  // 94 x47y101 SB_SML plane 1
82  // 95 x47y101 SB_SML plane 2,1
2A  // 96 x47y101 SB_SML plane 2
A8  // 97 x47y101 SB_SML plane 3
82  // 98 x47y101 SB_SML plane 4,3
2A  // 99 x47y101 SB_SML plane 4
58  // 100 x47y101 SB_SML plane 5
83  // 101 x47y101 SB_SML plane 6,5
2A  // 102 x47y101 SB_SML plane 6
F9  // 103 x47y101 SB_SML plane 7
86  // 104 x47y101 SB_SML plane 8,7
2A  // 105 x47y101 SB_SML plane 8
A8  // 106 x47y101 SB_SML plane 9
82  // 107 x47y101 SB_SML plane 10,9
0A  // 108 x47y101 SB_SML plane 10
A8  // 109 x47y101 SB_SML plane 11
62  // 110 x47y101 SB_SML plane 12,11
52  // 111 x47y101 SB_SML plane 12
17 // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x49y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A013     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
33 // y_sel: 101
4F // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A01B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x49y101 CPE[0]  _a1619  C_////Bridge
FF  //  1 x49y101 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  //  2 x49y101 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  //  3 x49y101 CPE[3]
00  //  4 x49y101 CPE[4]
00  //  5 x49y101 CPE[5]
00  //  6 x49y101 CPE[6]
A1  //  7 x49y101 CPE[7]
00  //  8 x49y101 CPE[8]
00  //  9 x49y101 CPE[9]
00  // 10 x49y102 CPE[0]
00  // 11 x49y102 CPE[1]
00  // 12 x49y102 CPE[2]
00  // 13 x49y102 CPE[3]
00  // 14 x49y102 CPE[4]
00  // 15 x49y102 CPE[5]
00  // 16 x49y102 CPE[6]
00  // 17 x49y102 CPE[7]
00  // 18 x49y102 CPE[8]
00  // 19 x49y102 CPE[9]
03  // 20 x50y101 CPE[0]  _a1520  C_MX2b////    
00  // 21 x50y101 CPE[1]  80'h00_0018_00_0040_0A30_0003 modified with path inversions
30  // 22 x50y101 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x50y101 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 24 x50y101 CPE[4]
00  // 25 x50y101 CPE[5]
00  // 26 x50y101 CPE[6]
18  // 27 x50y101 CPE[7]
00  // 28 x50y101 CPE[8]
00  // 29 x50y101 CPE[9]
F3  // 30 x50y102 CPE[0]  _a1232  C_MX2b////    
00  // 31 x50y102 CPE[1]  80'h00_0018_00_0040_0ACC_00F3 modified with path inversions
CC  // 32 x50y102 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 33 x50y102 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 34 x50y102 CPE[4]
00  // 35 x50y102 CPE[5]
00  // 36 x50y102 CPE[6]
18  // 37 x50y102 CPE[7]
00  // 38 x50y102 CPE[8]
00  // 39 x50y102 CPE[9]
38  // 40 x49y101 INMUX plane 2,1
00  // 41 x49y101 INMUX plane 4,3
01  // 42 x49y101 INMUX plane 6,5
03  // 43 x49y101 INMUX plane 8,7
18  // 44 x49y101 INMUX plane 10,9
08  // 45 x49y101 INMUX plane 12,11
18  // 46 x49y102 INMUX plane 2,1
05  // 47 x49y102 INMUX plane 4,3
00  // 48 x49y102 INMUX plane 6,5
05  // 49 x49y102 INMUX plane 8,7
00  // 50 x49y102 INMUX plane 10,9
00  // 51 x49y102 INMUX plane 12,11
1D  // 52 x50y101 INMUX plane 2,1
03  // 53 x50y101 INMUX plane 4,3
7E  // 54 x50y101 INMUX plane 6,5
00  // 55 x50y101 INMUX plane 8,7
A0  // 56 x50y101 INMUX plane 10,9
00  // 57 x50y101 INMUX plane 12,11
18  // 58 x50y102 INMUX plane 2,1
00  // 59 x50y102 INMUX plane 4,3
40  // 60 x50y102 INMUX plane 6,5
0C  // 61 x50y102 INMUX plane 8,7
40  // 62 x50y102 INMUX plane 10,9
D8  // 63 x50y102 INMUX plane 12,11
48  // 64 x49y101 SB_BIG plane 1
12  // 65 x49y101 SB_BIG plane 1
80  // 66 x49y101 SB_DRIVE plane 2,1
00  // 67 x49y101 SB_BIG plane 2
00  // 68 x49y101 SB_BIG plane 2
48  // 69 x49y101 SB_BIG plane 3
12  // 70 x49y101 SB_BIG plane 3
00  // 71 x49y101 SB_DRIVE plane 4,3
48  // 72 x49y101 SB_BIG plane 4
12  // 73 x49y101 SB_BIG plane 4
48  // 74 x49y101 SB_BIG plane 5
12  // 75 x49y101 SB_BIG plane 5
00  // 76 x49y101 SB_DRIVE plane 6,5
42  // 77 x49y101 SB_BIG plane 6
04  // 78 x49y101 SB_BIG plane 6
48  // 79 x49y101 SB_BIG plane 7
12  // 80 x49y101 SB_BIG plane 7
00  // 81 x49y101 SB_DRIVE plane 8,7
48  // 82 x49y101 SB_BIG plane 8
12  // 83 x49y101 SB_BIG plane 8
00  // 84 x49y101 SB_BIG plane 9
00  // 85 x49y101 SB_BIG plane 9
00  // 86 x49y101 SB_DRIVE plane 10,9
C0  // 87 x49y101 SB_BIG plane 10
30  // 88 x49y101 SB_BIG plane 10
00  // 89 x49y101 SB_BIG plane 11
00  // 90 x49y101 SB_BIG plane 11
00  // 91 x49y101 SB_DRIVE plane 12,11
00  // 92 x49y101 SB_BIG plane 12
00  // 93 x49y101 SB_BIG plane 12
28  // 94 x50y102 SB_SML plane 1
33  // 95 x50y102 SB_SML plane 2,1
48  // 96 x50y102 SB_SML plane 2
E8  // 97 x50y102 SB_SML plane 3
86  // 98 x50y102 SB_SML plane 4,3
2A  // 99 x50y102 SB_SML plane 4
28  // 100 x50y102 SB_SML plane 5
02  // 101 x50y102 SB_SML plane 6,5
00  // 102 x50y102 SB_SML plane 6
E8  // 103 x50y102 SB_SML plane 7
82  // 104 x50y102 SB_SML plane 8,7
6E  // 105 x50y102 SB_SML plane 8
00  // 106 x50y102 SB_SML plane 9
00  // 107 x50y102 SB_SML plane 10,9
00  // 108 x50y102 SB_SML plane 10
00  // 109 x50y102 SB_SML plane 11
10  // 110 x50y102 SB_SML plane 12,11
60  // 111 x50y102 SB_SML plane 12
33 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x51y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A091     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
33 // y_sel: 101
27 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A099
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y101 CPE[0]
00  //  1 x51y101 CPE[1]
00  //  2 x51y101 CPE[2]
00  //  3 x51y101 CPE[3]
00  //  4 x51y101 CPE[4]
00  //  5 x51y101 CPE[5]
00  //  6 x51y101 CPE[6]
00  //  7 x51y101 CPE[7]
00  //  8 x51y101 CPE[8]
00  //  9 x51y101 CPE[9]
A3  // 10 x51y102 CPE[0]  _a441  C_///OR/D
FF  // 11 x51y102 CPE[1]  80'h00_3D00_80_0000_0C0E_FFA3 modified with path inversions
0E  // 12 x51y102 CPE[2]  80'h00_FE00_80_0000_0C0E_FFA3 from netlist
0C  // 13 x51y102 CPE[3]      00_C300_00_0000_0000_0000 difference
00  // 14 x51y102 CPE[4]
00  // 15 x51y102 CPE[5]
80  // 16 x51y102 CPE[6]
00  // 17 x51y102 CPE[7]
3D  // 18 x51y102 CPE[8]
00  // 19 x51y102 CPE[9]
00  // 20 x52y101 CPE[0]
00  // 21 x52y101 CPE[1]
00  // 22 x52y101 CPE[2]
00  // 23 x52y101 CPE[3]
00  // 24 x52y101 CPE[4]
00  // 25 x52y101 CPE[5]
00  // 26 x52y101 CPE[6]
00  // 27 x52y101 CPE[7]
00  // 28 x52y101 CPE[8]
00  // 29 x52y101 CPE[9]
FF  // 30 x52y102 CPE[0]  _a1524  C_AND////    
CA  // 31 x52y102 CPE[1]  80'h00_0018_00_0000_0C88_CAFF modified with path inversions
88  // 32 x52y102 CPE[2]  80'h00_0018_00_0000_0C88_C5FF from netlist
0C  // 33 x52y102 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x52y102 CPE[4]
00  // 35 x52y102 CPE[5]
00  // 36 x52y102 CPE[6]
18  // 37 x52y102 CPE[7]
F5 // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x21y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A0C5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
34 // y_sel: 103
D1 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A0CD
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
50  //  0 x21y103 CPE[0]  net1 = net2: _a666  C_ADDF2///ADDF2/
50  //  1 x21y103 CPE[1]  80'h00_0078_00_0020_0C66_5050 modified with path inversions
66  //  2 x21y103 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  //  3 x21y103 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  //  4 x21y103 CPE[4]
00  //  5 x21y103 CPE[5]
00  //  6 x21y103 CPE[6]
78  //  7 x21y103 CPE[7]
00  //  8 x21y103 CPE[8]
00  //  9 x21y103 CPE[9]
A0  // 10 x21y104 CPE[0]  net1 = net2: _a668  C_ADDF2///ADDF2/
A0  // 11 x21y104 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  // 12 x21y104 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 13 x21y104 CPE[3]
20  // 14 x21y104 CPE[4]
00  // 15 x21y104 CPE[5]
00  // 16 x21y104 CPE[6]
78  // 17 x21y104 CPE[7]
00  // 18 x21y104 CPE[8]
00  // 19 x21y104 CPE[9]
F4  // 20 x22y103 CPE[0]  net1 = net2: _a509  C_AND/D//AND/D
F8  // 21 x22y103 CPE[1]  80'h00_FD00_80_0000_0C88_F8F4 modified with path inversions
88  // 22 x22y103 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 23 x22y103 CPE[3]      00_0300_00_0000_0000_000C difference
00  // 24 x22y103 CPE[4]
00  // 25 x22y103 CPE[5]
80  // 26 x22y103 CPE[6]
00  // 27 x22y103 CPE[7]
FD  // 28 x22y103 CPE[8]
00  // 29 x22y103 CPE[9]
00  // 30 x22y104 CPE[0]
00  // 31 x22y104 CPE[1]
00  // 32 x22y104 CPE[2]
00  // 33 x22y104 CPE[3]
00  // 34 x22y104 CPE[4]
00  // 35 x22y104 CPE[5]
00  // 36 x22y104 CPE[6]
00  // 37 x22y104 CPE[7]
00  // 38 x22y104 CPE[8]
00  // 39 x22y104 CPE[9]
00  // 40 x21y103 INMUX plane 2,1
05  // 41 x21y103 INMUX plane 4,3
01  // 42 x21y103 INMUX plane 6,5
05  // 43 x21y103 INMUX plane 8,7
01  // 44 x21y103 INMUX plane 10,9
00  // 45 x21y103 INMUX plane 12,11
00  // 46 x21y104 INMUX plane 2,1
02  // 47 x21y104 INMUX plane 4,3
00  // 48 x21y104 INMUX plane 6,5
02  // 49 x21y104 INMUX plane 8,7
00  // 50 x21y104 INMUX plane 10,9
00  // 51 x21y104 INMUX plane 12,11
06  // 52 x22y103 INMUX plane 2,1
10  // 53 x22y103 INMUX plane 4,3
C0  // 54 x22y103 INMUX plane 6,5
C0  // 55 x22y103 INMUX plane 8,7
C0  // 56 x22y103 INMUX plane 10,9
D0  // 57 x22y103 INMUX plane 12,11
00  // 58 x22y104 INMUX plane 2,1
02  // 59 x22y104 INMUX plane 4,3
C0  // 60 x22y104 INMUX plane 6,5
C2  // 61 x22y104 INMUX plane 8,7
C0  // 62 x22y104 INMUX plane 10,9
C0  // 63 x22y104 INMUX plane 12,11
41  // 64 x22y104 SB_BIG plane 1
12  // 65 x22y104 SB_BIG plane 1
00  // 66 x22y104 SB_DRIVE plane 2,1
48  // 67 x22y104 SB_BIG plane 2
12  // 68 x22y104 SB_BIG plane 2
48  // 69 x22y104 SB_BIG plane 3
10  // 70 x22y104 SB_BIG plane 3
00  // 71 x22y104 SB_DRIVE plane 4,3
02  // 72 x22y104 SB_BIG plane 4
14  // 73 x22y104 SB_BIG plane 4
41  // 74 x22y104 SB_BIG plane 5
12  // 75 x22y104 SB_BIG plane 5
00  // 76 x22y104 SB_DRIVE plane 6,5
48  // 77 x22y104 SB_BIG plane 6
12  // 78 x22y104 SB_BIG plane 6
48  // 79 x22y104 SB_BIG plane 7
10  // 80 x22y104 SB_BIG plane 7
00  // 81 x22y104 SB_DRIVE plane 8,7
00  // 82 x22y104 SB_BIG plane 8
00  // 83 x22y104 SB_BIG plane 8
39  // 84 x22y104 SB_BIG plane 9
00  // 85 x22y104 SB_BIG plane 9
00  // 86 x22y104 SB_DRIVE plane 10,9
00  // 87 x22y104 SB_BIG plane 10
00  // 88 x22y104 SB_BIG plane 10
00  // 89 x22y104 SB_BIG plane 11
00  // 90 x22y104 SB_BIG plane 11
00  // 91 x22y104 SB_DRIVE plane 12,11
00  // 92 x22y104 SB_BIG plane 12
00  // 93 x22y104 SB_BIG plane 12
A8  // 94 x21y103 SB_SML plane 1
12  // 95 x21y103 SB_SML plane 2,1
2A  // 96 x21y103 SB_SML plane 2
A8  // 97 x21y103 SB_SML plane 3
02  // 98 x21y103 SB_SML plane 4,3
00  // 99 x21y103 SB_SML plane 4
B1  // 100 x21y103 SB_SML plane 5
12  // 101 x21y103 SB_SML plane 6,5
2A  // 102 x21y103 SB_SML plane 6
A8  // 103 x21y103 SB_SML plane 7
02  // 104 x21y103 SB_SML plane 8,7
00  // 105 x21y103 SB_SML plane 8
11  // 106 x21y103 SB_SML plane 9
0A // -- CRC low byte
A9 // -- CRC high byte


// Config Latches on x23y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A13E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
34 // y_sel: 103
D9 // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A146
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x23y103 CPE[0]
00  //  1 x23y103 CPE[1]
00  //  2 x23y103 CPE[2]
00  //  3 x23y103 CPE[3]
00  //  4 x23y103 CPE[4]
00  //  5 x23y103 CPE[5]
00  //  6 x23y103 CPE[6]
00  //  7 x23y103 CPE[7]
00  //  8 x23y103 CPE[8]
00  //  9 x23y103 CPE[9]
03  // 10 x23y104 CPE[0]  _a255  C_MX2b////    
00  // 11 x23y104 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 12 x23y104 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  // 13 x23y104 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x23y104 CPE[4]
00  // 15 x23y104 CPE[5]
00  // 16 x23y104 CPE[6]
18  // 17 x23y104 CPE[7]
00  // 18 x23y104 CPE[8]
00  // 19 x23y104 CPE[9]
F4  // 20 x24y103 CPE[0]  net1 = net2: _a525  C_AND/D//AND/D
F1  // 21 x24y103 CPE[1]  80'h00_FD00_80_0000_0C88_F1F4 modified with path inversions
88  // 22 x24y103 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 23 x24y103 CPE[3]      00_0300_00_0000_0000_090C difference
00  // 24 x24y103 CPE[4]
00  // 25 x24y103 CPE[5]
80  // 26 x24y103 CPE[6]
00  // 27 x24y103 CPE[7]
FD  // 28 x24y103 CPE[8]
00  // 29 x24y103 CPE[9]
CA  // 30 x24y104 CPE[0]  net1 = net2: _a523  C_AND/D//AND/D
F4  // 31 x24y104 CPE[1]  80'h00_FD00_80_0000_0C88_F4CA modified with path inversions
88  // 32 x24y104 CPE[2]  80'h00_FE00_80_0000_0C88_F83A from netlist
0C  // 33 x24y104 CPE[3]      00_0300_00_0000_0000_0CF0 difference
00  // 34 x24y104 CPE[4]
00  // 35 x24y104 CPE[5]
80  // 36 x24y104 CPE[6]
00  // 37 x24y104 CPE[7]
FD  // 38 x24y104 CPE[8]
00  // 39 x24y104 CPE[9]
08  // 40 x23y103 INMUX plane 2,1
20  // 41 x23y103 INMUX plane 4,3
0C  // 42 x23y103 INMUX plane 6,5
00  // 43 x23y103 INMUX plane 8,7
02  // 44 x23y103 INMUX plane 10,9
00  // 45 x23y103 INMUX plane 12,11
11  // 46 x23y104 INMUX plane 2,1
00  // 47 x23y104 INMUX plane 4,3
12  // 48 x23y104 INMUX plane 6,5
00  // 49 x23y104 INMUX plane 8,7
01  // 50 x23y104 INMUX plane 10,9
00  // 51 x23y104 INMUX plane 12,11
03  // 52 x24y103 INMUX plane 2,1
00  // 53 x24y103 INMUX plane 4,3
33  // 54 x24y103 INMUX plane 6,5
40  // 55 x24y103 INMUX plane 8,7
28  // 56 x24y103 INMUX plane 10,9
C2  // 57 x24y103 INMUX plane 12,11
06  // 58 x24y104 INMUX plane 2,1
20  // 59 x24y104 INMUX plane 4,3
24  // 60 x24y104 INMUX plane 6,5
00  // 61 x24y104 INMUX plane 8,7
18  // 62 x24y104 INMUX plane 10,9
10  // 63 x24y104 INMUX plane 12,11
00  // 64 x23y103 SB_BIG plane 1
00  // 65 x23y103 SB_BIG plane 1
00  // 66 x23y103 SB_DRIVE plane 2,1
69  // 67 x23y103 SB_BIG plane 2
12  // 68 x23y103 SB_BIG plane 2
48  // 69 x23y103 SB_BIG plane 3
12  // 70 x23y103 SB_BIG plane 3
00  // 71 x23y103 SB_DRIVE plane 4,3
48  // 72 x23y103 SB_BIG plane 4
10  // 73 x23y103 SB_BIG plane 4
00  // 74 x23y103 SB_BIG plane 5
00  // 75 x23y103 SB_BIG plane 5
00  // 76 x23y103 SB_DRIVE plane 6,5
48  // 77 x23y103 SB_BIG plane 6
12  // 78 x23y103 SB_BIG plane 6
48  // 79 x23y103 SB_BIG plane 7
12  // 80 x23y103 SB_BIG plane 7
00  // 81 x23y103 SB_DRIVE plane 8,7
48  // 82 x23y103 SB_BIG plane 8
12  // 83 x23y103 SB_BIG plane 8
19  // 84 x23y103 SB_BIG plane 9
00  // 85 x23y103 SB_BIG plane 9
00  // 86 x23y103 SB_DRIVE plane 10,9
01  // 87 x23y103 SB_BIG plane 10
00  // 88 x23y103 SB_BIG plane 10
00  // 89 x23y103 SB_BIG plane 11
00  // 90 x23y103 SB_BIG plane 11
00  // 91 x23y103 SB_DRIVE plane 12,11
00  // 92 x23y103 SB_BIG plane 12
00  // 93 x23y103 SB_BIG plane 12
10  // 94 x24y104 SB_SML plane 1
82  // 95 x24y104 SB_SML plane 2,1
32  // 96 x24y104 SB_SML plane 2
28  // 97 x24y104 SB_SML plane 3
82  // 98 x24y104 SB_SML plane 4,3
22  // 99 x24y104 SB_SML plane 4
10  // 100 x24y104 SB_SML plane 5
83  // 101 x24y104 SB_SML plane 6,5
3A  // 102 x24y104 SB_SML plane 6
68  // 103 x24y104 SB_SML plane 7
82  // 104 x24y104 SB_SML plane 8,7
2A  // 105 x24y104 SB_SML plane 8
6D // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x25y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A1B6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
34 // y_sel: 103
01 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A1BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
22  //  0 x25y103 CPE[0]  _a257  C_AND////    
C5  //  1 x25y103 CPE[1]  80'h00_0018_00_0000_0888_C522 modified with path inversions
88  //  2 x25y103 CPE[2]  80'h00_0018_00_0000_0888_3584 from netlist
08  //  3 x25y103 CPE[3]      00_0000_00_0000_0000_F0A6 difference
00  //  4 x25y103 CPE[4]
00  //  5 x25y103 CPE[5]
00  //  6 x25y103 CPE[6]
18  //  7 x25y103 CPE[7]
00  //  8 x25y103 CPE[8]
00  //  9 x25y103 CPE[9]
C5  // 10 x25y104 CPE[0]  _a1158  C_MX4b////    
00  // 11 x25y104 CPE[1]  80'h00_0018_00_0040_0AF4_00C5 modified with path inversions
F4  // 12 x25y104 CPE[2]  80'h00_0018_00_0040_0AF0_00CA from netlist
0A  // 13 x25y104 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 14 x25y104 CPE[4]
00  // 15 x25y104 CPE[5]
00  // 16 x25y104 CPE[6]
18  // 17 x25y104 CPE[7]
00  // 18 x25y104 CPE[8]
00  // 19 x25y104 CPE[9]
03  // 20 x26y103 CPE[0]  _a348  C_MX2b////    
00  // 21 x26y103 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 22 x26y103 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  // 23 x26y103 CPE[3]      00_0000_00_0000_0001_000F difference
40  // 24 x26y103 CPE[4]
00  // 25 x26y103 CPE[5]
00  // 26 x26y103 CPE[6]
18  // 27 x26y103 CPE[7]
00  // 28 x26y103 CPE[8]
00  // 29 x26y103 CPE[9]
53  // 30 x26y104 CPE[0]  _a349  C_AND////    _a558  C_///AND/
5C  // 31 x26y104 CPE[1]  80'h00_0078_00_0000_0C88_5C53 modified with path inversions
88  // 32 x26y104 CPE[2]  80'h00_0078_00_0000_0C88_5CAC from netlist
0C  // 33 x26y104 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x26y104 CPE[4]
00  // 35 x26y104 CPE[5]
00  // 36 x26y104 CPE[6]
78  // 37 x26y104 CPE[7]
00  // 38 x26y104 CPE[8]
00  // 39 x26y104 CPE[9]
3F  // 40 x25y103 INMUX plane 2,1
24  // 41 x25y103 INMUX plane 4,3
03  // 42 x25y103 INMUX plane 6,5
38  // 43 x25y103 INMUX plane 8,7
2D  // 44 x25y103 INMUX plane 10,9
28  // 45 x25y103 INMUX plane 12,11
02  // 46 x25y104 INMUX plane 2,1
28  // 47 x25y104 INMUX plane 4,3
2D  // 48 x25y104 INMUX plane 6,5
17  // 49 x25y104 INMUX plane 8,7
08  // 50 x25y104 INMUX plane 10,9
04  // 51 x25y104 INMUX plane 12,11
0D  // 52 x26y103 INMUX plane 2,1
20  // 53 x26y103 INMUX plane 4,3
38  // 54 x26y103 INMUX plane 6,5
40  // 55 x26y103 INMUX plane 8,7
AC  // 56 x26y103 INMUX plane 10,9
C8  // 57 x26y103 INMUX plane 12,11
2B  // 58 x26y104 INMUX plane 2,1
19  // 59 x26y104 INMUX plane 4,3
19  // 60 x26y104 INMUX plane 6,5
07  // 61 x26y104 INMUX plane 8,7
09  // 62 x26y104 INMUX plane 10,9
2D  // 63 x26y104 INMUX plane 12,11
41  // 64 x26y104 SB_BIG plane 1
16  // 65 x26y104 SB_BIG plane 1
00  // 66 x26y104 SB_DRIVE plane 2,1
D1  // 67 x26y104 SB_BIG plane 2
22  // 68 x26y104 SB_BIG plane 2
48  // 69 x26y104 SB_BIG plane 3
12  // 70 x26y104 SB_BIG plane 3
00  // 71 x26y104 SB_DRIVE plane 4,3
48  // 72 x26y104 SB_BIG plane 4
12  // 73 x26y104 SB_BIG plane 4
E1  // 74 x26y104 SB_BIG plane 5
22  // 75 x26y104 SB_BIG plane 5
00  // 76 x26y104 SB_DRIVE plane 6,5
48  // 77 x26y104 SB_BIG plane 6
12  // 78 x26y104 SB_BIG plane 6
48  // 79 x26y104 SB_BIG plane 7
12  // 80 x26y104 SB_BIG plane 7
00  // 81 x26y104 SB_DRIVE plane 8,7
48  // 82 x26y104 SB_BIG plane 8
06  // 83 x26y104 SB_BIG plane 8
48  // 84 x26y104 SB_BIG plane 9
12  // 85 x26y104 SB_BIG plane 9
00  // 86 x26y104 SB_DRIVE plane 10,9
48  // 87 x26y104 SB_BIG plane 10
12  // 88 x26y104 SB_BIG plane 10
48  // 89 x26y104 SB_BIG plane 11
12  // 90 x26y104 SB_BIG plane 11
00  // 91 x26y104 SB_DRIVE plane 12,11
93  // 92 x26y104 SB_BIG plane 12
22  // 93 x26y104 SB_BIG plane 12
A8  // 94 x25y103 SB_SML plane 1
82  // 95 x25y103 SB_SML plane 2,1
2A  // 96 x25y103 SB_SML plane 2
A8  // 97 x25y103 SB_SML plane 3
82  // 98 x25y103 SB_SML plane 4,3
2A  // 99 x25y103 SB_SML plane 4
E9  // 100 x25y103 SB_SML plane 5
87  // 101 x25y103 SB_SML plane 6,5
2A  // 102 x25y103 SB_SML plane 6
E8  // 103 x25y103 SB_SML plane 7
82  // 104 x25y103 SB_SML plane 8,7
2A  // 105 x25y103 SB_SML plane 8
A8  // 106 x25y103 SB_SML plane 9
22  // 107 x25y103 SB_SML plane 10,9
0F  // 108 x25y103 SB_SML plane 10
A8  // 109 x25y103 SB_SML plane 11
11  // 110 x25y103 SB_SML plane 12,11
2A  // 111 x25y103 SB_SML plane 12
B1 // -- CRC low byte
C3 // -- CRC high byte


// Config Latches on x27y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A234     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
34 // y_sel: 103
69 // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A23C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
03  //  0 x27y103 CPE[0]  _a249  C_MX2b////    
00  //  1 x27y103 CPE[1]  80'h00_0018_00_0040_0A33_0003 modified with path inversions
33  //  2 x27y103 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  //  3 x27y103 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x27y103 CPE[4]
00  //  5 x27y103 CPE[5]
00  //  6 x27y103 CPE[6]
18  //  7 x27y103 CPE[7]
00  //  8 x27y103 CPE[8]
00  //  9 x27y103 CPE[9]
3A  // 10 x27y104 CPE[0]  _a1154  C_MX4b////    
00  // 11 x27y104 CPE[1]  80'h00_0018_00_0040_0ABB_003A modified with path inversions
BB  // 12 x27y104 CPE[2]  80'h00_0018_00_0040_0AB0_0035 from netlist
0A  // 13 x27y104 CPE[3]      00_0000_00_0000_000B_000F difference
40  // 14 x27y104 CPE[4]
00  // 15 x27y104 CPE[5]
00  // 16 x27y104 CPE[6]
18  // 17 x27y104 CPE[7]
00  // 18 x27y104 CPE[8]
00  // 19 x27y104 CPE[9]
FC  // 20 x28y103 CPE[0]  _a360  C_MX2b////    
00  // 21 x28y103 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  // 22 x28y103 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x28y103 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x28y103 CPE[4]
00  // 25 x28y103 CPE[5]
00  // 26 x28y103 CPE[6]
18  // 27 x28y103 CPE[7]
00  // 28 x28y103 CPE[8]
00  // 29 x28y103 CPE[9]
F5  // 30 x28y104 CPE[0]  _a1353  C_MX2b////    
00  // 31 x28y104 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  // 32 x28y104 CPE[2]  80'h00_0018_00_0040_0AC8_00FA from netlist
0A  // 33 x28y104 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 34 x28y104 CPE[4]
00  // 35 x28y104 CPE[5]
00  // 36 x28y104 CPE[6]
18  // 37 x28y104 CPE[7]
00  // 38 x28y104 CPE[8]
00  // 39 x28y104 CPE[9]
2A  // 40 x27y103 INMUX plane 2,1
00  // 41 x27y103 INMUX plane 4,3
2D  // 42 x27y103 INMUX plane 6,5
00  // 43 x27y103 INMUX plane 8,7
00  // 44 x27y103 INMUX plane 10,9
08  // 45 x27y103 INMUX plane 12,11
02  // 46 x27y104 INMUX plane 2,1
20  // 47 x27y104 INMUX plane 4,3
2F  // 48 x27y104 INMUX plane 6,5
28  // 49 x27y104 INMUX plane 8,7
0C  // 50 x27y104 INMUX plane 10,9
00  // 51 x27y104 INMUX plane 12,11
21  // 52 x28y103 INMUX plane 2,1
00  // 53 x28y103 INMUX plane 4,3
05  // 54 x28y103 INMUX plane 6,5
2A  // 55 x28y103 INMUX plane 8,7
80  // 56 x28y103 INMUX plane 10,9
05  // 57 x28y103 INMUX plane 12,11
1C  // 58 x28y104 INMUX plane 2,1
00  // 59 x28y104 INMUX plane 4,3
2D  // 60 x28y104 INMUX plane 6,5
2D  // 61 x28y104 INMUX plane 8,7
00  // 62 x28y104 INMUX plane 10,9
03  // 63 x28y104 INMUX plane 12,11
94  // 64 x27y103 SB_BIG plane 1
16  // 65 x27y103 SB_BIG plane 1
00  // 66 x27y103 SB_DRIVE plane 2,1
48  // 67 x27y103 SB_BIG plane 2
12  // 68 x27y103 SB_BIG plane 2
11  // 69 x27y103 SB_BIG plane 3
2B  // 70 x27y103 SB_BIG plane 3
00  // 71 x27y103 SB_DRIVE plane 4,3
48  // 72 x27y103 SB_BIG plane 4
12  // 73 x27y103 SB_BIG plane 4
09  // 74 x27y103 SB_BIG plane 5
05  // 75 x27y103 SB_BIG plane 5
00  // 76 x27y103 SB_DRIVE plane 6,5
92  // 77 x27y103 SB_BIG plane 6
16  // 78 x27y103 SB_BIG plane 6
48  // 79 x27y103 SB_BIG plane 7
12  // 80 x27y103 SB_BIG plane 7
00  // 81 x27y103 SB_DRIVE plane 8,7
48  // 82 x27y103 SB_BIG plane 8
12  // 83 x27y103 SB_BIG plane 8
48  // 84 x27y103 SB_BIG plane 9
12  // 85 x27y103 SB_BIG plane 9
00  // 86 x27y103 SB_DRIVE plane 10,9
88  // 87 x27y103 SB_BIG plane 10
12  // 88 x27y103 SB_BIG plane 10
48  // 89 x27y103 SB_BIG plane 11
02  // 90 x27y103 SB_BIG plane 11
00  // 91 x27y103 SB_DRIVE plane 12,11
51  // 92 x27y103 SB_BIG plane 12
12  // 93 x27y103 SB_BIG plane 12
62  // 94 x28y104 SB_SML plane 1
85  // 95 x28y104 SB_SML plane 2,1
2A  // 96 x28y104 SB_SML plane 2
4E  // 97 x28y104 SB_SML plane 3
85  // 98 x28y104 SB_SML plane 4,3
2A  // 99 x28y104 SB_SML plane 4
A8  // 100 x28y104 SB_SML plane 5
82  // 101 x28y104 SB_SML plane 6,5
22  // 102 x28y104 SB_SML plane 6
53  // 103 x28y104 SB_SML plane 7
15  // 104 x28y104 SB_SML plane 8,7
2A  // 105 x28y104 SB_SML plane 8
54  // 106 x28y104 SB_SML plane 9
83  // 107 x28y104 SB_SML plane 10,9
4A  // 108 x28y104 SB_SML plane 10
A8  // 109 x28y104 SB_SML plane 11
42  // 110 x28y104 SB_SML plane 12,11
35  // 111 x28y104 SB_SML plane 12
EF // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x29y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A2B2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
34 // y_sel: 103
B1 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A2BA
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
03  //  0 x29y103 CPE[0]  _a22  C_MX2b////    
00  //  1 x29y103 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  //  2 x29y103 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  //  3 x29y103 CPE[3]      00_0000_00_0000_0001_0000 difference
40  //  4 x29y103 CPE[4]
00  //  5 x29y103 CPE[5]
00  //  6 x29y103 CPE[6]
18  //  7 x29y103 CPE[7]
00  //  8 x29y103 CPE[8]
00  //  9 x29y103 CPE[9]
00  // 10 x29y104 CPE[0]  _a371  C_MX4a/D///    
5C  // 11 x29y104 CPE[1]  80'h00_FE00_00_0040_0C03_5C00 modified with path inversions
03  // 12 x29y104 CPE[2]  80'h00_FE00_00_0040_0C03_5C00 from netlist
0C  // 13 x29y104 CPE[3]
40  // 14 x29y104 CPE[4]
00  // 15 x29y104 CPE[5]
00  // 16 x29y104 CPE[6]
00  // 17 x29y104 CPE[7]
FE  // 18 x29y104 CPE[8]
00  // 19 x29y104 CPE[9]
00  // 20 x30y103 CPE[0]
00  // 21 x30y103 CPE[1]
00  // 22 x30y103 CPE[2]
00  // 23 x30y103 CPE[3]
00  // 24 x30y103 CPE[4]
00  // 25 x30y103 CPE[5]
00  // 26 x30y103 CPE[6]
00  // 27 x30y103 CPE[7]
00  // 28 x30y103 CPE[8]
00  // 29 x30y103 CPE[9]
FF  // 30 x30y104 CPE[0]  _a1609  C_////Bridge
FF  // 31 x30y104 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 32 x30y104 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 33 x30y104 CPE[3]
00  // 34 x30y104 CPE[4]
00  // 35 x30y104 CPE[5]
00  // 36 x30y104 CPE[6]
A4  // 37 x30y104 CPE[7]
00  // 38 x30y104 CPE[8]
00  // 39 x30y104 CPE[9]
3D  // 40 x29y103 INMUX plane 2,1
00  // 41 x29y103 INMUX plane 4,3
2E  // 42 x29y103 INMUX plane 6,5
00  // 43 x29y103 INMUX plane 8,7
20  // 44 x29y103 INMUX plane 10,9
10  // 45 x29y103 INMUX plane 12,11
3C  // 46 x29y104 INMUX plane 2,1
0A  // 47 x29y104 INMUX plane 4,3
2B  // 48 x29y104 INMUX plane 6,5
09  // 49 x29y104 INMUX plane 8,7
0B  // 50 x29y104 INMUX plane 10,9
02  // 51 x29y104 INMUX plane 12,11
03  // 52 x30y103 INMUX plane 2,1
2D  // 53 x30y103 INMUX plane 4,3
00  // 54 x30y103 INMUX plane 6,5
40  // 55 x30y103 INMUX plane 8,7
00  // 56 x30y103 INMUX plane 10,9
C8  // 57 x30y103 INMUX plane 12,11
03  // 58 x30y104 INMUX plane 2,1
02  // 59 x30y104 INMUX plane 4,3
17  // 60 x30y104 INMUX plane 6,5
88  // 61 x30y104 INMUX plane 8,7
05  // 62 x30y104 INMUX plane 10,9
80  // 63 x30y104 INMUX plane 12,11
83  // 64 x30y104 SB_BIG plane 1
20  // 65 x30y104 SB_BIG plane 1
04  // 66 x30y104 SB_DRIVE plane 2,1
48  // 67 x30y104 SB_BIG plane 2
12  // 68 x30y104 SB_BIG plane 2
00  // 69 x30y104 SB_BIG plane 3
30  // 70 x30y104 SB_BIG plane 3
00  // 71 x30y104 SB_DRIVE plane 4,3
48  // 72 x30y104 SB_BIG plane 4
12  // 73 x30y104 SB_BIG plane 4
48  // 74 x30y104 SB_BIG plane 5
12  // 75 x30y104 SB_BIG plane 5
00  // 76 x30y104 SB_DRIVE plane 6,5
C4  // 77 x30y104 SB_BIG plane 6
16  // 78 x30y104 SB_BIG plane 6
04  // 79 x30y104 SB_BIG plane 7
10  // 80 x30y104 SB_BIG plane 7
00  // 81 x30y104 SB_DRIVE plane 8,7
51  // 82 x30y104 SB_BIG plane 8
14  // 83 x30y104 SB_BIG plane 8
00  // 84 x30y104 SB_BIG plane 9
00  // 85 x30y104 SB_BIG plane 9
00  // 86 x30y104 SB_DRIVE plane 10,9
00  // 87 x30y104 SB_BIG plane 10
00  // 88 x30y104 SB_BIG plane 10
04  // 89 x30y104 SB_BIG plane 11
16  // 90 x30y104 SB_BIG plane 11
00  // 91 x30y104 SB_DRIVE plane 12,11
00  // 92 x30y104 SB_BIG plane 12
00  // 93 x30y104 SB_BIG plane 12
A8  // 94 x29y103 SB_SML plane 1
E3  // 95 x29y103 SB_SML plane 2,1
74  // 96 x29y103 SB_SML plane 2
A2  // 97 x29y103 SB_SML plane 3
81  // 98 x29y103 SB_SML plane 4,3
2C  // 99 x29y103 SB_SML plane 4
B1  // 100 x29y103 SB_SML plane 5
82  // 101 x29y103 SB_SML plane 6,5
2E  // 102 x29y103 SB_SML plane 6
60  // 103 x29y103 SB_SML plane 7
81  // 104 x29y103 SB_SML plane 8,7
2E  // 105 x29y103 SB_SML plane 8
00  // 106 x29y103 SB_SML plane 9
00  // 107 x29y103 SB_SML plane 10,9
00  // 108 x29y103 SB_SML plane 10
E1  // 109 x29y103 SB_SML plane 11
10  // 110 x29y103 SB_SML plane 12,11
82 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x31y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A32F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
34 // y_sel: 103
E8 // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A337
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x31y103 CPE[0]  _a1614  C_////Bridge
FF  //  1 x31y103 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y103 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x31y103 CPE[3]
00  //  4 x31y103 CPE[4]
00  //  5 x31y103 CPE[5]
00  //  6 x31y103 CPE[6]
A2  //  7 x31y103 CPE[7]
00  //  8 x31y103 CPE[8]
00  //  9 x31y103 CPE[9]
3A  // 10 x31y104 CPE[0]  _a350  C_///AND/
FF  // 11 x31y104 CPE[1]  80'h00_0060_00_0000_0C08_FF3A modified with path inversions
08  // 12 x31y104 CPE[2]  80'h00_0060_00_0000_0C08_FFCA from netlist
0C  // 13 x31y104 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x31y104 CPE[4]
00  // 15 x31y104 CPE[5]
00  // 16 x31y104 CPE[6]
60  // 17 x31y104 CPE[7]
00  // 18 x31y104 CPE[8]
00  // 19 x31y104 CPE[9]
C5  // 20 x32y103 CPE[0]  _a1162  C_MX4b////    
00  // 21 x32y103 CPE[1]  80'h00_0018_00_0040_0AE2_00C5 modified with path inversions
E2  // 22 x32y103 CPE[2]  80'h00_0018_00_0040_0AE0_00C5 from netlist
0A  // 23 x32y103 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x32y103 CPE[4]
00  // 25 x32y103 CPE[5]
00  // 26 x32y103 CPE[6]
18  // 27 x32y103 CPE[7]
00  // 28 x32y103 CPE[8]
00  // 29 x32y103 CPE[9]
FF  // 30 x32y104 CPE[0]  _a560  C_AND////    _a1640  C_////Bridge
A5  // 31 x32y104 CPE[1]  80'h00_00BD_00_0000_0C88_A5FF modified with path inversions
88  // 32 x32y104 CPE[2]  80'h00_00BD_00_0000_0C88_AAFF from netlist
0C  // 33 x32y104 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x32y104 CPE[4]
00  // 35 x32y104 CPE[5]
00  // 36 x32y104 CPE[6]
BD  // 37 x32y104 CPE[7]
00  // 38 x32y104 CPE[8]
00  // 39 x32y104 CPE[9]
0C  // 40 x31y103 INMUX plane 2,1
04  // 41 x31y103 INMUX plane 4,3
1A  // 42 x31y103 INMUX plane 6,5
00  // 43 x31y103 INMUX plane 8,7
00  // 44 x31y103 INMUX plane 10,9
08  // 45 x31y103 INMUX plane 12,11
06  // 46 x31y104 INMUX plane 2,1
29  // 47 x31y104 INMUX plane 4,3
0C  // 48 x31y104 INMUX plane 6,5
01  // 49 x31y104 INMUX plane 8,7
00  // 50 x31y104 INMUX plane 10,9
00  // 51 x31y104 INMUX plane 12,11
05  // 52 x32y103 INMUX plane 2,1
23  // 53 x32y103 INMUX plane 4,3
B9  // 54 x32y103 INMUX plane 6,5
3F  // 55 x32y103 INMUX plane 8,7
98  // 56 x32y103 INMUX plane 10,9
2C  // 57 x32y103 INMUX plane 12,11
04  // 58 x32y104 INMUX plane 2,1
19  // 59 x32y104 INMUX plane 4,3
86  // 60 x32y104 INMUX plane 6,5
1E  // 61 x32y104 INMUX plane 8,7
80  // 62 x32y104 INMUX plane 10,9
00  // 63 x32y104 INMUX plane 12,11
08  // 64 x31y103 SB_BIG plane 1
12  // 65 x31y103 SB_BIG plane 1
00  // 66 x31y103 SB_DRIVE plane 2,1
48  // 67 x31y103 SB_BIG plane 2
12  // 68 x31y103 SB_BIG plane 2
CB  // 69 x31y103 SB_BIG plane 3
58  // 70 x31y103 SB_BIG plane 3
01  // 71 x31y103 SB_DRIVE plane 4,3
48  // 72 x31y103 SB_BIG plane 4
12  // 73 x31y103 SB_BIG plane 4
59  // 74 x31y103 SB_BIG plane 5
12  // 75 x31y103 SB_BIG plane 5
10  // 76 x31y103 SB_DRIVE plane 6,5
8B  // 77 x31y103 SB_BIG plane 6
50  // 78 x31y103 SB_BIG plane 6
C8  // 79 x31y103 SB_BIG plane 7
10  // 80 x31y103 SB_BIG plane 7
08  // 81 x31y103 SB_DRIVE plane 8,7
48  // 82 x31y103 SB_BIG plane 8
12  // 83 x31y103 SB_BIG plane 8
52  // 84 x31y103 SB_BIG plane 9
26  // 85 x31y103 SB_BIG plane 9
00  // 86 x31y103 SB_DRIVE plane 10,9
48  // 87 x31y103 SB_BIG plane 10
12  // 88 x31y103 SB_BIG plane 10
48  // 89 x31y103 SB_BIG plane 11
12  // 90 x31y103 SB_BIG plane 11
08  // 91 x31y103 SB_DRIVE plane 12,11
50  // 92 x31y103 SB_BIG plane 12
24  // 93 x31y103 SB_BIG plane 12
B1  // 94 x32y104 SB_SML plane 1
82  // 95 x32y104 SB_SML plane 2,1
2A  // 96 x32y104 SB_SML plane 2
B9  // 97 x32y104 SB_SML plane 3
82  // 98 x32y104 SB_SML plane 4,3
68  // 99 x32y104 SB_SML plane 4
A8  // 100 x32y104 SB_SML plane 5
02  // 101 x32y104 SB_SML plane 6,5
49  // 102 x32y104 SB_SML plane 6
4C  // 103 x32y104 SB_SML plane 7
41  // 104 x32y104 SB_SML plane 8,7
24  // 105 x32y104 SB_SML plane 8
A8  // 106 x32y104 SB_SML plane 9
42  // 107 x32y104 SB_SML plane 10,9
25  // 108 x32y104 SB_SML plane 10
CC  // 109 x32y104 SB_SML plane 11
81  // 110 x32y104 SB_SML plane 12,11
2A  // 111 x32y104 SB_SML plane 12
CE // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x33y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A3AD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
34 // y_sel: 103
30 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A3B5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AC  //  0 x33y103 CPE[0]  _a1167  C_MX4b////    
00  //  1 x33y103 CPE[1]  80'h00_0018_00_0040_0AA2_00AC modified with path inversions
A2  //  2 x33y103 CPE[2]  80'h00_0018_00_0040_0AA0_00A3 from netlist
0A  //  3 x33y103 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x33y103 CPE[4]
00  //  5 x33y103 CPE[5]
00  //  6 x33y103 CPE[6]
18  //  7 x33y103 CPE[7]
00  //  8 x33y103 CPE[8]
00  //  9 x33y103 CPE[9]
5F  // 10 x33y104 CPE[0]  net1 = net2: _a1116  C_AND/D//AND/D
3F  // 11 x33y104 CPE[1]  80'h00_F500_80_0000_0C88_3F5F modified with path inversions
88  // 12 x33y104 CPE[2]  80'h00_FA00_80_0000_0C88_CFAF from netlist
0C  // 13 x33y104 CPE[3]      00_0F00_00_0000_0000_F0F0 difference
00  // 14 x33y104 CPE[4]
00  // 15 x33y104 CPE[5]
80  // 16 x33y104 CPE[6]
00  // 17 x33y104 CPE[7]
F5  // 18 x33y104 CPE[8]
00  // 19 x33y104 CPE[9]
2F  // 20 x34y103 CPE[0]  _a1207  C_/C_0_1///    _a346  C_///AND/
FF  // 21 x34y103 CPE[1]  80'h00_3F60_12_0800_0C08_FF2F modified with path inversions
08  // 22 x34y103 CPE[2]  80'h00_3F60_12_0800_0C08_FF8F from netlist
0C  // 23 x34y103 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x34y103 CPE[4]
08  // 25 x34y103 CPE[5]
12  // 26 x34y103 CPE[6]
60  // 27 x34y103 CPE[7]
3F  // 28 x34y103 CPE[8]
00  // 29 x34y103 CPE[9]
FA  // 30 x34y104 CPE[0]  net1 = net2: _a840  C_ADDF2/D//ADDF2/
33  // 31 x34y104 CPE[1]  80'h00_C960_00_0020_0C66_33FA modified with path inversions
66  // 32 x34y104 CPE[2]  80'h00_F660_00_0020_0C66_CCFA from netlist
0C  // 33 x34y104 CPE[3]      00_3F00_00_0000_0000_FF00 difference
20  // 34 x34y104 CPE[4]
00  // 35 x34y104 CPE[5]
00  // 36 x34y104 CPE[6]
60  // 37 x34y104 CPE[7]
C9  // 38 x34y104 CPE[8]
4E // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x35y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A3E2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
34 // y_sel: 103
58 // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A3EA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A7  //  0 x35y103 CPE[0]  _a1380  C_///OR/
FF  //  1 x35y103 CPE[1]  80'h00_0060_00_0000_0C0E_FFA7 modified with path inversions
0E  //  2 x35y103 CPE[2]  80'h00_0060_00_0000_0C0E_FF57 from netlist
0C  //  3 x35y103 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x35y103 CPE[4]
00  //  5 x35y103 CPE[5]
00  //  6 x35y103 CPE[6]
60  //  7 x35y103 CPE[7]
00  //  8 x35y103 CPE[8]
00  //  9 x35y103 CPE[9]
F5  // 10 x35y104 CPE[0]  _a1383  C_MX2b////    
00  // 11 x35y104 CPE[1]  80'h00_0018_00_0040_0AC0_00F5 modified with path inversions
C0  // 12 x35y104 CPE[2]  80'h00_0018_00_0040_0AC4_00F5 from netlist
0A  // 13 x35y104 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x35y104 CPE[4]
00  // 15 x35y104 CPE[5]
00  // 16 x35y104 CPE[6]
18  // 17 x35y104 CPE[7]
00  // 18 x35y104 CPE[8]
00  // 19 x35y104 CPE[9]
00  // 20 x36y103 CPE[0]  _a1200  C_XOR////    _a1549  C_////Bridge
AC  // 21 x36y103 CPE[1]  80'h00_00BF_00_0000_0C66_AC00 modified with path inversions
66  // 22 x36y103 CPE[2]  80'h00_00BF_00_0000_0C66_5300 from netlist
0C  // 23 x36y103 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x36y103 CPE[4]
00  // 25 x36y103 CPE[5]
00  // 26 x36y103 CPE[6]
BF  // 27 x36y103 CPE[7]
00  // 28 x36y103 CPE[8]
00  // 29 x36y103 CPE[9]
00  // 30 x36y104 CPE[0]
00  // 31 x36y104 CPE[1]
00  // 32 x36y104 CPE[2]
00  // 33 x36y104 CPE[3]
00  // 34 x36y104 CPE[4]
00  // 35 x36y104 CPE[5]
00  // 36 x36y104 CPE[6]
00  // 37 x36y104 CPE[7]
00  // 38 x36y104 CPE[8]
00  // 39 x36y104 CPE[9]
02  // 40 x35y103 INMUX plane 2,1
14  // 41 x35y103 INMUX plane 4,3
0A  // 42 x35y103 INMUX plane 6,5
00  // 43 x35y103 INMUX plane 8,7
00  // 44 x35y103 INMUX plane 10,9
00  // 45 x35y103 INMUX plane 12,11
04  // 46 x35y104 INMUX plane 2,1
00  // 47 x35y104 INMUX plane 4,3
08  // 48 x35y104 INMUX plane 6,5
2B  // 49 x35y104 INMUX plane 8,7
01  // 50 x35y104 INMUX plane 10,9
11  // 51 x35y104 INMUX plane 12,11
20  // 52 x36y103 INMUX plane 2,1
00  // 53 x36y103 INMUX plane 4,3
41  // 54 x36y103 INMUX plane 6,5
15  // 55 x36y103 INMUX plane 8,7
80  // 56 x36y103 INMUX plane 10,9
08  // 57 x36y103 INMUX plane 12,11
02  // 58 x36y104 INMUX plane 2,1
20  // 59 x36y104 INMUX plane 4,3
40  // 60 x36y104 INMUX plane 6,5
02  // 61 x36y104 INMUX plane 8,7
41  // 62 x36y104 INMUX plane 10,9
00  // 63 x36y104 INMUX plane 12,11
48  // 64 x35y103 SB_BIG plane 1
14  // 65 x35y103 SB_BIG plane 1
00  // 66 x35y103 SB_DRIVE plane 2,1
08  // 67 x35y103 SB_BIG plane 2
12  // 68 x35y103 SB_BIG plane 2
48  // 69 x35y103 SB_BIG plane 3
18  // 70 x35y103 SB_BIG plane 3
20  // 71 x35y103 SB_DRIVE plane 4,3
42  // 72 x35y103 SB_BIG plane 4
08  // 73 x35y103 SB_BIG plane 4
CE  // 74 x35y103 SB_BIG plane 5
24  // 75 x35y103 SB_BIG plane 5
00  // 76 x35y103 SB_DRIVE plane 6,5
D2  // 77 x35y103 SB_BIG plane 6
12  // 78 x35y103 SB_BIG plane 6
48  // 79 x35y103 SB_BIG plane 7
12  // 80 x35y103 SB_BIG plane 7
00  // 81 x35y103 SB_DRIVE plane 8,7
03  // 82 x35y103 SB_BIG plane 8
32  // 83 x35y103 SB_BIG plane 8
00  // 84 x35y103 SB_BIG plane 9
54  // 85 x35y103 SB_BIG plane 9
00  // 86 x35y103 SB_DRIVE plane 10,9
C1  // 87 x35y103 SB_BIG plane 10
02  // 88 x35y103 SB_BIG plane 10
00  // 89 x35y103 SB_BIG plane 11
00  // 90 x35y103 SB_BIG plane 11
00  // 91 x35y103 SB_DRIVE plane 12,11
0B  // 92 x35y103 SB_BIG plane 12
30  // 93 x35y103 SB_BIG plane 12
C3  // 94 x36y104 SB_SML plane 1
84  // 95 x36y104 SB_SML plane 2,1
2A  // 96 x36y104 SB_SML plane 2
A1  // 97 x36y104 SB_SML plane 3
02  // 98 x36y104 SB_SML plane 4,3
00  // 99 x36y104 SB_SML plane 4
A8  // 100 x36y104 SB_SML plane 5
80  // 101 x36y104 SB_SML plane 6,5
3A  // 102 x36y104 SB_SML plane 6
9A  // 103 x36y104 SB_SML plane 7
02  // 104 x36y104 SB_SML plane 8,7
00  // 105 x36y104 SB_SML plane 8
00  // 106 x36y104 SB_SML plane 9
10  // 107 x36y104 SB_SML plane 10,9
0C  // 108 x36y104 SB_SML plane 10
00  // 109 x36y104 SB_SML plane 11
00  // 110 x36y104 SB_SML plane 12,11
18  // 111 x36y104 SB_SML plane 12
18 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x37y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A460     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
34 // y_sel: 103
80 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A468
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
35  //  0 x37y103 CPE[0]  _a1199  C_AND////    _a39  C_///AND/
C5  //  1 x37y103 CPE[1]  80'h00_0078_00_0000_0C88_C535 modified with path inversions
88  //  2 x37y103 CPE[2]  80'h00_0078_00_0000_0C88_3ACA from netlist
0C  //  3 x37y103 CPE[3]      00_0000_00_0000_0000_FFFF difference
00  //  4 x37y103 CPE[4]
00  //  5 x37y103 CPE[5]
00  //  6 x37y103 CPE[6]
78  //  7 x37y103 CPE[7]
00  //  8 x37y103 CPE[8]
00  //  9 x37y103 CPE[9]
FF  // 10 x37y104 CPE[0]  _a410  C_AND/D///    
CC  // 11 x37y104 CPE[1]  80'h00_FD00_00_0000_0C88_CCFF modified with path inversions
88  // 12 x37y104 CPE[2]  80'h00_FE00_00_0000_0C88_CCFF from netlist
0C  // 13 x37y104 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x37y104 CPE[4]
00  // 15 x37y104 CPE[5]
00  // 16 x37y104 CPE[6]
00  // 17 x37y104 CPE[7]
FD  // 18 x37y104 CPE[8]
00  // 19 x37y104 CPE[9]
AA  // 20 x38y103 CPE[0]  _a1196  C_AND////    _a272  C_///AND/D
C5  // 21 x38y103 CPE[1]  80'h00_FD18_80_0000_0C88_C5AA modified with path inversions
88  // 22 x38y103 CPE[2]  80'h00_FE18_80_0000_0C88_C5AA from netlist
0C  // 23 x38y103 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x38y103 CPE[4]
00  // 25 x38y103 CPE[5]
80  // 26 x38y103 CPE[6]
18  // 27 x38y103 CPE[7]
FD  // 28 x38y103 CPE[8]
00  // 29 x38y103 CPE[9]
FF  // 30 x38y104 CPE[0]  _a695  C_/C_0_1///    
FF  // 31 x38y104 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x38y104 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 33 x38y104 CPE[3]
00  // 34 x38y104 CPE[4]
08  // 35 x38y104 CPE[5]
12  // 36 x38y104 CPE[6]
00  // 37 x38y104 CPE[7]
CF  // 38 x38y104 CPE[8]
00  // 39 x38y104 CPE[9]
01  // 40 x37y103 INMUX plane 2,1
20  // 41 x37y103 INMUX plane 4,3
14  // 42 x37y103 INMUX plane 6,5
3B  // 43 x37y103 INMUX plane 8,7
00  // 44 x37y103 INMUX plane 10,9
20  // 45 x37y103 INMUX plane 12,11
23  // 46 x37y104 INMUX plane 2,1
01  // 47 x37y104 INMUX plane 4,3
30  // 48 x37y104 INMUX plane 6,5
10  // 49 x37y104 INMUX plane 8,7
03  // 50 x37y104 INMUX plane 10,9
00  // 51 x37y104 INMUX plane 12,11
04  // 52 x38y103 INMUX plane 2,1
06  // 53 x38y103 INMUX plane 4,3
04  // 54 x38y103 INMUX plane 6,5
3C  // 55 x38y103 INMUX plane 8,7
46  // 56 x38y103 INMUX plane 10,9
03  // 57 x38y103 INMUX plane 12,11
01  // 58 x38y104 INMUX plane 2,1
01  // 59 x38y104 INMUX plane 4,3
40  // 60 x38y104 INMUX plane 6,5
04  // 61 x38y104 INMUX plane 8,7
40  // 62 x38y104 INMUX plane 10,9
00  // 63 x38y104 INMUX plane 12,11
08  // 64 x38y104 SB_BIG plane 1
10  // 65 x38y104 SB_BIG plane 1
00  // 66 x38y104 SB_DRIVE plane 2,1
8C  // 67 x38y104 SB_BIG plane 2
24  // 68 x38y104 SB_BIG plane 2
08  // 69 x38y104 SB_BIG plane 3
12  // 70 x38y104 SB_BIG plane 3
00  // 71 x38y104 SB_DRIVE plane 4,3
48  // 72 x38y104 SB_BIG plane 4
12  // 73 x38y104 SB_BIG plane 4
48  // 74 x38y104 SB_BIG plane 5
12  // 75 x38y104 SB_BIG plane 5
00  // 76 x38y104 SB_DRIVE plane 6,5
00  // 77 x38y104 SB_BIG plane 6
07  // 78 x38y104 SB_BIG plane 6
48  // 79 x38y104 SB_BIG plane 7
14  // 80 x38y104 SB_BIG plane 7
00  // 81 x38y104 SB_DRIVE plane 8,7
48  // 82 x38y104 SB_BIG plane 8
16  // 83 x38y104 SB_BIG plane 8
48  // 84 x38y104 SB_BIG plane 9
12  // 85 x38y104 SB_BIG plane 9
04  // 86 x38y104 SB_DRIVE plane 10,9
48  // 87 x38y104 SB_BIG plane 10
12  // 88 x38y104 SB_BIG plane 10
48  // 89 x38y104 SB_BIG plane 11
52  // 90 x38y104 SB_BIG plane 11
00  // 91 x38y104 SB_DRIVE plane 12,11
48  // 92 x38y104 SB_BIG plane 12
12  // 93 x38y104 SB_BIG plane 12
08  // 94 x37y103 SB_SML plane 1
80  // 95 x37y103 SB_SML plane 2,1
2A  // 96 x37y103 SB_SML plane 2
28  // 97 x37y103 SB_SML plane 3
82  // 98 x37y103 SB_SML plane 4,3
3A  // 99 x37y103 SB_SML plane 4
A8  // 100 x37y103 SB_SML plane 5
82  // 101 x37y103 SB_SML plane 6,5
2A  // 102 x37y103 SB_SML plane 6
A8  // 103 x37y103 SB_SML plane 7
82  // 104 x37y103 SB_SML plane 8,7
3A  // 105 x37y103 SB_SML plane 8
28  // 106 x37y103 SB_SML plane 9
82  // 107 x37y103 SB_SML plane 10,9
2A  // 108 x37y103 SB_SML plane 10
A8  // 109 x37y103 SB_SML plane 11
12  // 110 x37y103 SB_SML plane 12,11
2B  // 111 x37y103 SB_SML plane 12
7E // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x39y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A4DE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
34 // y_sel: 103
88 // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A4E6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
AA  //  0 x39y103 CPE[0]  net1 = net2: _a614  C_ADDF2///ADDF2/
CA  //  1 x39y103 CPE[1]  80'h00_0078_00_0020_0C66_CAAA modified with path inversions
66  //  2 x39y103 CPE[2]  80'h00_0078_00_0020_0C66_CA5A from netlist
0C  //  3 x39y103 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x39y103 CPE[4]
00  //  5 x39y103 CPE[5]
00  //  6 x39y103 CPE[6]
78  //  7 x39y103 CPE[7]
00  //  8 x39y103 CPE[8]
00  //  9 x39y103 CPE[9]
C5  // 10 x39y104 CPE[0]  net1 = net2: _a636  C_ADDF2///ADDF2/
AA  // 11 x39y104 CPE[1]  80'h00_0078_00_0020_0C66_AAC5 modified with path inversions
66  // 12 x39y104 CPE[2]  80'h00_0078_00_0020_0C66_5A3A from netlist
0C  // 13 x39y104 CPE[3]      00_0000_00_0000_0000_F0FF difference
20  // 14 x39y104 CPE[4]
00  // 15 x39y104 CPE[5]
00  // 16 x39y104 CPE[6]
78  // 17 x39y104 CPE[7]
00  // 18 x39y104 CPE[8]
00  // 19 x39y104 CPE[9]
FF  // 20 x40y103 CPE[0]  _a1702  C_////Bridge
FF  // 21 x40y103 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x40y103 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x40y103 CPE[3]
00  // 24 x40y103 CPE[4]
00  // 25 x40y103 CPE[5]
00  // 26 x40y103 CPE[6]
A1  // 27 x40y103 CPE[7]
00  // 28 x40y103 CPE[8]
00  // 29 x40y103 CPE[9]
FF  // 30 x40y104 CPE[0]  _a7  C_ORAND////    
DE  // 31 x40y104 CPE[1]  80'h00_0018_00_0000_0C88_DEFF modified with path inversions
88  // 32 x40y104 CPE[2]  80'h00_0018_00_0000_0C88_DBFF from netlist
0C  // 33 x40y104 CPE[3]      00_0000_00_0000_0000_0500 difference
00  // 34 x40y104 CPE[4]
00  // 35 x40y104 CPE[5]
00  // 36 x40y104 CPE[6]
18  // 37 x40y104 CPE[7]
00  // 38 x40y104 CPE[8]
00  // 39 x40y104 CPE[9]
01  // 40 x39y103 INMUX plane 2,1
27  // 41 x39y103 INMUX plane 4,3
03  // 42 x39y103 INMUX plane 6,5
20  // 43 x39y103 INMUX plane 8,7
00  // 44 x39y103 INMUX plane 10,9
0D  // 45 x39y103 INMUX plane 12,11
0F  // 46 x39y104 INMUX plane 2,1
38  // 47 x39y104 INMUX plane 4,3
0D  // 48 x39y104 INMUX plane 6,5
07  // 49 x39y104 INMUX plane 8,7
01  // 50 x39y104 INMUX plane 10,9
1D  // 51 x39y104 INMUX plane 12,11
3B  // 52 x40y103 INMUX plane 2,1
00  // 53 x40y103 INMUX plane 4,3
C2  // 54 x40y103 INMUX plane 6,5
80  // 55 x40y103 INMUX plane 8,7
E0  // 56 x40y103 INMUX plane 10,9
81  // 57 x40y103 INMUX plane 12,11
2D  // 58 x40y104 INMUX plane 2,1
20  // 59 x40y104 INMUX plane 4,3
F6  // 60 x40y104 INMUX plane 6,5
B5  // 61 x40y104 INMUX plane 8,7
C0  // 62 x40y104 INMUX plane 10,9
C5  // 63 x40y104 INMUX plane 12,11
08  // 64 x39y103 SB_BIG plane 1
13  // 65 x39y103 SB_BIG plane 1
00  // 66 x39y103 SB_DRIVE plane 2,1
48  // 67 x39y103 SB_BIG plane 2
12  // 68 x39y103 SB_BIG plane 2
61  // 69 x39y103 SB_BIG plane 3
12  // 70 x39y103 SB_BIG plane 3
00  // 71 x39y103 SB_DRIVE plane 4,3
48  // 72 x39y103 SB_BIG plane 4
12  // 73 x39y103 SB_BIG plane 4
1A  // 74 x39y103 SB_BIG plane 5
13  // 75 x39y103 SB_BIG plane 5
00  // 76 x39y103 SB_DRIVE plane 6,5
A3  // 77 x39y103 SB_BIG plane 6
34  // 78 x39y103 SB_BIG plane 6
48  // 79 x39y103 SB_BIG plane 7
12  // 80 x39y103 SB_BIG plane 7
00  // 81 x39y103 SB_DRIVE plane 8,7
48  // 82 x39y103 SB_BIG plane 8
12  // 83 x39y103 SB_BIG plane 8
56  // 84 x39y103 SB_BIG plane 9
24  // 85 x39y103 SB_BIG plane 9
08  // 86 x39y103 SB_DRIVE plane 10,9
8B  // 87 x39y103 SB_BIG plane 10
48  // 88 x39y103 SB_BIG plane 10
48  // 89 x39y103 SB_BIG plane 11
12  // 90 x39y103 SB_BIG plane 11
00  // 91 x39y103 SB_DRIVE plane 12,11
48  // 92 x39y103 SB_BIG plane 12
12  // 93 x39y103 SB_BIG plane 12
C8  // 94 x40y104 SB_SML plane 1
14  // 95 x40y104 SB_SML plane 2,1
2B  // 96 x40y104 SB_SML plane 2
B9  // 97 x40y104 SB_SML plane 3
82  // 98 x40y104 SB_SML plane 4,3
2A  // 99 x40y104 SB_SML plane 4
C8  // 100 x40y104 SB_SML plane 5
E2  // 101 x40y104 SB_SML plane 6,5
6D  // 102 x40y104 SB_SML plane 6
28  // 103 x40y104 SB_SML plane 7
82  // 104 x40y104 SB_SML plane 8,7
2A  // 105 x40y104 SB_SML plane 8
A8  // 106 x40y104 SB_SML plane 9
82  // 107 x40y104 SB_SML plane 10,9
2A  // 108 x40y104 SB_SML plane 10
A8  // 109 x40y104 SB_SML plane 11
82  // 110 x40y104 SB_SML plane 12,11
62  // 111 x40y104 SB_SML plane 12
6F // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x41y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A55C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
34 // y_sel: 103
50 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A564
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 x41y103 CPE[0]  net1 = net2: _a679  C_ADDF2///ADDF2/
05  //  1 x41y103 CPE[1]  80'h00_0078_00_0020_0C66_0550 modified with path inversions
66  //  2 x41y103 CPE[2]  80'h00_0078_00_0020_0C66_0AA0 from netlist
0C  //  3 x41y103 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  //  4 x41y103 CPE[4]
00  //  5 x41y103 CPE[5]
00  //  6 x41y103 CPE[6]
78  //  7 x41y103 CPE[7]
00  //  8 x41y103 CPE[8]
00  //  9 x41y103 CPE[9]
A0  // 10 x41y104 CPE[0]  net1 = net2: _a681  C_ADDF2///ADDF2/
0C  // 11 x41y104 CPE[1]  80'h00_0078_00_0020_0C66_0CA0 modified with path inversions
66  // 12 x41y104 CPE[2]  80'h00_0078_00_0020_0C66_0CA0 from netlist
0C  // 13 x41y104 CPE[3]
20  // 14 x41y104 CPE[4]
00  // 15 x41y104 CPE[5]
00  // 16 x41y104 CPE[6]
78  // 17 x41y104 CPE[7]
00  // 18 x41y104 CPE[8]
00  // 19 x41y104 CPE[9]
A3  // 20 x42y103 CPE[0]  _a450  C_///AND/
FF  // 21 x42y103 CPE[1]  80'h00_0060_00_0000_0C08_FFA3 modified with path inversions
08  // 22 x42y103 CPE[2]  80'h00_0060_00_0000_0C08_FFAC from netlist
0C  // 23 x42y103 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x42y103 CPE[4]
00  // 25 x42y103 CPE[5]
00  // 26 x42y103 CPE[6]
60  // 27 x42y103 CPE[7]
00  // 28 x42y103 CPE[8]
00  // 29 x42y103 CPE[9]
5B  // 30 x42y104 CPE[0]  _a6  C_ORAND////    
FB  // 31 x42y104 CPE[1]  80'h00_0018_00_0000_0888_FB5B modified with path inversions
88  // 32 x42y104 CPE[2]  80'h00_0018_00_0000_0888_FDAB from netlist
08  // 33 x42y104 CPE[3]      00_0000_00_0000_0000_06F0 difference
00  // 34 x42y104 CPE[4]
00  // 35 x42y104 CPE[5]
00  // 36 x42y104 CPE[6]
18  // 37 x42y104 CPE[7]
00  // 38 x42y104 CPE[8]
00  // 39 x42y104 CPE[9]
01  // 40 x41y103 INMUX plane 2,1
07  // 41 x41y103 INMUX plane 4,3
28  // 42 x41y103 INMUX plane 6,5
00  // 43 x41y103 INMUX plane 8,7
0C  // 44 x41y103 INMUX plane 10,9
03  // 45 x41y103 INMUX plane 12,11
08  // 46 x41y104 INMUX plane 2,1
04  // 47 x41y104 INMUX plane 4,3
20  // 48 x41y104 INMUX plane 6,5
00  // 49 x41y104 INMUX plane 8,7
00  // 50 x41y104 INMUX plane 10,9
00  // 51 x41y104 INMUX plane 12,11
38  // 52 x42y103 INMUX plane 2,1
01  // 53 x42y103 INMUX plane 4,3
C2  // 54 x42y103 INMUX plane 6,5
80  // 55 x42y103 INMUX plane 8,7
C0  // 56 x42y103 INMUX plane 10,9
80  // 57 x42y103 INMUX plane 12,11
04  // 58 x42y104 INMUX plane 2,1
00  // 59 x42y104 INMUX plane 4,3
EF  // 60 x42y104 INMUX plane 6,5
42  // 61 x42y104 INMUX plane 8,7
C4  // 62 x42y104 INMUX plane 10,9
80  // 63 x42y104 INMUX plane 12,11
48  // 64 x42y104 SB_BIG plane 1
12  // 65 x42y104 SB_BIG plane 1
00  // 66 x42y104 SB_DRIVE plane 2,1
48  // 67 x42y104 SB_BIG plane 2
12  // 68 x42y104 SB_BIG plane 2
88  // 69 x42y104 SB_BIG plane 3
12  // 70 x42y104 SB_BIG plane 3
00  // 71 x42y104 SB_DRIVE plane 4,3
48  // 72 x42y104 SB_BIG plane 4
12  // 73 x42y104 SB_BIG plane 4
08  // 74 x42y104 SB_BIG plane 5
12  // 75 x42y104 SB_BIG plane 5
02  // 76 x42y104 SB_DRIVE plane 6,5
08  // 77 x42y104 SB_BIG plane 6
12  // 78 x42y104 SB_BIG plane 6
88  // 79 x42y104 SB_BIG plane 7
02  // 80 x42y104 SB_BIG plane 7
00  // 81 x42y104 SB_DRIVE plane 8,7
11  // 82 x42y104 SB_BIG plane 8
23  // 83 x42y104 SB_BIG plane 8
A0  // 84 x42y104 SB_BIG plane 9
14  // 85 x42y104 SB_BIG plane 9
00  // 86 x42y104 SB_DRIVE plane 10,9
42  // 87 x42y104 SB_BIG plane 10
26  // 88 x42y104 SB_BIG plane 10
48  // 89 x42y104 SB_BIG plane 11
12  // 90 x42y104 SB_BIG plane 11
00  // 91 x42y104 SB_DRIVE plane 12,11
48  // 92 x42y104 SB_BIG plane 12
12  // 93 x42y104 SB_BIG plane 12
C8  // 94 x41y103 SB_SML plane 1
82  // 95 x41y103 SB_SML plane 2,1
2A  // 96 x41y103 SB_SML plane 2
A8  // 97 x41y103 SB_SML plane 3
82  // 98 x41y103 SB_SML plane 4,3
22  // 99 x41y103 SB_SML plane 4
88  // 100 x41y103 SB_SML plane 5
82  // 101 x41y103 SB_SML plane 6,5
2A  // 102 x41y103 SB_SML plane 6
A8  // 103 x41y103 SB_SML plane 7
32  // 104 x41y103 SB_SML plane 8,7
6D  // 105 x41y103 SB_SML plane 8
A8  // 106 x41y103 SB_SML plane 9
22  // 107 x41y103 SB_SML plane 10,9
73  // 108 x41y103 SB_SML plane 10
A8  // 109 x41y103 SB_SML plane 11
82  // 110 x41y103 SB_SML plane 12,11
2A  // 111 x41y103 SB_SML plane 12
29 // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x43y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A5DA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
34 // y_sel: 103
38 // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A5E2
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x43y103 CPE[0]
00  //  1 x43y103 CPE[1]
00  //  2 x43y103 CPE[2]
00  //  3 x43y103 CPE[3]
00  //  4 x43y103 CPE[4]
00  //  5 x43y103 CPE[5]
00  //  6 x43y103 CPE[6]
00  //  7 x43y103 CPE[7]
00  //  8 x43y103 CPE[8]
00  //  9 x43y103 CPE[9]
CC  // 10 x43y104 CPE[0]  net1 = net2: _a267  C_AND///AND/
C3  // 11 x43y104 CPE[1]  80'h00_0078_00_0000_0C88_C3CC modified with path inversions
88  // 12 x43y104 CPE[2]  80'h00_0078_00_0000_0C88_CCC3 from netlist
0C  // 13 x43y104 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 14 x43y104 CPE[4]
00  // 15 x43y104 CPE[5]
00  // 16 x43y104 CPE[6]
78  // 17 x43y104 CPE[7]
00  // 18 x43y104 CPE[8]
00  // 19 x43y104 CPE[9]
F4  // 20 x44y103 CPE[0]  _a266  C_AND////    
83  // 21 x44y103 CPE[1]  80'h00_0018_00_0000_0888_83F4 modified with path inversions
88  // 22 x44y103 CPE[2]  80'h00_0018_00_0000_0888_43F8 from netlist
08  // 23 x44y103 CPE[3]      00_0000_00_0000_0000_C00C difference
00  // 24 x44y103 CPE[4]
00  // 25 x44y103 CPE[5]
00  // 26 x44y103 CPE[6]
18  // 27 x44y103 CPE[7]
00  // 28 x44y103 CPE[8]
00  // 29 x44y103 CPE[9]
3C  // 30 x44y104 CPE[0]  net1 = net2: _a13  C_AND///AND/
5A  // 31 x44y104 CPE[1]  80'h00_0078_00_0000_0C88_5A3C modified with path inversions
88  // 32 x44y104 CPE[2]  80'h00_0078_00_0000_0C88_5AC3 from netlist
0C  // 33 x44y104 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x44y104 CPE[4]
00  // 35 x44y104 CPE[5]
00  // 36 x44y104 CPE[6]
78  // 37 x44y104 CPE[7]
00  // 38 x44y104 CPE[8]
00  // 39 x44y104 CPE[9]
00  // 40 x43y103 INMUX plane 2,1
20  // 41 x43y103 INMUX plane 4,3
20  // 42 x43y103 INMUX plane 6,5
03  // 43 x43y103 INMUX plane 8,7
08  // 44 x43y103 INMUX plane 10,9
00  // 45 x43y103 INMUX plane 12,11
10  // 46 x43y104 INMUX plane 2,1
28  // 47 x43y104 INMUX plane 4,3
08  // 48 x43y104 INMUX plane 6,5
10  // 49 x43y104 INMUX plane 8,7
11  // 50 x43y104 INMUX plane 10,9
00  // 51 x43y104 INMUX plane 12,11
01  // 52 x44y103 INMUX plane 2,1
00  // 53 x44y103 INMUX plane 4,3
00  // 54 x44y103 INMUX plane 6,5
46  // 55 x44y103 INMUX plane 8,7
90  // 56 x44y103 INMUX plane 10,9
00  // 57 x44y103 INMUX plane 12,11
33  // 58 x44y104 INMUX plane 2,1
20  // 59 x44y104 INMUX plane 4,3
26  // 60 x44y104 INMUX plane 6,5
04  // 61 x44y104 INMUX plane 8,7
19  // 62 x44y104 INMUX plane 10,9
C0  // 63 x44y104 INMUX plane 12,11
46  // 64 x43y103 SB_BIG plane 1
00  // 65 x43y103 SB_BIG plane 1
00  // 66 x43y103 SB_DRIVE plane 2,1
02  // 67 x43y103 SB_BIG plane 2
02  // 68 x43y103 SB_BIG plane 2
4E  // 69 x43y103 SB_BIG plane 3
22  // 70 x43y103 SB_BIG plane 3
E4  // 71 x43y103 SB_DRIVE plane 4,3
08  // 72 x43y103 SB_BIG plane 4
00  // 73 x43y103 SB_BIG plane 4
41  // 74 x43y103 SB_BIG plane 5
07  // 75 x43y103 SB_BIG plane 5
00  // 76 x43y103 SB_DRIVE plane 6,5
02  // 77 x43y103 SB_BIG plane 6
13  // 78 x43y103 SB_BIG plane 6
48  // 79 x43y103 SB_BIG plane 7
42  // 80 x43y103 SB_BIG plane 7
00  // 81 x43y103 SB_DRIVE plane 8,7
41  // 82 x43y103 SB_BIG plane 8
02  // 83 x43y103 SB_BIG plane 8
06  // 84 x43y103 SB_BIG plane 9
10  // 85 x43y103 SB_BIG plane 9
00  // 86 x43y103 SB_DRIVE plane 10,9
C9  // 87 x43y103 SB_BIG plane 10
00  // 88 x43y103 SB_BIG plane 10
00  // 89 x43y103 SB_BIG plane 11
00  // 90 x43y103 SB_BIG plane 11
00  // 91 x43y103 SB_DRIVE plane 12,11
00  // 92 x43y103 SB_BIG plane 12
00  // 93 x43y103 SB_BIG plane 12
00  // 94 x44y104 SB_SML plane 1
40  // 95 x44y104 SB_SML plane 2,1
0F  // 96 x44y104 SB_SML plane 2
A8  // 97 x44y104 SB_SML plane 3
82  // 98 x44y104 SB_SML plane 4,3
2A  // 99 x44y104 SB_SML plane 4
00  // 100 x44y104 SB_SML plane 5
80  // 101 x44y104 SB_SML plane 6,5
2A  // 102 x44y104 SB_SML plane 6
28  // 103 x44y104 SB_SML plane 7
83  // 104 x44y104 SB_SML plane 8,7
22  // 105 x44y104 SB_SML plane 8
00  // 106 x44y104 SB_SML plane 9
20  // 107 x44y104 SB_SML plane 10,9
05  // 108 x44y104 SB_SML plane 10
8B // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x45y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A655     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
34 // y_sel: 103
E0 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A65D
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
FC  //  0 x45y103 CPE[0]  _a1475  C_MX2b////    
00  //  1 x45y103 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  //  2 x45y103 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  //  3 x45y103 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x45y103 CPE[4]
00  //  5 x45y103 CPE[5]
00  //  6 x45y103 CPE[6]
18  //  7 x45y103 CPE[7]
00  //  8 x45y103 CPE[8]
00  //  9 x45y103 CPE[9]
33  // 10 x45y104 CPE[0]  net1 = net2: _a436  C_AND/D//AND/D
F8  // 11 x45y104 CPE[1]  80'h00_CE00_80_0000_0C88_F833 modified with path inversions
88  // 12 x45y104 CPE[2]  80'h00_FE00_80_0000_0C88_F8CC from netlist
0C  // 13 x45y104 CPE[3]      00_3000_00_0000_0000_00FF difference
00  // 14 x45y104 CPE[4]
00  // 15 x45y104 CPE[5]
80  // 16 x45y104 CPE[6]
00  // 17 x45y104 CPE[7]
CE  // 18 x45y104 CPE[8]
00  // 19 x45y104 CPE[9]
FF  // 20 x46y103 CPE[0]  _a1665  C_////Bridge
FF  // 21 x46y103 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x46y103 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x46y103 CPE[3]
00  // 24 x46y103 CPE[4]
00  // 25 x46y103 CPE[5]
00  // 26 x46y103 CPE[6]
A0  // 27 x46y103 CPE[7]
CB // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x47y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A67F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
34 // y_sel: 103
28 // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A687
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x47y103 CPE[0]  _a1508  C_MX2b////    
00  //  1 x47y103 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  //  2 x47y103 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x47y103 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x47y103 CPE[4]
00  //  5 x47y103 CPE[5]
00  //  6 x47y103 CPE[6]
18  //  7 x47y103 CPE[7]
00  //  8 x47y103 CPE[8]
00  //  9 x47y103 CPE[9]
FA  // 10 x47y104 CPE[0]  _a392  C_MX2b////    
00  // 11 x47y104 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 12 x47y104 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 13 x47y104 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x47y104 CPE[4]
00  // 15 x47y104 CPE[5]
00  // 16 x47y104 CPE[6]
18  // 17 x47y104 CPE[7]
00  // 18 x47y104 CPE[8]
00  // 19 x47y104 CPE[9]
FC  // 20 x48y103 CPE[0]  net1 = net2: _a736  C_ADDF2///ADDF2/
FC  // 21 x48y103 CPE[1]  80'h00_0078_00_0020_0C66_FCFC modified with path inversions
66  // 22 x48y103 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 23 x48y103 CPE[3]
20  // 24 x48y103 CPE[4]
00  // 25 x48y103 CPE[5]
00  // 26 x48y103 CPE[6]
78  // 27 x48y103 CPE[7]
00  // 28 x48y103 CPE[8]
00  // 29 x48y103 CPE[9]
F5  // 30 x48y104 CPE[0]  net1 = net2: _a711  C_ADDF2///ADDF2/
FA  // 31 x48y104 CPE[1]  80'h00_0078_00_0020_0C66_FAF5 modified with path inversions
66  // 32 x48y104 CPE[2]  80'h00_0078_00_0020_0C66_FAFA from netlist
0C  // 33 x48y104 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 34 x48y104 CPE[4]
00  // 35 x48y104 CPE[5]
00  // 36 x48y104 CPE[6]
78  // 37 x48y104 CPE[7]
00  // 38 x48y104 CPE[8]
00  // 39 x48y104 CPE[9]
28  // 40 x47y103 INMUX plane 2,1
00  // 41 x47y103 INMUX plane 4,3
1A  // 42 x47y103 INMUX plane 6,5
00  // 43 x47y103 INMUX plane 8,7
08  // 44 x47y103 INMUX plane 10,9
00  // 45 x47y103 INMUX plane 12,11
05  // 46 x47y104 INMUX plane 2,1
00  // 47 x47y104 INMUX plane 4,3
18  // 48 x47y104 INMUX plane 6,5
2F  // 49 x47y104 INMUX plane 8,7
00  // 50 x47y104 INMUX plane 10,9
01  // 51 x47y104 INMUX plane 12,11
08  // 52 x48y103 INMUX plane 2,1
00  // 53 x48y103 INMUX plane 4,3
10  // 54 x48y103 INMUX plane 6,5
00  // 55 x48y103 INMUX plane 8,7
80  // 56 x48y103 INMUX plane 10,9
E0  // 57 x48y103 INMUX plane 12,11
12  // 58 x48y104 INMUX plane 2,1
01  // 59 x48y104 INMUX plane 4,3
05  // 60 x48y104 INMUX plane 6,5
00  // 61 x48y104 INMUX plane 8,7
00  // 62 x48y104 INMUX plane 10,9
00  // 63 x48y104 INMUX plane 12,11
48  // 64 x47y103 SB_BIG plane 1
12  // 65 x47y103 SB_BIG plane 1
00  // 66 x47y103 SB_DRIVE plane 2,1
48  // 67 x47y103 SB_BIG plane 2
14  // 68 x47y103 SB_BIG plane 2
48  // 69 x47y103 SB_BIG plane 3
12  // 70 x47y103 SB_BIG plane 3
00  // 71 x47y103 SB_DRIVE plane 4,3
48  // 72 x47y103 SB_BIG plane 4
12  // 73 x47y103 SB_BIG plane 4
11  // 74 x47y103 SB_BIG plane 5
23  // 75 x47y103 SB_BIG plane 5
00  // 76 x47y103 SB_DRIVE plane 6,5
48  // 77 x47y103 SB_BIG plane 6
12  // 78 x47y103 SB_BIG plane 6
54  // 79 x47y103 SB_BIG plane 7
24  // 80 x47y103 SB_BIG plane 7
8A  // 81 x47y103 SB_DRIVE plane 8,7
48  // 82 x47y103 SB_BIG plane 8
12  // 83 x47y103 SB_BIG plane 8
48  // 84 x47y103 SB_BIG plane 9
12  // 85 x47y103 SB_BIG plane 9
00  // 86 x47y103 SB_DRIVE plane 10,9
59  // 87 x47y103 SB_BIG plane 10
32  // 88 x47y103 SB_BIG plane 10
C8  // 89 x47y103 SB_BIG plane 11
10  // 90 x47y103 SB_BIG plane 11
20  // 91 x47y103 SB_DRIVE plane 12,11
08  // 92 x47y103 SB_BIG plane 12
12  // 93 x47y103 SB_BIG plane 12
0B  // 94 x48y104 SB_SML plane 1
86  // 95 x48y104 SB_SML plane 2,1
2A  // 96 x48y104 SB_SML plane 2
A8  // 97 x48y104 SB_SML plane 3
82  // 98 x48y104 SB_SML plane 4,3
2A  // 99 x48y104 SB_SML plane 4
A8  // 100 x48y104 SB_SML plane 5
82  // 101 x48y104 SB_SML plane 6,5
0A  // 102 x48y104 SB_SML plane 6
52  // 103 x48y104 SB_SML plane 7
86  // 104 x48y104 SB_SML plane 8,7
28  // 105 x48y104 SB_SML plane 8
A8  // 106 x48y104 SB_SML plane 9
84  // 107 x48y104 SB_SML plane 10,9
53  // 108 x48y104 SB_SML plane 10
B2  // 109 x48y104 SB_SML plane 11
85  // 110 x48y104 SB_SML plane 12,11
2E  // 111 x48y104 SB_SML plane 12
A5 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x49y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A6FD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
34 // y_sel: 103
F0 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A705
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
03  //  0 x49y103 CPE[0]  _a1518  C_MX2b////    
00  //  1 x49y103 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  //  2 x49y103 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x49y103 CPE[3]      00_0000_00_0000_0003_0000 difference
40  //  4 x49y103 CPE[4]
00  //  5 x49y103 CPE[5]
00  //  6 x49y103 CPE[6]
18  //  7 x49y103 CPE[7]
00  //  8 x49y103 CPE[8]
00  //  9 x49y103 CPE[9]
CB  // 10 x49y104 CPE[0]  net1 = net2: _a288  C_ORAND///ORAND/
3E  // 11 x49y104 CPE[1]  80'h00_0078_00_0000_0C88_3ECB modified with path inversions
88  // 12 x49y104 CPE[2]  80'h00_0078_00_0000_0C88_3B3D from netlist
0C  // 13 x49y104 CPE[3]      00_0000_00_0000_0000_05F6 difference
00  // 14 x49y104 CPE[4]
00  // 15 x49y104 CPE[5]
00  // 16 x49y104 CPE[6]
78  // 17 x49y104 CPE[7]
00  // 18 x49y104 CPE[8]
00  // 19 x49y104 CPE[9]
00  // 20 x50y103 CPE[0]
00  // 21 x50y103 CPE[1]
00  // 22 x50y103 CPE[2]
00  // 23 x50y103 CPE[3]
00  // 24 x50y103 CPE[4]
00  // 25 x50y103 CPE[5]
00  // 26 x50y103 CPE[6]
00  // 27 x50y103 CPE[7]
00  // 28 x50y103 CPE[8]
00  // 29 x50y103 CPE[9]
0C  // 30 x50y104 CPE[0]  _a1516  C_MX2b////    
00  // 31 x50y104 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 32 x50y104 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x50y104 CPE[3]      00_0000_00_0000_0001_000F difference
40  // 34 x50y104 CPE[4]
00  // 35 x50y104 CPE[5]
00  // 36 x50y104 CPE[6]
18  // 37 x50y104 CPE[7]
00  // 38 x50y104 CPE[8]
00  // 39 x50y104 CPE[9]
25  // 40 x49y103 INMUX plane 2,1
00  // 41 x49y103 INMUX plane 4,3
16  // 42 x49y103 INMUX plane 6,5
28  // 43 x49y103 INMUX plane 8,7
0C  // 44 x49y103 INMUX plane 10,9
00  // 45 x49y103 INMUX plane 12,11
3D  // 46 x49y104 INMUX plane 2,1
38  // 47 x49y104 INMUX plane 4,3
0E  // 48 x49y104 INMUX plane 6,5
28  // 49 x49y104 INMUX plane 8,7
23  // 50 x49y104 INMUX plane 10,9
20  // 51 x49y104 INMUX plane 12,11
00  // 52 x50y103 INMUX plane 2,1
01  // 53 x50y103 INMUX plane 4,3
00  // 54 x50y103 INMUX plane 6,5
41  // 55 x50y103 INMUX plane 8,7
00  // 56 x50y103 INMUX plane 10,9
80  // 57 x50y103 INMUX plane 12,11
20  // 58 x50y104 INMUX plane 2,1
00  // 59 x50y104 INMUX plane 4,3
3F  // 60 x50y104 INMUX plane 6,5
88  // 61 x50y104 INMUX plane 8,7
2C  // 62 x50y104 INMUX plane 10,9
80  // 63 x50y104 INMUX plane 12,11
9A  // 64 x50y104 SB_BIG plane 1
04  // 65 x50y104 SB_BIG plane 1
20  // 66 x50y104 SB_DRIVE plane 2,1
02  // 67 x50y104 SB_BIG plane 2
00  // 68 x50y104 SB_BIG plane 2
00  // 69 x50y104 SB_BIG plane 3
00  // 70 x50y104 SB_BIG plane 3
00  // 71 x50y104 SB_DRIVE plane 4,3
48  // 72 x50y104 SB_BIG plane 4
12  // 73 x50y104 SB_BIG plane 4
C8  // 74 x50y104 SB_BIG plane 5
12  // 75 x50y104 SB_BIG plane 5
00  // 76 x50y104 SB_DRIVE plane 6,5
48  // 77 x50y104 SB_BIG plane 6
22  // 78 x50y104 SB_BIG plane 6
00  // 79 x50y104 SB_BIG plane 7
00  // 80 x50y104 SB_BIG plane 7
00  // 81 x50y104 SB_DRIVE plane 8,7
48  // 82 x50y104 SB_BIG plane 8
02  // 83 x50y104 SB_BIG plane 8
00  // 84 x50y104 SB_BIG plane 9
00  // 85 x50y104 SB_BIG plane 9
00  // 86 x50y104 SB_DRIVE plane 10,9
00  // 87 x50y104 SB_BIG plane 10
00  // 88 x50y104 SB_BIG plane 10
00  // 89 x50y104 SB_BIG plane 11
00  // 90 x50y104 SB_BIG plane 11
80  // 91 x50y104 SB_DRIVE plane 12,11
02  // 92 x50y104 SB_BIG plane 12
14  // 93 x50y104 SB_BIG plane 12
A8  // 94 x49y103 SB_SML plane 1
42  // 95 x49y103 SB_SML plane 2,1
2D  // 96 x49y103 SB_SML plane 2
00  // 97 x49y103 SB_SML plane 3
80  // 98 x49y103 SB_SML plane 4,3
2A  // 99 x49y103 SB_SML plane 4
A8  // 100 x49y103 SB_SML plane 5
83  // 101 x49y103 SB_SML plane 6,5
34  // 102 x49y103 SB_SML plane 6
00  // 103 x49y103 SB_SML plane 7
86  // 104 x49y103 SB_SML plane 8,7
2A  // 105 x49y103 SB_SML plane 8
96 // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x51y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A775     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
34 // y_sel: 103
98 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A77D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y103 CPE[0]  _a456  C_OR/D///    
C3  //  1 x51y103 CPE[1]  80'h00_3E00_00_0000_0CEE_C300 modified with path inversions
EE  //  2 x51y103 CPE[2]  80'h00_FE00_00_0000_0CEE_C300 from netlist
0C  //  3 x51y103 CPE[3]      00_C000_00_0000_0000_0000 difference
00  //  4 x51y103 CPE[4]
00  //  5 x51y103 CPE[5]
00  //  6 x51y103 CPE[6]
00  //  7 x51y103 CPE[7]
3E  //  8 x51y103 CPE[8]
00  //  9 x51y103 CPE[9]
FF  // 10 x51y104 CPE[0]  _a1669  C_////Bridge
FF  // 11 x51y104 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x51y104 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x51y104 CPE[3]
00  // 14 x51y104 CPE[4]
00  // 15 x51y104 CPE[5]
00  // 16 x51y104 CPE[6]
A2  // 17 x51y104 CPE[7]
00  // 18 x51y104 CPE[8]
00  // 19 x51y104 CPE[9]
53  // 20 x52y103 CPE[0]  _a282  C_///AND/D
FF  // 21 x52y103 CPE[1]  80'h00_CD00_80_0000_0C08_FF53 modified with path inversions
08  // 22 x52y103 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 23 x52y103 CPE[3]      00_3300_00_0000_0000_00FF difference
00  // 24 x52y103 CPE[4]
00  // 25 x52y103 CPE[5]
80  // 26 x52y103 CPE[6]
00  // 27 x52y103 CPE[7]
CD  // 28 x52y103 CPE[8]
00  // 29 x52y103 CPE[9]
0C  // 30 x52y104 CPE[0]  _a1511  C_MX2b////    
00  // 31 x52y104 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x52y104 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 33 x52y104 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x52y104 CPE[4]
00  // 35 x52y104 CPE[5]
00  // 36 x52y104 CPE[6]
18  // 37 x52y104 CPE[7]
FF // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x21y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A7A9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
35 // y_sel: 105
58 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A7B1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
C0  //  0 x21y105 CPE[0]  net1 = net2: _a670  C_ADDF2///ADDF2/
C0  //  1 x21y105 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  //  2 x21y105 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x21y105 CPE[3]
20  //  4 x21y105 CPE[4]
00  //  5 x21y105 CPE[5]
00  //  6 x21y105 CPE[6]
78  //  7 x21y105 CPE[7]
00  //  8 x21y105 CPE[8]
00  //  9 x21y105 CPE[9]
50  // 10 x21y106 CPE[0]  net1 = net2: _a672  C_ADDF2///ADDF2/
50  // 11 x21y106 CPE[1]  80'h00_0078_00_0020_0C66_5050 modified with path inversions
66  // 12 x21y106 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 13 x21y106 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x21y106 CPE[4]
00  // 15 x21y106 CPE[5]
00  // 16 x21y106 CPE[6]
78  // 17 x21y106 CPE[7]
00  // 18 x21y106 CPE[8]
00  // 19 x21y106 CPE[9]
00  // 20 x22y105 CPE[0]
00  // 21 x22y105 CPE[1]
00  // 22 x22y105 CPE[2]
00  // 23 x22y105 CPE[3]
00  // 24 x22y105 CPE[4]
00  // 25 x22y105 CPE[5]
00  // 26 x22y105 CPE[6]
00  // 27 x22y105 CPE[7]
00  // 28 x22y105 CPE[8]
00  // 29 x22y105 CPE[9]
00  // 30 x22y106 CPE[0]
00  // 31 x22y106 CPE[1]
00  // 32 x22y106 CPE[2]
00  // 33 x22y106 CPE[3]
00  // 34 x22y106 CPE[4]
00  // 35 x22y106 CPE[5]
00  // 36 x22y106 CPE[6]
00  // 37 x22y106 CPE[7]
00  // 38 x22y106 CPE[8]
00  // 39 x22y106 CPE[9]
00  // 40 x21y105 INMUX plane 2,1
18  // 41 x21y105 INMUX plane 4,3
00  // 42 x21y105 INMUX plane 6,5
18  // 43 x21y105 INMUX plane 8,7
10  // 44 x21y105 INMUX plane 10,9
10  // 45 x21y105 INMUX plane 12,11
00  // 46 x21y106 INMUX plane 2,1
02  // 47 x21y106 INMUX plane 4,3
00  // 48 x21y106 INMUX plane 6,5
02  // 49 x21y106 INMUX plane 8,7
00  // 50 x21y106 INMUX plane 10,9
00  // 51 x21y106 INMUX plane 12,11
09  // 52 x22y105 INMUX plane 2,1
10  // 53 x22y105 INMUX plane 4,3
88  // 54 x22y105 INMUX plane 6,5
80  // 55 x22y105 INMUX plane 8,7
80  // 56 x22y105 INMUX plane 10,9
80  // 57 x22y105 INMUX plane 12,11
00  // 58 x22y106 INMUX plane 2,1
00  // 59 x22y106 INMUX plane 4,3
80  // 60 x22y106 INMUX plane 6,5
80  // 61 x22y106 INMUX plane 8,7
A0  // 62 x22y106 INMUX plane 10,9
A0  // 63 x22y106 INMUX plane 12,11
8B  // 64 x21y105 SB_BIG plane 1
24  // 65 x21y105 SB_BIG plane 1
01  // 66 x21y105 SB_DRIVE plane 2,1
41  // 67 x21y105 SB_BIG plane 2
12  // 68 x21y105 SB_BIG plane 2
00  // 69 x21y105 SB_BIG plane 3
00  // 70 x21y105 SB_BIG plane 3
00  // 71 x21y105 SB_DRIVE plane 4,3
00  // 72 x21y105 SB_BIG plane 4
00  // 73 x21y105 SB_BIG plane 4
48  // 74 x21y105 SB_BIG plane 5
12  // 75 x21y105 SB_BIG plane 5
00  // 76 x21y105 SB_DRIVE plane 6,5
41  // 77 x21y105 SB_BIG plane 6
12  // 78 x21y105 SB_BIG plane 6
00  // 79 x21y105 SB_BIG plane 7
00  // 80 x21y105 SB_BIG plane 7
00  // 81 x21y105 SB_DRIVE plane 8,7
00  // 82 x21y105 SB_BIG plane 8
00  // 83 x21y105 SB_BIG plane 8
00  // 84 x21y105 SB_BIG plane 9
00  // 85 x21y105 SB_BIG plane 9
00  // 86 x21y105 SB_DRIVE plane 10,9
00  // 87 x21y105 SB_BIG plane 10
00  // 88 x21y105 SB_BIG plane 10
00  // 89 x21y105 SB_BIG plane 11
00  // 90 x21y105 SB_BIG plane 11
00  // 91 x21y105 SB_DRIVE plane 12,11
00  // 92 x21y105 SB_BIG plane 12
00  // 93 x21y105 SB_BIG plane 12
88  // 94 x22y106 SB_SML plane 1
82  // 95 x22y106 SB_SML plane 2,1
2A  // 96 x22y106 SB_SML plane 2
00  // 97 x22y106 SB_SML plane 3
21  // 98 x22y106 SB_SML plane 4,3
1A  // 99 x22y106 SB_SML plane 4
88  // 100 x22y106 SB_SML plane 5
82  // 101 x22y106 SB_SML plane 6,5
2A  // 102 x22y106 SB_SML plane 6
00  // 103 x22y106 SB_SML plane 7
01  // 104 x22y106 SB_SML plane 8,7
00  // 105 x22y106 SB_SML plane 8
00  // 106 x22y106 SB_SML plane 9
00  // 107 x22y106 SB_SML plane 10,9
00  // 108 x22y106 SB_SML plane 10
00  // 109 x22y106 SB_SML plane 11
00  // 110 x22y106 SB_SML plane 12,11
10  // 111 x22y106 SB_SML plane 12
86 // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x23y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A827     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
35 // y_sel: 105
50 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A82F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x23y105 CPE[0]
00  //  1 x23y105 CPE[1]
00  //  2 x23y105 CPE[2]
00  //  3 x23y105 CPE[3]
00  //  4 x23y105 CPE[4]
00  //  5 x23y105 CPE[5]
00  //  6 x23y105 CPE[6]
00  //  7 x23y105 CPE[7]
00  //  8 x23y105 CPE[8]
00  //  9 x23y105 CPE[9]
00  // 10 x23y106 CPE[0]
00  // 11 x23y106 CPE[1]
00  // 12 x23y106 CPE[2]
00  // 13 x23y106 CPE[3]
00  // 14 x23y106 CPE[4]
00  // 15 x23y106 CPE[5]
00  // 16 x23y106 CPE[6]
00  // 17 x23y106 CPE[7]
00  // 18 x23y106 CPE[8]
00  // 19 x23y106 CPE[9]
F1  // 20 x24y105 CPE[0]  net1 = net2: _a513  C_AND/D//AND/D
F2  // 21 x24y105 CPE[1]  80'h00_FD00_80_0000_0C88_F2F1 modified with path inversions
88  // 22 x24y105 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 23 x24y105 CPE[3]      00_0300_00_0000_0000_0A09 difference
00  // 24 x24y105 CPE[4]
00  // 25 x24y105 CPE[5]
80  // 26 x24y105 CPE[6]
00  // 27 x24y105 CPE[7]
FD  // 28 x24y105 CPE[8]
00  // 29 x24y105 CPE[9]
F4  // 30 x24y106 CPE[0]  net1 = net2: _a515  C_AND/D//AND/D
F1  // 31 x24y106 CPE[1]  80'h00_FD00_80_0000_0C88_F1F4 modified with path inversions
88  // 32 x24y106 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 33 x24y106 CPE[3]      00_0300_00_0000_0000_090C difference
00  // 34 x24y106 CPE[4]
00  // 35 x24y106 CPE[5]
80  // 36 x24y106 CPE[6]
00  // 37 x24y106 CPE[7]
FD  // 38 x24y106 CPE[8]
00  // 39 x24y106 CPE[9]
19  // 40 x23y105 INMUX plane 2,1
00  // 41 x23y105 INMUX plane 4,3
08  // 42 x23y105 INMUX plane 6,5
00  // 43 x23y105 INMUX plane 8,7
00  // 44 x23y105 INMUX plane 10,9
00  // 45 x23y105 INMUX plane 12,11
00  // 46 x23y106 INMUX plane 2,1
20  // 47 x23y106 INMUX plane 4,3
00  // 48 x23y106 INMUX plane 6,5
03  // 49 x23y106 INMUX plane 8,7
00  // 50 x23y106 INMUX plane 10,9
00  // 51 x23y106 INMUX plane 12,11
06  // 52 x24y105 INMUX plane 2,1
00  // 53 x24y105 INMUX plane 4,3
05  // 54 x24y105 INMUX plane 6,5
01  // 55 x24y105 INMUX plane 8,7
1B  // 56 x24y105 INMUX plane 10,9
18  // 57 x24y105 INMUX plane 12,11
25  // 58 x24y106 INMUX plane 2,1
10  // 59 x24y106 INMUX plane 4,3
35  // 60 x24y106 INMUX plane 6,5
00  // 61 x24y106 INMUX plane 8,7
1B  // 62 x24y106 INMUX plane 10,9
C0  // 63 x24y106 INMUX plane 12,11
00  // 64 x24y106 SB_BIG plane 1
00  // 65 x24y106 SB_BIG plane 1
00  // 66 x24y106 SB_DRIVE plane 2,1
00  // 67 x24y106 SB_BIG plane 2
00  // 68 x24y106 SB_BIG plane 2
48  // 69 x24y106 SB_BIG plane 3
10  // 70 x24y106 SB_BIG plane 3
00  // 71 x24y106 SB_DRIVE plane 4,3
48  // 72 x24y106 SB_BIG plane 4
12  // 73 x24y106 SB_BIG plane 4
0B  // 74 x24y106 SB_BIG plane 5
40  // 75 x24y106 SB_BIG plane 5
00  // 76 x24y106 SB_DRIVE plane 6,5
00  // 77 x24y106 SB_BIG plane 6
00  // 78 x24y106 SB_BIG plane 6
48  // 79 x24y106 SB_BIG plane 7
10  // 80 x24y106 SB_BIG plane 7
00  // 81 x24y106 SB_DRIVE plane 8,7
48  // 82 x24y106 SB_BIG plane 8
12  // 83 x24y106 SB_BIG plane 8
00  // 84 x24y106 SB_BIG plane 9
50  // 85 x24y106 SB_BIG plane 9
00  // 86 x24y106 SB_DRIVE plane 10,9
0B  // 87 x24y106 SB_BIG plane 10
50  // 88 x24y106 SB_BIG plane 10
00  // 89 x24y106 SB_BIG plane 11
00  // 90 x24y106 SB_BIG plane 11
00  // 91 x24y106 SB_DRIVE plane 12,11
00  // 92 x24y106 SB_BIG plane 12
20  // 93 x24y106 SB_BIG plane 12
00  // 94 x23y105 SB_SML plane 1
10  // 95 x23y105 SB_SML plane 2,1
01  // 96 x23y105 SB_SML plane 2
A8  // 97 x23y105 SB_SML plane 3
22  // 98 x23y105 SB_SML plane 4,3
5B  // 99 x23y105 SB_SML plane 4
00  // 100 x23y105 SB_SML plane 5
10  // 101 x23y105 SB_SML plane 6,5
01  // 102 x23y105 SB_SML plane 6
A8  // 103 x23y105 SB_SML plane 7
82  // 104 x23y105 SB_SML plane 8,7
28  // 105 x23y105 SB_SML plane 8
00  // 106 x23y105 SB_SML plane 9
00  // 107 x23y105 SB_SML plane 10,9
10  // 108 x23y105 SB_SML plane 10
00  // 109 x23y105 SB_SML plane 11
00  // 110 x23y105 SB_SML plane 12,11
18  // 111 x23y105 SB_SML plane 12
45 // -- CRC low byte
20 // -- CRC high byte


// Config Latches on x25y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A8A5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
35 // y_sel: 105
88 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A8AD
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x25y105 CPE[0]
00  //  1 x25y105 CPE[1]
00  //  2 x25y105 CPE[2]
00  //  3 x25y105 CPE[3]
00  //  4 x25y105 CPE[4]
00  //  5 x25y105 CPE[5]
00  //  6 x25y105 CPE[6]
00  //  7 x25y105 CPE[7]
00  //  8 x25y105 CPE[8]
00  //  9 x25y105 CPE[9]
53  // 10 x25y106 CPE[0]  net1 = net2: _a316  C_AND/D//AND/D
2F  // 11 x25y106 CPE[1]  80'h00_FE00_80_0000_0C88_2F53 modified with path inversions
88  // 12 x25y106 CPE[2]  80'h00_FE00_80_0000_0C88_2FA3 from netlist
0C  // 13 x25y106 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x25y106 CPE[4]
00  // 15 x25y106 CPE[5]
80  // 16 x25y106 CPE[6]
00  // 17 x25y106 CPE[7]
FE  // 18 x25y106 CPE[8]
00  // 19 x25y106 CPE[9]
FF  // 20 x26y105 CPE[0]  _a762  C_/C_0_1///    
FF  // 21 x26y105 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x26y105 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 23 x26y105 CPE[3]
00  // 24 x26y105 CPE[4]
08  // 25 x26y105 CPE[5]
12  // 26 x26y105 CPE[6]
00  // 27 x26y105 CPE[7]
3F  // 28 x26y105 CPE[8]
00  // 29 x26y105 CPE[9]
CF  // 30 x26y106 CPE[0]  net1 = net2: _a748  C_ADDF2/D//ADDF2/
35  // 31 x26y106 CPE[1]  80'h00_C960_00_0020_0C66_35CF modified with path inversions
66  // 32 x26y106 CPE[2]  80'h00_F660_00_0020_0C66_CACF from netlist
0C  // 33 x26y106 CPE[3]      00_3F00_00_0000_0000_FF00 difference
20  // 34 x26y106 CPE[4]
00  // 35 x26y106 CPE[5]
00  // 36 x26y106 CPE[6]
60  // 37 x26y106 CPE[7]
C9  // 38 x26y106 CPE[8]
20 // -- CRC low byte
9A // -- CRC high byte


// Config Latches on x27y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A8DA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
35 // y_sel: 105
E0 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A8E2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
8F  //  0 x27y105 CPE[0]  _a332  C_///AND/
FF  //  1 x27y105 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  //  2 x27y105 CPE[2]  80'h00_0060_00_0000_0C08_FF4F from netlist
0C  //  3 x27y105 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x27y105 CPE[4]
00  //  5 x27y105 CPE[5]
00  //  6 x27y105 CPE[6]
60  //  7 x27y105 CPE[7]
00  //  8 x27y105 CPE[8]
00  //  9 x27y105 CPE[9]
FF  // 10 x27y106 CPE[0]  _a339  C_AND////    _a1621  C_////Bridge
A3  // 11 x27y106 CPE[1]  80'h00_00BB_00_0000_0C88_A3FF modified with path inversions
88  // 12 x27y106 CPE[2]  80'h00_00BB_00_0000_0C88_5CFF from netlist
0C  // 13 x27y106 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 14 x27y106 CPE[4]
00  // 15 x27y106 CPE[5]
00  // 16 x27y106 CPE[6]
BB  // 17 x27y106 CPE[7]
00  // 18 x27y106 CPE[8]
00  // 19 x27y106 CPE[9]
FF  // 20 x28y105 CPE[0]  _a1555  C_////Bridge
FF  // 21 x28y105 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x28y105 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x28y105 CPE[3]
00  // 24 x28y105 CPE[4]
00  // 25 x28y105 CPE[5]
00  // 26 x28y105 CPE[6]
A0  // 27 x28y105 CPE[7]
00  // 28 x28y105 CPE[8]
00  // 29 x28y105 CPE[9]
5A  // 30 x28y106 CPE[0]  net1 = net2: _a318  C_AND/D//AND/D
55  // 31 x28y106 CPE[1]  80'h00_FE00_80_0000_0C88_555A modified with path inversions
88  // 32 x28y106 CPE[2]  80'h00_FE00_80_0000_0C88_5AA5 from netlist
0C  // 33 x28y106 CPE[3]      00_0000_00_0000_0000_0FFF difference
00  // 34 x28y106 CPE[4]
00  // 35 x28y106 CPE[5]
80  // 36 x28y106 CPE[6]
00  // 37 x28y106 CPE[7]
FE  // 38 x28y106 CPE[8]
00  // 39 x28y106 CPE[9]
10  // 40 x27y105 INMUX plane 2,1
27  // 41 x27y105 INMUX plane 4,3
00  // 42 x27y105 INMUX plane 6,5
03  // 43 x27y105 INMUX plane 8,7
00  // 44 x27y105 INMUX plane 10,9
13  // 45 x27y105 INMUX plane 12,11
00  // 46 x27y106 INMUX plane 2,1
08  // 47 x27y106 INMUX plane 4,3
32  // 48 x27y106 INMUX plane 6,5
07  // 49 x27y106 INMUX plane 8,7
10  // 50 x27y106 INMUX plane 10,9
05  // 51 x27y106 INMUX plane 12,11
02  // 52 x28y105 INMUX plane 2,1
00  // 53 x28y105 INMUX plane 4,3
2B  // 54 x28y105 INMUX plane 6,5
28  // 55 x28y105 INMUX plane 8,7
03  // 56 x28y105 INMUX plane 10,9
C0  // 57 x28y105 INMUX plane 12,11
0D  // 58 x28y106 INMUX plane 2,1
07  // 59 x28y106 INMUX plane 4,3
02  // 60 x28y106 INMUX plane 6,5
44  // 61 x28y106 INMUX plane 8,7
03  // 62 x28y106 INMUX plane 10,9
05  // 63 x28y106 INMUX plane 12,11
48  // 64 x28y106 SB_BIG plane 1
12  // 65 x28y106 SB_BIG plane 1
00  // 66 x28y106 SB_DRIVE plane 2,1
09  // 67 x28y106 SB_BIG plane 2
05  // 68 x28y106 SB_BIG plane 2
48  // 69 x28y106 SB_BIG plane 3
12  // 70 x28y106 SB_BIG plane 3
00  // 71 x28y106 SB_DRIVE plane 4,3
48  // 72 x28y106 SB_BIG plane 4
10  // 73 x28y106 SB_BIG plane 4
48  // 74 x28y106 SB_BIG plane 5
40  // 75 x28y106 SB_BIG plane 5
00  // 76 x28y106 SB_DRIVE plane 6,5
48  // 77 x28y106 SB_BIG plane 6
02  // 78 x28y106 SB_BIG plane 6
48  // 79 x28y106 SB_BIG plane 7
02  // 80 x28y106 SB_BIG plane 7
20  // 81 x28y106 SB_DRIVE plane 8,7
48  // 82 x28y106 SB_BIG plane 8
12  // 83 x28y106 SB_BIG plane 8
48  // 84 x28y106 SB_BIG plane 9
42  // 85 x28y106 SB_BIG plane 9
00  // 86 x28y106 SB_DRIVE plane 10,9
08  // 87 x28y106 SB_BIG plane 10
02  // 88 x28y106 SB_BIG plane 10
48  // 89 x28y106 SB_BIG plane 11
42  // 90 x28y106 SB_BIG plane 11
00  // 91 x28y106 SB_DRIVE plane 12,11
48  // 92 x28y106 SB_BIG plane 12
12  // 93 x28y106 SB_BIG plane 12
A8  // 94 x27y105 SB_SML plane 1
82  // 95 x27y105 SB_SML plane 2,1
2A  // 96 x27y105 SB_SML plane 2
A8  // 97 x27y105 SB_SML plane 3
82  // 98 x27y105 SB_SML plane 4,3
26  // 99 x27y105 SB_SML plane 4
A8  // 100 x27y105 SB_SML plane 5
12  // 101 x27y105 SB_SML plane 6,5
32  // 102 x27y105 SB_SML plane 6
A8  // 103 x27y105 SB_SML plane 7
82  // 104 x27y105 SB_SML plane 8,7
2A  // 105 x27y105 SB_SML plane 8
A8  // 106 x27y105 SB_SML plane 9
22  // 107 x27y105 SB_SML plane 10,9
5B  // 108 x27y105 SB_SML plane 10
A8  // 109 x27y105 SB_SML plane 11
82  // 110 x27y105 SB_SML plane 12,11
22  // 111 x27y105 SB_SML plane 12
64 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x29y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A958     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
35 // y_sel: 105
38 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A960
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
AA  //  0 x29y105 CPE[0]  _a363  C_///AND/
FF  //  1 x29y105 CPE[1]  80'h00_0060_00_0000_0C08_FFAA modified with path inversions
08  //  2 x29y105 CPE[2]  80'h00_0060_00_0000_0C08_FFAA from netlist
0C  //  3 x29y105 CPE[3]
00  //  4 x29y105 CPE[4]
00  //  5 x29y105 CPE[5]
00  //  6 x29y105 CPE[6]
60  //  7 x29y105 CPE[7]
00  //  8 x29y105 CPE[8]
00  //  9 x29y105 CPE[9]
5A  // 10 x29y106 CPE[0]  _a357  C_AND////    _a333  C_///AND/
AA  // 11 x29y106 CPE[1]  80'h00_0078_00_0000_0C88_AA5A modified with path inversions
88  // 12 x29y106 CPE[2]  80'h00_0078_00_0000_0C88_AAAA from netlist
0C  // 13 x29y106 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x29y106 CPE[4]
00  // 15 x29y106 CPE[5]
00  // 16 x29y106 CPE[6]
78  // 17 x29y106 CPE[7]
00  // 18 x29y106 CPE[8]
00  // 19 x29y106 CPE[9]
FF  // 20 x30y105 CPE[0]  _a55  C_AND////    
15  // 21 x30y105 CPE[1]  80'h00_0018_00_0000_0C88_15FF modified with path inversions
88  // 22 x30y105 CPE[2]  80'h00_0018_00_0000_0C88_4AFF from netlist
0C  // 23 x30y105 CPE[3]      00_0000_00_0000_0000_5F00 difference
00  // 24 x30y105 CPE[4]
00  // 25 x30y105 CPE[5]
00  // 26 x30y105 CPE[6]
18  // 27 x30y105 CPE[7]
00  // 28 x30y105 CPE[8]
00  // 29 x30y105 CPE[9]
55  // 30 x30y106 CPE[0]  _a1415  C_///AND/
FF  // 31 x30y106 CPE[1]  80'h00_0060_00_0000_0C08_FF55 modified with path inversions
08  // 32 x30y106 CPE[2]  80'h00_0060_00_0000_0C08_FF55 from netlist
0C  // 33 x30y106 CPE[3]
00  // 34 x30y106 CPE[4]
00  // 35 x30y106 CPE[5]
00  // 36 x30y106 CPE[6]
60  // 37 x30y106 CPE[7]
00  // 38 x30y106 CPE[8]
00  // 39 x30y106 CPE[9]
03  // 40 x29y105 INMUX plane 2,1
07  // 41 x29y105 INMUX plane 4,3
0A  // 42 x29y105 INMUX plane 6,5
12  // 43 x29y105 INMUX plane 8,7
00  // 44 x29y105 INMUX plane 10,9
04  // 45 x29y105 INMUX plane 12,11
17  // 46 x29y106 INMUX plane 2,1
05  // 47 x29y106 INMUX plane 4,3
14  // 48 x29y106 INMUX plane 6,5
1E  // 49 x29y106 INMUX plane 8,7
04  // 50 x29y106 INMUX plane 10,9
00  // 51 x29y106 INMUX plane 12,11
00  // 52 x30y105 INMUX plane 2,1
21  // 53 x30y105 INMUX plane 4,3
06  // 54 x30y105 INMUX plane 6,5
70  // 55 x30y105 INMUX plane 8,7
A0  // 56 x30y105 INMUX plane 10,9
00  // 57 x30y105 INMUX plane 12,11
03  // 58 x30y106 INMUX plane 2,1
06  // 59 x30y106 INMUX plane 4,3
80  // 60 x30y106 INMUX plane 6,5
03  // 61 x30y106 INMUX plane 8,7
80  // 62 x30y106 INMUX plane 10,9
00  // 63 x30y106 INMUX plane 12,11
09  // 64 x29y105 SB_BIG plane 1
35  // 65 x29y105 SB_BIG plane 1
00  // 66 x29y105 SB_DRIVE plane 2,1
11  // 67 x29y105 SB_BIG plane 2
23  // 68 x29y105 SB_BIG plane 2
8C  // 69 x29y105 SB_BIG plane 3
24  // 70 x29y105 SB_BIG plane 3
43  // 71 x29y105 SB_DRIVE plane 4,3
48  // 72 x29y105 SB_BIG plane 4
12  // 73 x29y105 SB_BIG plane 4
48  // 74 x29y105 SB_BIG plane 5
22  // 75 x29y105 SB_BIG plane 5
00  // 76 x29y105 SB_DRIVE plane 6,5
51  // 77 x29y105 SB_BIG plane 6
10  // 78 x29y105 SB_BIG plane 6
CE  // 79 x29y105 SB_BIG plane 7
3A  // 80 x29y105 SB_BIG plane 7
00  // 81 x29y105 SB_DRIVE plane 8,7
08  // 82 x29y105 SB_BIG plane 8
12  // 83 x29y105 SB_BIG plane 8
92  // 84 x29y105 SB_BIG plane 9
50  // 85 x29y105 SB_BIG plane 9
00  // 86 x29y105 SB_DRIVE plane 10,9
41  // 87 x29y105 SB_BIG plane 10
12  // 88 x29y105 SB_BIG plane 10
48  // 89 x29y105 SB_BIG plane 11
02  // 90 x29y105 SB_BIG plane 11
00  // 91 x29y105 SB_DRIVE plane 12,11
92  // 92 x29y105 SB_BIG plane 12
24  // 93 x29y105 SB_BIG plane 12
A8  // 94 x30y106 SB_SML plane 1
86  // 95 x30y106 SB_SML plane 2,1
2A  // 96 x30y106 SB_SML plane 2
71  // 97 x30y106 SB_SML plane 3
87  // 98 x30y106 SB_SML plane 4,3
2A  // 99 x30y106 SB_SML plane 4
28  // 100 x30y106 SB_SML plane 5
13  // 101 x30y106 SB_SML plane 6,5
4F  // 102 x30y106 SB_SML plane 6
4C  // 103 x30y106 SB_SML plane 7
86  // 104 x30y106 SB_SML plane 8,7
2A  // 105 x30y106 SB_SML plane 8
A8  // 106 x30y106 SB_SML plane 9
22  // 107 x30y106 SB_SML plane 10,9
3D  // 108 x30y106 SB_SML plane 10
A8  // 109 x30y106 SB_SML plane 11
82  // 110 x30y106 SB_SML plane 12,11
2A  // 111 x30y106 SB_SML plane 12
B4 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x31y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 A9D6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
35 // y_sel: 105
61 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 A9DE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
C5  //  0 x31y105 CPE[0]  _a1153  C_MX4b////    
00  //  1 x31y105 CPE[1]  80'h00_0018_00_0040_0A98_00C5 modified with path inversions
98  //  2 x31y105 CPE[2]  80'h00_0018_00_0040_0A90_0035 from netlist
0A  //  3 x31y105 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  //  4 x31y105 CPE[4]
00  //  5 x31y105 CPE[5]
00  //  6 x31y105 CPE[6]
18  //  7 x31y105 CPE[7]
00  //  8 x31y105 CPE[8]
00  //  9 x31y105 CPE[9]
FF  // 10 x31y106 CPE[0]  _a234  C_AND////    
38  // 11 x31y106 CPE[1]  80'h00_0018_00_0000_0C88_38FF modified with path inversions
88  // 12 x31y106 CPE[2]  80'h00_0018_00_0000_0C88_38FF from netlist
0C  // 13 x31y106 CPE[3]
00  // 14 x31y106 CPE[4]
00  // 15 x31y106 CPE[5]
00  // 16 x31y106 CPE[6]
18  // 17 x31y106 CPE[7]
00  // 18 x31y106 CPE[8]
00  // 19 x31y106 CPE[9]
00  // 20 x32y105 CPE[0]  _a241  C_OR/D///    
D0  // 21 x32y105 CPE[1]  80'h00_FD00_00_0000_0CEE_D000 modified with path inversions
EE  // 22 x32y105 CPE[2]  80'h00_FE00_00_0000_0CEE_D000 from netlist
0C  // 23 x32y105 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x32y105 CPE[4]
00  // 25 x32y105 CPE[5]
00  // 26 x32y105 CPE[6]
00  // 27 x32y105 CPE[7]
FD  // 28 x32y105 CPE[8]
00  // 29 x32y105 CPE[9]
0E  // 30 x32y106 CPE[0]  _a1  C_///OR/
FF  // 31 x32y106 CPE[1]  80'h00_0060_00_0000_0C0E_FF0E modified with path inversions
0E  // 32 x32y106 CPE[2]  80'h00_0060_00_0000_0C0E_FF0D from netlist
0C  // 33 x32y106 CPE[3]      00_0000_00_0000_0000_0003 difference
00  // 34 x32y106 CPE[4]
00  // 35 x32y106 CPE[5]
00  // 36 x32y106 CPE[6]
60  // 37 x32y106 CPE[7]
00  // 38 x32y106 CPE[8]
00  // 39 x32y106 CPE[9]
01  // 40 x31y105 INMUX plane 2,1
2A  // 41 x31y105 INMUX plane 4,3
0B  // 42 x31y105 INMUX plane 6,5
3A  // 43 x31y105 INMUX plane 8,7
13  // 44 x31y105 INMUX plane 10,9
08  // 45 x31y105 INMUX plane 12,11
04  // 46 x31y106 INMUX plane 2,1
20  // 47 x31y106 INMUX plane 4,3
3E  // 48 x31y106 INMUX plane 6,5
32  // 49 x31y106 INMUX plane 8,7
20  // 50 x31y106 INMUX plane 10,9
00  // 51 x31y106 INMUX plane 12,11
00  // 52 x32y105 INMUX plane 2,1
18  // 53 x32y105 INMUX plane 4,3
10  // 54 x32y105 INMUX plane 6,5
64  // 55 x32y105 INMUX plane 8,7
86  // 56 x32y105 INMUX plane 10,9
C3  // 57 x32y105 INMUX plane 12,11
3D  // 58 x32y106 INMUX plane 2,1
08  // 59 x32y106 INMUX plane 4,3
10  // 60 x32y106 INMUX plane 6,5
C1  // 61 x32y106 INMUX plane 8,7
20  // 62 x32y106 INMUX plane 10,9
C0  // 63 x32y106 INMUX plane 12,11
48  // 64 x32y106 SB_BIG plane 1
12  // 65 x32y106 SB_BIG plane 1
82  // 66 x32y106 SB_DRIVE plane 2,1
96  // 67 x32y106 SB_BIG plane 2
14  // 68 x32y106 SB_BIG plane 2
41  // 69 x32y106 SB_BIG plane 3
02  // 70 x32y106 SB_BIG plane 3
88  // 71 x32y106 SB_DRIVE plane 4,3
01  // 72 x32y106 SB_BIG plane 4
04  // 73 x32y106 SB_BIG plane 4
11  // 74 x32y106 SB_BIG plane 5
23  // 75 x32y106 SB_BIG plane 5
00  // 76 x32y106 SB_DRIVE plane 6,5
48  // 77 x32y106 SB_BIG plane 6
12  // 78 x32y106 SB_BIG plane 6
5E  // 79 x32y106 SB_BIG plane 7
46  // 80 x32y106 SB_BIG plane 7
00  // 81 x32y106 SB_DRIVE plane 8,7
92  // 82 x32y106 SB_BIG plane 8
14  // 83 x32y106 SB_BIG plane 8
48  // 84 x32y106 SB_BIG plane 9
12  // 85 x32y106 SB_BIG plane 9
00  // 86 x32y106 SB_DRIVE plane 10,9
48  // 87 x32y106 SB_BIG plane 10
12  // 88 x32y106 SB_BIG plane 10
48  // 89 x32y106 SB_BIG plane 11
52  // 90 x32y106 SB_BIG plane 11
00  // 91 x32y106 SB_DRIVE plane 12,11
48  // 92 x32y106 SB_BIG plane 12
12  // 93 x32y106 SB_BIG plane 12
FE  // 94 x31y105 SB_SML plane 1
24  // 95 x31y105 SB_SML plane 2,1
59  // 96 x31y105 SB_SML plane 2
B1  // 97 x31y105 SB_SML plane 3
82  // 98 x31y105 SB_SML plane 4,3
2A  // 99 x31y105 SB_SML plane 4
68  // 100 x31y105 SB_SML plane 5
82  // 101 x31y105 SB_SML plane 6,5
35  // 102 x31y105 SB_SML plane 6
02  // 103 x31y105 SB_SML plane 7
30  // 104 x31y105 SB_SML plane 8,7
68  // 105 x31y105 SB_SML plane 8
A8  // 106 x31y105 SB_SML plane 9
82  // 107 x31y105 SB_SML plane 10,9
38  // 108 x31y105 SB_SML plane 10
52  // 109 x31y105 SB_SML plane 11
84  // 110 x31y105 SB_SML plane 12,11
22  // 111 x31y105 SB_SML plane 12
F2 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x33y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AA54     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
35 // y_sel: 105
B9 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AA5C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
7A  //  0 x33y105 CPE[0]  _a8  C_///ORAND/
FF  //  1 x33y105 CPE[1]  80'h00_0060_00_0000_0C08_FF7A modified with path inversions
08  //  2 x33y105 CPE[2]  80'h00_0060_00_0000_0C08_FFD5 from netlist
0C  //  3 x33y105 CPE[3]      00_0000_00_0000_0000_00AF difference
00  //  4 x33y105 CPE[4]
00  //  5 x33y105 CPE[5]
00  //  6 x33y105 CPE[6]
60  //  7 x33y105 CPE[7]
00  //  8 x33y105 CPE[8]
00  //  9 x33y105 CPE[9]
5D  // 10 x33y106 CPE[0]  _a779  C_/C_0_1///    _a1381  C_///ORAND/
FF  // 11 x33y106 CPE[1]  80'h00_CF60_12_0800_0C08_FF5D modified with path inversions
08  // 12 x33y106 CPE[2]  80'h00_CF60_12_0800_0C08_FFA7 from netlist
0C  // 13 x33y106 CPE[3]      00_0000_00_0000_0000_00FA difference
00  // 14 x33y106 CPE[4]
08  // 15 x33y106 CPE[5]
12  // 16 x33y106 CPE[6]
60  // 17 x33y106 CPE[7]
CF  // 18 x33y106 CPE[8]
00  // 19 x33y106 CPE[9]
FA  // 20 x34y105 CPE[0]  net1 = net2: _a847  C_ADDF2/D//ADDF2/
5F  // 21 x34y105 CPE[1]  80'h00_C960_00_0020_0C66_5FFA modified with path inversions
66  // 22 x34y105 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x34y105 CPE[3]      00_3F00_00_0000_0000_F000 difference
20  // 24 x34y105 CPE[4]
00  // 25 x34y105 CPE[5]
00  // 26 x34y105 CPE[6]
60  // 27 x34y105 CPE[7]
C9  // 28 x34y105 CPE[8]
00  // 29 x34y105 CPE[9]
FA  // 30 x34y106 CPE[0]  net1 = net2: _a849  C_ADDF2/D//ADDF2/
3F  // 31 x34y106 CPE[1]  80'h00_3660_00_0020_0C66_3FFA modified with path inversions
66  // 32 x34y106 CPE[2]  80'h00_F660_00_0020_0C66_CFFA from netlist
0C  // 33 x34y106 CPE[3]      00_C000_00_0000_0000_F000 difference
20  // 34 x34y106 CPE[4]
00  // 35 x34y106 CPE[5]
00  // 36 x34y106 CPE[6]
60  // 37 x34y106 CPE[7]
36  // 38 x34y106 CPE[8]
53 // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x35y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AA89     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
35 // y_sel: 105
D1 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AA91
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
AC  //  0 x35y105 CPE[0]  _a1168  C_MX4b////    
00  //  1 x35y105 CPE[1]  80'h00_0018_00_0040_0AA2_00AC modified with path inversions
A2  //  2 x35y105 CPE[2]  80'h00_0018_00_0040_0AA0_00A3 from netlist
0A  //  3 x35y105 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x35y105 CPE[4]
00  //  5 x35y105 CPE[5]
00  //  6 x35y105 CPE[6]
18  //  7 x35y105 CPE[7]
00  //  8 x35y105 CPE[8]
00  //  9 x35y105 CPE[9]
A3  // 10 x35y106 CPE[0]  net1 = net2: _a219  C_AND/D//AND/D
5A  // 11 x35y106 CPE[1]  80'h00_FE00_80_0000_0C88_5AA3 modified with path inversions
88  // 12 x35y106 CPE[2]  80'h00_FE00_80_0000_0C88_AAAC from netlist
0C  // 13 x35y106 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 14 x35y106 CPE[4]
00  // 15 x35y106 CPE[5]
80  // 16 x35y106 CPE[6]
00  // 17 x35y106 CPE[7]
FE  // 18 x35y106 CPE[8]
00  // 19 x35y106 CPE[9]
00  // 20 x36y105 CPE[0]
00  // 21 x36y105 CPE[1]
00  // 22 x36y105 CPE[2]
00  // 23 x36y105 CPE[3]
00  // 24 x36y105 CPE[4]
00  // 25 x36y105 CPE[5]
00  // 26 x36y105 CPE[6]
00  // 27 x36y105 CPE[7]
00  // 28 x36y105 CPE[8]
00  // 29 x36y105 CPE[9]
C0  // 30 x36y106 CPE[0]  _a12  C_MX2b////    
00  // 31 x36y106 CPE[1]  80'h00_0018_00_0040_0A55_00C0 modified with path inversions
55  // 32 x36y106 CPE[2]  80'h00_0018_00_0040_0A55_0030 from netlist
0A  // 33 x36y106 CPE[3]      00_0000_00_0000_0000_00F0 difference
40  // 34 x36y106 CPE[4]
00  // 35 x36y106 CPE[5]
00  // 36 x36y106 CPE[6]
18  // 37 x36y106 CPE[7]
00  // 38 x36y106 CPE[8]
00  // 39 x36y106 CPE[9]
11  // 40 x35y105 INMUX plane 2,1
0C  // 41 x35y105 INMUX plane 4,3
2A  // 42 x35y105 INMUX plane 6,5
39  // 43 x35y105 INMUX plane 8,7
18  // 44 x35y105 INMUX plane 10,9
2A  // 45 x35y105 INMUX plane 12,11
2D  // 46 x35y106 INMUX plane 2,1
1E  // 47 x35y106 INMUX plane 4,3
22  // 48 x35y106 INMUX plane 6,5
00  // 49 x35y106 INMUX plane 8,7
1B  // 50 x35y106 INMUX plane 10,9
09  // 51 x35y106 INMUX plane 12,11
08  // 52 x36y105 INMUX plane 2,1
08  // 53 x36y105 INMUX plane 4,3
08  // 54 x36y105 INMUX plane 6,5
58  // 55 x36y105 INMUX plane 8,7
20  // 56 x36y105 INMUX plane 10,9
A4  // 57 x36y105 INMUX plane 12,11
00  // 58 x36y106 INMUX plane 2,1
20  // 59 x36y106 INMUX plane 4,3
14  // 60 x36y106 INMUX plane 6,5
41  // 61 x36y106 INMUX plane 8,7
00  // 62 x36y106 INMUX plane 10,9
A9  // 63 x36y106 INMUX plane 12,11
84  // 64 x36y106 SB_BIG plane 1
32  // 65 x36y106 SB_BIG plane 1
00  // 66 x36y106 SB_DRIVE plane 2,1
48  // 67 x36y106 SB_BIG plane 2
12  // 68 x36y106 SB_BIG plane 2
00  // 69 x36y106 SB_BIG plane 3
00  // 70 x36y106 SB_BIG plane 3
00  // 71 x36y106 SB_DRIVE plane 4,3
48  // 72 x36y106 SB_BIG plane 4
12  // 73 x36y106 SB_BIG plane 4
94  // 74 x36y106 SB_BIG plane 5
22  // 75 x36y106 SB_BIG plane 5
00  // 76 x36y106 SB_DRIVE plane 6,5
48  // 77 x36y106 SB_BIG plane 6
10  // 78 x36y106 SB_BIG plane 6
00  // 79 x36y106 SB_BIG plane 7
00  // 80 x36y106 SB_BIG plane 7
00  // 81 x36y106 SB_DRIVE plane 8,7
94  // 82 x36y106 SB_BIG plane 8
16  // 83 x36y106 SB_BIG plane 8
00  // 84 x36y106 SB_BIG plane 9
00  // 85 x36y106 SB_BIG plane 9
02  // 86 x36y106 SB_DRIVE plane 10,9
00  // 87 x36y106 SB_BIG plane 10
00  // 88 x36y106 SB_BIG plane 10
50  // 89 x36y106 SB_BIG plane 11
00  // 90 x36y106 SB_BIG plane 11
00  // 91 x36y106 SB_DRIVE plane 12,11
50  // 92 x36y106 SB_BIG plane 12
00  // 93 x36y106 SB_BIG plane 12
A8  // 94 x35y105 SB_SML plane 1
32  // 95 x35y105 SB_SML plane 2,1
24  // 96 x35y105 SB_SML plane 2
00  // 97 x35y105 SB_SML plane 3
10  // 98 x35y105 SB_SML plane 4,3
2A  // 99 x35y105 SB_SML plane 4
A8  // 100 x35y105 SB_SML plane 5
22  // 101 x35y105 SB_SML plane 6,5
28  // 102 x35y105 SB_SML plane 6
00  // 103 x35y105 SB_SML plane 7
64  // 104 x35y105 SB_SML plane 8,7
72  // 105 x35y105 SB_SML plane 8
00  // 106 x35y105 SB_SML plane 9
11  // 107 x35y105 SB_SML plane 10,9
14 // -- CRC low byte
72 // -- CRC high byte


// Config Latches on x37y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AB03     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
35 // y_sel: 105
09 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AB0B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
28  //  0 x37y105 CPE[0]  _a10  C_AND////    
28  //  1 x37y105 CPE[1]  80'h00_0018_00_0000_0888_2828 modified with path inversions
88  //  2 x37y105 CPE[2]  80'h00_0018_00_0000_0888_8841 from netlist
08  //  3 x37y105 CPE[3]      00_0000_00_0000_0000_A069 difference
00  //  4 x37y105 CPE[4]
00  //  5 x37y105 CPE[5]
00  //  6 x37y105 CPE[6]
18  //  7 x37y105 CPE[7]
00  //  8 x37y105 CPE[8]
00  //  9 x37y105 CPE[9]
11  // 10 x37y106 CPE[0]  _a1193  C_AND////    
88  // 11 x37y106 CPE[1]  80'h00_0018_00_0000_0888_8811 modified with path inversions
88  // 12 x37y106 CPE[2]  80'h00_0018_00_0000_0888_8844 from netlist
08  // 13 x37y106 CPE[3]      00_0000_00_0000_0000_0055 difference
00  // 14 x37y106 CPE[4]
00  // 15 x37y106 CPE[5]
00  // 16 x37y106 CPE[6]
18  // 17 x37y106 CPE[7]
00  // 18 x37y106 CPE[8]
00  // 19 x37y106 CPE[9]
0A  // 20 x38y105 CPE[0]  net1 = net2: _a691  C_ADDF2///ADDF2/
C5  // 21 x38y105 CPE[1]  80'h00_0078_00_0020_0C66_C50A modified with path inversions
66  // 22 x38y105 CPE[2]  80'h00_0078_00_0020_0C66_CA0A from netlist
0C  // 23 x38y105 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 24 x38y105 CPE[4]
00  // 25 x38y105 CPE[5]
00  // 26 x38y105 CPE[6]
78  // 27 x38y105 CPE[7]
00  // 28 x38y105 CPE[8]
00  // 29 x38y105 CPE[9]
0A  // 30 x38y106 CPE[0]  net1 = net2: _a693  C_ADDF2///ADDF2/
05  // 31 x38y106 CPE[1]  80'h00_0078_00_0020_0C66_050A modified with path inversions
66  // 32 x38y106 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 33 x38y106 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x38y106 CPE[4]
00  // 35 x38y106 CPE[5]
00  // 36 x38y106 CPE[6]
78  // 37 x38y106 CPE[7]
00  // 38 x38y106 CPE[8]
00  // 39 x38y106 CPE[9]
2C  // 40 x37y105 INMUX plane 2,1
25  // 41 x37y105 INMUX plane 4,3
3F  // 42 x37y105 INMUX plane 6,5
2C  // 43 x37y105 INMUX plane 8,7
25  // 44 x37y105 INMUX plane 10,9
00  // 45 x37y105 INMUX plane 12,11
3D  // 46 x37y106 INMUX plane 2,1
3D  // 47 x37y106 INMUX plane 4,3
0F  // 48 x37y106 INMUX plane 6,5
2F  // 49 x37y106 INMUX plane 8,7
25  // 50 x37y106 INMUX plane 10,9
24  // 51 x37y106 INMUX plane 12,11
00  // 52 x38y105 INMUX plane 2,1
08  // 53 x38y105 INMUX plane 4,3
0F  // 54 x38y105 INMUX plane 6,5
78  // 55 x38y105 INMUX plane 8,7
8D  // 56 x38y105 INMUX plane 10,9
18  // 57 x38y105 INMUX plane 12,11
13  // 58 x38y106 INMUX plane 2,1
01  // 59 x38y106 INMUX plane 4,3
02  // 60 x38y106 INMUX plane 6,5
28  // 61 x38y106 INMUX plane 8,7
85  // 62 x38y106 INMUX plane 10,9
C9  // 63 x38y106 INMUX plane 12,11
9A  // 64 x37y105 SB_BIG plane 1
12  // 65 x37y105 SB_BIG plane 1
80  // 66 x37y105 SB_DRIVE plane 2,1
9A  // 67 x37y105 SB_BIG plane 2
16  // 68 x37y105 SB_BIG plane 2
61  // 69 x37y105 SB_BIG plane 3
12  // 70 x37y105 SB_BIG plane 3
00  // 71 x37y105 SB_DRIVE plane 4,3
51  // 72 x37y105 SB_BIG plane 4
12  // 73 x37y105 SB_BIG plane 4
48  // 74 x37y105 SB_BIG plane 5
16  // 75 x37y105 SB_BIG plane 5
00  // 76 x37y105 SB_DRIVE plane 6,5
D0  // 77 x37y105 SB_BIG plane 6
16  // 78 x37y105 SB_BIG plane 6
8B  // 79 x37y105 SB_BIG plane 7
24  // 80 x37y105 SB_BIG plane 7
00  // 81 x37y105 SB_DRIVE plane 8,7
41  // 82 x37y105 SB_BIG plane 8
12  // 83 x37y105 SB_BIG plane 8
94  // 84 x37y105 SB_BIG plane 9
52  // 85 x37y105 SB_BIG plane 9
00  // 86 x37y105 SB_DRIVE plane 10,9
50  // 87 x37y105 SB_BIG plane 10
20  // 88 x37y105 SB_BIG plane 10
41  // 89 x37y105 SB_BIG plane 11
12  // 90 x37y105 SB_BIG plane 11
00  // 91 x37y105 SB_DRIVE plane 12,11
C8  // 92 x37y105 SB_BIG plane 12
12  // 93 x37y105 SB_BIG plane 12
C8  // 94 x38y106 SB_SML plane 1
82  // 95 x38y106 SB_SML plane 2,1
2A  // 96 x38y106 SB_SML plane 2
C8  // 97 x38y106 SB_SML plane 3
82  // 98 x38y106 SB_SML plane 4,3
2A  // 99 x38y106 SB_SML plane 4
A8  // 100 x38y106 SB_SML plane 5
12  // 101 x38y106 SB_SML plane 6,5
4F  // 102 x38y106 SB_SML plane 6
A8  // 103 x38y106 SB_SML plane 7
B2  // 104 x38y106 SB_SML plane 8,7
54  // 105 x38y106 SB_SML plane 8
53  // 106 x38y106 SB_SML plane 9
B1  // 107 x38y106 SB_SML plane 10,9
74  // 108 x38y106 SB_SML plane 10
A1  // 109 x38y106 SB_SML plane 11
12  // 110 x38y106 SB_SML plane 12,11
6A  // 111 x38y106 SB_SML plane 12
59 // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x39y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AB81     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
35 // y_sel: 105
01 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AB89
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
55  //  0 x39y105 CPE[0]  net1 = net2: _a640  C_ADDF2///ADDF2/
3C  //  1 x39y105 CPE[1]  80'h00_0078_00_0020_0C66_3C55 modified with path inversions
66  //  2 x39y105 CPE[2]  80'h00_0078_00_0020_0C66_3C5A from netlist
0C  //  3 x39y105 CPE[3]      00_0000_00_0000_0000_000F difference
20  //  4 x39y105 CPE[4]
00  //  5 x39y105 CPE[5]
00  //  6 x39y105 CPE[6]
78  //  7 x39y105 CPE[7]
00  //  8 x39y105 CPE[8]
00  //  9 x39y105 CPE[9]
00  // 10 x39y106 CPE[0]  _a642  C_Route1////    _a1618  C_////Bridge
00  // 11 x39y106 CPE[1]  80'h00_00BA_00_0050_0C66_0000 modified with path inversions
66  // 12 x39y106 CPE[2]  80'h00_00BA_00_0050_0C66_0000 from netlist
0C  // 13 x39y106 CPE[3]
50  // 14 x39y106 CPE[4]
00  // 15 x39y106 CPE[5]
00  // 16 x39y106 CPE[6]
BA  // 17 x39y106 CPE[7]
00  // 18 x39y106 CPE[8]
00  // 19 x39y106 CPE[9]
FF  // 20 x40y105 CPE[0]  _a1675  C_////Bridge
FF  // 21 x40y105 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x40y105 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x40y105 CPE[3]
00  // 24 x40y105 CPE[4]
00  // 25 x40y105 CPE[5]
00  // 26 x40y105 CPE[6]
A0  // 27 x40y105 CPE[7]
00  // 28 x40y105 CPE[8]
00  // 29 x40y105 CPE[9]
00  // 30 x40y106 CPE[0]
00  // 31 x40y106 CPE[1]
00  // 32 x40y106 CPE[2]
00  // 33 x40y106 CPE[3]
00  // 34 x40y106 CPE[4]
00  // 35 x40y106 CPE[5]
00  // 36 x40y106 CPE[6]
00  // 37 x40y106 CPE[7]
00  // 38 x40y106 CPE[8]
00  // 39 x40y106 CPE[9]
06  // 40 x39y105 INMUX plane 2,1
0E  // 41 x39y105 INMUX plane 4,3
29  // 42 x39y105 INMUX plane 6,5
04  // 43 x39y105 INMUX plane 8,7
08  // 44 x39y105 INMUX plane 10,9
01  // 45 x39y105 INMUX plane 12,11
01  // 46 x39y106 INMUX plane 2,1
04  // 47 x39y106 INMUX plane 4,3
09  // 48 x39y106 INMUX plane 6,5
14  // 49 x39y106 INMUX plane 8,7
0B  // 50 x39y106 INMUX plane 10,9
04  // 51 x39y106 INMUX plane 12,11
0A  // 52 x40y105 INMUX plane 2,1
00  // 53 x40y105 INMUX plane 4,3
D1  // 54 x40y105 INMUX plane 6,5
48  // 55 x40y105 INMUX plane 8,7
C8  // 56 x40y105 INMUX plane 10,9
9D  // 57 x40y105 INMUX plane 12,11
00  // 58 x40y106 INMUX plane 2,1
00  // 59 x40y106 INMUX plane 4,3
CB  // 60 x40y106 INMUX plane 6,5
80  // 61 x40y106 INMUX plane 8,7
C0  // 62 x40y106 INMUX plane 10,9
89  // 63 x40y106 INMUX plane 12,11
58  // 64 x40y106 SB_BIG plane 1
15  // 65 x40y106 SB_BIG plane 1
02  // 66 x40y106 SB_DRIVE plane 2,1
48  // 67 x40y106 SB_BIG plane 2
10  // 68 x40y106 SB_BIG plane 2
56  // 69 x40y106 SB_BIG plane 3
26  // 70 x40y106 SB_BIG plane 3
00  // 71 x40y106 SB_DRIVE plane 4,3
00  // 72 x40y106 SB_BIG plane 4
00  // 73 x40y106 SB_BIG plane 4
D1  // 74 x40y106 SB_BIG plane 5
64  // 75 x40y106 SB_BIG plane 5
02  // 76 x40y106 SB_DRIVE plane 6,5
0B  // 77 x40y106 SB_BIG plane 6
35  // 78 x40y106 SB_BIG plane 6
48  // 79 x40y106 SB_BIG plane 7
12  // 80 x40y106 SB_BIG plane 7
20  // 81 x40y106 SB_DRIVE plane 8,7
46  // 82 x40y106 SB_BIG plane 8
00  // 83 x40y106 SB_BIG plane 8
C0  // 84 x40y106 SB_BIG plane 9
00  // 85 x40y106 SB_BIG plane 9
80  // 86 x40y106 SB_DRIVE plane 10,9
00  // 87 x40y106 SB_BIG plane 10
20  // 88 x40y106 SB_BIG plane 10
50  // 89 x40y106 SB_BIG plane 11
00  // 90 x40y106 SB_BIG plane 11
00  // 91 x40y106 SB_DRIVE plane 12,11
10  // 92 x40y106 SB_BIG plane 12
20  // 93 x40y106 SB_BIG plane 12
C8  // 94 x39y105 SB_SML plane 1
82  // 95 x39y105 SB_SML plane 2,1
3D  // 96 x39y105 SB_SML plane 2
1B  // 97 x39y105 SB_SML plane 3
05  // 98 x39y105 SB_SML plane 4,3
00  // 99 x39y105 SB_SML plane 4
C8  // 100 x39y105 SB_SML plane 5
66  // 101 x39y105 SB_SML plane 6,5
12  // 102 x39y105 SB_SML plane 6
A8  // 103 x39y105 SB_SML plane 7
02  // 104 x39y105 SB_SML plane 8,7
07  // 105 x39y105 SB_SML plane 8
60  // 106 x39y105 SB_SML plane 9
10  // 107 x39y105 SB_SML plane 10,9
00  // 108 x39y105 SB_SML plane 10
11  // 109 x39y105 SB_SML plane 11
40  // 110 x39y105 SB_SML plane 12,11
20  // 111 x39y105 SB_SML plane 12
5C // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x41y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ABFF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
35 // y_sel: 105
D9 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AC07
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
C0  //  0 x41y105 CPE[0]  net1 = net2: _a683  C_ADDF2///ADDF2/
C0  //  1 x41y105 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  //  2 x41y105 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x41y105 CPE[3]
20  //  4 x41y105 CPE[4]
00  //  5 x41y105 CPE[5]
00  //  6 x41y105 CPE[6]
78  //  7 x41y105 CPE[7]
00  //  8 x41y105 CPE[8]
00  //  9 x41y105 CPE[9]
F5  // 10 x41y106 CPE[0]  _a29  C_MX2b////    
00  // 11 x41y106 CPE[1]  80'h00_0018_00_0040_0AC4_00F5 modified with path inversions
C4  // 12 x41y106 CPE[2]  80'h00_0018_00_0040_0AC4_00F5 from netlist
0A  // 13 x41y106 CPE[3]
40  // 14 x41y106 CPE[4]
00  // 15 x41y106 CPE[5]
00  // 16 x41y106 CPE[6]
18  // 17 x41y106 CPE[7]
00  // 18 x41y106 CPE[8]
00  // 19 x41y106 CPE[9]
FA  // 20 x42y105 CPE[0]  _a419  C_MX2b////    
00  // 21 x42y105 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 22 x42y105 CPE[2]  80'h00_0018_00_0040_0AC4_00F5 from netlist
0A  // 23 x42y105 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x42y105 CPE[4]
00  // 25 x42y105 CPE[5]
00  // 26 x42y105 CPE[6]
18  // 27 x42y105 CPE[7]
00  // 28 x42y105 CPE[8]
00  // 29 x42y105 CPE[9]
FF  // 30 x42y106 CPE[0]  _a1037  C_AND/D///    
FC  // 31 x42y106 CPE[1]  80'h00_F900_00_0000_0C88_FCFF modified with path inversions
88  // 32 x42y106 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 33 x42y106 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 34 x42y106 CPE[4]
00  // 35 x42y106 CPE[5]
00  // 36 x42y106 CPE[6]
00  // 37 x42y106 CPE[7]
F9  // 38 x42y106 CPE[8]
00  // 39 x42y106 CPE[9]
01  // 40 x41y105 INMUX plane 2,1
28  // 41 x41y105 INMUX plane 4,3
08  // 42 x41y105 INMUX plane 6,5
1D  // 43 x41y105 INMUX plane 8,7
18  // 44 x41y105 INMUX plane 10,9
00  // 45 x41y105 INMUX plane 12,11
05  // 46 x41y106 INMUX plane 2,1
02  // 47 x41y106 INMUX plane 4,3
08  // 48 x41y106 INMUX plane 6,5
3E  // 49 x41y106 INMUX plane 8,7
00  // 50 x41y106 INMUX plane 10,9
20  // 51 x41y106 INMUX plane 12,11
0A  // 52 x42y105 INMUX plane 2,1
08  // 53 x42y105 INMUX plane 4,3
50  // 54 x42y105 INMUX plane 6,5
17  // 55 x42y105 INMUX plane 8,7
50  // 56 x42y105 INMUX plane 10,9
05  // 57 x42y105 INMUX plane 12,11
01  // 58 x42y106 INMUX plane 2,1
19  // 59 x42y106 INMUX plane 4,3
43  // 60 x42y106 INMUX plane 6,5
01  // 61 x42y106 INMUX plane 8,7
6B  // 62 x42y106 INMUX plane 10,9
C9  // 63 x42y106 INMUX plane 12,11
38  // 64 x41y105 SB_BIG plane 1
22  // 65 x41y105 SB_BIG plane 1
80  // 66 x41y105 SB_DRIVE plane 2,1
41  // 67 x41y105 SB_BIG plane 2
00  // 68 x41y105 SB_BIG plane 2
48  // 69 x41y105 SB_BIG plane 3
12  // 70 x41y105 SB_BIG plane 3
00  // 71 x41y105 SB_DRIVE plane 4,3
98  // 72 x41y105 SB_BIG plane 4
26  // 73 x41y105 SB_BIG plane 4
88  // 74 x41y105 SB_BIG plane 5
10  // 75 x41y105 SB_BIG plane 5
00  // 76 x41y105 SB_DRIVE plane 6,5
59  // 77 x41y105 SB_BIG plane 6
12  // 78 x41y105 SB_BIG plane 6
41  // 79 x41y105 SB_BIG plane 7
12  // 80 x41y105 SB_BIG plane 7
00  // 81 x41y105 SB_DRIVE plane 8,7
48  // 82 x41y105 SB_BIG plane 8
12  // 83 x41y105 SB_BIG plane 8
48  // 84 x41y105 SB_BIG plane 9
12  // 85 x41y105 SB_BIG plane 9
02  // 86 x41y105 SB_DRIVE plane 10,9
90  // 87 x41y105 SB_BIG plane 10
1A  // 88 x41y105 SB_BIG plane 10
48  // 89 x41y105 SB_BIG plane 11
42  // 90 x41y105 SB_BIG plane 11
00  // 91 x41y105 SB_DRIVE plane 12,11
48  // 92 x41y105 SB_BIG plane 12
12  // 93 x41y105 SB_BIG plane 12
E8  // 94 x42y106 SB_SML plane 1
82  // 95 x42y106 SB_SML plane 2,1
2A  // 96 x42y106 SB_SML plane 2
F1  // 97 x42y106 SB_SML plane 3
64  // 98 x42y106 SB_SML plane 4,3
73  // 99 x42y106 SB_SML plane 4
E3  // 100 x42y106 SB_SML plane 5
86  // 101 x42y106 SB_SML plane 6,5
2A  // 102 x42y106 SB_SML plane 6
A8  // 103 x42y106 SB_SML plane 7
82  // 104 x42y106 SB_SML plane 8,7
2A  // 105 x42y106 SB_SML plane 8
A8  // 106 x42y106 SB_SML plane 9
82  // 107 x42y106 SB_SML plane 10,9
2C  // 108 x42y106 SB_SML plane 10
A8  // 109 x42y106 SB_SML plane 11
82  // 110 x42y106 SB_SML plane 12,11
0A  // 111 x42y106 SB_SML plane 12
13 // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x43y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AC7D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
35 // y_sel: 105
B1 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AC85
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
AC  //  0 x43y105 CPE[0]  _a1165  C_MX4b////    
00  //  1 x43y105 CPE[1]  80'h00_0018_00_0040_0A50_00AC modified with path inversions
50  //  2 x43y105 CPE[2]  80'h00_0018_00_0040_0A50_00AC from netlist
0A  //  3 x43y105 CPE[3]
40  //  4 x43y105 CPE[4]
00  //  5 x43y105 CPE[5]
00  //  6 x43y105 CPE[6]
18  //  7 x43y105 CPE[7]
00  //  8 x43y105 CPE[8]
00  //  9 x43y105 CPE[9]
00  // 10 x43y106 CPE[0]
00  // 11 x43y106 CPE[1]
00  // 12 x43y106 CPE[2]
00  // 13 x43y106 CPE[3]
00  // 14 x43y106 CPE[4]
00  // 15 x43y106 CPE[5]
00  // 16 x43y106 CPE[6]
00  // 17 x43y106 CPE[7]
00  // 18 x43y106 CPE[8]
00  // 19 x43y106 CPE[9]
03  // 20 x44y105 CPE[0]  _a1504  C_MX2b////    
00  // 21 x44y105 CPE[1]  80'h00_0018_00_0040_0A33_0003 modified with path inversions
33  // 22 x44y105 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 23 x44y105 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x44y105 CPE[4]
00  // 25 x44y105 CPE[5]
00  // 26 x44y105 CPE[6]
18  // 27 x44y105 CPE[7]
00  // 28 x44y105 CPE[8]
00  // 29 x44y105 CPE[9]
FF  // 30 x44y106 CPE[0]  _a1696  C_////Bridge
FF  // 31 x44y106 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 32 x44y106 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 33 x44y106 CPE[3]
00  // 34 x44y106 CPE[4]
00  // 35 x44y106 CPE[5]
00  // 36 x44y106 CPE[6]
A2  // 37 x44y106 CPE[7]
00  // 38 x44y106 CPE[8]
00  // 39 x44y106 CPE[9]
01  // 40 x43y105 INMUX plane 2,1
11  // 41 x43y105 INMUX plane 4,3
06  // 42 x43y105 INMUX plane 6,5
04  // 43 x43y105 INMUX plane 8,7
18  // 44 x43y105 INMUX plane 10,9
00  // 45 x43y105 INMUX plane 12,11
08  // 46 x43y106 INMUX plane 2,1
08  // 47 x43y106 INMUX plane 4,3
01  // 48 x43y106 INMUX plane 6,5
00  // 49 x43y106 INMUX plane 8,7
20  // 50 x43y106 INMUX plane 10,9
03  // 51 x43y106 INMUX plane 12,11
2B  // 52 x44y105 INMUX plane 2,1
28  // 53 x44y105 INMUX plane 4,3
3B  // 54 x44y105 INMUX plane 6,5
40  // 55 x44y105 INMUX plane 8,7
10  // 56 x44y105 INMUX plane 10,9
40  // 57 x44y105 INMUX plane 12,11
00  // 58 x44y106 INMUX plane 2,1
03  // 59 x44y106 INMUX plane 4,3
01  // 60 x44y106 INMUX plane 6,5
40  // 61 x44y106 INMUX plane 8,7
08  // 62 x44y106 INMUX plane 10,9
40  // 63 x44y106 INMUX plane 12,11
8B  // 64 x44y106 SB_BIG plane 1
34  // 65 x44y106 SB_BIG plane 1
00  // 66 x44y106 SB_DRIVE plane 2,1
03  // 67 x44y106 SB_BIG plane 2
21  // 68 x44y106 SB_BIG plane 2
48  // 69 x44y106 SB_BIG plane 3
02  // 70 x44y106 SB_BIG plane 3
00  // 71 x44y106 SB_DRIVE plane 4,3
08  // 72 x44y106 SB_BIG plane 4
12  // 73 x44y106 SB_BIG plane 4
D2  // 74 x44y106 SB_BIG plane 5
32  // 75 x44y106 SB_BIG plane 5
00  // 76 x44y106 SB_DRIVE plane 6,5
00  // 77 x44y106 SB_BIG plane 6
00  // 78 x44y106 SB_BIG plane 6
48  // 79 x44y106 SB_BIG plane 7
12  // 80 x44y106 SB_BIG plane 7
80  // 81 x44y106 SB_DRIVE plane 8,7
48  // 82 x44y106 SB_BIG plane 8
22  // 83 x44y106 SB_BIG plane 8
00  // 84 x44y106 SB_BIG plane 9
00  // 85 x44y106 SB_BIG plane 9
00  // 86 x44y106 SB_DRIVE plane 10,9
C0  // 87 x44y106 SB_BIG plane 10
00  // 88 x44y106 SB_BIG plane 10
00  // 89 x44y106 SB_BIG plane 11
00  // 90 x44y106 SB_BIG plane 11
02  // 91 x44y106 SB_DRIVE plane 12,11
00  // 92 x44y106 SB_BIG plane 12
00  // 93 x44y106 SB_BIG plane 12
FC  // 94 x43y105 SB_SML plane 1
04  // 95 x43y105 SB_SML plane 2,1
04  // 96 x43y105 SB_SML plane 2
A8  // 97 x43y105 SB_SML plane 3
B2  // 98 x43y105 SB_SML plane 4,3
74  // 99 x43y105 SB_SML plane 4
A8  // 100 x43y105 SB_SML plane 5
00  // 101 x43y105 SB_SML plane 6,5
00  // 102 x43y105 SB_SML plane 6
A8  // 103 x43y105 SB_SML plane 7
86  // 104 x43y105 SB_SML plane 8,7
32  // 105 x43y105 SB_SML plane 8
00  // 106 x43y105 SB_SML plane 9
00  // 107 x43y105 SB_SML plane 10,9
18  // 108 x43y105 SB_SML plane 10
91 // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x45y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ACF8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
35 // y_sel: 105
69 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AD00
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
03  //  0 x45y105 CPE[0]  _a1495  C_MX2b////    
00  //  1 x45y105 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  //  2 x45y105 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x45y105 CPE[3]
40  //  4 x45y105 CPE[4]
00  //  5 x45y105 CPE[5]
00  //  6 x45y105 CPE[6]
18  //  7 x45y105 CPE[7]
00  //  8 x45y105 CPE[8]
00  //  9 x45y105 CPE[9]
0C  // 10 x45y106 CPE[0]  _a1538  C_MX2b////    
00  // 11 x45y106 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 12 x45y106 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 13 x45y106 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 14 x45y106 CPE[4]
00  // 15 x45y106 CPE[5]
00  // 16 x45y106 CPE[6]
18  // 17 x45y106 CPE[7]
00  // 18 x45y106 CPE[8]
00  // 19 x45y106 CPE[9]
5C  // 20 x46y105 CPE[0]  net1 = net2: _a432  C_AND/D//AND/D
C3  // 21 x46y105 CPE[1]  80'h00_CE00_80_0000_0C88_C35C modified with path inversions
88  // 22 x46y105 CPE[2]  80'h00_FE00_80_0000_0C88_CCAC from netlist
0C  // 23 x46y105 CPE[3]      00_3000_00_0000_0000_0FF0 difference
00  // 24 x46y105 CPE[4]
00  // 25 x46y105 CPE[5]
80  // 26 x46y105 CPE[6]
00  // 27 x46y105 CPE[7]
CE  // 28 x46y105 CPE[8]
00  // 29 x46y105 CPE[9]
F3  // 30 x46y106 CPE[0]  _a1491  C_MX2b////    
00  // 31 x46y106 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 32 x46y106 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 33 x46y106 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 34 x46y106 CPE[4]
00  // 35 x46y106 CPE[5]
00  // 36 x46y106 CPE[6]
18  // 37 x46y106 CPE[7]
5F // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x47y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AD2C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
35 // y_sel: 105
A1 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AD34
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x47y105 CPE[0]
00  //  1 x47y105 CPE[1]
00  //  2 x47y105 CPE[2]
00  //  3 x47y105 CPE[3]
00  //  4 x47y105 CPE[4]
00  //  5 x47y105 CPE[5]
00  //  6 x47y105 CPE[6]
00  //  7 x47y105 CPE[7]
00  //  8 x47y105 CPE[8]
00  //  9 x47y105 CPE[9]
FA  // 10 x47y106 CPE[0]  _a394  C_MX2b////    
00  // 11 x47y106 CPE[1]  80'h00_0018_00_0040_0AC0_00FA modified with path inversions
C0  // 12 x47y106 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 13 x47y106 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 14 x47y106 CPE[4]
00  // 15 x47y106 CPE[5]
00  // 16 x47y106 CPE[6]
18  // 17 x47y106 CPE[7]
00  // 18 x47y106 CPE[8]
00  // 19 x47y106 CPE[9]
F3  // 20 x48y105 CPE[0]  net1 = net2: _a713  C_ADDF2///ADDF2/
F3  // 21 x48y105 CPE[1]  80'h00_0078_00_0020_0C66_F3F3 modified with path inversions
66  // 22 x48y105 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 23 x48y105 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 24 x48y105 CPE[4]
00  // 25 x48y105 CPE[5]
00  // 26 x48y105 CPE[6]
78  // 27 x48y105 CPE[7]
00  // 28 x48y105 CPE[8]
00  // 29 x48y105 CPE[9]
FC  // 30 x48y106 CPE[0]  net1 = net2: _a715  C_ADDF2///ADDF2/
FC  // 31 x48y106 CPE[1]  80'h00_0078_00_0020_0C66_FCFC modified with path inversions
66  // 32 x48y106 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 33 x48y106 CPE[3]
20  // 34 x48y106 CPE[4]
00  // 35 x48y106 CPE[5]
00  // 36 x48y106 CPE[6]
78  // 37 x48y106 CPE[7]
00  // 38 x48y106 CPE[8]
00  // 39 x48y106 CPE[9]
20  // 40 x47y105 INMUX plane 2,1
08  // 41 x47y105 INMUX plane 4,3
20  // 42 x47y105 INMUX plane 6,5
00  // 43 x47y105 INMUX plane 8,7
00  // 44 x47y105 INMUX plane 10,9
00  // 45 x47y105 INMUX plane 12,11
2B  // 46 x47y106 INMUX plane 2,1
01  // 47 x47y106 INMUX plane 4,3
00  // 48 x47y106 INMUX plane 6,5
1D  // 49 x47y106 INMUX plane 8,7
00  // 50 x47y106 INMUX plane 10,9
00  // 51 x47y106 INMUX plane 12,11
2D  // 52 x48y105 INMUX plane 2,1
01  // 53 x48y105 INMUX plane 4,3
20  // 54 x48y105 INMUX plane 6,5
1A  // 55 x48y105 INMUX plane 8,7
00  // 56 x48y105 INMUX plane 10,9
C8  // 57 x48y105 INMUX plane 12,11
20  // 58 x48y106 INMUX plane 2,1
01  // 59 x48y106 INMUX plane 4,3
20  // 60 x48y106 INMUX plane 6,5
01  // 61 x48y106 INMUX plane 8,7
00  // 62 x48y106 INMUX plane 10,9
18  // 63 x48y106 INMUX plane 12,11
80  // 64 x48y106 SB_BIG plane 1
00  // 65 x48y106 SB_BIG plane 1
00  // 66 x48y106 SB_DRIVE plane 2,1
48  // 67 x48y106 SB_BIG plane 2
12  // 68 x48y106 SB_BIG plane 2
50  // 69 x48y106 SB_BIG plane 3
24  // 70 x48y106 SB_BIG plane 3
00  // 71 x48y106 SB_DRIVE plane 4,3
48  // 72 x48y106 SB_BIG plane 4
12  // 73 x48y106 SB_BIG plane 4
58  // 74 x48y106 SB_BIG plane 5
00  // 75 x48y106 SB_BIG plane 5
00  // 76 x48y106 SB_DRIVE plane 6,5
48  // 77 x48y106 SB_BIG plane 6
02  // 78 x48y106 SB_BIG plane 6
13  // 79 x48y106 SB_BIG plane 7
43  // 80 x48y106 SB_BIG plane 7
00  // 81 x48y106 SB_DRIVE plane 8,7
48  // 82 x48y106 SB_BIG plane 8
42  // 83 x48y106 SB_BIG plane 8
00  // 84 x48y106 SB_BIG plane 9
40  // 85 x48y106 SB_BIG plane 9
00  // 86 x48y106 SB_DRIVE plane 10,9
00  // 87 x48y106 SB_BIG plane 10
00  // 88 x48y106 SB_BIG plane 10
80  // 89 x48y106 SB_BIG plane 11
00  // 90 x48y106 SB_BIG plane 11
00  // 91 x48y106 SB_DRIVE plane 12,11
C1  // 92 x48y106 SB_BIG plane 12
00  // 93 x48y106 SB_BIG plane 12
00  // 94 x47y105 SB_SML plane 1
80  // 95 x47y105 SB_SML plane 2,1
2A  // 96 x47y105 SB_SML plane 2
A1  // 97 x47y105 SB_SML plane 3
82  // 98 x47y105 SB_SML plane 4,3
28  // 99 x47y105 SB_SML plane 4
00  // 100 x47y105 SB_SML plane 5
80  // 101 x47y105 SB_SML plane 6,5
6A  // 102 x47y105 SB_SML plane 6
A1  // 103 x47y105 SB_SML plane 7
82  // 104 x47y105 SB_SML plane 8,7
2A  // 105 x47y105 SB_SML plane 8
00  // 106 x47y105 SB_SML plane 9
00  // 107 x47y105 SB_SML plane 10,9
10  // 108 x47y105 SB_SML plane 10
0B // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x49y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ADA7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
35 // y_sel: 105
79 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 ADAF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y105 CPE[0]
00  //  1 x49y105 CPE[1]
00  //  2 x49y105 CPE[2]
00  //  3 x49y105 CPE[3]
00  //  4 x49y105 CPE[4]
00  //  5 x49y105 CPE[5]
00  //  6 x49y105 CPE[6]
00  //  7 x49y105 CPE[7]
00  //  8 x49y105 CPE[8]
00  //  9 x49y105 CPE[9]
F5  // 10 x49y106 CPE[0]  _a386  C_MX2b////    
00  // 11 x49y106 CPE[1]  80'h00_0018_00_0040_0AC8_00F5 modified with path inversions
C8  // 12 x49y106 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 13 x49y106 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x49y106 CPE[4]
00  // 15 x49y106 CPE[5]
00  // 16 x49y106 CPE[6]
18  // 17 x49y106 CPE[7]
00  // 18 x49y106 CPE[8]
00  // 19 x49y106 CPE[9]
03  // 20 x50y105 CPE[0]  _a1501  C_MX2b////    
00  // 21 x50y105 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 22 x50y105 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 23 x50y105 CPE[3]
40  // 24 x50y105 CPE[4]
00  // 25 x50y105 CPE[5]
00  // 26 x50y105 CPE[6]
18  // 27 x50y105 CPE[7]
00  // 28 x50y105 CPE[8]
00  // 29 x50y105 CPE[9]
F5  // 30 x50y106 CPE[0]  _a109  C_MX2b////    
00  // 31 x50y106 CPE[1]  80'h00_0018_00_0040_0AC0_00F5 modified with path inversions
C0  // 32 x50y106 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 33 x50y106 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 34 x50y106 CPE[4]
00  // 35 x50y106 CPE[5]
00  // 36 x50y106 CPE[6]
18  // 37 x50y106 CPE[7]
00  // 38 x50y106 CPE[8]
00  // 39 x50y106 CPE[9]
00  // 40 x49y105 INMUX plane 2,1
04  // 41 x49y105 INMUX plane 4,3
05  // 42 x49y105 INMUX plane 6,5
01  // 43 x49y105 INMUX plane 8,7
00  // 44 x49y105 INMUX plane 10,9
18  // 45 x49y105 INMUX plane 12,11
0D  // 46 x49y106 INMUX plane 2,1
01  // 47 x49y106 INMUX plane 4,3
01  // 48 x49y106 INMUX plane 6,5
3A  // 49 x49y106 INMUX plane 8,7
00  // 50 x49y106 INMUX plane 10,9
20  // 51 x49y106 INMUX plane 12,11
0D  // 52 x50y105 INMUX plane 2,1
00  // 53 x50y105 INMUX plane 4,3
2F  // 54 x50y105 INMUX plane 6,5
29  // 55 x50y105 INMUX plane 8,7
04  // 56 x50y105 INMUX plane 10,9
00  // 57 x50y105 INMUX plane 12,11
05  // 58 x50y106 INMUX plane 2,1
04  // 59 x50y106 INMUX plane 4,3
01  // 60 x50y106 INMUX plane 6,5
3E  // 61 x50y106 INMUX plane 8,7
00  // 62 x50y106 INMUX plane 10,9
20  // 63 x50y106 INMUX plane 12,11
00  // 64 x49y105 SB_BIG plane 1
00  // 65 x49y105 SB_BIG plane 1
00  // 66 x49y105 SB_DRIVE plane 2,1
08  // 67 x49y105 SB_BIG plane 2
13  // 68 x49y105 SB_BIG plane 2
48  // 69 x49y105 SB_BIG plane 3
12  // 70 x49y105 SB_BIG plane 3
00  // 71 x49y105 SB_DRIVE plane 4,3
48  // 72 x49y105 SB_BIG plane 4
12  // 73 x49y105 SB_BIG plane 4
00  // 74 x49y105 SB_BIG plane 5
00  // 75 x49y105 SB_BIG plane 5
00  // 76 x49y105 SB_DRIVE plane 6,5
48  // 77 x49y105 SB_BIG plane 6
12  // 78 x49y105 SB_BIG plane 6
51  // 79 x49y105 SB_BIG plane 7
12  // 80 x49y105 SB_BIG plane 7
00  // 81 x49y105 SB_DRIVE plane 8,7
48  // 82 x49y105 SB_BIG plane 8
12  // 83 x49y105 SB_BIG plane 8
00  // 84 x49y105 SB_BIG plane 9
40  // 85 x49y105 SB_BIG plane 9
00  // 86 x49y105 SB_DRIVE plane 10,9
06  // 87 x49y105 SB_BIG plane 10
22  // 88 x49y105 SB_BIG plane 10
00  // 89 x49y105 SB_BIG plane 11
00  // 90 x49y105 SB_BIG plane 11
00  // 91 x49y105 SB_DRIVE plane 12,11
00  // 92 x49y105 SB_BIG plane 12
00  // 93 x49y105 SB_BIG plane 12
00  // 94 x50y106 SB_SML plane 1
80  // 95 x50y106 SB_SML plane 2,1
2A  // 96 x50y106 SB_SML plane 2
A8  // 97 x50y106 SB_SML plane 3
80  // 98 x50y106 SB_SML plane 4,3
2A  // 99 x50y106 SB_SML plane 4
00  // 100 x50y106 SB_SML plane 5
80  // 101 x50y106 SB_SML plane 6,5
0A  // 102 x50y106 SB_SML plane 6
D3  // 103 x50y106 SB_SML plane 7
84  // 104 x50y106 SB_SML plane 8,7
0A  // 105 x50y106 SB_SML plane 8
00  // 106 x50y106 SB_SML plane 9
00  // 107 x50y106 SB_SML plane 10,9
00  // 108 x50y106 SB_SML plane 10
00  // 109 x50y106 SB_SML plane 11
00  // 110 x50y106 SB_SML plane 12,11
40  // 111 x50y106 SB_SML plane 12
01 // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x51y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AE25     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
35 // y_sel: 105
11 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AE2D
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x51y105 CPE[0]
00  //  1 x51y105 CPE[1]
00  //  2 x51y105 CPE[2]
00  //  3 x51y105 CPE[3]
00  //  4 x51y105 CPE[4]
00  //  5 x51y105 CPE[5]
00  //  6 x51y105 CPE[6]
00  //  7 x51y105 CPE[7]
00  //  8 x51y105 CPE[8]
00  //  9 x51y105 CPE[9]
00  // 10 x51y106 CPE[0]
00  // 11 x51y106 CPE[1]
00  // 12 x51y106 CPE[2]
00  // 13 x51y106 CPE[3]
00  // 14 x51y106 CPE[4]
00  // 15 x51y106 CPE[5]
00  // 16 x51y106 CPE[6]
00  // 17 x51y106 CPE[7]
00  // 18 x51y106 CPE[8]
00  // 19 x51y106 CPE[9]
F3  // 20 x52y105 CPE[0]  _a1386  C_MX2b////    
00  // 21 x52y105 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 22 x52y105 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 23 x52y105 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 24 x52y105 CPE[4]
00  // 25 x52y105 CPE[5]
00  // 26 x52y105 CPE[6]
18  // 27 x52y105 CPE[7]
00  // 28 x52y105 CPE[8]
00  // 29 x52y105 CPE[9]
00  // 30 x52y106 CPE[0]
00  // 31 x52y106 CPE[1]
00  // 32 x52y106 CPE[2]
00  // 33 x52y106 CPE[3]
00  // 34 x52y106 CPE[4]
00  // 35 x52y106 CPE[5]
00  // 36 x52y106 CPE[6]
00  // 37 x52y106 CPE[7]
00  // 38 x52y106 CPE[8]
00  // 39 x52y106 CPE[9]
00  // 40 x51y105 INMUX plane 2,1
00  // 41 x51y105 INMUX plane 4,3
00  // 42 x51y105 INMUX plane 6,5
01  // 43 x51y105 INMUX plane 8,7
08  // 44 x51y105 INMUX plane 10,9
00  // 45 x51y105 INMUX plane 12,11
03  // 46 x51y106 INMUX plane 2,1
08  // 47 x51y106 INMUX plane 4,3
08  // 48 x51y106 INMUX plane 6,5
18  // 49 x51y106 INMUX plane 8,7
00  // 50 x51y106 INMUX plane 10,9
00  // 51 x51y106 INMUX plane 12,11
20  // 52 x52y105 INMUX plane 2,1
00  // 53 x52y105 INMUX plane 4,3
00  // 54 x52y105 INMUX plane 6,5
2F  // 55 x52y105 INMUX plane 8,7
00  // 56 x52y105 INMUX plane 10,9
01  // 57 x52y105 INMUX plane 12,11
00  // 58 x52y106 INMUX plane 2,1
00  // 59 x52y106 INMUX plane 4,3
00  // 60 x52y106 INMUX plane 6,5
00  // 61 x52y106 INMUX plane 8,7
00  // 62 x52y106 INMUX plane 10,9
00  // 63 x52y106 INMUX plane 12,11
00  // 64 x52y106 SB_BIG plane 1
00  // 65 x52y106 SB_BIG plane 1
00  // 66 x52y106 SB_DRIVE plane 2,1
00  // 67 x52y106 SB_BIG plane 2
01  // 68 x52y106 SB_BIG plane 2
48  // 69 x52y106 SB_BIG plane 3
02  // 70 x52y106 SB_BIG plane 3
00  // 71 x52y106 SB_DRIVE plane 4,3
00  // 72 x52y106 SB_BIG plane 4
00  // 73 x52y106 SB_BIG plane 4
00  // 74 x52y106 SB_BIG plane 5
00  // 75 x52y106 SB_BIG plane 5
00  // 76 x52y106 SB_DRIVE plane 6,5
00  // 77 x52y106 SB_BIG plane 6
00  // 78 x52y106 SB_BIG plane 6
48  // 79 x52y106 SB_BIG plane 7
12  // 80 x52y106 SB_BIG plane 7
00  // 81 x52y106 SB_DRIVE plane 8,7
00  // 82 x52y106 SB_BIG plane 8
00  // 83 x52y106 SB_BIG plane 8
00  // 84 x52y106 SB_BIG plane 9
00  // 85 x52y106 SB_BIG plane 9
00  // 86 x52y106 SB_DRIVE plane 10,9
00  // 87 x52y106 SB_BIG plane 10
31  // 88 x52y106 SB_BIG plane 10
00  // 89 x52y106 SB_BIG plane 11
00  // 90 x52y106 SB_BIG plane 11
00  // 91 x52y106 SB_DRIVE plane 12,11
00  // 92 x52y106 SB_BIG plane 12
00  // 93 x52y106 SB_BIG plane 12
06  // 94 x51y105 SB_SML plane 1
02  // 95 x51y105 SB_SML plane 2,1
00  // 96 x51y105 SB_SML plane 2
B9  // 97 x51y105 SB_SML plane 3
02  // 98 x51y105 SB_SML plane 4,3
06  // 99 x51y105 SB_SML plane 4
00  // 100 x51y105 SB_SML plane 5
00  // 101 x51y105 SB_SML plane 6,5
06  // 102 x51y105 SB_SML plane 6
A8  // 103 x51y105 SB_SML plane 7
02  // 104 x51y105 SB_SML plane 8,7
00  // 105 x51y105 SB_SML plane 8
00  // 106 x51y105 SB_SML plane 9
04  // 107 x51y105 SB_SML plane 10,9
11 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x21y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AE9F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
36 // y_sel: 107
C3 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AEA7
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
C0  //  0 x21y107 CPE[0]  net1 = net2: _a648  C_ADDF2///ADDF2/
30  //  1 x21y107 CPE[1]  80'h00_0078_00_0020_0C66_30C0 modified with path inversions
66  //  2 x21y107 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x21y107 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x21y107 CPE[4]
00  //  5 x21y107 CPE[5]
00  //  6 x21y107 CPE[6]
78  //  7 x21y107 CPE[7]
00  //  8 x21y107 CPE[8]
00  //  9 x21y107 CPE[9]
A0  // 10 x21y108 CPE[0]  net1 = net2: _a650  C_ADDF2///ADDF2/
A0  // 11 x21y108 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  // 12 x21y108 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 13 x21y108 CPE[3]
20  // 14 x21y108 CPE[4]
00  // 15 x21y108 CPE[5]
00  // 16 x21y108 CPE[6]
78  // 17 x21y108 CPE[7]
00  // 18 x21y108 CPE[8]
00  // 19 x21y108 CPE[9]
00  // 20 x22y107 CPE[0]
00  // 21 x22y107 CPE[1]
00  // 22 x22y107 CPE[2]
00  // 23 x22y107 CPE[3]
00  // 24 x22y107 CPE[4]
00  // 25 x22y107 CPE[5]
00  // 26 x22y107 CPE[6]
00  // 27 x22y107 CPE[7]
00  // 28 x22y107 CPE[8]
00  // 29 x22y107 CPE[9]
F2  // 30 x22y108 CPE[0]  net1 = net2: _a511  C_AND/D//AND/D
F8  // 31 x22y108 CPE[1]  80'h00_FE00_80_0000_0C88_F8F2 modified with path inversions
88  // 32 x22y108 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 33 x22y108 CPE[3]      00_0000_00_0000_0000_000A difference
00  // 34 x22y108 CPE[4]
00  // 35 x22y108 CPE[5]
80  // 36 x22y108 CPE[6]
00  // 37 x22y108 CPE[7]
FE  // 38 x22y108 CPE[8]
00  // 39 x22y108 CPE[9]
00  // 40 x21y107 INMUX plane 2,1
38  // 41 x21y107 INMUX plane 4,3
01  // 42 x21y107 INMUX plane 6,5
28  // 43 x21y107 INMUX plane 8,7
00  // 44 x21y107 INMUX plane 10,9
21  // 45 x21y107 INMUX plane 12,11
00  // 46 x21y108 INMUX plane 2,1
05  // 47 x21y108 INMUX plane 4,3
00  // 48 x21y108 INMUX plane 6,5
05  // 49 x21y108 INMUX plane 8,7
00  // 50 x21y108 INMUX plane 10,9
00  // 51 x21y108 INMUX plane 12,11
00  // 52 x22y107 INMUX plane 2,1
00  // 53 x22y107 INMUX plane 4,3
80  // 54 x22y107 INMUX plane 6,5
80  // 55 x22y107 INMUX plane 8,7
80  // 56 x22y107 INMUX plane 10,9
80  // 57 x22y107 INMUX plane 12,11
21  // 58 x22y108 INMUX plane 2,1
03  // 59 x22y108 INMUX plane 4,3
B1  // 60 x22y108 INMUX plane 6,5
A8  // 61 x22y108 INMUX plane 8,7
83  // 62 x22y108 INMUX plane 10,9
80  // 63 x22y108 INMUX plane 12,11
C2  // 64 x22y108 SB_BIG plane 1
2A  // 65 x22y108 SB_BIG plane 1
00  // 66 x22y108 SB_DRIVE plane 2,1
48  // 67 x22y108 SB_BIG plane 2
12  // 68 x22y108 SB_BIG plane 2
00  // 69 x22y108 SB_BIG plane 3
00  // 70 x22y108 SB_BIG plane 3
00  // 71 x22y108 SB_DRIVE plane 4,3
48  // 72 x22y108 SB_BIG plane 4
12  // 73 x22y108 SB_BIG plane 4
41  // 74 x22y108 SB_BIG plane 5
12  // 75 x22y108 SB_BIG plane 5
00  // 76 x22y108 SB_DRIVE plane 6,5
48  // 77 x22y108 SB_BIG plane 6
12  // 78 x22y108 SB_BIG plane 6
00  // 79 x22y108 SB_BIG plane 7
08  // 80 x22y108 SB_BIG plane 7
00  // 81 x22y108 SB_DRIVE plane 8,7
48  // 82 x22y108 SB_BIG plane 8
12  // 83 x22y108 SB_BIG plane 8
42  // 84 x22y108 SB_BIG plane 9
06  // 85 x22y108 SB_BIG plane 9
00  // 86 x22y108 SB_DRIVE plane 10,9
00  // 87 x22y108 SB_BIG plane 10
00  // 88 x22y108 SB_BIG plane 10
00  // 89 x22y108 SB_BIG plane 11
00  // 90 x22y108 SB_BIG plane 11
00  // 91 x22y108 SB_DRIVE plane 12,11
00  // 92 x22y108 SB_BIG plane 12
00  // 93 x22y108 SB_BIG plane 12
54  // 94 x21y107 SB_SML plane 1
13  // 95 x21y107 SB_SML plane 2,1
2A  // 96 x21y107 SB_SML plane 2
00  // 97 x21y107 SB_SML plane 3
80  // 98 x21y107 SB_SML plane 4,3
0A  // 99 x21y107 SB_SML plane 4
B1  // 100 x21y107 SB_SML plane 5
12  // 101 x21y107 SB_SML plane 6,5
2A  // 102 x21y107 SB_SML plane 6
00  // 103 x21y107 SB_SML plane 7
80  // 104 x21y107 SB_SML plane 8,7
0A  // 105 x21y107 SB_SML plane 8
38 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x23y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AF17     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
36 // y_sel: 107
CB // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AF1F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
21  //  0 x23y107 CPE[0]  _a238  C_AND////    
11  //  1 x23y107 CPE[1]  80'h00_0018_00_0000_0888_1121 modified with path inversions
88  //  2 x23y107 CPE[2]  80'h00_0018_00_0000_0888_8848 from netlist
08  //  3 x23y107 CPE[3]      00_0000_00_0000_0000_9969 difference
00  //  4 x23y107 CPE[4]
00  //  5 x23y107 CPE[5]
00  //  6 x23y107 CPE[6]
18  //  7 x23y107 CPE[7]
00  //  8 x23y107 CPE[8]
00  //  9 x23y107 CPE[9]
00  // 10 x23y108 CPE[0]
00  // 11 x23y108 CPE[1]
00  // 12 x23y108 CPE[2]
00  // 13 x23y108 CPE[3]
00  // 14 x23y108 CPE[4]
00  // 15 x23y108 CPE[5]
00  // 16 x23y108 CPE[6]
00  // 17 x23y108 CPE[7]
00  // 18 x23y108 CPE[8]
00  // 19 x23y108 CPE[9]
FC  // 20 x24y107 CPE[0]  _a319  C_MX2b////    
00  // 21 x24y107 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 22 x24y107 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x24y107 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x24y107 CPE[4]
00  // 25 x24y107 CPE[5]
00  // 26 x24y107 CPE[6]
18  // 27 x24y107 CPE[7]
00  // 28 x24y107 CPE[8]
00  // 29 x24y107 CPE[9]
03  // 30 x24y108 CPE[0]  _a317  C_MX2b////    
00  // 31 x24y108 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 32 x24y108 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 33 x24y108 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 34 x24y108 CPE[4]
00  // 35 x24y108 CPE[5]
00  // 36 x24y108 CPE[6]
18  // 37 x24y108 CPE[7]
00  // 38 x24y108 CPE[8]
00  // 39 x24y108 CPE[9]
3A  // 40 x23y107 INMUX plane 2,1
0D  // 41 x23y107 INMUX plane 4,3
17  // 42 x23y107 INMUX plane 6,5
3D  // 43 x23y107 INMUX plane 8,7
22  // 44 x23y107 INMUX plane 10,9
20  // 45 x23y107 INMUX plane 12,11
21  // 46 x23y108 INMUX plane 2,1
00  // 47 x23y108 INMUX plane 4,3
24  // 48 x23y108 INMUX plane 6,5
00  // 49 x23y108 INMUX plane 8,7
00  // 50 x23y108 INMUX plane 10,9
00  // 51 x23y108 INMUX plane 12,11
28  // 52 x24y107 INMUX plane 2,1
20  // 53 x24y107 INMUX plane 4,3
00  // 54 x24y107 INMUX plane 6,5
74  // 55 x24y107 INMUX plane 8,7
18  // 56 x24y107 INMUX plane 10,9
41  // 57 x24y107 INMUX plane 12,11
2B  // 58 x24y108 INMUX plane 2,1
02  // 59 x24y108 INMUX plane 4,3
2B  // 60 x24y108 INMUX plane 6,5
42  // 61 x24y108 INMUX plane 8,7
1A  // 62 x24y108 INMUX plane 10,9
C0  // 63 x24y108 INMUX plane 12,11
48  // 64 x23y107 SB_BIG plane 1
12  // 65 x23y107 SB_BIG plane 1
00  // 66 x23y107 SB_DRIVE plane 2,1
18  // 67 x23y107 SB_BIG plane 2
10  // 68 x23y107 SB_BIG plane 2
48  // 69 x23y107 SB_BIG plane 3
12  // 70 x23y107 SB_BIG plane 3
00  // 71 x23y107 SB_DRIVE plane 4,3
48  // 72 x23y107 SB_BIG plane 4
12  // 73 x23y107 SB_BIG plane 4
08  // 74 x23y107 SB_BIG plane 5
12  // 75 x23y107 SB_BIG plane 5
00  // 76 x23y107 SB_DRIVE plane 6,5
00  // 77 x23y107 SB_BIG plane 6
00  // 78 x23y107 SB_BIG plane 6
41  // 79 x23y107 SB_BIG plane 7
32  // 80 x23y107 SB_BIG plane 7
00  // 81 x23y107 SB_DRIVE plane 8,7
88  // 82 x23y107 SB_BIG plane 8
12  // 83 x23y107 SB_BIG plane 8
00  // 84 x23y107 SB_BIG plane 9
00  // 85 x23y107 SB_BIG plane 9
00  // 86 x23y107 SB_DRIVE plane 10,9
00  // 87 x23y107 SB_BIG plane 10
00  // 88 x23y107 SB_BIG plane 10
19  // 89 x23y107 SB_BIG plane 11
00  // 90 x23y107 SB_BIG plane 11
00  // 91 x23y107 SB_DRIVE plane 12,11
00  // 92 x23y107 SB_BIG plane 12
00  // 93 x23y107 SB_BIG plane 12
13  // 94 x24y108 SB_SML plane 1
04  // 95 x24y108 SB_SML plane 2,1
00  // 96 x24y108 SB_SML plane 2
A8  // 97 x24y108 SB_SML plane 3
82  // 98 x24y108 SB_SML plane 4,3
2A  // 99 x24y108 SB_SML plane 4
B1  // 100 x24y108 SB_SML plane 5
02  // 101 x24y108 SB_SML plane 6,5
00  // 102 x24y108 SB_SML plane 6
A8  // 103 x24y108 SB_SML plane 7
82  // 104 x24y108 SB_SML plane 8,7
2A  // 105 x24y108 SB_SML plane 8
0B  // 106 x24y108 SB_SML plane 9
04  // 107 x24y108 SB_SML plane 10,9
40  // 108 x24y108 SB_SML plane 10
00  // 109 x24y108 SB_SML plane 11
20  // 110 x24y108 SB_SML plane 12,11
10  // 111 x24y108 SB_SML plane 12
23 // -- CRC low byte
7C // -- CRC high byte


// Config Latches on x25y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AF95     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
36 // y_sel: 107
13 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AF9D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F3  //  0 x25y107 CPE[0]  _a308  C_MX2b////    
00  //  1 x25y107 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  //  2 x25y107 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x25y107 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x25y107 CPE[4]
00  //  5 x25y107 CPE[5]
00  //  6 x25y107 CPE[6]
18  //  7 x25y107 CPE[7]
00  //  8 x25y107 CPE[8]
00  //  9 x25y107 CPE[9]
03  // 10 x25y108 CPE[0]  _a306  C_MX2b////    
00  // 11 x25y108 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 12 x25y108 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 13 x25y108 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 14 x25y108 CPE[4]
00  // 15 x25y108 CPE[5]
00  // 16 x25y108 CPE[6]
18  // 17 x25y108 CPE[7]
00  // 18 x25y108 CPE[8]
00  // 19 x25y108 CPE[9]
F3  // 20 x26y107 CPE[0]  net1 = net2: _a755  C_ADDF2/D//ADDF2/
5F  // 21 x26y107 CPE[1]  80'h00_C960_00_0020_0C66_5FF3 modified with path inversions
66  // 22 x26y107 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y107 CPE[3]      00_3F00_00_0000_0000_F00F difference
20  // 24 x26y107 CPE[4]
00  // 25 x26y107 CPE[5]
00  // 26 x26y107 CPE[6]
60  // 27 x26y107 CPE[7]
C9  // 28 x26y107 CPE[8]
00  // 29 x26y107 CPE[9]
FC  // 30 x26y108 CPE[0]  net1 = net2: _a757  C_ADDF2/D//ADDF2/
CF  // 31 x26y108 CPE[1]  80'h00_3560_00_0020_0C66_CFFC modified with path inversions
66  // 32 x26y108 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x26y108 CPE[3]      00_C300_00_0000_0000_0000 difference
20  // 34 x26y108 CPE[4]
00  // 35 x26y108 CPE[5]
00  // 36 x26y108 CPE[6]
60  // 37 x26y108 CPE[7]
35  // 38 x26y108 CPE[8]
E9 // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x27y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 AFCA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
36 // y_sel: 107
7B // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 AFD2
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
AC  //  0 x27y107 CPE[0]  net1 = net2: _a231  C_AND/D//AND/D
5A  //  1 x27y107 CPE[1]  80'h00_FE00_80_0000_0C88_5AAC modified with path inversions
88  //  2 x27y107 CPE[2]  80'h00_FE00_80_0000_0C88_A5A3 from netlist
0C  //  3 x27y107 CPE[3]      00_0000_00_0000_0000_FF0F difference
00  //  4 x27y107 CPE[4]
00  //  5 x27y107 CPE[5]
80  //  6 x27y107 CPE[6]
00  //  7 x27y107 CPE[7]
FE  //  8 x27y107 CPE[8]
00  //  9 x27y107 CPE[9]
00  // 10 x27y108 CPE[0]
00  // 11 x27y108 CPE[1]
00  // 12 x27y108 CPE[2]
00  // 13 x27y108 CPE[3]
00  // 14 x27y108 CPE[4]
00  // 15 x27y108 CPE[5]
00  // 16 x27y108 CPE[6]
00  // 17 x27y108 CPE[7]
00  // 18 x27y108 CPE[8]
00  // 19 x27y108 CPE[9]
FF  // 20 x28y107 CPE[0]  _a246  C_AND////    
28  // 21 x28y107 CPE[1]  80'h00_0018_00_0000_0C88_28FF modified with path inversions
88  // 22 x28y107 CPE[2]  80'h00_0018_00_0000_0C88_14FF from netlist
0C  // 23 x28y107 CPE[3]      00_0000_00_0000_0000_3C00 difference
00  // 24 x28y107 CPE[4]
00  // 25 x28y107 CPE[5]
00  // 26 x28y107 CPE[6]
18  // 27 x28y107 CPE[7]
00  // 28 x28y107 CPE[8]
00  // 29 x28y107 CPE[9]
F3  // 30 x28y108 CPE[0]  _a315  C_MX2b////    _a1685  C_////Bridge
00  // 31 x28y108 CPE[1]  80'h00_00BA_00_0040_0AC4_00F3 modified with path inversions
C4  // 32 x28y108 CPE[2]  80'h00_00BA_00_0040_0ACC_00FC from netlist
0A  // 33 x28y108 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 34 x28y108 CPE[4]
00  // 35 x28y108 CPE[5]
00  // 36 x28y108 CPE[6]
BA  // 37 x28y108 CPE[7]
00  // 38 x28y108 CPE[8]
00  // 39 x28y108 CPE[9]
30  // 40 x27y107 INMUX plane 2,1
2E  // 41 x27y107 INMUX plane 4,3
2D  // 42 x27y107 INMUX plane 6,5
14  // 43 x27y107 INMUX plane 8,7
08  // 44 x27y107 INMUX plane 10,9
10  // 45 x27y107 INMUX plane 12,11
19  // 46 x27y108 INMUX plane 2,1
00  // 47 x27y108 INMUX plane 4,3
08  // 48 x27y108 INMUX plane 6,5
00  // 49 x27y108 INMUX plane 8,7
10  // 50 x27y108 INMUX plane 10,9
00  // 51 x27y108 INMUX plane 12,11
05  // 52 x28y107 INMUX plane 2,1
15  // 53 x28y107 INMUX plane 4,3
3E  // 54 x28y107 INMUX plane 6,5
76  // 55 x28y107 INMUX plane 8,7
49  // 56 x28y107 INMUX plane 10,9
42  // 57 x28y107 INMUX plane 12,11
19  // 58 x28y108 INMUX plane 2,1
13  // 59 x28y108 INMUX plane 4,3
1D  // 60 x28y108 INMUX plane 6,5
65  // 61 x28y108 INMUX plane 8,7
60  // 62 x28y108 INMUX plane 10,9
60  // 63 x28y108 INMUX plane 12,11
94  // 64 x27y107 SB_BIG plane 1
22  // 65 x27y107 SB_BIG plane 1
00  // 66 x27y107 SB_DRIVE plane 2,1
00  // 67 x27y107 SB_BIG plane 2
00  // 68 x27y107 SB_BIG plane 2
48  // 69 x27y107 SB_BIG plane 3
12  // 70 x27y107 SB_BIG plane 3
00  // 71 x27y107 SB_DRIVE plane 4,3
48  // 72 x27y107 SB_BIG plane 4
12  // 73 x27y107 SB_BIG plane 4
48  // 74 x27y107 SB_BIG plane 5
12  // 75 x27y107 SB_BIG plane 5
00  // 76 x27y107 SB_DRIVE plane 6,5
00  // 77 x27y107 SB_BIG plane 6
00  // 78 x27y107 SB_BIG plane 6
98  // 79 x27y107 SB_BIG plane 7
18  // 80 x27y107 SB_BIG plane 7
01  // 81 x27y107 SB_DRIVE plane 8,7
48  // 82 x27y107 SB_BIG plane 8
12  // 83 x27y107 SB_BIG plane 8
03  // 84 x27y107 SB_BIG plane 9
00  // 85 x27y107 SB_BIG plane 9
00  // 86 x27y107 SB_DRIVE plane 10,9
00  // 87 x27y107 SB_BIG plane 10
00  // 88 x27y107 SB_BIG plane 10
02  // 89 x27y107 SB_BIG plane 11
14  // 90 x27y107 SB_BIG plane 11
00  // 91 x27y107 SB_DRIVE plane 12,11
03  // 92 x27y107 SB_BIG plane 12
40  // 93 x27y107 SB_BIG plane 12
53  // 94 x28y108 SB_SML plane 1
01  // 95 x28y108 SB_SML plane 2,1
00  // 96 x28y108 SB_SML plane 2
40  // 97 x28y108 SB_SML plane 3
86  // 98 x28y108 SB_SML plane 4,3
28  // 99 x28y108 SB_SML plane 4
88  // 100 x28y108 SB_SML plane 5
12  // 101 x28y108 SB_SML plane 6,5
01  // 102 x28y108 SB_SML plane 6
A8  // 103 x28y108 SB_SML plane 7
32  // 104 x28y108 SB_SML plane 8,7
74  // 105 x28y108 SB_SML plane 8
00  // 106 x28y108 SB_SML plane 9
04  // 107 x28y108 SB_SML plane 10,9
10  // 108 x28y108 SB_SML plane 10
0B  // 109 x28y108 SB_SML plane 11
E6  // 110 x28y108 SB_SML plane 12,11
9E // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x29y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B047     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
36 // y_sel: 107
A3 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B04F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x29y107 CPE[0]  _a345  C_AND////    
A5  //  1 x29y107 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  //  2 x29y107 CPE[2]  80'h00_0018_00_0000_0C88_AAFF from netlist
0C  //  3 x29y107 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x29y107 CPE[4]
00  //  5 x29y107 CPE[5]
00  //  6 x29y107 CPE[6]
18  //  7 x29y107 CPE[7]
00  //  8 x29y107 CPE[8]
00  //  9 x29y107 CPE[9]
F3  // 10 x29y108 CPE[0]  _a321  C_MX2b////    
00  // 11 x29y108 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 12 x29y108 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 13 x29y108 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x29y108 CPE[4]
00  // 15 x29y108 CPE[5]
00  // 16 x29y108 CPE[6]
18  // 17 x29y108 CPE[7]
00  // 18 x29y108 CPE[8]
00  // 19 x29y108 CPE[9]
00  // 20 x30y107 CPE[0]  _a251  C_XOR////    
A5  // 21 x30y107 CPE[1]  80'h00_0018_00_0000_0C66_A500 modified with path inversions
66  // 22 x30y107 CPE[2]  80'h00_0018_00_0000_0C66_AA00 from netlist
0C  // 23 x30y107 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x30y107 CPE[4]
00  // 25 x30y107 CPE[5]
00  // 26 x30y107 CPE[6]
18  // 27 x30y107 CPE[7]
00  // 28 x30y107 CPE[8]
00  // 29 x30y107 CPE[9]
CF  // 30 x30y108 CPE[0]  _a1010  C_///AND/D
FF  // 31 x30y108 CPE[1]  80'h00_C600_80_0000_0C08_FFCF modified with path inversions
08  // 32 x30y108 CPE[2]  80'h00_F600_80_0000_0C08_FFCF from netlist
0C  // 33 x30y108 CPE[3]      00_3000_00_0000_0000_0000 difference
00  // 34 x30y108 CPE[4]
00  // 35 x30y108 CPE[5]
80  // 36 x30y108 CPE[6]
00  // 37 x30y108 CPE[7]
C6  // 38 x30y108 CPE[8]
F2 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x31y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B07C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
36 // y_sel: 107
FA // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B084
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x31y107 CPE[0]
00  //  1 x31y107 CPE[1]
00  //  2 x31y107 CPE[2]
00  //  3 x31y107 CPE[3]
00  //  4 x31y107 CPE[4]
00  //  5 x31y107 CPE[5]
00  //  6 x31y107 CPE[6]
00  //  7 x31y107 CPE[7]
00  //  8 x31y107 CPE[8]
00  //  9 x31y107 CPE[9]
00  // 10 x31y108 CPE[0]
00  // 11 x31y108 CPE[1]
00  // 12 x31y108 CPE[2]
00  // 13 x31y108 CPE[3]
00  // 14 x31y108 CPE[4]
00  // 15 x31y108 CPE[5]
00  // 16 x31y108 CPE[6]
00  // 17 x31y108 CPE[7]
00  // 18 x31y108 CPE[8]
00  // 19 x31y108 CPE[9]
5C  // 20 x32y107 CPE[0]  net1 = net2: _a314  C_AND/D//AND/D
2F  // 21 x32y107 CPE[1]  80'h00_FD00_80_0000_0C88_2F5C modified with path inversions
88  // 22 x32y107 CPE[2]  80'h00_FE00_80_0000_0C88_2FA3 from netlist
0C  // 23 x32y107 CPE[3]      00_0300_00_0000_0000_00FF difference
00  // 24 x32y107 CPE[4]
00  // 25 x32y107 CPE[5]
80  // 26 x32y107 CPE[6]
00  // 27 x32y107 CPE[7]
FD  // 28 x32y107 CPE[8]
00  // 29 x32y107 CPE[9]
A3  // 30 x32y108 CPE[0]  _a1218  C_///AND/
FF  // 31 x32y108 CPE[1]  80'h00_0060_00_0000_0C08_FFA3 modified with path inversions
08  // 32 x32y108 CPE[2]  80'h00_0060_00_0000_0C08_FFA3 from netlist
0C  // 33 x32y108 CPE[3]
00  // 34 x32y108 CPE[4]
00  // 35 x32y108 CPE[5]
00  // 36 x32y108 CPE[6]
60  // 37 x32y108 CPE[7]
00  // 38 x32y108 CPE[8]
00  // 39 x32y108 CPE[9]
20  // 40 x31y107 INMUX plane 2,1
00  // 41 x31y107 INMUX plane 4,3
00  // 42 x31y107 INMUX plane 6,5
01  // 43 x31y107 INMUX plane 8,7
00  // 44 x31y107 INMUX plane 10,9
08  // 45 x31y107 INMUX plane 12,11
00  // 46 x31y108 INMUX plane 2,1
00  // 47 x31y108 INMUX plane 4,3
02  // 48 x31y108 INMUX plane 6,5
08  // 49 x31y108 INMUX plane 8,7
05  // 50 x31y108 INMUX plane 10,9
00  // 51 x31y108 INMUX plane 12,11
00  // 52 x32y107 INMUX plane 2,1
06  // 53 x32y107 INMUX plane 4,3
00  // 54 x32y107 INMUX plane 6,5
28  // 55 x32y107 INMUX plane 8,7
06  // 56 x32y107 INMUX plane 10,9
03  // 57 x32y107 INMUX plane 12,11
20  // 58 x32y108 INMUX plane 2,1
06  // 59 x32y108 INMUX plane 4,3
00  // 60 x32y108 INMUX plane 6,5
04  // 61 x32y108 INMUX plane 8,7
00  // 62 x32y108 INMUX plane 10,9
00  // 63 x32y108 INMUX plane 12,11
C1  // 64 x31y107 SB_BIG plane 1
02  // 65 x31y107 SB_BIG plane 1
00  // 66 x31y107 SB_DRIVE plane 2,1
92  // 67 x31y107 SB_BIG plane 2
00  // 68 x31y107 SB_BIG plane 2
8B  // 69 x31y107 SB_BIG plane 3
44  // 70 x31y107 SB_BIG plane 3
01  // 71 x31y107 SB_DRIVE plane 4,3
48  // 72 x31y107 SB_BIG plane 4
12  // 73 x31y107 SB_BIG plane 4
00  // 74 x31y107 SB_BIG plane 5
30  // 75 x31y107 SB_BIG plane 5
00  // 76 x31y107 SB_DRIVE plane 6,5
42  // 77 x31y107 SB_BIG plane 6
04  // 78 x31y107 SB_BIG plane 6
09  // 79 x31y107 SB_BIG plane 7
31  // 80 x31y107 SB_BIG plane 7
00  // 81 x31y107 SB_DRIVE plane 8,7
93  // 82 x31y107 SB_BIG plane 8
72  // 83 x31y107 SB_BIG plane 8
D8  // 84 x31y107 SB_BIG plane 9
10  // 85 x31y107 SB_BIG plane 9
00  // 86 x31y107 SB_DRIVE plane 10,9
42  // 87 x31y107 SB_BIG plane 10
06  // 88 x31y107 SB_BIG plane 10
01  // 89 x31y107 SB_BIG plane 11
03  // 90 x31y107 SB_BIG plane 11
00  // 91 x31y107 SB_DRIVE plane 12,11
00  // 92 x31y107 SB_BIG plane 12
00  // 93 x31y107 SB_BIG plane 12
00  // 94 x32y108 SB_SML plane 1
00  // 95 x32y108 SB_SML plane 2,1
00  // 96 x32y108 SB_SML plane 2
28  // 97 x32y108 SB_SML plane 3
92  // 98 x32y108 SB_SML plane 4,3
14  // 99 x32y108 SB_SML plane 4
00  // 100 x32y108 SB_SML plane 5
01  // 101 x32y108 SB_SML plane 6,5
00  // 102 x32y108 SB_SML plane 6
4E  // 103 x32y108 SB_SML plane 7
90  // 104 x32y108 SB_SML plane 8,7
2B  // 105 x32y108 SB_SML plane 8
00  // 106 x32y108 SB_SML plane 9
00  // 107 x32y108 SB_SML plane 10,9
00  // 108 x32y108 SB_SML plane 10
0B  // 109 x32y108 SB_SML plane 11
04  // 110 x32y108 SB_SML plane 12,11
91 // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x33y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B0F9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
36 // y_sel: 107
22 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B101
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
30  //  0 x33y107 CPE[0]  net1 = net2: _a774  C_ADDF2///ADDF2/
AC  //  1 x33y107 CPE[1]  80'h00_0078_00_0020_0C66_AC30 modified with path inversions
66  //  2 x33y107 CPE[2]  80'h00_0078_00_0020_0C66_ACC0 from netlist
0C  //  3 x33y107 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x33y107 CPE[4]
00  //  5 x33y107 CPE[5]
00  //  6 x33y107 CPE[6]
78  //  7 x33y107 CPE[7]
00  //  8 x33y107 CPE[8]
00  //  9 x33y107 CPE[9]
30  // 10 x33y108 CPE[0]  net1 = net2: _a776  C_ADDF2///ADDF2/
50  // 11 x33y108 CPE[1]  80'h00_0078_00_0020_0C66_5030 modified with path inversions
66  // 12 x33y108 CPE[2]  80'h00_0078_00_0020_0C66_A0C0 from netlist
0C  // 13 x33y108 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x33y108 CPE[4]
00  // 15 x33y108 CPE[5]
00  // 16 x33y108 CPE[6]
78  // 17 x33y108 CPE[7]
00  // 18 x33y108 CPE[8]
00  // 19 x33y108 CPE[9]
FA  // 20 x34y107 CPE[0]  net1 = net2: _a851  C_ADDF2/D//ADDF2/
AF  // 21 x34y107 CPE[1]  80'h00_C660_00_0020_0C66_AFFA modified with path inversions
66  // 22 x34y107 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x34y107 CPE[3]      00_3000_00_0000_0000_0000 difference
20  // 24 x34y107 CPE[4]
00  // 25 x34y107 CPE[5]
00  // 26 x34y107 CPE[6]
60  // 27 x34y107 CPE[7]
C6  // 28 x34y107 CPE[8]
00  // 29 x34y107 CPE[9]
FC  // 30 x34y108 CPE[0]  net1 = net2: _a853  C_ADDF2/D//ADDF2/
CF  // 31 x34y108 CPE[1]  80'h00_C960_00_0020_0C66_CFFC modified with path inversions
66  // 32 x34y108 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y108 CPE[3]      00_3F00_00_0000_0000_0000 difference
20  // 34 x34y108 CPE[4]
00  // 35 x34y108 CPE[5]
00  // 36 x34y108 CPE[6]
60  // 37 x34y108 CPE[7]
C9  // 38 x34y108 CPE[8]
DC // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x35y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B12E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
36 // y_sel: 107
4A // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B136
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x35y107 CPE[0]  _a1372  C_MX2b////    
00  //  1 x35y107 CPE[1]  80'h00_0018_00_0040_0AC0_00FA modified with path inversions
C0  //  2 x35y107 CPE[2]  80'h00_0018_00_0040_0AC4_00F5 from netlist
0A  //  3 x35y107 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x35y107 CPE[4]
00  //  5 x35y107 CPE[5]
00  //  6 x35y107 CPE[6]
18  //  7 x35y107 CPE[7]
00  //  8 x35y107 CPE[8]
00  //  9 x35y107 CPE[9]
CA  // 10 x35y108 CPE[0]  _a1152  C_MX4b////    
00  // 11 x35y108 CPE[1]  80'h00_0018_00_0040_0A54_00CA modified with path inversions
54  // 12 x35y108 CPE[2]  80'h00_0018_00_0040_0A55_00C5 from netlist
0A  // 13 x35y108 CPE[3]      00_0000_00_0000_0001_000F difference
40  // 14 x35y108 CPE[4]
00  // 15 x35y108 CPE[5]
00  // 16 x35y108 CPE[6]
18  // 17 x35y108 CPE[7]
00  // 18 x35y108 CPE[8]
00  // 19 x35y108 CPE[9]
FF  // 20 x36y107 CPE[0]  _a281  C_ORAND////    
EB  // 21 x36y107 CPE[1]  80'h00_0018_00_0000_0C88_EBFF modified with path inversions
88  // 22 x36y107 CPE[2]  80'h00_0018_00_0000_0C88_7BFF from netlist
0C  // 23 x36y107 CPE[3]      00_0000_00_0000_0000_9000 difference
00  // 24 x36y107 CPE[4]
00  // 25 x36y107 CPE[5]
00  // 26 x36y107 CPE[6]
18  // 27 x36y107 CPE[7]
00  // 28 x36y107 CPE[8]
00  // 29 x36y107 CPE[9]
AC  // 30 x36y108 CPE[0]  net1 = net2: _a270  C_AND/D//AND/D
55  // 31 x36y108 CPE[1]  80'h00_FE00_80_0000_0C88_55AC modified with path inversions
88  // 32 x36y108 CPE[2]  80'h00_FE00_80_0000_0C88_AAAC from netlist
0C  // 33 x36y108 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 34 x36y108 CPE[4]
00  // 35 x36y108 CPE[5]
80  // 36 x36y108 CPE[6]
00  // 37 x36y108 CPE[7]
FE  // 38 x36y108 CPE[8]
00  // 39 x36y108 CPE[9]
0A  // 40 x35y107 INMUX plane 2,1
18  // 41 x35y107 INMUX plane 4,3
03  // 42 x35y107 INMUX plane 6,5
3B  // 43 x35y107 INMUX plane 8,7
18  // 44 x35y107 INMUX plane 10,9
20  // 45 x35y107 INMUX plane 12,11
08  // 46 x35y108 INMUX plane 2,1
21  // 47 x35y108 INMUX plane 4,3
0A  // 48 x35y108 INMUX plane 6,5
1E  // 49 x35y108 INMUX plane 8,7
19  // 50 x35y108 INMUX plane 10,9
03  // 51 x35y108 INMUX plane 12,11
13  // 52 x36y107 INMUX plane 2,1
20  // 53 x36y107 INMUX plane 4,3
27  // 54 x36y107 INMUX plane 6,5
77  // 55 x36y107 INMUX plane 8,7
0D  // 56 x36y107 INMUX plane 10,9
C5  // 57 x36y107 INMUX plane 12,11
21  // 58 x36y108 INMUX plane 2,1
26  // 59 x36y108 INMUX plane 4,3
00  // 60 x36y108 INMUX plane 6,5
08  // 61 x36y108 INMUX plane 8,7
00  // 62 x36y108 INMUX plane 10,9
C9  // 63 x36y108 INMUX plane 12,11
48  // 64 x35y107 SB_BIG plane 1
12  // 65 x35y107 SB_BIG plane 1
00  // 66 x35y107 SB_DRIVE plane 2,1
48  // 67 x35y107 SB_BIG plane 2
12  // 68 x35y107 SB_BIG plane 2
56  // 69 x35y107 SB_BIG plane 3
24  // 70 x35y107 SB_BIG plane 3
00  // 71 x35y107 SB_DRIVE plane 4,3
8B  // 72 x35y107 SB_BIG plane 4
34  // 73 x35y107 SB_BIG plane 4
08  // 74 x35y107 SB_BIG plane 5
12  // 75 x35y107 SB_BIG plane 5
00  // 76 x35y107 SB_DRIVE plane 6,5
48  // 77 x35y107 SB_BIG plane 6
12  // 78 x35y107 SB_BIG plane 6
48  // 79 x35y107 SB_BIG plane 7
02  // 80 x35y107 SB_BIG plane 7
00  // 81 x35y107 SB_DRIVE plane 8,7
84  // 82 x35y107 SB_BIG plane 8
10  // 83 x35y107 SB_BIG plane 8
48  // 84 x35y107 SB_BIG plane 9
72  // 85 x35y107 SB_BIG plane 9
02  // 86 x35y107 SB_DRIVE plane 10,9
48  // 87 x35y107 SB_BIG plane 10
20  // 88 x35y107 SB_BIG plane 10
48  // 89 x35y107 SB_BIG plane 11
12  // 90 x35y107 SB_BIG plane 11
00  // 91 x35y107 SB_DRIVE plane 12,11
48  // 92 x35y107 SB_BIG plane 12
00  // 93 x35y107 SB_BIG plane 12
5C  // 94 x36y108 SB_SML plane 1
12  // 95 x36y108 SB_SML plane 2,1
2B  // 96 x36y108 SB_SML plane 2
A8  // 97 x36y108 SB_SML plane 3
82  // 98 x36y108 SB_SML plane 4,3
2A  // 99 x36y108 SB_SML plane 4
28  // 100 x36y108 SB_SML plane 5
83  // 101 x36y108 SB_SML plane 6,5
2A  // 102 x36y108 SB_SML plane 6
A8  // 103 x36y108 SB_SML plane 7
22  // 104 x36y108 SB_SML plane 8,7
44  // 105 x36y108 SB_SML plane 8
A8  // 106 x36y108 SB_SML plane 9
82  // 107 x36y108 SB_SML plane 10,9
2A  // 108 x36y108 SB_SML plane 10
30  // 109 x36y108 SB_SML plane 11
81  // 110 x36y108 SB_SML plane 12,11
22  // 111 x36y108 SB_SML plane 12
4C // -- CRC low byte
99 // -- CRC high byte


// Config Latches on x37y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B1AC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
36 // y_sel: 107
92 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B1B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0A  //  0 x37y107 CPE[0]  _a1340  C_MX2b////    _a1612  C_////Bridge
00  //  1 x37y107 CPE[1]  80'h00_00BA_00_0040_0A32_000A modified with path inversions
32  //  2 x37y107 CPE[2]  80'h00_00BA_00_0040_0A31_0005 from netlist
0A  //  3 x37y107 CPE[3]      00_0000_00_0000_0003_000F difference
40  //  4 x37y107 CPE[4]
00  //  5 x37y107 CPE[5]
00  //  6 x37y107 CPE[6]
BA  //  7 x37y107 CPE[7]
00  //  8 x37y107 CPE[8]
00  //  9 x37y107 CPE[9]
0A  // 10 x37y108 CPE[0]  _a1214  C_MX2b////    
00  // 11 x37y108 CPE[1]  80'h00_0018_00_0040_0A33_000A modified with path inversions
33  // 12 x37y108 CPE[2]  80'h00_0018_00_0040_0A31_0005 from netlist
0A  // 13 x37y108 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x37y108 CPE[4]
00  // 15 x37y108 CPE[5]
00  // 16 x37y108 CPE[6]
18  // 17 x37y108 CPE[7]
00  // 18 x37y108 CPE[8]
00  // 19 x37y108 CPE[9]
00  // 20 x38y107 CPE[0]  _a696  C_Route1////    
00  // 21 x38y107 CPE[1]  80'h00_0018_00_0050_0C66_0000 modified with path inversions
66  // 22 x38y107 CPE[2]  80'h00_0018_00_0050_0C66_0000 from netlist
0C  // 23 x38y107 CPE[3]
50  // 24 x38y107 CPE[4]
00  // 25 x38y107 CPE[5]
00  // 26 x38y107 CPE[6]
18  // 27 x38y107 CPE[7]
00  // 28 x38y107 CPE[8]
00  // 29 x38y107 CPE[9]
FF  // 30 x38y108 CPE[0]  _a1592  C_////Bridge
FF  // 31 x38y108 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x38y108 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x38y108 CPE[3]
00  // 34 x38y108 CPE[4]
00  // 35 x38y108 CPE[5]
00  // 36 x38y108 CPE[6]
A1  // 37 x38y108 CPE[7]
00  // 38 x38y108 CPE[8]
00  // 39 x38y108 CPE[9]
01  // 40 x37y107 INMUX plane 2,1
0C  // 41 x37y107 INMUX plane 4,3
3D  // 42 x37y107 INMUX plane 6,5
08  // 43 x37y107 INMUX plane 8,7
08  // 44 x37y107 INMUX plane 10,9
08  // 45 x37y107 INMUX plane 12,11
09  // 46 x37y108 INMUX plane 2,1
00  // 47 x37y108 INMUX plane 4,3
3B  // 48 x37y108 INMUX plane 6,5
08  // 49 x37y108 INMUX plane 8,7
25  // 50 x37y108 INMUX plane 10,9
05  // 51 x37y108 INMUX plane 12,11
01  // 52 x38y107 INMUX plane 2,1
09  // 53 x38y107 INMUX plane 4,3
40  // 54 x38y107 INMUX plane 6,5
E9  // 55 x38y107 INMUX plane 8,7
45  // 56 x38y107 INMUX plane 10,9
C0  // 57 x38y107 INMUX plane 12,11
28  // 58 x38y108 INMUX plane 2,1
00  // 59 x38y108 INMUX plane 4,3
42  // 60 x38y108 INMUX plane 6,5
CB  // 61 x38y108 INMUX plane 8,7
40  // 62 x38y108 INMUX plane 10,9
C1  // 63 x38y108 INMUX plane 12,11
12  // 64 x38y108 SB_BIG plane 1
1D  // 65 x38y108 SB_BIG plane 1
00  // 66 x38y108 SB_DRIVE plane 2,1
48  // 67 x38y108 SB_BIG plane 2
12  // 68 x38y108 SB_BIG plane 2
48  // 69 x38y108 SB_BIG plane 3
12  // 70 x38y108 SB_BIG plane 3
00  // 71 x38y108 SB_DRIVE plane 4,3
08  // 72 x38y108 SB_BIG plane 4
12  // 73 x38y108 SB_BIG plane 4
48  // 74 x38y108 SB_BIG plane 5
20  // 75 x38y108 SB_BIG plane 5
08  // 76 x38y108 SB_DRIVE plane 6,5
48  // 77 x38y108 SB_BIG plane 6
12  // 78 x38y108 SB_BIG plane 6
56  // 79 x38y108 SB_BIG plane 7
54  // 80 x38y108 SB_BIG plane 7
20  // 81 x38y108 SB_DRIVE plane 8,7
58  // 82 x38y108 SB_BIG plane 8
44  // 83 x38y108 SB_BIG plane 8
48  // 84 x38y108 SB_BIG plane 9
12  // 85 x38y108 SB_BIG plane 9
02  // 86 x38y108 SB_DRIVE plane 10,9
48  // 87 x38y108 SB_BIG plane 10
12  // 88 x38y108 SB_BIG plane 10
48  // 89 x38y108 SB_BIG plane 11
12  // 90 x38y108 SB_BIG plane 11
00  // 91 x38y108 SB_DRIVE plane 12,11
48  // 92 x38y108 SB_BIG plane 12
12  // 93 x38y108 SB_BIG plane 12
F1  // 94 x37y107 SB_SML plane 1
86  // 95 x37y107 SB_SML plane 2,1
22  // 96 x37y107 SB_SML plane 2
A8  // 97 x37y107 SB_SML plane 3
12  // 98 x37y107 SB_SML plane 4,3
2B  // 99 x37y107 SB_SML plane 4
53  // 100 x37y107 SB_SML plane 5
81  // 101 x37y107 SB_SML plane 6,5
2A  // 102 x37y107 SB_SML plane 6
58  // 103 x37y107 SB_SML plane 7
01  // 104 x37y107 SB_SML plane 8,7
75  // 105 x37y107 SB_SML plane 8
A8  // 106 x37y107 SB_SML plane 9
82  // 107 x37y107 SB_SML plane 10,9
2A  // 108 x37y107 SB_SML plane 10
A8  // 109 x37y107 SB_SML plane 11
82  // 110 x37y107 SB_SML plane 12,11
2A  // 111 x37y107 SB_SML plane 12
1F // -- CRC low byte
D5 // -- CRC high byte


// Config Latches on x39y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B22A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
36 // y_sel: 107
9A // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B232
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
7D  //  0 x39y107 CPE[0]  _a1212  C_XOR////    _a220  C_///ORAND/
AA  //  1 x39y107 CPE[1]  80'h00_0078_00_0000_0C68_AA7D modified with path inversions
68  //  2 x39y107 CPE[2]  80'h00_0078_00_0000_0C68_A57B from netlist
0C  //  3 x39y107 CPE[3]      00_0000_00_0000_0000_0F06 difference
00  //  4 x39y107 CPE[4]
00  //  5 x39y107 CPE[5]
00  //  6 x39y107 CPE[6]
78  //  7 x39y107 CPE[7]
00  //  8 x39y107 CPE[8]
00  //  9 x39y107 CPE[9]
42  // 10 x39y108 CPE[0]  _a400  C_///AND/
FF  // 11 x39y108 CPE[1]  80'h00_0060_00_0000_0C08_FF42 modified with path inversions
08  // 12 x39y108 CPE[2]  80'h00_0060_00_0000_0C08_FF88 from netlist
0C  // 13 x39y108 CPE[3]      00_0000_00_0000_0000_00CA difference
00  // 14 x39y108 CPE[4]
00  // 15 x39y108 CPE[5]
00  // 16 x39y108 CPE[6]
60  // 17 x39y108 CPE[7]
00  // 18 x39y108 CPE[8]
00  // 19 x39y108 CPE[9]
5A  // 20 x40y107 CPE[0]  net1 = net2: _a1208  C_XOR///XOR/
55  // 21 x40y107 CPE[1]  80'h00_0078_00_0000_0C66_555A modified with path inversions
66  // 22 x40y107 CPE[2]  80'h00_0078_00_0000_0C66_A55A from netlist
0C  // 23 x40y107 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x40y107 CPE[4]
00  // 25 x40y107 CPE[5]
00  // 26 x40y107 CPE[6]
78  // 27 x40y107 CPE[7]
00  // 28 x40y107 CPE[8]
00  // 29 x40y107 CPE[9]
52  // 30 x40y108 CPE[0]  _a30  C_AND////    
A1  // 31 x40y108 CPE[1]  80'h00_0018_00_0000_0888_A152 modified with path inversions
88  // 32 x40y108 CPE[2]  80'h00_0018_00_0000_0888_A8A8 from netlist
08  // 33 x40y108 CPE[3]      00_0000_00_0000_0000_09FA difference
00  // 34 x40y108 CPE[4]
00  // 35 x40y108 CPE[5]
00  // 36 x40y108 CPE[6]
18  // 37 x40y108 CPE[7]
00  // 38 x40y108 CPE[8]
00  // 39 x40y108 CPE[9]
1B  // 40 x39y107 INMUX plane 2,1
01  // 41 x39y107 INMUX plane 4,3
02  // 42 x39y107 INMUX plane 6,5
0F  // 43 x39y107 INMUX plane 8,7
01  // 44 x39y107 INMUX plane 10,9
05  // 45 x39y107 INMUX plane 12,11
3D  // 46 x39y108 INMUX plane 2,1
17  // 47 x39y108 INMUX plane 4,3
00  // 48 x39y108 INMUX plane 6,5
08  // 49 x39y108 INMUX plane 8,7
29  // 50 x39y108 INMUX plane 10,9
02  // 51 x39y108 INMUX plane 12,11
04  // 52 x40y107 INMUX plane 2,1
07  // 53 x40y107 INMUX plane 4,3
E4  // 54 x40y107 INMUX plane 6,5
4C  // 55 x40y107 INMUX plane 8,7
C0  // 56 x40y107 INMUX plane 10,9
64  // 57 x40y107 INMUX plane 12,11
2F  // 58 x40y108 INMUX plane 2,1
01  // 59 x40y108 INMUX plane 4,3
ED  // 60 x40y108 INMUX plane 6,5
55  // 61 x40y108 INMUX plane 8,7
C1  // 62 x40y108 INMUX plane 10,9
C1  // 63 x40y108 INMUX plane 12,11
48  // 64 x39y107 SB_BIG plane 1
12  // 65 x39y107 SB_BIG plane 1
00  // 66 x39y107 SB_DRIVE plane 2,1
48  // 67 x39y107 SB_BIG plane 2
12  // 68 x39y107 SB_BIG plane 2
61  // 69 x39y107 SB_BIG plane 3
02  // 70 x39y107 SB_BIG plane 3
00  // 71 x39y107 SB_DRIVE plane 4,3
48  // 72 x39y107 SB_BIG plane 4
12  // 73 x39y107 SB_BIG plane 4
08  // 74 x39y107 SB_BIG plane 5
12  // 75 x39y107 SB_BIG plane 5
00  // 76 x39y107 SB_DRIVE plane 6,5
48  // 77 x39y107 SB_BIG plane 6
22  // 78 x39y107 SB_BIG plane 6
41  // 79 x39y107 SB_BIG plane 7
12  // 80 x39y107 SB_BIG plane 7
00  // 81 x39y107 SB_DRIVE plane 8,7
88  // 82 x39y107 SB_BIG plane 8
12  // 83 x39y107 SB_BIG plane 8
08  // 84 x39y107 SB_BIG plane 9
23  // 85 x39y107 SB_BIG plane 9
20  // 86 x39y107 SB_DRIVE plane 10,9
48  // 87 x39y107 SB_BIG plane 10
12  // 88 x39y107 SB_BIG plane 10
48  // 89 x39y107 SB_BIG plane 11
12  // 90 x39y107 SB_BIG plane 11
02  // 91 x39y107 SB_DRIVE plane 12,11
48  // 92 x39y107 SB_BIG plane 12
12  // 93 x39y107 SB_BIG plane 12
69  // 94 x40y108 SB_SML plane 1
81  // 95 x40y108 SB_SML plane 2,1
53  // 96 x40y108 SB_SML plane 2
A8  // 97 x40y108 SB_SML plane 3
82  // 98 x40y108 SB_SML plane 4,3
32  // 99 x40y108 SB_SML plane 4
28  // 100 x40y108 SB_SML plane 5
86  // 101 x40y108 SB_SML plane 6,5
2A  // 102 x40y108 SB_SML plane 6
A8  // 103 x40y108 SB_SML plane 7
82  // 104 x40y108 SB_SML plane 8,7
2A  // 105 x40y108 SB_SML plane 8
EC  // 106 x40y108 SB_SML plane 9
85  // 107 x40y108 SB_SML plane 10,9
08  // 108 x40y108 SB_SML plane 10
28  // 109 x40y108 SB_SML plane 11
83  // 110 x40y108 SB_SML plane 12,11
0A  // 111 x40y108 SB_SML plane 12
49 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x41y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B2A8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
36 // y_sel: 107
42 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B2B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
CA  //  0 x41y107 CPE[0]  _a1147  C_MX4b/D///    
00  //  1 x41y107 CPE[1]  80'h00_FE00_00_0040_0AF5_00CA modified with path inversions
F5  //  2 x41y107 CPE[2]  80'h00_FE00_00_0040_0AF0_003A from netlist
0A  //  3 x41y107 CPE[3]      00_0000_00_0000_0005_00F0 difference
40  //  4 x41y107 CPE[4]
00  //  5 x41y107 CPE[5]
00  //  6 x41y107 CPE[6]
00  //  7 x41y107 CPE[7]
FE  //  8 x41y107 CPE[8]
00  //  9 x41y107 CPE[9]
C5  // 10 x41y108 CPE[0]  net1 = net2: _a1210  C_XOR///XOR/
C3  // 11 x41y108 CPE[1]  80'h00_0078_00_0000_0C66_C3C5 modified with path inversions
66  // 12 x41y108 CPE[2]  80'h00_0078_00_0000_0C66_C3C5 from netlist
0C  // 13 x41y108 CPE[3]
00  // 14 x41y108 CPE[4]
00  // 15 x41y108 CPE[5]
00  // 16 x41y108 CPE[6]
78  // 17 x41y108 CPE[7]
00  // 18 x41y108 CPE[8]
00  // 19 x41y108 CPE[9]
FF  // 20 x42y107 CPE[0]  _a1651  C_////Bridge
FF  // 21 x42y107 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x42y107 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x42y107 CPE[3]
00  // 24 x42y107 CPE[4]
00  // 25 x42y107 CPE[5]
00  // 26 x42y107 CPE[6]
A1  // 27 x42y107 CPE[7]
00  // 28 x42y107 CPE[8]
00  // 29 x42y107 CPE[9]
3F  // 30 x42y108 CPE[0]  net1 = net2: _a11  C_AND////D
FC  // 31 x42y108 CPE[1]  80'h00_FE18_00_0000_0888_FC3F modified with path inversions
88  // 32 x42y108 CPE[2]  80'h00_FE18_00_0000_0888_FC3F from netlist
08  // 33 x42y108 CPE[3]
00  // 34 x42y108 CPE[4]
00  // 35 x42y108 CPE[5]
00  // 36 x42y108 CPE[6]
18  // 37 x42y108 CPE[7]
FE  // 38 x42y108 CPE[8]
00  // 39 x42y108 CPE[9]
05  // 40 x41y107 INMUX plane 2,1
19  // 41 x41y107 INMUX plane 4,3
3C  // 42 x41y107 INMUX plane 6,5
27  // 43 x41y107 INMUX plane 8,7
23  // 44 x41y107 INMUX plane 10,9
03  // 45 x41y107 INMUX plane 12,11
10  // 46 x41y108 INMUX plane 2,1
38  // 47 x41y108 INMUX plane 4,3
20  // 48 x41y108 INMUX plane 6,5
20  // 49 x41y108 INMUX plane 8,7
01  // 50 x41y108 INMUX plane 10,9
20  // 51 x41y108 INMUX plane 12,11
29  // 52 x42y107 INMUX plane 2,1
00  // 53 x42y107 INMUX plane 4,3
00  // 54 x42y107 INMUX plane 6,5
81  // 55 x42y107 INMUX plane 8,7
01  // 56 x42y107 INMUX plane 10,9
C0  // 57 x42y107 INMUX plane 12,11
13  // 58 x42y108 INMUX plane 2,1
08  // 59 x42y108 INMUX plane 4,3
30  // 60 x42y108 INMUX plane 6,5
80  // 61 x42y108 INMUX plane 8,7
88  // 62 x42y108 INMUX plane 10,9
C0  // 63 x42y108 INMUX plane 12,11
08  // 64 x42y108 SB_BIG plane 1
02  // 65 x42y108 SB_BIG plane 1
08  // 66 x42y108 SB_DRIVE plane 2,1
48  // 67 x42y108 SB_BIG plane 2
12  // 68 x42y108 SB_BIG plane 2
48  // 69 x42y108 SB_BIG plane 3
12  // 70 x42y108 SB_BIG plane 3
00  // 71 x42y108 SB_DRIVE plane 4,3
51  // 72 x42y108 SB_BIG plane 4
33  // 73 x42y108 SB_BIG plane 4
48  // 74 x42y108 SB_BIG plane 5
42  // 75 x42y108 SB_BIG plane 5
00  // 76 x42y108 SB_DRIVE plane 6,5
CB  // 77 x42y108 SB_BIG plane 6
44  // 78 x42y108 SB_BIG plane 6
8B  // 79 x42y108 SB_BIG plane 7
38  // 80 x42y108 SB_BIG plane 7
00  // 81 x42y108 SB_DRIVE plane 8,7
48  // 82 x42y108 SB_BIG plane 8
12  // 83 x42y108 SB_BIG plane 8
0B  // 84 x42y108 SB_BIG plane 9
74  // 85 x42y108 SB_BIG plane 9
02  // 86 x42y108 SB_DRIVE plane 10,9
48  // 87 x42y108 SB_BIG plane 10
12  // 88 x42y108 SB_BIG plane 10
48  // 89 x42y108 SB_BIG plane 11
10  // 90 x42y108 SB_BIG plane 11
00  // 91 x42y108 SB_DRIVE plane 12,11
08  // 92 x42y108 SB_BIG plane 12
12  // 93 x42y108 SB_BIG plane 12
A8  // 94 x41y107 SB_SML plane 1
82  // 95 x41y107 SB_SML plane 2,1
28  // 96 x41y107 SB_SML plane 2
B1  // 97 x41y107 SB_SML plane 3
82  // 98 x41y107 SB_SML plane 4,3
2A  // 99 x41y107 SB_SML plane 4
96  // 100 x41y107 SB_SML plane 5
84  // 101 x41y107 SB_SML plane 6,5
28  // 102 x41y107 SB_SML plane 6
30  // 103 x41y107 SB_SML plane 7
85  // 104 x41y107 SB_SML plane 8,7
0A  // 105 x41y107 SB_SML plane 8
4C  // 106 x41y107 SB_SML plane 9
81  // 107 x41y107 SB_SML plane 10,9
2A  // 108 x41y107 SB_SML plane 10
A8  // 109 x41y107 SB_SML plane 11
82  // 110 x41y107 SB_SML plane 12,11
28  // 111 x41y107 SB_SML plane 12
19 // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x43y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B326     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
36 // y_sel: 107
2A // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B32E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x43y107 CPE[0]  _a1035  C_AND/D///    
F5  //  1 x43y107 CPE[1]  80'h00_F500_00_0000_0C88_F5FF modified with path inversions
88  //  2 x43y107 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  //  3 x43y107 CPE[3]      00_0F00_00_0000_0000_0F00 difference
00  //  4 x43y107 CPE[4]
00  //  5 x43y107 CPE[5]
00  //  6 x43y107 CPE[6]
00  //  7 x43y107 CPE[7]
F5  //  8 x43y107 CPE[8]
00  //  9 x43y107 CPE[9]
FF  // 10 x43y108 CPE[0]  _a1553  C_////Bridge
FF  // 11 x43y108 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y108 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x43y108 CPE[3]
00  // 14 x43y108 CPE[4]
00  // 15 x43y108 CPE[5]
00  // 16 x43y108 CPE[6]
A2  // 17 x43y108 CPE[7]
00  // 18 x43y108 CPE[8]
00  // 19 x43y108 CPE[9]
00  // 20 x44y107 CPE[0]  _a1203  C_OR////    _a1604  C_////Bridge
C3  // 21 x44y107 CPE[1]  80'h00_00B8_00_0000_0CEE_C300 modified with path inversions
EE  // 22 x44y107 CPE[2]  80'h00_00B8_00_0000_0CEE_3300 from netlist
0C  // 23 x44y107 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x44y107 CPE[4]
00  // 25 x44y107 CPE[5]
00  // 26 x44y107 CPE[6]
B8  // 27 x44y107 CPE[7]
00  // 28 x44y107 CPE[8]
00  // 29 x44y107 CPE[9]
1F  // 30 x44y108 CPE[0]  _a1033  C_AND/D///    _a472  C_///AND/
FC  // 31 x44y108 CPE[1]  80'h00_F960_00_0000_0C88_FC1F modified with path inversions
88  // 32 x44y108 CPE[2]  80'h00_FA60_00_0000_0C88_FC8F from netlist
0C  // 33 x44y108 CPE[3]      00_0300_00_0000_0000_0090 difference
00  // 34 x44y108 CPE[4]
00  // 35 x44y108 CPE[5]
00  // 36 x44y108 CPE[6]
60  // 37 x44y108 CPE[7]
F9  // 38 x44y108 CPE[8]
00  // 39 x44y108 CPE[9]
00  // 40 x43y107 INMUX plane 2,1
04  // 41 x43y107 INMUX plane 4,3
04  // 42 x43y107 INMUX plane 6,5
01  // 43 x43y107 INMUX plane 8,7
28  // 44 x43y107 INMUX plane 10,9
00  // 45 x43y107 INMUX plane 12,11
10  // 46 x43y108 INMUX plane 2,1
04  // 47 x43y108 INMUX plane 4,3
08  // 48 x43y108 INMUX plane 6,5
02  // 49 x43y108 INMUX plane 8,7
01  // 50 x43y108 INMUX plane 10,9
00  // 51 x43y108 INMUX plane 12,11
23  // 52 x44y107 INMUX plane 2,1
20  // 53 x44y107 INMUX plane 4,3
39  // 54 x44y107 INMUX plane 6,5
70  // 55 x44y107 INMUX plane 8,7
20  // 56 x44y107 INMUX plane 10,9
40  // 57 x44y107 INMUX plane 12,11
0B  // 58 x44y108 INMUX plane 2,1
0C  // 59 x44y108 INMUX plane 4,3
00  // 60 x44y108 INMUX plane 6,5
43  // 61 x44y108 INMUX plane 8,7
88  // 62 x44y108 INMUX plane 10,9
40  // 63 x44y108 INMUX plane 12,11
48  // 64 x43y107 SB_BIG plane 1
12  // 65 x43y107 SB_BIG plane 1
00  // 66 x43y107 SB_DRIVE plane 2,1
48  // 67 x43y107 SB_BIG plane 2
12  // 68 x43y107 SB_BIG plane 2
48  // 69 x43y107 SB_BIG plane 3
12  // 70 x43y107 SB_BIG plane 3
00  // 71 x43y107 SB_DRIVE plane 4,3
09  // 72 x43y107 SB_BIG plane 4
35  // 73 x43y107 SB_BIG plane 4
48  // 74 x43y107 SB_BIG plane 5
02  // 75 x43y107 SB_BIG plane 5
08  // 76 x43y107 SB_DRIVE plane 6,5
48  // 77 x43y107 SB_BIG plane 6
12  // 78 x43y107 SB_BIG plane 6
48  // 79 x43y107 SB_BIG plane 7
12  // 80 x43y107 SB_BIG plane 7
82  // 81 x43y107 SB_DRIVE plane 8,7
48  // 82 x43y107 SB_BIG plane 8
02  // 83 x43y107 SB_BIG plane 8
48  // 84 x43y107 SB_BIG plane 9
12  // 85 x43y107 SB_BIG plane 9
02  // 86 x43y107 SB_DRIVE plane 10,9
48  // 87 x43y107 SB_BIG plane 10
12  // 88 x43y107 SB_BIG plane 10
C8  // 89 x43y107 SB_BIG plane 11
32  // 90 x43y107 SB_BIG plane 11
00  // 91 x43y107 SB_DRIVE plane 12,11
48  // 92 x43y107 SB_BIG plane 12
12  // 93 x43y107 SB_BIG plane 12
A8  // 94 x44y108 SB_SML plane 1
16  // 95 x44y108 SB_SML plane 2,1
0D  // 96 x44y108 SB_SML plane 2
88  // 97 x44y108 SB_SML plane 3
84  // 98 x44y108 SB_SML plane 4,3
2A  // 99 x44y108 SB_SML plane 4
A8  // 100 x44y108 SB_SML plane 5
12  // 101 x44y108 SB_SML plane 6,5
2B  // 102 x44y108 SB_SML plane 6
28  // 103 x44y108 SB_SML plane 7
83  // 104 x44y108 SB_SML plane 8,7
0A  // 105 x44y108 SB_SML plane 8
A8  // 106 x44y108 SB_SML plane 9
82  // 107 x44y108 SB_SML plane 10,9
2A  // 108 x44y108 SB_SML plane 10
88  // 109 x44y108 SB_SML plane 11
82  // 110 x44y108 SB_SML plane 12,11
2A  // 111 x44y108 SB_SML plane 12
C8 // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x45y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B3A4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
36 // y_sel: 107
F2 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B3AC
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x45y107 CPE[0]
00  //  1 x45y107 CPE[1]
00  //  2 x45y107 CPE[2]
00  //  3 x45y107 CPE[3]
00  //  4 x45y107 CPE[4]
00  //  5 x45y107 CPE[5]
00  //  6 x45y107 CPE[6]
00  //  7 x45y107 CPE[7]
00  //  8 x45y107 CPE[8]
00  //  9 x45y107 CPE[9]
F1  // 10 x45y108 CPE[0]  _a389  C_///AND/
FF  // 11 x45y108 CPE[1]  80'h00_0060_00_0000_0C08_FFF1 modified with path inversions
08  // 12 x45y108 CPE[2]  80'h00_0060_00_0000_0C08_FFF4 from netlist
0C  // 13 x45y108 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 14 x45y108 CPE[4]
00  // 15 x45y108 CPE[5]
00  // 16 x45y108 CPE[6]
60  // 17 x45y108 CPE[7]
00  // 18 x45y108 CPE[8]
00  // 19 x45y108 CPE[9]
FA  // 20 x46y107 CPE[0]  _a112  C_MX2b////    _a1657  C_////Bridge
00  // 21 x46y107 CPE[1]  80'h00_00BD_00_0040_0ACC_00FA modified with path inversions
CC  // 22 x46y107 CPE[2]  80'h00_00BD_00_0040_0ACC_00F5 from netlist
0A  // 23 x46y107 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x46y107 CPE[4]
00  // 25 x46y107 CPE[5]
00  // 26 x46y107 CPE[6]
BD  // 27 x46y107 CPE[7]
00  // 28 x46y107 CPE[8]
00  // 29 x46y107 CPE[9]
FF  // 30 x46y108 CPE[0]  _a1036  C_AND/D///    
CF  // 31 x46y108 CPE[1]  80'h00_FA00_00_0000_0C88_CFFF modified with path inversions
88  // 32 x46y108 CPE[2]  80'h00_FA00_00_0000_0C88_CFFF from netlist
0C  // 33 x46y108 CPE[3]
00  // 34 x46y108 CPE[4]
00  // 35 x46y108 CPE[5]
00  // 36 x46y108 CPE[6]
00  // 37 x46y108 CPE[7]
FA  // 38 x46y108 CPE[8]
00  // 39 x46y108 CPE[9]
00  // 40 x45y107 INMUX plane 2,1
08  // 41 x45y107 INMUX plane 4,3
00  // 42 x45y107 INMUX plane 6,5
00  // 43 x45y107 INMUX plane 8,7
20  // 44 x45y107 INMUX plane 10,9
00  // 45 x45y107 INMUX plane 12,11
26  // 46 x45y108 INMUX plane 2,1
00  // 47 x45y108 INMUX plane 4,3
04  // 48 x45y108 INMUX plane 6,5
00  // 49 x45y108 INMUX plane 8,7
00  // 50 x45y108 INMUX plane 10,9
00  // 51 x45y108 INMUX plane 12,11
0C  // 52 x46y107 INMUX plane 2,1
01  // 53 x46y107 INMUX plane 4,3
38  // 54 x46y107 INMUX plane 6,5
14  // 55 x46y107 INMUX plane 8,7
28  // 56 x46y107 INMUX plane 10,9
01  // 57 x46y107 INMUX plane 12,11
00  // 58 x46y108 INMUX plane 2,1
10  // 59 x46y108 INMUX plane 4,3
08  // 60 x46y108 INMUX plane 6,5
18  // 61 x46y108 INMUX plane 8,7
23  // 62 x46y108 INMUX plane 10,9
10  // 63 x46y108 INMUX plane 12,11
00  // 64 x46y108 SB_BIG plane 1
00  // 65 x46y108 SB_BIG plane 1
00  // 66 x46y108 SB_DRIVE plane 2,1
41  // 67 x46y108 SB_BIG plane 2
12  // 68 x46y108 SB_BIG plane 2
08  // 69 x46y108 SB_BIG plane 3
13  // 70 x46y108 SB_BIG plane 3
00  // 71 x46y108 SB_DRIVE plane 4,3
48  // 72 x46y108 SB_BIG plane 4
12  // 73 x46y108 SB_BIG plane 4
00  // 74 x46y108 SB_BIG plane 5
00  // 75 x46y108 SB_BIG plane 5
00  // 76 x46y108 SB_DRIVE plane 6,5
48  // 77 x46y108 SB_BIG plane 6
12  // 78 x46y108 SB_BIG plane 6
59  // 79 x46y108 SB_BIG plane 7
10  // 80 x46y108 SB_BIG plane 7
80  // 81 x46y108 SB_DRIVE plane 8,7
48  // 82 x46y108 SB_BIG plane 8
02  // 83 x46y108 SB_BIG plane 8
00  // 84 x46y108 SB_BIG plane 9
70  // 85 x46y108 SB_BIG plane 9
08  // 86 x46y108 SB_DRIVE plane 10,9
00  // 87 x46y108 SB_BIG plane 10
00  // 88 x46y108 SB_BIG plane 10
00  // 89 x46y108 SB_BIG plane 11
00  // 90 x46y108 SB_BIG plane 11
00  // 91 x46y108 SB_DRIVE plane 12,11
00  // 92 x46y108 SB_BIG plane 12
30  // 93 x46y108 SB_BIG plane 12
00  // 94 x45y107 SB_SML plane 1
60  // 95 x45y107 SB_SML plane 2,1
73  // 96 x45y107 SB_SML plane 2
A8  // 97 x45y107 SB_SML plane 3
82  // 98 x45y107 SB_SML plane 4,3
6A  // 99 x45y107 SB_SML plane 4
00  // 100 x45y107 SB_SML plane 5
84  // 101 x45y107 SB_SML plane 6,5
2A  // 102 x45y107 SB_SML plane 6
A8  // 103 x45y107 SB_SML plane 7
80  // 104 x45y107 SB_SML plane 8,7
2A  // 105 x45y107 SB_SML plane 8
89 // -- CRC low byte
66 // -- CRC high byte


// Config Latches on x47y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B41C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
36 // y_sel: 107
3A // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B424
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x47y107 CPE[0]  _a464  C_MX2b////    
00  //  1 x47y107 CPE[1]  80'h00_0018_00_0040_0AC0_00FA modified with path inversions
C0  //  2 x47y107 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  //  3 x47y107 CPE[3]      00_0000_00_0000_000C_0000 difference
40  //  4 x47y107 CPE[4]
00  //  5 x47y107 CPE[5]
00  //  6 x47y107 CPE[6]
18  //  7 x47y107 CPE[7]
00  //  8 x47y107 CPE[8]
00  //  9 x47y107 CPE[9]
F5  // 10 x47y108 CPE[0]  _a460  C_MX2b////    
00  // 11 x47y108 CPE[1]  80'h00_0018_00_0040_0AC8_00F5 modified with path inversions
C8  // 12 x47y108 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 13 x47y108 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x47y108 CPE[4]
00  // 15 x47y108 CPE[5]
00  // 16 x47y108 CPE[6]
18  // 17 x47y108 CPE[7]
00  // 18 x47y108 CPE[8]
00  // 19 x47y108 CPE[9]
AF  // 20 x48y107 CPE[0]  net1 = net2: _a717  C_ADDF2///ADDF2/
FC  // 21 x48y107 CPE[1]  80'h00_0078_00_0020_0C66_FCAF modified with path inversions
66  // 22 x48y107 CPE[2]  80'h00_0078_00_0020_0C66_FCAF from netlist
0C  // 23 x48y107 CPE[3]
20  // 24 x48y107 CPE[4]
00  // 25 x48y107 CPE[5]
00  // 26 x48y107 CPE[6]
78  // 27 x48y107 CPE[7]
00  // 28 x48y107 CPE[8]
00  // 29 x48y107 CPE[9]
FC  // 30 x48y108 CPE[0]  net1 = net2: _a719  C_ADDF2///ADDF2/
FC  // 31 x48y108 CPE[1]  80'h00_0078_00_0020_0C66_FCFC modified with path inversions
66  // 32 x48y108 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 33 x48y108 CPE[3]
20  // 34 x48y108 CPE[4]
00  // 35 x48y108 CPE[5]
00  // 36 x48y108 CPE[6]
78  // 37 x48y108 CPE[7]
00  // 38 x48y108 CPE[8]
00  // 39 x48y108 CPE[9]
04  // 40 x47y107 INMUX plane 2,1
05  // 41 x47y107 INMUX plane 4,3
23  // 42 x47y107 INMUX plane 6,5
1F  // 43 x47y107 INMUX plane 8,7
20  // 44 x47y107 INMUX plane 10,9
04  // 45 x47y107 INMUX plane 12,11
0C  // 46 x47y108 INMUX plane 2,1
04  // 47 x47y108 INMUX plane 4,3
00  // 48 x47y108 INMUX plane 6,5
28  // 49 x47y108 INMUX plane 8,7
28  // 50 x47y108 INMUX plane 10,9
04  // 51 x47y108 INMUX plane 12,11
1C  // 52 x48y107 INMUX plane 2,1
07  // 53 x48y107 INMUX plane 4,3
28  // 54 x48y107 INMUX plane 6,5
40  // 55 x48y107 INMUX plane 8,7
00  // 56 x48y107 INMUX plane 10,9
01  // 57 x48y107 INMUX plane 12,11
38  // 58 x48y108 INMUX plane 2,1
01  // 59 x48y108 INMUX plane 4,3
20  // 60 x48y108 INMUX plane 6,5
01  // 61 x48y108 INMUX plane 8,7
20  // 62 x48y108 INMUX plane 10,9
C0  // 63 x48y108 INMUX plane 12,11
48  // 64 x47y107 SB_BIG plane 1
32  // 65 x47y107 SB_BIG plane 1
00  // 66 x47y107 SB_DRIVE plane 2,1
48  // 67 x47y107 SB_BIG plane 2
12  // 68 x47y107 SB_BIG plane 2
48  // 69 x47y107 SB_BIG plane 3
12  // 70 x47y107 SB_BIG plane 3
40  // 71 x47y107 SB_DRIVE plane 4,3
48  // 72 x47y107 SB_BIG plane 4
12  // 73 x47y107 SB_BIG plane 4
48  // 74 x47y107 SB_BIG plane 5
12  // 75 x47y107 SB_BIG plane 5
00  // 76 x47y107 SB_DRIVE plane 6,5
48  // 77 x47y107 SB_BIG plane 6
12  // 78 x47y107 SB_BIG plane 6
09  // 79 x47y107 SB_BIG plane 7
25  // 80 x47y107 SB_BIG plane 7
00  // 81 x47y107 SB_DRIVE plane 8,7
11  // 82 x47y107 SB_BIG plane 8
43  // 83 x47y107 SB_BIG plane 8
48  // 84 x47y107 SB_BIG plane 9
72  // 85 x47y107 SB_BIG plane 9
08  // 86 x47y107 SB_DRIVE plane 10,9
48  // 87 x47y107 SB_BIG plane 10
02  // 88 x47y107 SB_BIG plane 10
48  // 89 x47y107 SB_BIG plane 11
12  // 90 x47y107 SB_BIG plane 11
00  // 91 x47y107 SB_DRIVE plane 12,11
48  // 92 x47y107 SB_BIG plane 12
12  // 93 x47y107 SB_BIG plane 12
A8  // 94 x48y108 SB_SML plane 1
C0  // 95 x48y108 SB_SML plane 2,1
35  // 96 x48y108 SB_SML plane 2
88  // 97 x48y108 SB_SML plane 3
82  // 98 x48y108 SB_SML plane 4,3
22  // 99 x48y108 SB_SML plane 4
A8  // 100 x48y108 SB_SML plane 5
82  // 101 x48y108 SB_SML plane 6,5
2A  // 102 x48y108 SB_SML plane 6
A1  // 103 x48y108 SB_SML plane 7
82  // 104 x48y108 SB_SML plane 8,7
2E  // 105 x48y108 SB_SML plane 8
A8  // 106 x48y108 SB_SML plane 9
82  // 107 x48y108 SB_SML plane 10,9
2E  // 108 x48y108 SB_SML plane 10
A8  // 109 x48y108 SB_SML plane 11
82  // 110 x48y108 SB_SML plane 12,11
78  // 111 x48y108 SB_SML plane 12
5A // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x49y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B49A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
36 // y_sel: 107
E2 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B4A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y107 CPE[0]
00  //  1 x49y107 CPE[1]
00  //  2 x49y107 CPE[2]
00  //  3 x49y107 CPE[3]
00  //  4 x49y107 CPE[4]
00  //  5 x49y107 CPE[5]
00  //  6 x49y107 CPE[6]
00  //  7 x49y107 CPE[7]
00  //  8 x49y107 CPE[8]
00  //  9 x49y107 CPE[9]
F5  // 10 x49y108 CPE[0]  _a466  C_MX2b////    
00  // 11 x49y108 CPE[1]  80'h00_0018_00_0040_0AC8_00F5 modified with path inversions
C8  // 12 x49y108 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 13 x49y108 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x49y108 CPE[4]
00  // 15 x49y108 CPE[5]
00  // 16 x49y108 CPE[6]
18  // 17 x49y108 CPE[7]
00  // 18 x49y108 CPE[8]
00  // 19 x49y108 CPE[9]
FA  // 20 x50y107 CPE[0]  _a72  C_MX2b////    
00  // 21 x50y107 CPE[1]  80'h00_0018_00_0040_0AC4_00FA modified with path inversions
C4  // 22 x50y107 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 23 x50y107 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 24 x50y107 CPE[4]
00  // 25 x50y107 CPE[5]
00  // 26 x50y107 CPE[6]
18  // 27 x50y107 CPE[7]
00  // 28 x50y107 CPE[8]
00  // 29 x50y107 CPE[9]
FA  // 30 x50y108 CPE[0]  _a81  C_MX2b////    
00  // 31 x50y108 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 32 x50y108 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 33 x50y108 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x50y108 CPE[4]
00  // 35 x50y108 CPE[5]
00  // 36 x50y108 CPE[6]
18  // 37 x50y108 CPE[7]
00  // 38 x50y108 CPE[8]
00  // 39 x50y108 CPE[9]
00  // 40 x49y107 INMUX plane 2,1
00  // 41 x49y107 INMUX plane 4,3
00  // 42 x49y107 INMUX plane 6,5
04  // 43 x49y107 INMUX plane 8,7
00  // 44 x49y107 INMUX plane 10,9
20  // 45 x49y107 INMUX plane 12,11
04  // 46 x49y108 INMUX plane 2,1
00  // 47 x49y108 INMUX plane 4,3
28  // 48 x49y108 INMUX plane 6,5
3F  // 49 x49y108 INMUX plane 8,7
00  // 50 x49y108 INMUX plane 10,9
2D  // 51 x49y108 INMUX plane 12,11
05  // 52 x50y107 INMUX plane 2,1
00  // 53 x50y107 INMUX plane 4,3
00  // 54 x50y107 INMUX plane 6,5
7D  // 55 x50y107 INMUX plane 8,7
00  // 56 x50y107 INMUX plane 10,9
00  // 57 x50y107 INMUX plane 12,11
05  // 58 x50y108 INMUX plane 2,1
00  // 59 x50y108 INMUX plane 4,3
00  // 60 x50y108 INMUX plane 6,5
3C  // 61 x50y108 INMUX plane 8,7
00  // 62 x50y108 INMUX plane 10,9
E0  // 63 x50y108 INMUX plane 12,11
00  // 64 x50y108 SB_BIG plane 1
00  // 65 x50y108 SB_BIG plane 1
01  // 66 x50y108 SB_DRIVE plane 2,1
DA  // 67 x50y108 SB_BIG plane 2
12  // 68 x50y108 SB_BIG plane 2
48  // 69 x50y108 SB_BIG plane 3
12  // 70 x50y108 SB_BIG plane 3
00  // 71 x50y108 SB_DRIVE plane 4,3
48  // 72 x50y108 SB_BIG plane 4
12  // 73 x50y108 SB_BIG plane 4
00  // 74 x50y108 SB_BIG plane 5
00  // 75 x50y108 SB_BIG plane 5
00  // 76 x50y108 SB_DRIVE plane 6,5
48  // 77 x50y108 SB_BIG plane 6
12  // 78 x50y108 SB_BIG plane 6
48  // 79 x50y108 SB_BIG plane 7
42  // 80 x50y108 SB_BIG plane 7
00  // 81 x50y108 SB_DRIVE plane 8,7
52  // 82 x50y108 SB_BIG plane 8
24  // 83 x50y108 SB_BIG plane 8
0B  // 84 x50y108 SB_BIG plane 9
70  // 85 x50y108 SB_BIG plane 9
0A  // 86 x50y108 SB_DRIVE plane 10,9
00  // 87 x50y108 SB_BIG plane 10
00  // 88 x50y108 SB_BIG plane 10
00  // 89 x50y108 SB_BIG plane 11
00  // 90 x50y108 SB_BIG plane 11
00  // 91 x50y108 SB_DRIVE plane 12,11
00  // 92 x50y108 SB_BIG plane 12
01  // 93 x50y108 SB_BIG plane 12
00  // 94 x49y107 SB_SML plane 1
80  // 95 x49y107 SB_SML plane 2,1
2A  // 96 x49y107 SB_SML plane 2
A8  // 97 x49y107 SB_SML plane 3
82  // 98 x49y107 SB_SML plane 4,3
2A  // 99 x49y107 SB_SML plane 4
00  // 100 x49y107 SB_SML plane 5
80  // 101 x49y107 SB_SML plane 6,5
2A  // 102 x49y107 SB_SML plane 6
A8  // 103 x49y107 SB_SML plane 7
80  // 104 x49y107 SB_SML plane 8,7
2A  // 105 x49y107 SB_SML plane 8
00  // 106 x49y107 SB_SML plane 9
00  // 107 x49y107 SB_SML plane 10,9
00  // 108 x49y107 SB_SML plane 10
00  // 109 x49y107 SB_SML plane 11
E0  // 110 x49y107 SB_SML plane 12,11
60  // 111 x49y107 SB_SML plane 12
4E // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x51y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B518     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
36 // y_sel: 107
8A // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B520
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x51y107 CPE[0]
00  //  1 x51y107 CPE[1]
00  //  2 x51y107 CPE[2]
00  //  3 x51y107 CPE[3]
00  //  4 x51y107 CPE[4]
00  //  5 x51y107 CPE[5]
00  //  6 x51y107 CPE[6]
00  //  7 x51y107 CPE[7]
00  //  8 x51y107 CPE[8]
00  //  9 x51y107 CPE[9]
00  // 10 x51y108 CPE[0]
00  // 11 x51y108 CPE[1]
00  // 12 x51y108 CPE[2]
00  // 13 x51y108 CPE[3]
00  // 14 x51y108 CPE[4]
00  // 15 x51y108 CPE[5]
00  // 16 x51y108 CPE[6]
00  // 17 x51y108 CPE[7]
00  // 18 x51y108 CPE[8]
00  // 19 x51y108 CPE[9]
D7  // 20 x52y107 CPE[0]  _a468  C_ORAND/D///    
FC  // 21 x52y107 CPE[1]  80'h00_3D00_00_0000_0788_FCD7 modified with path inversions
88  // 22 x52y107 CPE[2]  80'h00_FE00_00_0000_0788_FCDD from netlist
07  // 23 x52y107 CPE[3]      00_C300_00_0000_0000_000A difference
00  // 24 x52y107 CPE[4]
00  // 25 x52y107 CPE[5]
00  // 26 x52y107 CPE[6]
00  // 27 x52y107 CPE[7]
3D  // 28 x52y107 CPE[8]
00  // 29 x52y107 CPE[9]
F4  // 30 x52y108 CPE[0]  net1 = net2: _a427  C_AND/D//AND/D
A3  // 31 x52y108 CPE[1]  80'h00_CD00_80_0000_0C88_A3F4 modified with path inversions
88  // 32 x52y108 CPE[2]  80'h00_FE00_80_0000_0C88_ACF8 from netlist
0C  // 33 x52y108 CPE[3]      00_3300_00_0000_0000_0F0C difference
00  // 34 x52y108 CPE[4]
00  // 35 x52y108 CPE[5]
80  // 36 x52y108 CPE[6]
00  // 37 x52y108 CPE[7]
CD  // 38 x52y108 CPE[8]
A0 // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x53y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B54D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
36 // y_sel: 107
52 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B555
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
FF  //  0 x53y107 CPE[0]  _a1562  C_////Bridge
FF  //  1 x53y107 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x53y107 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x53y107 CPE[3]
00  //  4 x53y107 CPE[4]
00  //  5 x53y107 CPE[5]
00  //  6 x53y107 CPE[6]
A3  //  7 x53y107 CPE[7]
00  //  8 x53y107 CPE[8]
00  //  9 x53y107 CPE[9]
00  // 10 x53y108 CPE[0]
00  // 11 x53y108 CPE[1]
00  // 12 x53y108 CPE[2]
00  // 13 x53y108 CPE[3]
00  // 14 x53y108 CPE[4]
00  // 15 x53y108 CPE[5]
00  // 16 x53y108 CPE[6]
00  // 17 x53y108 CPE[7]
00  // 18 x53y108 CPE[8]
00  // 19 x53y108 CPE[9]
00  // 20 x54y107 CPE[0]
00  // 21 x54y107 CPE[1]
00  // 22 x54y107 CPE[2]
00  // 23 x54y107 CPE[3]
00  // 24 x54y107 CPE[4]
00  // 25 x54y107 CPE[5]
00  // 26 x54y107 CPE[6]
00  // 27 x54y107 CPE[7]
00  // 28 x54y107 CPE[8]
00  // 29 x54y107 CPE[9]
00  // 30 x54y108 CPE[0]
00  // 31 x54y108 CPE[1]
00  // 32 x54y108 CPE[2]
00  // 33 x54y108 CPE[3]
00  // 34 x54y108 CPE[4]
00  // 35 x54y108 CPE[5]
00  // 36 x54y108 CPE[6]
00  // 37 x54y108 CPE[7]
00  // 38 x54y108 CPE[8]
00  // 39 x54y108 CPE[9]
00  // 40 x53y107 INMUX plane 2,1
00  // 41 x53y107 INMUX plane 4,3
00  // 42 x53y107 INMUX plane 6,5
00  // 43 x53y107 INMUX plane 8,7
01  // 44 x53y107 INMUX plane 10,9
00  // 45 x53y107 INMUX plane 12,11
08  // 46 x53y108 INMUX plane 2,1
01  // 47 x53y108 INMUX plane 4,3
00  // 48 x53y108 INMUX plane 6,5
01  // 49 x53y108 INMUX plane 8,7
00  // 50 x53y108 INMUX plane 10,9
00  // 51 x53y108 INMUX plane 12,11
00  // 52 x54y107 INMUX plane 2,1
00  // 53 x54y107 INMUX plane 4,3
40  // 54 x54y107 INMUX plane 6,5
18  // 55 x54y107 INMUX plane 8,7
40  // 56 x54y107 INMUX plane 10,9
00  // 57 x54y107 INMUX plane 12,11
00  // 58 x54y108 INMUX plane 2,1
01  // 59 x54y108 INMUX plane 4,3
40  // 60 x54y108 INMUX plane 6,5
01  // 61 x54y108 INMUX plane 8,7
40  // 62 x54y108 INMUX plane 10,9
00  // 63 x54y108 INMUX plane 12,11
93  // 64 x54y108 SB_BIG plane 1
32  // 65 x54y108 SB_BIG plane 1
00  // 66 x54y108 SB_DRIVE plane 2,1
00  // 67 x54y108 SB_BIG plane 2
00  // 68 x54y108 SB_BIG plane 2
11  // 69 x54y108 SB_BIG plane 3
00  // 70 x54y108 SB_BIG plane 3
01  // 71 x54y108 SB_DRIVE plane 4,3
00  // 72 x54y108 SB_BIG plane 4
00  // 73 x54y108 SB_BIG plane 4
48  // 74 x54y108 SB_BIG plane 5
12  // 75 x54y108 SB_BIG plane 5
00  // 76 x54y108 SB_DRIVE plane 6,5
00  // 77 x54y108 SB_BIG plane 6
00  // 78 x54y108 SB_BIG plane 6
00  // 79 x54y108 SB_BIG plane 7
00  // 80 x54y108 SB_BIG plane 7
00  // 81 x54y108 SB_DRIVE plane 8,7
00  // 82 x54y108 SB_BIG plane 8
30  // 83 x54y108 SB_BIG plane 8
00  // 84 x54y108 SB_BIG plane 9
00  // 85 x54y108 SB_BIG plane 9
00  // 86 x54y108 SB_DRIVE plane 10,9
00  // 87 x54y108 SB_BIG plane 10
00  // 88 x54y108 SB_BIG plane 10
00  // 89 x54y108 SB_BIG plane 11
00  // 90 x54y108 SB_BIG plane 11
00  // 91 x54y108 SB_DRIVE plane 12,11
00  // 92 x54y108 SB_BIG plane 12
00  // 93 x54y108 SB_BIG plane 12
28  // 94 x53y107 SB_SML plane 1
02  // 95 x53y107 SB_SML plane 2,1
04  // 96 x53y107 SB_SML plane 2
00  // 97 x53y107 SB_SML plane 3
00  // 98 x53y107 SB_SML plane 4,3
00  // 99 x53y107 SB_SML plane 4
A8  // 100 x53y107 SB_SML plane 5
02  // 101 x53y107 SB_SML plane 6,5
90 // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x19y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B5C1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
37 // y_sel: 109
92 // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B5C9
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x19y109 CPE[0]
00  //  1 x19y109 CPE[1]
00  //  2 x19y109 CPE[2]
00  //  3 x19y109 CPE[3]
00  //  4 x19y109 CPE[4]
00  //  5 x19y109 CPE[5]
00  //  6 x19y109 CPE[6]
00  //  7 x19y109 CPE[7]
00  //  8 x19y109 CPE[8]
00  //  9 x19y109 CPE[9]
00  // 10 x19y110 CPE[0]
00  // 11 x19y110 CPE[1]
00  // 12 x19y110 CPE[2]
00  // 13 x19y110 CPE[3]
00  // 14 x19y110 CPE[4]
00  // 15 x19y110 CPE[5]
00  // 16 x19y110 CPE[6]
00  // 17 x19y110 CPE[7]
00  // 18 x19y110 CPE[8]
00  // 19 x19y110 CPE[9]
FF  // 20 x20y109 CPE[0]  _a1410  C_AND////    
3A  // 21 x20y109 CPE[1]  80'h00_0018_00_0000_0C88_3AFF modified with path inversions
88  // 22 x20y109 CPE[2]  80'h00_0018_00_0000_0C88_C5FF from netlist
0C  // 23 x20y109 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x20y109 CPE[4]
00  // 25 x20y109 CPE[5]
00  // 26 x20y109 CPE[6]
18  // 27 x20y109 CPE[7]
00  // 28 x20y109 CPE[8]
00  // 29 x20y109 CPE[9]
00  // 30 x20y110 CPE[0]
00  // 31 x20y110 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x20y110 CPE[2]
00  // 33 x20y110 CPE[3]
00  // 34 x20y110 CPE[4]
60  // 35 x20y110 CPE[5]
3F  // 36 x20y110 CPE[6]
00  // 37 x20y110 CPE[7]
00  // 38 x20y110 CPE[8]
00  // 39 x20y110 CPE[9]
00  // 40 x19y109 INMUX plane 2,1
00  // 41 x19y109 INMUX plane 4,3
00  // 42 x19y109 INMUX plane 6,5
00  // 43 x19y109 INMUX plane 8,7
00  // 44 x19y109 INMUX plane 10,9
00  // 45 x19y109 INMUX plane 12,11
00  // 46 x19y110 INMUX plane 2,1
00  // 47 x19y110 INMUX plane 4,3
00  // 48 x19y110 INMUX plane 6,5
00  // 49 x19y110 INMUX plane 8,7
00  // 50 x19y110 INMUX plane 10,9
00  // 51 x19y110 INMUX plane 12,11
04  // 52 x20y109 INMUX plane 2,1
00  // 53 x20y109 INMUX plane 4,3
06  // 54 x20y109 INMUX plane 6,5
29  // 55 x20y109 INMUX plane 8,7
80  // 56 x20y109 INMUX plane 10,9
00  // 57 x20y109 INMUX plane 12,11
00  // 58 x20y110 INMUX plane 2,1
00  // 59 x20y110 INMUX plane 4,3
00  // 60 x20y110 INMUX plane 6,5
00  // 61 x20y110 INMUX plane 8,7
00  // 62 x20y110 INMUX plane 10,9
00  // 63 x20y110 INMUX plane 12,11
00  // 64 x20y110 SB_BIG plane 1
00  // 65 x20y110 SB_BIG plane 1
00  // 66 x20y110 SB_DRIVE plane 2,1
00  // 67 x20y110 SB_BIG plane 2
00  // 68 x20y110 SB_BIG plane 2
48  // 69 x20y110 SB_BIG plane 3
12  // 70 x20y110 SB_BIG plane 3
00  // 71 x20y110 SB_DRIVE plane 4,3
00  // 72 x20y110 SB_BIG plane 4
00  // 73 x20y110 SB_BIG plane 4
00  // 74 x20y110 SB_BIG plane 5
00  // 75 x20y110 SB_BIG plane 5
00  // 76 x20y110 SB_DRIVE plane 6,5
00  // 77 x20y110 SB_BIG plane 6
00  // 78 x20y110 SB_BIG plane 6
48  // 79 x20y110 SB_BIG plane 7
12  // 80 x20y110 SB_BIG plane 7
00  // 81 x20y110 SB_DRIVE plane 8,7
00  // 82 x20y110 SB_BIG plane 8
00  // 83 x20y110 SB_BIG plane 8
00  // 84 x20y110 SB_BIG plane 9
20  // 85 x20y110 SB_BIG plane 9
00  // 86 x20y110 SB_DRIVE plane 10,9
00  // 87 x20y110 SB_BIG plane 10
00  // 88 x20y110 SB_BIG plane 10
00  // 89 x20y110 SB_BIG plane 11
00  // 90 x20y110 SB_BIG plane 11
00  // 91 x20y110 SB_DRIVE plane 12,11
00  // 92 x20y110 SB_BIG plane 12
00  // 93 x20y110 SB_BIG plane 12
00  // 94 x19y109 SB_SML plane 1
00  // 95 x19y109 SB_SML plane 2,1
00  // 96 x19y109 SB_SML plane 2
A8  // 97 x19y109 SB_SML plane 3
02  // 98 x19y109 SB_SML plane 4,3
00  // 99 x19y109 SB_SML plane 4
00  // 100 x19y109 SB_SML plane 5
00  // 101 x19y109 SB_SML plane 6,5
00  // 102 x19y109 SB_SML plane 6
A8  // 103 x19y109 SB_SML plane 7
02  // 104 x19y109 SB_SML plane 8,7
6D // -- CRC low byte
37 // -- CRC high byte


// Config Latches on x21y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B638     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
37 // y_sel: 109
4A // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B640
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
05  //  0 x21y109 CPE[0]  net1 = net2: _a652  C_ADDF2///ADDF2/
05  //  1 x21y109 CPE[1]  80'h00_0078_00_0020_0C66_0505 modified with path inversions
66  //  2 x21y109 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  //  3 x21y109 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x21y109 CPE[4]
00  //  5 x21y109 CPE[5]
00  //  6 x21y109 CPE[6]
78  //  7 x21y109 CPE[7]
00  //  8 x21y109 CPE[8]
00  //  9 x21y109 CPE[9]
0C  // 10 x21y110 CPE[0]  net1 = net2: _a654  C_ADDF2///ADDF2/
03  // 11 x21y110 CPE[1]  80'h00_0078_00_0020_0C66_030C modified with path inversions
66  // 12 x21y110 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 13 x21y110 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x21y110 CPE[4]
00  // 15 x21y110 CPE[5]
00  // 16 x21y110 CPE[6]
78  // 17 x21y110 CPE[7]
00  // 18 x21y110 CPE[8]
00  // 19 x21y110 CPE[9]
FF  // 20 x22y109 CPE[0]  _a793  C_/C_0_1///    
FF  // 21 x22y109 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x22y109 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x22y109 CPE[3]
00  // 24 x22y109 CPE[4]
08  // 25 x22y109 CPE[5]
12  // 26 x22y109 CPE[6]
00  // 27 x22y109 CPE[7]
CF  // 28 x22y109 CPE[8]
00  // 29 x22y109 CPE[9]
30  // 30 x22y110 CPE[0]  net1 = net2: _a786  C_ADDF2///ADDF2/
5A  // 31 x22y110 CPE[1]  80'h00_0078_00_0020_0C66_5A30 modified with path inversions
66  // 32 x22y110 CPE[2]  80'h00_0078_00_0020_0C66_AAC0 from netlist
0C  // 33 x22y110 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 34 x22y110 CPE[4]
00  // 35 x22y110 CPE[5]
00  // 36 x22y110 CPE[6]
78  // 37 x22y110 CPE[7]
00  // 38 x22y110 CPE[8]
00  // 39 x22y110 CPE[9]
07  // 40 x21y109 INMUX plane 2,1
00  // 41 x21y109 INMUX plane 4,3
03  // 42 x21y109 INMUX plane 6,5
04  // 43 x21y109 INMUX plane 8,7
04  // 44 x21y109 INMUX plane 10,9
00  // 45 x21y109 INMUX plane 12,11
28  // 46 x21y110 INMUX plane 2,1
00  // 47 x21y110 INMUX plane 4,3
38  // 48 x21y110 INMUX plane 6,5
1C  // 49 x21y110 INMUX plane 8,7
28  // 50 x21y110 INMUX plane 10,9
00  // 51 x21y110 INMUX plane 12,11
00  // 52 x22y109 INMUX plane 2,1
05  // 53 x22y109 INMUX plane 4,3
80  // 54 x22y109 INMUX plane 6,5
05  // 55 x22y109 INMUX plane 8,7
80  // 56 x22y109 INMUX plane 10,9
00  // 57 x22y109 INMUX plane 12,11
00  // 58 x22y110 INMUX plane 2,1
28  // 59 x22y110 INMUX plane 4,3
87  // 60 x22y110 INMUX plane 6,5
04  // 61 x22y110 INMUX plane 8,7
81  // 62 x22y110 INMUX plane 10,9
00  // 63 x22y110 INMUX plane 12,11
48  // 64 x21y109 SB_BIG plane 1
12  // 65 x21y109 SB_BIG plane 1
00  // 66 x21y109 SB_DRIVE plane 2,1
08  // 67 x21y109 SB_BIG plane 2
12  // 68 x21y109 SB_BIG plane 2
48  // 69 x21y109 SB_BIG plane 3
12  // 70 x21y109 SB_BIG plane 3
00  // 71 x21y109 SB_DRIVE plane 4,3
41  // 72 x21y109 SB_BIG plane 4
12  // 73 x21y109 SB_BIG plane 4
48  // 74 x21y109 SB_BIG plane 5
12  // 75 x21y109 SB_BIG plane 5
00  // 76 x21y109 SB_DRIVE plane 6,5
08  // 77 x21y109 SB_BIG plane 6
12  // 78 x21y109 SB_BIG plane 6
48  // 79 x21y109 SB_BIG plane 7
12  // 80 x21y109 SB_BIG plane 7
00  // 81 x21y109 SB_DRIVE plane 8,7
41  // 82 x21y109 SB_BIG plane 8
12  // 83 x21y109 SB_BIG plane 8
48  // 84 x21y109 SB_BIG plane 9
12  // 85 x21y109 SB_BIG plane 9
00  // 86 x21y109 SB_DRIVE plane 10,9
48  // 87 x21y109 SB_BIG plane 10
12  // 88 x21y109 SB_BIG plane 10
48  // 89 x21y109 SB_BIG plane 11
12  // 90 x21y109 SB_BIG plane 11
00  // 91 x21y109 SB_DRIVE plane 12,11
48  // 92 x21y109 SB_BIG plane 12
12  // 93 x21y109 SB_BIG plane 12
A1  // 94 x22y110 SB_SML plane 1
82  // 95 x22y110 SB_SML plane 2,1
2A  // 96 x22y110 SB_SML plane 2
A8  // 97 x22y110 SB_SML plane 3
84  // 98 x22y110 SB_SML plane 4,3
2E  // 99 x22y110 SB_SML plane 4
A1  // 100 x22y110 SB_SML plane 5
82  // 101 x22y110 SB_SML plane 6,5
2A  // 102 x22y110 SB_SML plane 6
A8  // 103 x22y110 SB_SML plane 7
82  // 104 x22y110 SB_SML plane 8,7
2A  // 105 x22y110 SB_SML plane 8
A8  // 106 x22y110 SB_SML plane 9
84  // 107 x22y110 SB_SML plane 10,9
2A  // 108 x22y110 SB_SML plane 10
A8  // 109 x22y110 SB_SML plane 11
82  // 110 x22y110 SB_SML plane 12,11
2A  // 111 x22y110 SB_SML plane 12
5F // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x23y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B6B6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
37 // y_sel: 109
42 // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B6BE
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
AA  //  0 x23y109 CPE[0]  _a1413  C_///AND/
FF  //  1 x23y109 CPE[1]  80'h00_0060_00_0000_0C08_FFAA modified with path inversions
08  //  2 x23y109 CPE[2]  80'h00_0060_00_0000_0C08_FFA5 from netlist
0C  //  3 x23y109 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x23y109 CPE[4]
00  //  5 x23y109 CPE[5]
00  //  6 x23y109 CPE[6]
60  //  7 x23y109 CPE[7]
00  //  8 x23y109 CPE[8]
00  //  9 x23y109 CPE[9]
00  // 10 x23y110 CPE[0]
00  // 11 x23y110 CPE[1]
00  // 12 x23y110 CPE[2]
00  // 13 x23y110 CPE[3]
00  // 14 x23y110 CPE[4]
00  // 15 x23y110 CPE[5]
00  // 16 x23y110 CPE[6]
00  // 17 x23y110 CPE[7]
00  // 18 x23y110 CPE[8]
00  // 19 x23y110 CPE[9]
F8  // 20 x24y109 CPE[0]  net1 = net2: _a517  C_AND/D//AND/D
F4  // 21 x24y109 CPE[1]  80'h00_FE00_80_0000_0C88_F4F8 modified with path inversions
88  // 22 x24y109 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 23 x24y109 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 24 x24y109 CPE[4]
00  // 25 x24y109 CPE[5]
80  // 26 x24y109 CPE[6]
00  // 27 x24y109 CPE[7]
FE  // 28 x24y109 CPE[8]
00  // 29 x24y109 CPE[9]
FF  // 30 x24y110 CPE[0]  _a1610  C_////Bridge
FF  // 31 x24y110 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x24y110 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x24y110 CPE[3]
00  // 34 x24y110 CPE[4]
00  // 35 x24y110 CPE[5]
00  // 36 x24y110 CPE[6]
A1  // 37 x24y110 CPE[7]
00  // 38 x24y110 CPE[8]
00  // 39 x24y110 CPE[9]
16  // 40 x23y109 INMUX plane 2,1
0C  // 41 x23y109 INMUX plane 4,3
01  // 42 x23y109 INMUX plane 6,5
08  // 43 x23y109 INMUX plane 8,7
00  // 44 x23y109 INMUX plane 10,9
03  // 45 x23y109 INMUX plane 12,11
01  // 46 x23y110 INMUX plane 2,1
22  // 47 x23y110 INMUX plane 4,3
01  // 48 x23y110 INMUX plane 6,5
22  // 49 x23y110 INMUX plane 8,7
00  // 50 x23y110 INMUX plane 10,9
00  // 51 x23y110 INMUX plane 12,11
26  // 52 x24y109 INMUX plane 2,1
00  // 53 x24y109 INMUX plane 4,3
64  // 54 x24y109 INMUX plane 6,5
08  // 55 x24y109 INMUX plane 8,7
5B  // 56 x24y109 INMUX plane 10,9
00  // 57 x24y109 INMUX plane 12,11
23  // 58 x24y110 INMUX plane 2,1
10  // 59 x24y110 INMUX plane 4,3
41  // 60 x24y110 INMUX plane 6,5
00  // 61 x24y110 INMUX plane 8,7
58  // 62 x24y110 INMUX plane 10,9
04  // 63 x24y110 INMUX plane 12,11
50  // 64 x24y110 SB_BIG plane 1
36  // 65 x24y110 SB_BIG plane 1
00  // 66 x24y110 SB_DRIVE plane 2,1
00  // 67 x24y110 SB_BIG plane 2
00  // 68 x24y110 SB_BIG plane 2
48  // 69 x24y110 SB_BIG plane 3
10  // 70 x24y110 SB_BIG plane 3
10  // 71 x24y110 SB_DRIVE plane 4,3
8B  // 72 x24y110 SB_BIG plane 4
36  // 73 x24y110 SB_BIG plane 4
50  // 74 x24y110 SB_BIG plane 5
06  // 75 x24y110 SB_BIG plane 5
00  // 76 x24y110 SB_DRIVE plane 6,5
42  // 77 x24y110 SB_BIG plane 6
06  // 78 x24y110 SB_BIG plane 6
48  // 79 x24y110 SB_BIG plane 7
10  // 80 x24y110 SB_BIG plane 7
00  // 81 x24y110 SB_DRIVE plane 8,7
48  // 82 x24y110 SB_BIG plane 8
12  // 83 x24y110 SB_BIG plane 8
00  // 84 x24y110 SB_BIG plane 9
70  // 85 x24y110 SB_BIG plane 9
00  // 86 x24y110 SB_DRIVE plane 10,9
00  // 87 x24y110 SB_BIG plane 10
40  // 88 x24y110 SB_BIG plane 10
00  // 89 x24y110 SB_BIG plane 11
00  // 90 x24y110 SB_BIG plane 11
00  // 91 x24y110 SB_DRIVE plane 12,11
00  // 92 x24y110 SB_BIG plane 12
00  // 93 x24y110 SB_BIG plane 12
A8  // 94 x23y109 SB_SML plane 1
02  // 95 x23y109 SB_SML plane 2,1
00  // 96 x23y109 SB_SML plane 2
A8  // 97 x23y109 SB_SML plane 3
82  // 98 x23y109 SB_SML plane 4,3
2E  // 99 x23y109 SB_SML plane 4
A8  // 100 x23y109 SB_SML plane 5
22  // 101 x23y109 SB_SML plane 6,5
1A  // 102 x23y109 SB_SML plane 6
A8  // 103 x23y109 SB_SML plane 7
12  // 104 x23y109 SB_SML plane 8,7
2A  // 105 x23y109 SB_SML plane 8
0B  // 106 x23y109 SB_SML plane 9
06  // 107 x23y109 SB_SML plane 10,9
B1 // -- CRC low byte
F9 // -- CRC high byte


// Config Latches on x25y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B730     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
37 // y_sel: 109
9A // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B738
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C0  //  0 x25y109 CPE[0]  _a232  C_MX2b////    
00  //  1 x25y109 CPE[1]  80'h00_0018_00_0040_0A55_00C0 modified with path inversions
55  //  2 x25y109 CPE[2]  80'h00_0018_00_0040_0A55_00C0 from netlist
0A  //  3 x25y109 CPE[3]
40  //  4 x25y109 CPE[4]
00  //  5 x25y109 CPE[5]
00  //  6 x25y109 CPE[6]
18  //  7 x25y109 CPE[7]
00  //  8 x25y109 CPE[8]
00  //  9 x25y109 CPE[9]
0C  // 10 x25y110 CPE[0]  _a304  C_MX2b////    
00  // 11 x25y110 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 12 x25y110 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  // 13 x25y110 CPE[3]      00_0000_00_0000_0003_0000 difference
40  // 14 x25y110 CPE[4]
00  // 15 x25y110 CPE[5]
00  // 16 x25y110 CPE[6]
18  // 17 x25y110 CPE[7]
00  // 18 x25y110 CPE[8]
00  // 19 x25y110 CPE[9]
FC  // 20 x26y109 CPE[0]  net1 = net2: _a759  C_ADDF2/D//ADDF2/
AF  // 21 x26y109 CPE[1]  80'h00_C660_00_0020_0C66_AFFC modified with path inversions
66  // 22 x26y109 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y109 CPE[3]      00_3000_00_0000_0000_0000 difference
20  // 24 x26y109 CPE[4]
00  // 25 x26y109 CPE[5]
00  // 26 x26y109 CPE[6]
60  // 27 x26y109 CPE[7]
C6  // 28 x26y109 CPE[8]
00  // 29 x26y109 CPE[9]
F5  // 30 x26y110 CPE[0]  net1 = net2: _a761  C_ADDF2/D//ADDF2/
3F  // 31 x26y110 CPE[1]  80'h00_C960_00_0020_0C66_3FF5 modified with path inversions
66  // 32 x26y110 CPE[2]  80'h00_F660_00_0020_0C66_CFFA from netlist
0C  // 33 x26y110 CPE[3]      00_3F00_00_0000_0000_F00F difference
20  // 34 x26y110 CPE[4]
00  // 35 x26y110 CPE[5]
00  // 36 x26y110 CPE[6]
60  // 37 x26y110 CPE[7]
C9  // 38 x26y110 CPE[8]
5C // -- CRC low byte
8E // -- CRC high byte


// Config Latches on x27y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B765     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
37 // y_sel: 109
F2 // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B76D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x27y109 CPE[0]
00  //  1 x27y109 CPE[1]
00  //  2 x27y109 CPE[2]
00  //  3 x27y109 CPE[3]
00  //  4 x27y109 CPE[4]
00  //  5 x27y109 CPE[5]
00  //  6 x27y109 CPE[6]
00  //  7 x27y109 CPE[7]
00  //  8 x27y109 CPE[8]
00  //  9 x27y109 CPE[9]
FF  // 10 x27y110 CPE[0]  _a1012  C_AND/D///    
5F  // 11 x27y110 CPE[1]  80'h00_C900_00_0000_0C88_5FFF modified with path inversions
88  // 12 x27y110 CPE[2]  80'h00_F600_00_0000_0C88_AFFF from netlist
0C  // 13 x27y110 CPE[3]      00_3F00_00_0000_0000_F000 difference
00  // 14 x27y110 CPE[4]
00  // 15 x27y110 CPE[5]
00  // 16 x27y110 CPE[6]
00  // 17 x27y110 CPE[7]
C9  // 18 x27y110 CPE[8]
00  // 19 x27y110 CPE[9]
FF  // 20 x28y109 CPE[0]  _a801  C_/C_0_1///    
FF  // 21 x28y109 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x28y109 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x28y109 CPE[3]
00  // 24 x28y109 CPE[4]
08  // 25 x28y109 CPE[5]
12  // 26 x28y109 CPE[6]
00  // 27 x28y109 CPE[7]
CF  // 28 x28y109 CPE[8]
00  // 29 x28y109 CPE[9]
C0  // 30 x28y110 CPE[0]  net1 = net2: _a794  C_ADDF2///ADDF2/
C5  // 31 x28y110 CPE[1]  80'h00_0078_00_0020_0C66_C5C0 modified with path inversions
66  // 32 x28y110 CPE[2]  80'h00_0078_00_0020_0C66_CAC0 from netlist
0C  // 33 x28y110 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x28y110 CPE[4]
00  // 35 x28y110 CPE[5]
00  // 36 x28y110 CPE[6]
78  // 37 x28y110 CPE[7]
0B // -- CRC low byte
FD // -- CRC high byte


// Config Latches on x29y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B799     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
37 // y_sel: 109
2A // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B7A1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
23  //  0 x29y109 CPE[0]  _a23  C_AND////    
33  //  1 x29y109 CPE[1]  80'h00_0018_00_0000_0888_3323 modified with path inversions
88  //  2 x29y109 CPE[2]  80'h00_0018_00_0000_0888_3313 from netlist
08  //  3 x29y109 CPE[3]      00_0000_00_0000_0000_0030 difference
00  //  4 x29y109 CPE[4]
00  //  5 x29y109 CPE[5]
00  //  6 x29y109 CPE[6]
18  //  7 x29y109 CPE[7]
00  //  8 x29y109 CPE[8]
00  //  9 x29y109 CPE[9]
A3  // 10 x29y110 CPE[0]  _a294  C_///AND/
FF  // 11 x29y110 CPE[1]  80'h00_0060_00_0000_0C08_FFA3 modified with path inversions
08  // 12 x29y110 CPE[2]  80'h00_0060_00_0000_0C08_FFA3 from netlist
0C  // 13 x29y110 CPE[3]
00  // 14 x29y110 CPE[4]
00  // 15 x29y110 CPE[5]
00  // 16 x29y110 CPE[6]
60  // 17 x29y110 CPE[7]
00  // 18 x29y110 CPE[8]
00  // 19 x29y110 CPE[9]
FF  // 20 x30y109 CPE[0]  _a295  C_AND////    
52  // 21 x30y109 CPE[1]  80'h00_0018_00_0000_0C88_52FF modified with path inversions
88  // 22 x30y109 CPE[2]  80'h00_0018_00_0000_0C88_A2FF from netlist
0C  // 23 x30y109 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x30y109 CPE[4]
00  // 25 x30y109 CPE[5]
00  // 26 x30y109 CPE[6]
18  // 27 x30y109 CPE[7]
00  // 28 x30y109 CPE[8]
00  // 29 x30y109 CPE[9]
5C  // 30 x30y110 CPE[0]  _a252  C_///AND/
FF  // 31 x30y110 CPE[1]  80'h00_0060_00_0000_0C08_FF5C modified with path inversions
08  // 32 x30y110 CPE[2]  80'h00_0060_00_0000_0C08_FFAC from netlist
0C  // 33 x30y110 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x30y110 CPE[4]
00  // 35 x30y110 CPE[5]
00  // 36 x30y110 CPE[6]
60  // 37 x30y110 CPE[7]
00  // 38 x30y110 CPE[8]
00  // 39 x30y110 CPE[9]
39  // 40 x29y109 INMUX plane 2,1
39  // 41 x29y109 INMUX plane 4,3
10  // 42 x29y109 INMUX plane 6,5
11  // 43 x29y109 INMUX plane 8,7
21  // 44 x29y109 INMUX plane 10,9
21  // 45 x29y109 INMUX plane 12,11
3C  // 46 x29y110 INMUX plane 2,1
07  // 47 x29y110 INMUX plane 4,3
10  // 48 x29y110 INMUX plane 6,5
04  // 49 x29y110 INMUX plane 8,7
24  // 50 x29y110 INMUX plane 10,9
25  // 51 x29y110 INMUX plane 12,11
13  // 52 x30y109 INMUX plane 2,1
01  // 53 x30y109 INMUX plane 4,3
27  // 54 x30y109 INMUX plane 6,5
42  // 55 x30y109 INMUX plane 8,7
82  // 56 x30y109 INMUX plane 10,9
64  // 57 x30y109 INMUX plane 12,11
30  // 58 x30y110 INMUX plane 2,1
07  // 59 x30y110 INMUX plane 4,3
28  // 60 x30y110 INMUX plane 6,5
48  // 61 x30y110 INMUX plane 8,7
00  // 62 x30y110 INMUX plane 10,9
4C  // 63 x30y110 INMUX plane 12,11
48  // 64 x29y109 SB_BIG plane 1
12  // 65 x29y109 SB_BIG plane 1
00  // 66 x29y109 SB_DRIVE plane 2,1
48  // 67 x29y109 SB_BIG plane 2
12  // 68 x29y109 SB_BIG plane 2
16  // 69 x29y109 SB_BIG plane 3
15  // 70 x29y109 SB_BIG plane 3
00  // 71 x29y109 SB_DRIVE plane 4,3
48  // 72 x29y109 SB_BIG plane 4
12  // 73 x29y109 SB_BIG plane 4
48  // 74 x29y109 SB_BIG plane 5
10  // 75 x29y109 SB_BIG plane 5
10  // 76 x29y109 SB_DRIVE plane 6,5
0C  // 77 x29y109 SB_BIG plane 6
20  // 78 x29y109 SB_BIG plane 6
48  // 79 x29y109 SB_BIG plane 7
10  // 80 x29y109 SB_BIG plane 7
00  // 81 x29y109 SB_DRIVE plane 8,7
0E  // 82 x29y109 SB_BIG plane 8
0B  // 83 x29y109 SB_BIG plane 8
48  // 84 x29y109 SB_BIG plane 9
12  // 85 x29y109 SB_BIG plane 9
00  // 86 x29y109 SB_DRIVE plane 10,9
48  // 87 x29y109 SB_BIG plane 10
12  // 88 x29y109 SB_BIG plane 10
1A  // 89 x29y109 SB_BIG plane 11
12  // 90 x29y109 SB_BIG plane 11
00  // 91 x29y109 SB_DRIVE plane 12,11
48  // 92 x29y109 SB_BIG plane 12
12  // 93 x29y109 SB_BIG plane 12
82  // 94 x30y110 SB_SML plane 1
80  // 95 x30y110 SB_SML plane 2,1
28  // 96 x30y110 SB_SML plane 2
88  // 97 x30y110 SB_SML plane 3
82  // 98 x30y110 SB_SML plane 4,3
2A  // 99 x30y110 SB_SML plane 4
A8  // 100 x30y110 SB_SML plane 5
32  // 101 x30y110 SB_SML plane 6,5
74  // 102 x30y110 SB_SML plane 6
A8  // 103 x30y110 SB_SML plane 7
82  // 104 x30y110 SB_SML plane 8,7
2A  // 105 x30y110 SB_SML plane 8
03  // 106 x30y110 SB_SML plane 9
85  // 107 x30y110 SB_SML plane 10,9
28  // 108 x30y110 SB_SML plane 10
A8  // 109 x30y110 SB_SML plane 11
82  // 110 x30y110 SB_SML plane 12,11
3A  // 111 x30y110 SB_SML plane 12
3F // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x31y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B817     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
37 // y_sel: 109
73 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B81F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F5  //  0 x31y109 CPE[0]  _a1375  C_MX2b////    _a1611  C_////Bridge
00  //  1 x31y109 CPE[1]  80'h00_00BD_00_0040_0AC0_00F5 modified with path inversions
C0  //  2 x31y109 CPE[2]  80'h00_00BD_00_0040_0AC8_00FA from netlist
0A  //  3 x31y109 CPE[3]      00_0000_00_0000_0008_000F difference
40  //  4 x31y109 CPE[4]
00  //  5 x31y109 CPE[5]
00  //  6 x31y109 CPE[6]
BD  //  7 x31y109 CPE[7]
00  //  8 x31y109 CPE[8]
00  //  9 x31y109 CPE[9]
CA  // 10 x31y110 CPE[0]  _a233  C_AND////    
24  // 11 x31y110 CPE[1]  80'h00_0018_00_0000_0888_24CA modified with path inversions
88  // 12 x31y110 CPE[2]  80'h00_0018_00_0000_0888_88CA from netlist
08  // 13 x31y110 CPE[3]      00_0000_00_0000_0000_AC00 difference
00  // 14 x31y110 CPE[4]
00  // 15 x31y110 CPE[5]
00  // 16 x31y110 CPE[6]
18  // 17 x31y110 CPE[7]
00  // 18 x31y110 CPE[8]
00  // 19 x31y110 CPE[9]
FF  // 20 x32y109 CPE[0]  _a1676  C_////Bridge
FF  // 21 x32y109 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x32y109 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x32y109 CPE[3]
00  // 24 x32y109 CPE[4]
00  // 25 x32y109 CPE[5]
00  // 26 x32y109 CPE[6]
A0  // 27 x32y109 CPE[7]
00  // 28 x32y109 CPE[8]
00  // 29 x32y109 CPE[9]
EB  // 30 x32y110 CPE[0]  _a242  C_///ORAND/
FF  // 31 x32y110 CPE[1]  80'h00_0060_00_0000_0C08_FFEB modified with path inversions
08  // 32 x32y110 CPE[2]  80'h00_0060_00_0000_0C08_FFBB from netlist
0C  // 33 x32y110 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 34 x32y110 CPE[4]
00  // 35 x32y110 CPE[5]
00  // 36 x32y110 CPE[6]
60  // 37 x32y110 CPE[7]
00  // 38 x32y110 CPE[8]
00  // 39 x32y110 CPE[9]
0F  // 40 x31y109 INMUX plane 2,1
04  // 41 x31y109 INMUX plane 4,3
33  // 42 x31y109 INMUX plane 6,5
3E  // 43 x31y109 INMUX plane 8,7
09  // 44 x31y109 INMUX plane 10,9
28  // 45 x31y109 INMUX plane 12,11
0B  // 46 x31y110 INMUX plane 2,1
38  // 47 x31y110 INMUX plane 4,3
37  // 48 x31y110 INMUX plane 6,5
27  // 49 x31y110 INMUX plane 8,7
13  // 50 x31y110 INMUX plane 10,9
24  // 51 x31y110 INMUX plane 12,11
06  // 52 x32y109 INMUX plane 2,1
00  // 53 x32y109 INMUX plane 4,3
04  // 54 x32y109 INMUX plane 6,5
A1  // 55 x32y109 INMUX plane 8,7
43  // 56 x32y109 INMUX plane 10,9
80  // 57 x32y109 INMUX plane 12,11
38  // 58 x32y110 INMUX plane 2,1
2E  // 59 x32y110 INMUX plane 4,3
48  // 60 x32y110 INMUX plane 6,5
81  // 61 x32y110 INMUX plane 8,7
A1  // 62 x32y110 INMUX plane 10,9
AC  // 63 x32y110 INMUX plane 12,11
92  // 64 x32y110 SB_BIG plane 1
08  // 65 x32y110 SB_BIG plane 1
01  // 66 x32y110 SB_DRIVE plane 2,1
48  // 67 x32y110 SB_BIG plane 2
12  // 68 x32y110 SB_BIG plane 2
48  // 69 x32y110 SB_BIG plane 3
12  // 70 x32y110 SB_BIG plane 3
80  // 71 x32y110 SB_DRIVE plane 4,3
22  // 72 x32y110 SB_BIG plane 4
13  // 73 x32y110 SB_BIG plane 4
8E  // 74 x32y110 SB_BIG plane 5
26  // 75 x32y110 SB_BIG plane 5
00  // 76 x32y110 SB_DRIVE plane 6,5
48  // 77 x32y110 SB_BIG plane 6
12  // 78 x32y110 SB_BIG plane 6
12  // 79 x32y110 SB_BIG plane 7
37  // 80 x32y110 SB_BIG plane 7
00  // 81 x32y110 SB_DRIVE plane 8,7
48  // 82 x32y110 SB_BIG plane 8
12  // 83 x32y110 SB_BIG plane 8
48  // 84 x32y110 SB_BIG plane 9
22  // 85 x32y110 SB_BIG plane 9
00  // 86 x32y110 SB_DRIVE plane 10,9
48  // 87 x32y110 SB_BIG plane 10
14  // 88 x32y110 SB_BIG plane 10
41  // 89 x32y110 SB_BIG plane 11
72  // 90 x32y110 SB_BIG plane 11
00  // 91 x32y110 SB_DRIVE plane 12,11
48  // 92 x32y110 SB_BIG plane 12
12  // 93 x32y110 SB_BIG plane 12
A8  // 94 x31y109 SB_SML plane 1
E2  // 95 x31y109 SB_SML plane 2,1
46  // 96 x31y109 SB_SML plane 2
A8  // 97 x31y109 SB_SML plane 3
82  // 98 x31y109 SB_SML plane 4,3
2A  // 99 x31y109 SB_SML plane 4
71  // 100 x31y109 SB_SML plane 5
87  // 101 x31y109 SB_SML plane 6,5
3A  // 102 x31y109 SB_SML plane 6
D1  // 103 x31y109 SB_SML plane 7
84  // 104 x31y109 SB_SML plane 8,7
1A  // 105 x31y109 SB_SML plane 8
28  // 106 x31y109 SB_SML plane 9
12  // 107 x31y109 SB_SML plane 10,9
1F  // 108 x31y109 SB_SML plane 10
A8  // 109 x31y109 SB_SML plane 11
82  // 110 x31y109 SB_SML plane 12,11
2A  // 111 x31y109 SB_SML plane 12
9A // -- CRC low byte
B2 // -- CRC high byte


// Config Latches on x33y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B895     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
37 // y_sel: 109
AB // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B89D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
0C  //  0 x33y109 CPE[0]  _a778  C_ADDF////    
00  //  1 x33y109 CPE[1]  80'h00_0018_00_0010_0666_000C modified with path inversions
66  //  2 x33y109 CPE[2]  80'h00_0018_00_0010_0666_000C from netlist
06  //  3 x33y109 CPE[3]
10  //  4 x33y109 CPE[4]
00  //  5 x33y109 CPE[5]
00  //  6 x33y109 CPE[6]
18  //  7 x33y109 CPE[7]
00  //  8 x33y109 CPE[8]
00  //  9 x33y109 CPE[9]
FA  // 10 x33y110 CPE[0]  _a1382  C_MX2b////    _a1654  C_////Bridge
00  // 11 x33y110 CPE[1]  80'h00_00BB_00_0040_0AC0_00FA modified with path inversions
C0  // 12 x33y110 CPE[2]  80'h00_00BB_00_0040_0AC8_00F5 from netlist
0A  // 13 x33y110 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 14 x33y110 CPE[4]
00  // 15 x33y110 CPE[5]
00  // 16 x33y110 CPE[6]
BB  // 17 x33y110 CPE[7]
00  // 18 x33y110 CPE[8]
00  // 19 x33y110 CPE[9]
FC  // 20 x34y109 CPE[0]  net1 = net2: _a831  C_ADDF2/D//ADDF2/
AF  // 21 x34y109 CPE[1]  80'h00_3960_00_0020_0C66_AFFC modified with path inversions
66  // 22 x34y109 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x34y109 CPE[3]      00_CF00_00_0000_0000_0000 difference
20  // 24 x34y109 CPE[4]
00  // 25 x34y109 CPE[5]
00  // 26 x34y109 CPE[6]
60  // 27 x34y109 CPE[7]
39  // 28 x34y109 CPE[8]
00  // 29 x34y109 CPE[9]
F3  // 30 x34y110 CPE[0]  net1 = net2: _a833  C_ADDF2/D//ADDF2/
CF  // 31 x34y110 CPE[1]  80'h00_3660_00_0020_0C66_CFF3 modified with path inversions
66  // 32 x34y110 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y110 CPE[3]      00_C000_00_0000_0000_000F difference
20  // 34 x34y110 CPE[4]
00  // 35 x34y110 CPE[5]
00  // 36 x34y110 CPE[6]
60  // 37 x34y110 CPE[7]
36  // 38 x34y110 CPE[8]
FE // -- CRC low byte
C2 // -- CRC high byte


// Config Latches on x35y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B8CA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
37 // y_sel: 109
C3 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B8D2
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x35y109 CPE[0]  _a900  C_AND/D///    _a1653  C_////Bridge
3F  //  1 x35y109 CPE[1]  80'h00_C6A2_00_0000_0C88_3FFF modified with path inversions
88  //  2 x35y109 CPE[2]  80'h00_F6A2_00_0000_0C88_CFFF from netlist
0C  //  3 x35y109 CPE[3]      00_3000_00_0000_0000_F000 difference
00  //  4 x35y109 CPE[4]
00  //  5 x35y109 CPE[5]
00  //  6 x35y109 CPE[6]
A2  //  7 x35y109 CPE[7]
C6  //  8 x35y109 CPE[8]
00  //  9 x35y109 CPE[9]
CA  // 10 x35y110 CPE[0]  _a1151  C_MX4b////    
00  // 11 x35y110 CPE[1]  80'h00_0018_00_0040_0A50_00CA modified with path inversions
50  // 12 x35y110 CPE[2]  80'h00_0018_00_0040_0A50_00C5 from netlist
0A  // 13 x35y110 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x35y110 CPE[4]
00  // 15 x35y110 CPE[5]
00  // 16 x35y110 CPE[6]
18  // 17 x35y110 CPE[7]
00  // 18 x35y110 CPE[8]
00  // 19 x35y110 CPE[9]
AA  // 20 x36y109 CPE[0]  _a498  C_///AND/D
FF  // 21 x36y109 CPE[1]  80'h00_CD00_80_0000_0C07_FFAA modified with path inversions
07  // 22 x36y109 CPE[2]  80'h00_FE00_80_0000_0C07_FF55 from netlist
0C  // 23 x36y109 CPE[3]      00_3300_00_0000_0000_00FF difference
00  // 24 x36y109 CPE[4]
00  // 25 x36y109 CPE[5]
80  // 26 x36y109 CPE[6]
00  // 27 x36y109 CPE[7]
CD  // 28 x36y109 CPE[8]
00  // 29 x36y109 CPE[9]
FA  // 30 x36y110 CPE[0]  _a1365  C_MX2b////    
00  // 31 x36y110 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 32 x36y110 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 33 x36y110 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 34 x36y110 CPE[4]
00  // 35 x36y110 CPE[5]
00  // 36 x36y110 CPE[6]
18  // 37 x36y110 CPE[7]
EA // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x37y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B8FE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
37 // y_sel: 109
1B // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B906
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AF  //  0 x37y109 CPE[0]  _a35  C_ORAND////    _a902  C_///AND/D
BB  //  1 x37y109 CPE[1]  80'h00_C918_80_0000_0C88_BBAF modified with path inversions
88  //  2 x37y109 CPE[2]  80'h00_F618_80_0000_0C88_7BAF from netlist
0C  //  3 x37y109 CPE[3]      00_3F00_00_0000_0000_C000 difference
00  //  4 x37y109 CPE[4]
00  //  5 x37y109 CPE[5]
80  //  6 x37y109 CPE[6]
18  //  7 x37y109 CPE[7]
C9  //  8 x37y109 CPE[8]
00  //  9 x37y109 CPE[9]
37  // 10 x37y110 CPE[0]  _a187  C_///ORAND/
FF  // 11 x37y110 CPE[1]  80'h00_0060_00_0000_0C08_FF37 modified with path inversions
08  // 12 x37y110 CPE[2]  80'h00_0060_00_0000_0C08_FF3B from netlist
0C  // 13 x37y110 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 14 x37y110 CPE[4]
00  // 15 x37y110 CPE[5]
00  // 16 x37y110 CPE[6]
60  // 17 x37y110 CPE[7]
00  // 18 x37y110 CPE[8]
00  // 19 x37y110 CPE[9]
FF  // 20 x38y109 CPE[0]  _a1681  C_////Bridge
FF  // 21 x38y109 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x38y109 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x38y109 CPE[3]
00  // 24 x38y109 CPE[4]
00  // 25 x38y109 CPE[5]
00  // 26 x38y109 CPE[6]
A0  // 27 x38y109 CPE[7]
00  // 28 x38y109 CPE[8]
00  // 29 x38y109 CPE[9]
84  // 30 x38y110 CPE[0]  net1 = net2: _a544  C_AND///AND/
81  // 31 x38y110 CPE[1]  80'h00_0078_00_0000_0C88_8184 modified with path inversions
88  // 32 x38y110 CPE[2]  80'h00_0078_00_0000_0C88_1111 from netlist
0C  // 33 x38y110 CPE[3]      00_0000_00_0000_0000_9095 difference
00  // 34 x38y110 CPE[4]
00  // 35 x38y110 CPE[5]
00  // 36 x38y110 CPE[6]
78  // 37 x38y110 CPE[7]
CE // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x39y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B932     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
37 // y_sel: 109
13 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B93A
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
3A  //  0 x39y109 CPE[0]  _a1150  C_MX4b/D///    
00  //  1 x39y109 CPE[1]  80'h00_FD00_00_0040_0AFD_003A modified with path inversions
FD  //  2 x39y109 CPE[2]  80'h00_FE00_00_0040_0AF0_00C5 from netlist
0A  //  3 x39y109 CPE[3]      00_0300_00_0000_000D_00FF difference
40  //  4 x39y109 CPE[4]
00  //  5 x39y109 CPE[5]
00  //  6 x39y109 CPE[6]
00  //  7 x39y109 CPE[7]
FD  //  8 x39y109 CPE[8]
00  //  9 x39y109 CPE[9]
FC  // 10 x39y110 CPE[0]  net1 = net2: _a912  C_AND/D//AND/D
CF  // 11 x39y110 CPE[1]  80'h00_C900_80_0000_0C88_CFFC modified with path inversions
88  // 12 x39y110 CPE[2]  80'h00_F600_80_0000_0C88_CFF3 from netlist
0C  // 13 x39y110 CPE[3]      00_3F00_00_0000_0000_000F difference
00  // 14 x39y110 CPE[4]
00  // 15 x39y110 CPE[5]
80  // 16 x39y110 CPE[6]
00  // 17 x39y110 CPE[7]
C9  // 18 x39y110 CPE[8]
00  // 19 x39y110 CPE[9]
FF  // 20 x40y109 CPE[0]  _a1679  C_////Bridge
FF  // 21 x40y109 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x40y109 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x40y109 CPE[3]
00  // 24 x40y109 CPE[4]
00  // 25 x40y109 CPE[5]
00  // 26 x40y109 CPE[6]
A1  // 27 x40y109 CPE[7]
00  // 28 x40y109 CPE[8]
00  // 29 x40y109 CPE[9]
57  // 30 x40y110 CPE[0]  _a214  C_///ORAND/
FF  // 31 x40y110 CPE[1]  80'h00_0060_00_0000_0C08_FF57 modified with path inversions
08  // 32 x40y110 CPE[2]  80'h00_0060_00_0000_0C08_FF5B from netlist
0C  // 33 x40y110 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 34 x40y110 CPE[4]
00  // 35 x40y110 CPE[5]
00  // 36 x40y110 CPE[6]
60  // 37 x40y110 CPE[7]
F9 // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x41y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B966     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
37 // y_sel: 109
CB // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B96E
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
5F  //  0 x41y109 CPE[0]  net1 = net2: _a994  C_AND/D//AND/D
3F  //  1 x41y109 CPE[1]  80'h00_F600_80_0000_0C88_3F5F modified with path inversions
88  //  2 x41y109 CPE[2]  80'h00_FA00_80_0000_0C88_CFAF from netlist
0C  //  3 x41y109 CPE[3]      00_0C00_00_0000_0000_F0F0 difference
00  //  4 x41y109 CPE[4]
00  //  5 x41y109 CPE[5]
80  //  6 x41y109 CPE[6]
00  //  7 x41y109 CPE[7]
F6  //  8 x41y109 CPE[8]
00  //  9 x41y109 CPE[9]
00  // 10 x41y110 CPE[0]
00  // 11 x41y110 CPE[1]
00  // 12 x41y110 CPE[2]
00  // 13 x41y110 CPE[3]
00  // 14 x41y110 CPE[4]
00  // 15 x41y110 CPE[5]
00  // 16 x41y110 CPE[6]
00  // 17 x41y110 CPE[7]
00  // 18 x41y110 CPE[8]
00  // 19 x41y110 CPE[9]
FF  // 20 x42y109 CPE[0]  _a1656  C_////Bridge
FF  // 21 x42y109 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x42y109 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x42y109 CPE[3]
00  // 24 x42y109 CPE[4]
00  // 25 x42y109 CPE[5]
00  // 26 x42y109 CPE[6]
A5  // 27 x42y109 CPE[7]
00  // 28 x42y109 CPE[8]
00  // 29 x42y109 CPE[9]
FF  // 30 x42y110 CPE[0]  _a993  C_AND/D///    
F3  // 31 x42y110 CPE[1]  80'h00_F900_00_0000_0C88_F3FF modified with path inversions
88  // 32 x42y110 CPE[2]  80'h00_FA00_00_0000_0C88_FCFF from netlist
0C  // 33 x42y110 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 34 x42y110 CPE[4]
00  // 35 x42y110 CPE[5]
00  // 36 x42y110 CPE[6]
00  // 37 x42y110 CPE[7]
F9  // 38 x42y110 CPE[8]
00  // 39 x42y110 CPE[9]
08  // 40 x41y109 INMUX plane 2,1
05  // 41 x41y109 INMUX plane 4,3
0B  // 42 x41y109 INMUX plane 6,5
39  // 43 x41y109 INMUX plane 8,7
2B  // 44 x41y109 INMUX plane 10,9
28  // 45 x41y109 INMUX plane 12,11
01  // 46 x41y110 INMUX plane 2,1
00  // 47 x41y110 INMUX plane 4,3
00  // 48 x41y110 INMUX plane 6,5
00  // 49 x41y110 INMUX plane 8,7
08  // 50 x41y110 INMUX plane 10,9
00  // 51 x41y110 INMUX plane 12,11
02  // 52 x42y109 INMUX plane 2,1
00  // 53 x42y109 INMUX plane 4,3
08  // 54 x42y109 INMUX plane 6,5
40  // 55 x42y109 INMUX plane 8,7
42  // 56 x42y109 INMUX plane 10,9
50  // 57 x42y109 INMUX plane 12,11
04  // 58 x42y110 INMUX plane 2,1
02  // 59 x42y110 INMUX plane 4,3
58  // 60 x42y110 INMUX plane 6,5
40  // 61 x42y110 INMUX plane 8,7
83  // 62 x42y110 INMUX plane 10,9
D0  // 63 x42y110 INMUX plane 12,11
94  // 64 x41y109 SB_BIG plane 1
23  // 65 x41y109 SB_BIG plane 1
18  // 66 x41y109 SB_DRIVE plane 2,1
00  // 67 x41y109 SB_BIG plane 2
00  // 68 x41y109 SB_BIG plane 2
48  // 69 x41y109 SB_BIG plane 3
12  // 70 x41y109 SB_BIG plane 3
00  // 71 x41y109 SB_DRIVE plane 4,3
93  // 72 x41y109 SB_BIG plane 4
22  // 73 x41y109 SB_BIG plane 4
48  // 74 x41y109 SB_BIG plane 5
12  // 75 x41y109 SB_BIG plane 5
08  // 76 x41y109 SB_DRIVE plane 6,5
00  // 77 x41y109 SB_BIG plane 6
00  // 78 x41y109 SB_BIG plane 6
48  // 79 x41y109 SB_BIG plane 7
12  // 80 x41y109 SB_BIG plane 7
00  // 81 x41y109 SB_DRIVE plane 8,7
48  // 82 x41y109 SB_BIG plane 8
12  // 83 x41y109 SB_BIG plane 8
0B  // 84 x41y109 SB_BIG plane 9
70  // 85 x41y109 SB_BIG plane 9
00  // 86 x41y109 SB_DRIVE plane 10,9
C0  // 87 x41y109 SB_BIG plane 10
00  // 88 x41y109 SB_BIG plane 10
02  // 89 x41y109 SB_BIG plane 11
14  // 90 x41y109 SB_BIG plane 11
00  // 91 x41y109 SB_DRIVE plane 12,11
50  // 92 x41y109 SB_BIG plane 12
00  // 93 x41y109 SB_BIG plane 12
03  // 94 x42y110 SB_SML plane 1
06  // 95 x42y110 SB_SML plane 2,1
00  // 96 x42y110 SB_SML plane 2
A8  // 97 x42y110 SB_SML plane 3
82  // 98 x42y110 SB_SML plane 4,3
2A  // 99 x42y110 SB_SML plane 4
28  // 100 x42y110 SB_SML plane 5
04  // 101 x42y110 SB_SML plane 6,5
00  // 102 x42y110 SB_SML plane 6
A8  // 103 x42y110 SB_SML plane 7
82  // 104 x42y110 SB_SML plane 8,7
2A  // 105 x42y110 SB_SML plane 8
26  // 106 x42y110 SB_SML plane 9
57 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x43y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 B9DF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
37 // y_sel: 109
A3 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 B9E7
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AC  //  0 x43y109 CPE[0]  _a265  C_ORAND/D///    
FE  //  1 x43y109 CPE[1]  80'h00_CE00_00_0000_0888_FEAC modified with path inversions
88  //  2 x43y109 CPE[2]  80'h00_FE00_00_0000_0888_FE5C from netlist
08  //  3 x43y109 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  //  4 x43y109 CPE[4]
00  //  5 x43y109 CPE[5]
00  //  6 x43y109 CPE[6]
00  //  7 x43y109 CPE[7]
CE  //  8 x43y109 CPE[8]
00  //  9 x43y109 CPE[9]
F2  // 10 x43y110 CPE[0]  _a453  C_///AND/D
FF  // 11 x43y110 CPE[1]  80'h00_CD00_80_0000_0C08_FFF2 modified with path inversions
08  // 12 x43y110 CPE[2]  80'h00_FE00_80_0000_0C08_FFF8 from netlist
0C  // 13 x43y110 CPE[3]      00_3300_00_0000_0000_000A difference
00  // 14 x43y110 CPE[4]
00  // 15 x43y110 CPE[5]
80  // 16 x43y110 CPE[6]
00  // 17 x43y110 CPE[7]
CD  // 18 x43y110 CPE[8]
00  // 19 x43y110 CPE[9]
5E  // 20 x44y109 CPE[0]  _a212  C_ORAND////    
EC  // 21 x44y109 CPE[1]  80'h00_0018_00_0000_0888_EC5E modified with path inversions
88  // 22 x44y109 CPE[2]  80'h00_0018_00_0000_0888_7CAB from netlist
08  // 23 x44y109 CPE[3]      00_0000_00_0000_0000_90F5 difference
00  // 24 x44y109 CPE[4]
00  // 25 x44y109 CPE[5]
00  // 26 x44y109 CPE[6]
18  // 27 x44y109 CPE[7]
00  // 28 x44y109 CPE[8]
00  // 29 x44y109 CPE[9]
0C  // 30 x44y110 CPE[0]  _a1497  C_MX2b////    
00  // 31 x44y110 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 32 x44y110 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x44y110 CPE[3]      00_0000_00_0000_0001_000F difference
40  // 34 x44y110 CPE[4]
00  // 35 x44y110 CPE[5]
00  // 36 x44y110 CPE[6]
18  // 37 x44y110 CPE[7]
1F // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x45y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BA13     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
37 // y_sel: 109
7B // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BA1B
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FA  //  0 x45y109 CPE[0]  _a580  C_MX2b////    
00  //  1 x45y109 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  //  2 x45y109 CPE[2]  80'h00_0018_00_0040_0AC0_00F5 from netlist
0A  //  3 x45y109 CPE[3]      00_0000_00_0000_0008_000F difference
40  //  4 x45y109 CPE[4]
00  //  5 x45y109 CPE[5]
00  //  6 x45y109 CPE[6]
18  //  7 x45y109 CPE[7]
00  //  8 x45y109 CPE[8]
00  //  9 x45y109 CPE[9]
FF  // 10 x45y110 CPE[0]  _a1671  C_////Bridge
FF  // 11 x45y110 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x45y110 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x45y110 CPE[3]
00  // 14 x45y110 CPE[4]
00  // 15 x45y110 CPE[5]
00  // 16 x45y110 CPE[6]
A7  // 17 x45y110 CPE[7]
00  // 18 x45y110 CPE[8]
00  // 19 x45y110 CPE[9]
55  // 20 x46y109 CPE[0]  _a1537  C_AND////    _a1478  C_///AND/
F1  // 21 x46y109 CPE[1]  80'h00_0078_00_0000_0C88_F155 modified with path inversions
88  // 22 x46y109 CPE[2]  80'h00_0078_00_0000_0C88_F2AA from netlist
0C  // 23 x46y109 CPE[3]      00_0000_00_0000_0000_03FF difference
00  // 24 x46y109 CPE[4]
00  // 25 x46y109 CPE[5]
00  // 26 x46y109 CPE[6]
78  // 27 x46y109 CPE[7]
00  // 28 x46y109 CPE[8]
00  // 29 x46y109 CPE[9]
F4  // 30 x46y110 CPE[0]  net1 = net2: _a421  C_AND/D//AND/D
5C  // 31 x46y110 CPE[1]  80'h00_CD00_80_0000_0C88_5CF4 modified with path inversions
88  // 32 x46y110 CPE[2]  80'h00_FE00_80_0000_0C88_ACF8 from netlist
0C  // 33 x46y110 CPE[3]      00_3300_00_0000_0000_F00C difference
00  // 34 x46y110 CPE[4]
00  // 35 x46y110 CPE[5]
80  // 36 x46y110 CPE[6]
00  // 37 x46y110 CPE[7]
CD  // 38 x46y110 CPE[8]
FA // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x47y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BA48     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
37 // y_sel: 109
B3 // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BA50
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x47y109 CPE[0]  _a437  C_MX2b////    
00  //  1 x47y109 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  //  2 x47y109 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  //  3 x47y109 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x47y109 CPE[4]
00  //  5 x47y109 CPE[5]
00  //  6 x47y109 CPE[6]
18  //  7 x47y109 CPE[7]
00  //  8 x47y109 CPE[8]
00  //  9 x47y109 CPE[9]
F3  // 10 x47y110 CPE[0]  _a1479  C_MX2b////    
00  // 11 x47y110 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 12 x47y110 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 13 x47y110 CPE[3]
40  // 14 x47y110 CPE[4]
00  // 15 x47y110 CPE[5]
00  // 16 x47y110 CPE[6]
18  // 17 x47y110 CPE[7]
00  // 18 x47y110 CPE[8]
00  // 19 x47y110 CPE[9]
AF  // 20 x48y109 CPE[0]  net1 = net2: _a722  C_ADDF2///ADDF2/
AF  // 21 x48y109 CPE[1]  80'h00_0078_00_0020_0C66_AFAF modified with path inversions
66  // 22 x48y109 CPE[2]  80'h00_0078_00_0020_0C66_AFAF from netlist
0C  // 23 x48y109 CPE[3]
20  // 24 x48y109 CPE[4]
00  // 25 x48y109 CPE[5]
00  // 26 x48y109 CPE[6]
78  // 27 x48y109 CPE[7]
00  // 28 x48y109 CPE[8]
00  // 29 x48y109 CPE[9]
3F  // 30 x48y110 CPE[0]  net1 = net2: _a724  C_ADDF2///ADDF2/
3F  // 31 x48y110 CPE[1]  80'h00_0078_00_0020_0C66_3F3F modified with path inversions
66  // 32 x48y110 CPE[2]  80'h00_0078_00_0020_0C66_CFCF from netlist
0C  // 33 x48y110 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 34 x48y110 CPE[4]
00  // 35 x48y110 CPE[5]
00  // 36 x48y110 CPE[6]
78  // 37 x48y110 CPE[7]
00  // 38 x48y110 CPE[8]
00  // 39 x48y110 CPE[9]
05  // 40 x47y109 INMUX plane 2,1
20  // 41 x47y109 INMUX plane 4,3
00  // 42 x47y109 INMUX plane 6,5
33  // 43 x47y109 INMUX plane 8,7
00  // 44 x47y109 INMUX plane 10,9
20  // 45 x47y109 INMUX plane 12,11
2D  // 46 x47y110 INMUX plane 2,1
25  // 47 x47y110 INMUX plane 4,3
03  // 48 x47y110 INMUX plane 6,5
36  // 49 x47y110 INMUX plane 8,7
00  // 50 x47y110 INMUX plane 10,9
20  // 51 x47y110 INMUX plane 12,11
00  // 52 x48y109 INMUX plane 2,1
04  // 53 x48y109 INMUX plane 4,3
08  // 54 x48y109 INMUX plane 6,5
0F  // 55 x48y109 INMUX plane 8,7
08  // 56 x48y109 INMUX plane 10,9
04  // 57 x48y109 INMUX plane 12,11
05  // 58 x48y110 INMUX plane 2,1
39  // 59 x48y110 INMUX plane 4,3
00  // 60 x48y110 INMUX plane 6,5
10  // 61 x48y110 INMUX plane 8,7
00  // 62 x48y110 INMUX plane 10,9
E0  // 63 x48y110 INMUX plane 12,11
F9  // 64 x48y110 SB_BIG plane 1
24  // 65 x48y110 SB_BIG plane 1
04  // 66 x48y110 SB_DRIVE plane 2,1
48  // 67 x48y110 SB_BIG plane 2
12  // 68 x48y110 SB_BIG plane 2
48  // 69 x48y110 SB_BIG plane 3
12  // 70 x48y110 SB_BIG plane 3
00  // 71 x48y110 SB_DRIVE plane 4,3
50  // 72 x48y110 SB_BIG plane 4
24  // 73 x48y110 SB_BIG plane 4
48  // 74 x48y110 SB_BIG plane 5
12  // 75 x48y110 SB_BIG plane 5
08  // 76 x48y110 SB_DRIVE plane 6,5
48  // 77 x48y110 SB_BIG plane 6
10  // 78 x48y110 SB_BIG plane 6
48  // 79 x48y110 SB_BIG plane 7
10  // 80 x48y110 SB_BIG plane 7
00  // 81 x48y110 SB_DRIVE plane 8,7
48  // 82 x48y110 SB_BIG plane 8
12  // 83 x48y110 SB_BIG plane 8
48  // 84 x48y110 SB_BIG plane 9
12  // 85 x48y110 SB_BIG plane 9
00  // 86 x48y110 SB_DRIVE plane 10,9
48  // 87 x48y110 SB_BIG plane 10
12  // 88 x48y110 SB_BIG plane 10
48  // 89 x48y110 SB_BIG plane 11
12  // 90 x48y110 SB_BIG plane 11
00  // 91 x48y110 SB_DRIVE plane 12,11
12  // 92 x48y110 SB_BIG plane 12
12  // 93 x48y110 SB_BIG plane 12
D4  // 94 x47y109 SB_SML plane 1
86  // 95 x47y109 SB_SML plane 2,1
2A  // 96 x47y109 SB_SML plane 2
A8  // 97 x47y109 SB_SML plane 3
82  // 98 x47y109 SB_SML plane 4,3
2E  // 99 x47y109 SB_SML plane 4
A8  // 100 x47y109 SB_SML plane 5
80  // 101 x47y109 SB_SML plane 6,5
35  // 102 x47y109 SB_SML plane 6
88  // 103 x47y109 SB_SML plane 7
12  // 104 x47y109 SB_SML plane 8,7
6A  // 105 x47y109 SB_SML plane 8
A8  // 106 x47y109 SB_SML plane 9
82  // 107 x47y109 SB_SML plane 10,9
2A  // 108 x47y109 SB_SML plane 10
A8  // 109 x47y109 SB_SML plane 11
92  // 110 x47y109 SB_SML plane 12,11
4F  // 111 x47y109 SB_SML plane 12
6C // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x49y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BAC6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
37 // y_sel: 109
6B // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BACE
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
F3  //  0 x49y109 CPE[0]  _a1489  C_MX2b////    
00  //  1 x49y109 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  //  2 x49y109 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  //  3 x49y109 CPE[3]      00_0000_00_0000_000C_0000 difference
40  //  4 x49y109 CPE[4]
00  //  5 x49y109 CPE[5]
00  //  6 x49y109 CPE[6]
18  //  7 x49y109 CPE[7]
00  //  8 x49y109 CPE[8]
00  //  9 x49y109 CPE[9]
FC  // 10 x49y110 CPE[0]  _a1493  C_MX2b////    
00  // 11 x49y110 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 12 x49y110 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 13 x49y110 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x49y110 CPE[4]
00  // 15 x49y110 CPE[5]
00  // 16 x49y110 CPE[6]
18  // 17 x49y110 CPE[7]
00  // 18 x49y110 CPE[8]
00  // 19 x49y110 CPE[9]
FC  // 20 x50y109 CPE[0]  _a1486  C_MX2b////    
00  // 21 x50y109 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 22 x50y109 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 23 x50y109 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x50y109 CPE[4]
00  // 25 x50y109 CPE[5]
00  // 26 x50y109 CPE[6]
18  // 27 x50y109 CPE[7]
00  // 28 x50y109 CPE[8]
00  // 29 x50y109 CPE[9]
00  // 30 x50y110 CPE[0]
00  // 31 x50y110 CPE[1]
00  // 32 x50y110 CPE[2]
00  // 33 x50y110 CPE[3]
00  // 34 x50y110 CPE[4]
00  // 35 x50y110 CPE[5]
00  // 36 x50y110 CPE[6]
00  // 37 x50y110 CPE[7]
00  // 38 x50y110 CPE[8]
00  // 39 x50y110 CPE[9]
28  // 40 x49y109 INMUX plane 2,1
00  // 41 x49y109 INMUX plane 4,3
08  // 42 x49y109 INMUX plane 6,5
3B  // 43 x49y109 INMUX plane 8,7
00  // 44 x49y109 INMUX plane 10,9
28  // 45 x49y109 INMUX plane 12,11
18  // 46 x49y110 INMUX plane 2,1
08  // 47 x49y110 INMUX plane 4,3
00  // 48 x49y110 INMUX plane 6,5
3F  // 49 x49y110 INMUX plane 8,7
00  // 50 x49y110 INMUX plane 10,9
04  // 51 x49y110 INMUX plane 12,11
08  // 52 x50y109 INMUX plane 2,1
00  // 53 x50y109 INMUX plane 4,3
11  // 54 x50y109 INMUX plane 6,5
CD  // 55 x50y109 INMUX plane 8,7
00  // 56 x50y109 INMUX plane 10,9
CD  // 57 x50y109 INMUX plane 12,11
08  // 58 x50y110 INMUX plane 2,1
08  // 59 x50y110 INMUX plane 4,3
00  // 60 x50y110 INMUX plane 6,5
C0  // 61 x50y110 INMUX plane 8,7
00  // 62 x50y110 INMUX plane 10,9
E8  // 63 x50y110 INMUX plane 12,11
48  // 64 x49y109 SB_BIG plane 1
12  // 65 x49y109 SB_BIG plane 1
00  // 66 x49y109 SB_DRIVE plane 2,1
92  // 67 x49y109 SB_BIG plane 2
30  // 68 x49y109 SB_BIG plane 2
48  // 69 x49y109 SB_BIG plane 3
12  // 70 x49y109 SB_BIG plane 3
00  // 71 x49y109 SB_DRIVE plane 4,3
00  // 72 x49y109 SB_BIG plane 4
00  // 73 x49y109 SB_BIG plane 4
41  // 74 x49y109 SB_BIG plane 5
12  // 75 x49y109 SB_BIG plane 5
00  // 76 x49y109 SB_DRIVE plane 6,5
48  // 77 x49y109 SB_BIG plane 6
12  // 78 x49y109 SB_BIG plane 6
48  // 79 x49y109 SB_BIG plane 7
12  // 80 x49y109 SB_BIG plane 7
00  // 81 x49y109 SB_DRIVE plane 8,7
00  // 82 x49y109 SB_BIG plane 8
00  // 83 x49y109 SB_BIG plane 8
00  // 84 x49y109 SB_BIG plane 9
00  // 85 x49y109 SB_BIG plane 9
00  // 86 x49y109 SB_DRIVE plane 10,9
00  // 87 x49y109 SB_BIG plane 10
00  // 88 x49y109 SB_BIG plane 10
00  // 89 x49y109 SB_BIG plane 11
00  // 90 x49y109 SB_BIG plane 11
00  // 91 x49y109 SB_DRIVE plane 12,11
00  // 92 x49y109 SB_BIG plane 12
00  // 93 x49y109 SB_BIG plane 12
B9  // 94 x50y110 SB_SML plane 1
82  // 95 x50y110 SB_SML plane 2,1
2A  // 96 x50y110 SB_SML plane 2
A1  // 97 x50y110 SB_SML plane 3
02  // 98 x50y110 SB_SML plane 4,3
00  // 99 x50y110 SB_SML plane 4
A8  // 100 x50y110 SB_SML plane 5
82  // 101 x50y110 SB_SML plane 6,5
2A  // 102 x50y110 SB_SML plane 6
A8  // 103 x50y110 SB_SML plane 7
42  // 104 x50y110 SB_SML plane 8,7
08  // 105 x50y110 SB_SML plane 8
EB // -- CRC low byte
D0 // -- CRC high byte


// Config Latches on x51y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BB3E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
37 // y_sel: 109
03 // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BB46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x51y109 CPE[0]
00  //  1 x51y109 CPE[1]
00  //  2 x51y109 CPE[2]
00  //  3 x51y109 CPE[3]
00  //  4 x51y109 CPE[4]
00  //  5 x51y109 CPE[5]
00  //  6 x51y109 CPE[6]
00  //  7 x51y109 CPE[7]
00  //  8 x51y109 CPE[8]
00  //  9 x51y109 CPE[9]
00  // 10 x51y110 CPE[0]
00  // 11 x51y110 CPE[1]
00  // 12 x51y110 CPE[2]
00  // 13 x51y110 CPE[3]
00  // 14 x51y110 CPE[4]
00  // 15 x51y110 CPE[5]
00  // 16 x51y110 CPE[6]
00  // 17 x51y110 CPE[7]
00  // 18 x51y110 CPE[8]
00  // 19 x51y110 CPE[9]
03  // 20 x52y109 CPE[0]  _a1447  C_MX2b////    
00  // 21 x52y109 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 22 x52y109 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 23 x52y109 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 24 x52y109 CPE[4]
00  // 25 x52y109 CPE[5]
00  // 26 x52y109 CPE[6]
18  // 27 x52y109 CPE[7]
00  // 28 x52y109 CPE[8]
00  // 29 x52y109 CPE[9]
00  // 30 x52y110 CPE[0]
00  // 31 x52y110 CPE[1]
00  // 32 x52y110 CPE[2]
00  // 33 x52y110 CPE[3]
00  // 34 x52y110 CPE[4]
00  // 35 x52y110 CPE[5]
00  // 36 x52y110 CPE[6]
00  // 37 x52y110 CPE[7]
00  // 38 x52y110 CPE[8]
00  // 39 x52y110 CPE[9]
05  // 40 x51y109 INMUX plane 2,1
00  // 41 x51y109 INMUX plane 4,3
01  // 42 x51y109 INMUX plane 6,5
00  // 43 x51y109 INMUX plane 8,7
00  // 44 x51y109 INMUX plane 10,9
00  // 45 x51y109 INMUX plane 12,11
01  // 46 x51y110 INMUX plane 2,1
01  // 47 x51y110 INMUX plane 4,3
00  // 48 x51y110 INMUX plane 6,5
0B  // 49 x51y110 INMUX plane 8,7
00  // 50 x51y110 INMUX plane 10,9
02  // 51 x51y110 INMUX plane 12,11
20  // 52 x52y109 INMUX plane 2,1
00  // 53 x52y109 INMUX plane 4,3
25  // 54 x52y109 INMUX plane 6,5
08  // 55 x52y109 INMUX plane 8,7
00  // 56 x52y109 INMUX plane 10,9
00  // 57 x52y109 INMUX plane 12,11
00  // 58 x52y110 INMUX plane 2,1
01  // 59 x52y110 INMUX plane 4,3
00  // 60 x52y110 INMUX plane 6,5
19  // 61 x52y110 INMUX plane 8,7
00  // 62 x52y110 INMUX plane 10,9
00  // 63 x52y110 INMUX plane 12,11
20  // 64 x52y110 SB_BIG plane 1
00  // 65 x52y110 SB_BIG plane 1
00  // 66 x52y110 SB_DRIVE plane 2,1
40  // 67 x52y110 SB_BIG plane 2
01  // 68 x52y110 SB_BIG plane 2
12  // 69 x52y110 SB_BIG plane 3
12  // 70 x52y110 SB_BIG plane 3
02  // 71 x52y110 SB_DRIVE plane 4,3
00  // 72 x52y110 SB_BIG plane 4
00  // 73 x52y110 SB_BIG plane 4
00  // 74 x52y110 SB_BIG plane 5
00  // 75 x52y110 SB_BIG plane 5
00  // 76 x52y110 SB_DRIVE plane 6,5
00  // 77 x52y110 SB_BIG plane 6
00  // 78 x52y110 SB_BIG plane 6
48  // 79 x52y110 SB_BIG plane 7
12  // 80 x52y110 SB_BIG plane 7
00  // 81 x52y110 SB_DRIVE plane 8,7
00  // 82 x52y110 SB_BIG plane 8
01  // 83 x52y110 SB_BIG plane 8
00  // 84 x52y110 SB_BIG plane 9
00  // 85 x52y110 SB_BIG plane 9
00  // 86 x52y110 SB_DRIVE plane 10,9
00  // 87 x52y110 SB_BIG plane 10
20  // 88 x52y110 SB_BIG plane 10
04  // 89 x52y110 SB_BIG plane 11
02  // 90 x52y110 SB_BIG plane 11
00  // 91 x52y110 SB_DRIVE plane 12,11
00  // 92 x52y110 SB_BIG plane 12
00  // 93 x52y110 SB_BIG plane 12
04  // 94 x51y109 SB_SML plane 1
02  // 95 x51y109 SB_SML plane 2,1
00  // 96 x51y109 SB_SML plane 2
A8  // 97 x51y109 SB_SML plane 3
02  // 98 x51y109 SB_SML plane 4,3
00  // 99 x51y109 SB_SML plane 4
11  // 100 x51y109 SB_SML plane 5
10  // 101 x51y109 SB_SML plane 6,5
6E  // 102 x51y109 SB_SML plane 6
A8  // 103 x51y109 SB_SML plane 7
86  // 104 x51y109 SB_SML plane 8,7
03  // 105 x51y109 SB_SML plane 8
00  // 106 x51y109 SB_SML plane 9
00  // 107 x51y109 SB_SML plane 10,9
00  // 108 x51y109 SB_SML plane 10
00  // 109 x51y109 SB_SML plane 11
00  // 110 x51y109 SB_SML plane 12,11
04  // 111 x51y109 SB_SML plane 12
6E // -- CRC low byte
B4 // -- CRC high byte


// Config Latches on x21y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BBBC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
38 // y_sel: 111
BD // -- CRC low byte
A5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BBC4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
30  //  0 x21y111 CPE[0]  net1 = net2: _a656  C_ADDF2///ADDF2/
30  //  1 x21y111 CPE[1]  80'h00_0078_00_0020_0C66_3030 modified with path inversions
66  //  2 x21y111 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x21y111 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  //  4 x21y111 CPE[4]
00  //  5 x21y111 CPE[5]
00  //  6 x21y111 CPE[6]
78  //  7 x21y111 CPE[7]
00  //  8 x21y111 CPE[8]
00  //  9 x21y111 CPE[9]
30  // 10 x21y112 CPE[0]  net1 = net2: _a659  C_ADDF2///ADDF2/
30  // 11 x21y112 CPE[1]  80'h00_0078_00_0020_0C66_3030 modified with path inversions
66  // 12 x21y112 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x21y112 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x21y112 CPE[4]
00  // 15 x21y112 CPE[5]
00  // 16 x21y112 CPE[6]
78  // 17 x21y112 CPE[7]
00  // 18 x21y112 CPE[8]
00  // 19 x21y112 CPE[9]
50  // 20 x22y111 CPE[0]  net1 = net2: _a788  C_ADDF2///ADDF2/
0C  // 21 x22y111 CPE[1]  80'h00_0078_00_0020_0C66_0C50 modified with path inversions
66  // 22 x22y111 CPE[2]  80'h00_0078_00_0020_0C66_0CA0 from netlist
0C  // 23 x22y111 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x22y111 CPE[4]
00  // 25 x22y111 CPE[5]
00  // 26 x22y111 CPE[6]
78  // 27 x22y111 CPE[7]
00  // 28 x22y111 CPE[8]
00  // 29 x22y111 CPE[9]
30  // 30 x22y112 CPE[0]  net1 = net2: _a790  C_ADDF2///ADDF2/
03  // 31 x22y112 CPE[1]  80'h00_0078_00_0020_0C66_0330 modified with path inversions
66  // 32 x22y112 CPE[2]  80'h00_0078_00_0020_0C66_0CC0 from netlist
0C  // 33 x22y112 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  // 34 x22y112 CPE[4]
00  // 35 x22y112 CPE[5]
00  // 36 x22y112 CPE[6]
78  // 37 x22y112 CPE[7]
00  // 38 x22y112 CPE[8]
00  // 39 x22y112 CPE[9]
10  // 40 x21y111 INMUX plane 2,1
12  // 41 x21y111 INMUX plane 4,3
00  // 42 x21y111 INMUX plane 6,5
28  // 43 x21y111 INMUX plane 8,7
00  // 44 x21y111 INMUX plane 10,9
00  // 45 x21y111 INMUX plane 12,11
08  // 46 x21y112 INMUX plane 2,1
18  // 47 x21y112 INMUX plane 4,3
08  // 48 x21y112 INMUX plane 6,5
18  // 49 x21y112 INMUX plane 8,7
00  // 50 x21y112 INMUX plane 10,9
00  // 51 x21y112 INMUX plane 12,11
28  // 52 x22y111 INMUX plane 2,1
1E  // 53 x22y111 INMUX plane 4,3
12  // 54 x22y111 INMUX plane 6,5
44  // 55 x22y111 INMUX plane 8,7
19  // 56 x22y111 INMUX plane 10,9
00  // 57 x22y111 INMUX plane 12,11
18  // 58 x22y112 INMUX plane 2,1
0C  // 59 x22y112 INMUX plane 4,3
28  // 60 x22y112 INMUX plane 6,5
18  // 61 x22y112 INMUX plane 8,7
00  // 62 x22y112 INMUX plane 10,9
00  // 63 x22y112 INMUX plane 12,11
08  // 64 x22y112 SB_BIG plane 1
12  // 65 x22y112 SB_BIG plane 1
00  // 66 x22y112 SB_DRIVE plane 2,1
48  // 67 x22y112 SB_BIG plane 2
12  // 68 x22y112 SB_BIG plane 2
48  // 69 x22y112 SB_BIG plane 3
02  // 70 x22y112 SB_BIG plane 3
00  // 71 x22y112 SB_DRIVE plane 4,3
48  // 72 x22y112 SB_BIG plane 4
12  // 73 x22y112 SB_BIG plane 4
12  // 74 x22y112 SB_BIG plane 5
34  // 75 x22y112 SB_BIG plane 5
00  // 76 x22y112 SB_DRIVE plane 6,5
56  // 77 x22y112 SB_BIG plane 6
34  // 78 x22y112 SB_BIG plane 6
8C  // 79 x22y112 SB_BIG plane 7
24  // 80 x22y112 SB_BIG plane 7
00  // 81 x22y112 SB_DRIVE plane 8,7
48  // 82 x22y112 SB_BIG plane 8
12  // 83 x22y112 SB_BIG plane 8
93  // 84 x22y112 SB_BIG plane 9
6A  // 85 x22y112 SB_BIG plane 9
00  // 86 x22y112 SB_DRIVE plane 10,9
92  // 87 x22y112 SB_BIG plane 10
28  // 88 x22y112 SB_BIG plane 10
48  // 89 x22y112 SB_BIG plane 11
12  // 90 x22y112 SB_BIG plane 11
00  // 91 x22y112 SB_DRIVE plane 12,11
48  // 92 x22y112 SB_BIG plane 12
12  // 93 x22y112 SB_BIG plane 12
A8  // 94 x21y111 SB_SML plane 1
22  // 95 x21y111 SB_SML plane 2,1
2D  // 96 x21y111 SB_SML plane 2
88  // 97 x21y111 SB_SML plane 3
12  // 98 x21y111 SB_SML plane 4,3
2A  // 99 x21y111 SB_SML plane 4
D4  // 100 x21y111 SB_SML plane 5
03  // 101 x21y111 SB_SML plane 6,5
5C  // 102 x21y111 SB_SML plane 6
A8  // 103 x21y111 SB_SML plane 7
82  // 104 x21y111 SB_SML plane 8,7
0A  // 105 x21y111 SB_SML plane 8
4C  // 106 x21y111 SB_SML plane 9
85  // 107 x21y111 SB_SML plane 10,9
28  // 108 x21y111 SB_SML plane 10
A8  // 109 x21y111 SB_SML plane 11
82  // 110 x21y111 SB_SML plane 12,11
2A  // 111 x21y111 SB_SML plane 12
6B // -- CRC low byte
EB // -- CRC high byte


// Config Latches on x23y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BC3A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
38 // y_sel: 111
B5 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BC42
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
F2  //  0 x23y111 CPE[0]  net1 = net2: _a519  C_AND/D//AND/D
F8  //  1 x23y111 CPE[1]  80'h00_FD00_80_0000_0C88_F8F2 modified with path inversions
88  //  2 x23y111 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  //  3 x23y111 CPE[3]      00_0300_00_0000_0000_000A difference
00  //  4 x23y111 CPE[4]
00  //  5 x23y111 CPE[5]
80  //  6 x23y111 CPE[6]
00  //  7 x23y111 CPE[7]
FD  //  8 x23y111 CPE[8]
00  //  9 x23y111 CPE[9]
00  // 10 x23y112 CPE[0]
00  // 11 x23y112 CPE[1]
00  // 12 x23y112 CPE[2]
00  // 13 x23y112 CPE[3]
00  // 14 x23y112 CPE[4]
00  // 15 x23y112 CPE[5]
00  // 16 x23y112 CPE[6]
00  // 17 x23y112 CPE[7]
00  // 18 x23y112 CPE[8]
00  // 19 x23y112 CPE[9]
C5  // 20 x24y111 CPE[0]  _a1414  C_AND////    _a1352  C_///AND/
CA  // 21 x24y111 CPE[1]  80'h00_0078_00_0000_0C88_CAC5 modified with path inversions
88  // 22 x24y111 CPE[2]  80'h00_0078_00_0000_0C88_C5C5 from netlist
0C  // 23 x24y111 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x24y111 CPE[4]
00  // 25 x24y111 CPE[5]
00  // 26 x24y111 CPE[6]
78  // 27 x24y111 CPE[7]
00  // 28 x24y111 CPE[8]
00  // 29 x24y111 CPE[9]
00  // 30 x24y112 CPE[0]
00  // 31 x24y112 CPE[1]
00  // 32 x24y112 CPE[2]
00  // 33 x24y112 CPE[3]
00  // 34 x24y112 CPE[4]
00  // 35 x24y112 CPE[5]
00  // 36 x24y112 CPE[6]
00  // 37 x24y112 CPE[7]
00  // 38 x24y112 CPE[8]
00  // 39 x24y112 CPE[9]
05  // 40 x23y111 INMUX plane 2,1
08  // 41 x23y111 INMUX plane 4,3
35  // 42 x23y111 INMUX plane 6,5
00  // 43 x23y111 INMUX plane 8,7
00  // 44 x23y111 INMUX plane 10,9
00  // 45 x23y111 INMUX plane 12,11
18  // 46 x23y112 INMUX plane 2,1
00  // 47 x23y112 INMUX plane 4,3
0C  // 48 x23y112 INMUX plane 6,5
11  // 49 x23y112 INMUX plane 8,7
00  // 50 x23y112 INMUX plane 10,9
00  // 51 x23y112 INMUX plane 12,11
1D  // 52 x24y111 INMUX plane 2,1
21  // 53 x24y111 INMUX plane 4,3
46  // 54 x24y111 INMUX plane 6,5
60  // 55 x24y111 INMUX plane 8,7
58  // 56 x24y111 INMUX plane 10,9
40  // 57 x24y111 INMUX plane 12,11
01  // 58 x24y112 INMUX plane 2,1
00  // 59 x24y112 INMUX plane 4,3
01  // 60 x24y112 INMUX plane 6,5
41  // 61 x24y112 INMUX plane 8,7
58  // 62 x24y112 INMUX plane 10,9
40  // 63 x24y112 INMUX plane 12,11
8C  // 64 x23y111 SB_BIG plane 1
24  // 65 x23y111 SB_BIG plane 1
00  // 66 x23y111 SB_DRIVE plane 2,1
00  // 67 x23y111 SB_BIG plane 2
00  // 68 x23y111 SB_BIG plane 2
41  // 69 x23y111 SB_BIG plane 3
14  // 70 x23y111 SB_BIG plane 3
00  // 71 x23y111 SB_DRIVE plane 4,3
03  // 72 x23y111 SB_BIG plane 4
32  // 73 x23y111 SB_BIG plane 4
48  // 74 x23y111 SB_BIG plane 5
16  // 75 x23y111 SB_BIG plane 5
00  // 76 x23y111 SB_DRIVE plane 6,5
80  // 77 x23y111 SB_BIG plane 6
06  // 78 x23y111 SB_BIG plane 6
48  // 79 x23y111 SB_BIG plane 7
02  // 80 x23y111 SB_BIG plane 7
00  // 81 x23y111 SB_DRIVE plane 8,7
00  // 82 x23y111 SB_BIG plane 8
00  // 83 x23y111 SB_BIG plane 8
00  // 84 x23y111 SB_BIG plane 9
00  // 85 x23y111 SB_BIG plane 9
00  // 86 x23y111 SB_DRIVE plane 10,9
00  // 87 x23y111 SB_BIG plane 10
00  // 88 x23y111 SB_BIG plane 10
00  // 89 x23y111 SB_BIG plane 11
20  // 90 x23y111 SB_BIG plane 11
00  // 91 x23y111 SB_DRIVE plane 12,11
00  // 92 x23y111 SB_BIG plane 12
00  // 93 x23y111 SB_BIG plane 12
69  // 94 x24y112 SB_SML plane 1
07  // 95 x24y112 SB_SML plane 2,1
60  // 96 x24y112 SB_SML plane 2
A8  // 97 x24y112 SB_SML plane 3
02  // 98 x24y112 SB_SML plane 4,3
00  // 99 x24y112 SB_SML plane 4
28  // 100 x24y112 SB_SML plane 5
02  // 101 x24y112 SB_SML plane 6,5
04  // 102 x24y112 SB_SML plane 6
A8  // 103 x24y112 SB_SML plane 7
02  // 104 x24y112 SB_SML plane 8,7
18  // 105 x24y112 SB_SML plane 8
00  // 106 x24y112 SB_SML plane 9
00  // 107 x24y112 SB_SML plane 10,9
60  // 108 x24y112 SB_SML plane 10
8A // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x25y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BCB5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
38 // y_sel: 111
6D // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BCBD
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x25y111 CPE[0]  _a1626  C_////Bridge
FF  //  1 x25y111 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x25y111 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x25y111 CPE[3]
00  //  4 x25y111 CPE[4]
00  //  5 x25y111 CPE[5]
00  //  6 x25y111 CPE[6]
A2  //  7 x25y111 CPE[7]
00  //  8 x25y111 CPE[8]
00  //  9 x25y111 CPE[9]
FF  // 10 x25y112 CPE[0]  _a1408  C_AND////    
A5  // 11 x25y112 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  // 12 x25y112 CPE[2]  80'h00_0018_00_0000_0C88_A5FF from netlist
0C  // 13 x25y112 CPE[3]
00  // 14 x25y112 CPE[4]
00  // 15 x25y112 CPE[5]
00  // 16 x25y112 CPE[6]
18  // 17 x25y112 CPE[7]
00  // 18 x25y112 CPE[8]
00  // 19 x25y112 CPE[9]
F5  // 20 x26y111 CPE[0]  net1 = net2: _a739  C_ADDF2/D//ADDF2/
5F  // 21 x26y111 CPE[1]  80'h00_3960_00_0020_0C66_5FF5 modified with path inversions
66  // 22 x26y111 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x26y111 CPE[3]      00_CF00_00_0000_0000_F00F difference
20  // 24 x26y111 CPE[4]
00  // 25 x26y111 CPE[5]
00  // 26 x26y111 CPE[6]
60  // 27 x26y111 CPE[7]
39  // 28 x26y111 CPE[8]
00  // 29 x26y111 CPE[9]
F5  // 30 x26y112 CPE[0]  net1 = net2: _a741  C_ADDF2/D//ADDF2/
CF  // 31 x26y112 CPE[1]  80'h00_3960_00_0020_0C66_CFF5 modified with path inversions
66  // 32 x26y112 CPE[2]  80'h00_F660_00_0020_0C66_CFFA from netlist
0C  // 33 x26y112 CPE[3]      00_CF00_00_0000_0000_000F difference
20  // 34 x26y112 CPE[4]
00  // 35 x26y112 CPE[5]
00  // 36 x26y112 CPE[6]
60  // 37 x26y112 CPE[7]
39  // 38 x26y112 CPE[8]
E6 // -- CRC low byte
CA // -- CRC high byte


// Config Latches on x27y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BCEA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
38 // y_sel: 111
05 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BCF2
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
35  //  0 x27y111 CPE[0]  _a1409  C_///AND/
FF  //  1 x27y111 CPE[1]  80'h00_0060_00_0000_0C08_FF35 modified with path inversions
08  //  2 x27y111 CPE[2]  80'h00_0060_00_0000_0C08_FFC5 from netlist
0C  //  3 x27y111 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x27y111 CPE[4]
00  //  5 x27y111 CPE[5]
00  //  6 x27y111 CPE[6]
60  //  7 x27y111 CPE[7]
00  //  8 x27y111 CPE[8]
00  //  9 x27y111 CPE[9]
CF  // 10 x27y112 CPE[0]  net1 = net2: _a1016  C_AND/D//AND/D
5F  // 11 x27y112 CPE[1]  80'h00_C500_80_0000_0C88_5FCF modified with path inversions
88  // 12 x27y112 CPE[2]  80'h00_F600_80_0000_0C88_AFCF from netlist
0C  // 13 x27y112 CPE[3]      00_3300_00_0000_0000_F000 difference
00  // 14 x27y112 CPE[4]
00  // 15 x27y112 CPE[5]
80  // 16 x27y112 CPE[6]
00  // 17 x27y112 CPE[7]
C5  // 18 x27y112 CPE[8]
00  // 19 x27y112 CPE[9]
05  // 20 x28y111 CPE[0]  net1 = net2: _a796  C_ADDF2///ADDF2/
0A  // 21 x28y111 CPE[1]  80'h00_0078_00_0020_0C66_0A05 modified with path inversions
66  // 22 x28y111 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 23 x28y111 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 24 x28y111 CPE[4]
00  // 25 x28y111 CPE[5]
00  // 26 x28y111 CPE[6]
78  // 27 x28y111 CPE[7]
00  // 28 x28y111 CPE[8]
00  // 29 x28y111 CPE[9]
05  // 30 x28y112 CPE[0]  net1 = net2: _a798  C_ADDF2///ADDF2/
50  // 31 x28y112 CPE[1]  80'h00_0078_00_0020_0C66_5005 modified with path inversions
66  // 32 x28y112 CPE[2]  80'h00_0078_00_0020_0C66_A00A from netlist
0C  // 33 x28y112 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 34 x28y112 CPE[4]
00  // 35 x28y112 CPE[5]
00  // 36 x28y112 CPE[6]
78  // 37 x28y112 CPE[7]
4A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BD1E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
38 // y_sel: 111
DD // -- CRC low byte
C2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BD26
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
EE  //  0 x29y111 CPE[0]  net1 = net2: _a297  C_ORAND/D//ORAND/D
7B  //  1 x29y111 CPE[1]  80'h00_FE00_80_0000_0387_7BEE modified with path inversions
87  //  2 x29y111 CPE[2]  80'h00_FE00_80_0000_0387_7777 from netlist
03  //  3 x29y111 CPE[3]      00_0000_00_0000_0000_0C99 difference
00  //  4 x29y111 CPE[4]
00  //  5 x29y111 CPE[5]
80  //  6 x29y111 CPE[6]
00  //  7 x29y111 CPE[7]
FE  //  8 x29y111 CPE[8]
00  //  9 x29y111 CPE[9]
EB  // 10 x29y112 CPE[0]  _a293  C_///ORAND/D
FF  // 11 x29y112 CPE[1]  80'h00_FE00_80_0000_0C07_FFEB modified with path inversions
07  // 12 x29y112 CPE[2]  80'h00_FE00_80_0000_0C07_FF77 from netlist
0C  // 13 x29y112 CPE[3]      00_0000_00_0000_0000_009C difference
00  // 14 x29y112 CPE[4]
00  // 15 x29y112 CPE[5]
80  // 16 x29y112 CPE[6]
00  // 17 x29y112 CPE[7]
FE  // 18 x29y112 CPE[8]
00  // 19 x29y112 CPE[9]
18  // 20 x30y111 CPE[0]  net1 = net2: _a536  C_AND///AND/
21  // 21 x30y111 CPE[1]  80'h00_0078_00_0000_0C88_2118 modified with path inversions
88  // 22 x30y111 CPE[2]  80'h00_0078_00_0000_0C88_1111 from netlist
0C  // 23 x30y111 CPE[3]      00_0000_00_0000_0000_3009 difference
00  // 24 x30y111 CPE[4]
00  // 25 x30y111 CPE[5]
00  // 26 x30y111 CPE[6]
78  // 27 x30y111 CPE[7]
00  // 28 x30y111 CPE[8]
00  // 29 x30y111 CPE[9]
FF  // 30 x30y112 CPE[0]  _a1680  C_////Bridge
FF  // 31 x30y112 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x30y112 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x30y112 CPE[3]
00  // 34 x30y112 CPE[4]
00  // 35 x30y112 CPE[5]
00  // 36 x30y112 CPE[6]
A1  // 37 x30y112 CPE[7]
00  // 38 x30y112 CPE[8]
00  // 39 x30y112 CPE[9]
35  // 40 x29y111 INMUX plane 2,1
2D  // 41 x29y111 INMUX plane 4,3
0D  // 42 x29y111 INMUX plane 6,5
2E  // 43 x29y111 INMUX plane 8,7
03  // 44 x29y111 INMUX plane 10,9
00  // 45 x29y111 INMUX plane 12,11
29  // 46 x29y112 INMUX plane 2,1
27  // 47 x29y112 INMUX plane 4,3
00  // 48 x29y112 INMUX plane 6,5
00  // 49 x29y112 INMUX plane 8,7
0B  // 50 x29y112 INMUX plane 10,9
01  // 51 x29y112 INMUX plane 12,11
04  // 52 x30y111 INMUX plane 2,1
3D  // 53 x30y111 INMUX plane 4,3
3F  // 54 x30y111 INMUX plane 6,5
64  // 55 x30y111 INMUX plane 8,7
AC  // 56 x30y111 INMUX plane 10,9
E5  // 57 x30y111 INMUX plane 12,11
3D  // 58 x30y112 INMUX plane 2,1
01  // 59 x30y112 INMUX plane 4,3
05  // 60 x30y112 INMUX plane 6,5
68  // 61 x30y112 INMUX plane 8,7
12  // 62 x30y112 INMUX plane 10,9
43  // 63 x30y112 INMUX plane 12,11
18  // 64 x30y112 SB_BIG plane 1
10  // 65 x30y112 SB_BIG plane 1
00  // 66 x30y112 SB_DRIVE plane 2,1
88  // 67 x30y112 SB_BIG plane 2
10  // 68 x30y112 SB_BIG plane 2
5A  // 69 x30y112 SB_BIG plane 3
28  // 70 x30y112 SB_BIG plane 3
00  // 71 x30y112 SB_DRIVE plane 4,3
48  // 72 x30y112 SB_BIG plane 4
12  // 73 x30y112 SB_BIG plane 4
08  // 74 x30y112 SB_BIG plane 5
10  // 75 x30y112 SB_BIG plane 5
00  // 76 x30y112 SB_DRIVE plane 6,5
52  // 77 x30y112 SB_BIG plane 6
3A  // 78 x30y112 SB_BIG plane 6
41  // 79 x30y112 SB_BIG plane 7
12  // 80 x30y112 SB_BIG plane 7
00  // 81 x30y112 SB_DRIVE plane 8,7
48  // 82 x30y112 SB_BIG plane 8
12  // 83 x30y112 SB_BIG plane 8
89  // 84 x30y112 SB_BIG plane 9
60  // 85 x30y112 SB_BIG plane 9
00  // 86 x30y112 SB_DRIVE plane 10,9
93  // 87 x30y112 SB_BIG plane 10
10  // 88 x30y112 SB_BIG plane 10
52  // 89 x30y112 SB_BIG plane 11
36  // 90 x30y112 SB_BIG plane 11
00  // 91 x30y112 SB_DRIVE plane 12,11
48  // 92 x30y112 SB_BIG plane 12
12  // 93 x30y112 SB_BIG plane 12
22  // 94 x29y111 SB_SML plane 1
15  // 95 x29y111 SB_SML plane 2,1
2B  // 96 x29y111 SB_SML plane 2
A8  // 97 x29y111 SB_SML plane 3
82  // 98 x29y111 SB_SML plane 4,3
2A  // 99 x29y111 SB_SML plane 4
A1  // 100 x29y111 SB_SML plane 5
22  // 101 x29y111 SB_SML plane 6,5
28  // 102 x29y111 SB_SML plane 6
A8  // 103 x29y111 SB_SML plane 7
82  // 104 x29y111 SB_SML plane 8,7
2A  // 105 x29y111 SB_SML plane 8
28  // 106 x29y111 SB_SML plane 9
82  // 107 x29y111 SB_SML plane 10,9
2E  // 108 x29y111 SB_SML plane 10
C2  // 109 x29y111 SB_SML plane 11
22  // 110 x29y111 SB_SML plane 12,11
5A  // 111 x29y111 SB_SML plane 12
DD // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x31y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BD9C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
38 // y_sel: 111
84 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BDA4
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x31y111 CPE[0]  _a1623  C_////Bridge
FF  //  1 x31y111 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y111 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  //  3 x31y111 CPE[3]
00  //  4 x31y111 CPE[4]
00  //  5 x31y111 CPE[5]
00  //  6 x31y111 CPE[6]
A5  //  7 x31y111 CPE[7]
00  //  8 x31y111 CPE[8]
00  //  9 x31y111 CPE[9]
CA  // 10 x31y112 CPE[0]  _a1155  C_MX4b////    
00  // 11 x31y112 CPE[1]  80'h00_0018_00_0040_0AA8_00CA modified with path inversions
A8  // 12 x31y112 CPE[2]  80'h00_0018_00_0040_0AA0_00CA from netlist
0A  // 13 x31y112 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 14 x31y112 CPE[4]
00  // 15 x31y112 CPE[5]
00  // 16 x31y112 CPE[6]
18  // 17 x31y112 CPE[7]
00  // 18 x31y112 CPE[8]
00  // 19 x31y112 CPE[9]
84  // 20 x32y111 CPE[0]  _a529  C_AND/D///    
13  // 21 x32y111 CPE[1]  80'h00_CE00_00_0000_0888_1384 modified with path inversions
88  // 22 x32y111 CPE[2]  80'h00_FE00_00_0000_0888_8C24 from netlist
08  // 23 x32y111 CPE[3]      00_3000_00_0000_0000_9FA0 difference
00  // 24 x32y111 CPE[4]
00  // 25 x32y111 CPE[5]
00  // 26 x32y111 CPE[6]
00  // 27 x32y111 CPE[7]
CE  // 28 x32y111 CPE[8]
00  // 29 x32y111 CPE[9]
FF  // 30 x32y112 CPE[0]  _a1678  C_////Bridge
FF  // 31 x32y112 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x32y112 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x32y112 CPE[3]
00  // 34 x32y112 CPE[4]
00  // 35 x32y112 CPE[5]
00  // 36 x32y112 CPE[6]
A1  // 37 x32y112 CPE[7]
89 // -- CRC low byte
9E // -- CRC high byte


// Config Latches on x33y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BDD0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
38 // y_sel: 111
5C // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BDD8
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x33y111 CPE[0]  _a1674  C_////Bridge
FF  //  1 x33y111 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x33y111 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x33y111 CPE[3]
00  //  4 x33y111 CPE[4]
00  //  5 x33y111 CPE[5]
00  //  6 x33y111 CPE[6]
A2  //  7 x33y111 CPE[7]
00  //  8 x33y111 CPE[8]
00  //  9 x33y111 CPE[9]
35  // 10 x33y112 CPE[0]  _a1122  C_MX4b////    
00  // 11 x33y112 CPE[1]  80'h00_0018_00_0040_0A51_0035 modified with path inversions
51  // 12 x33y112 CPE[2]  80'h00_0018_00_0040_0A50_00C5 from netlist
0A  // 13 x33y112 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  // 14 x33y112 CPE[4]
00  // 15 x33y112 CPE[5]
00  // 16 x33y112 CPE[6]
18  // 17 x33y112 CPE[7]
00  // 18 x33y112 CPE[8]
00  // 19 x33y112 CPE[9]
FC  // 20 x34y111 CPE[0]  net1 = net2: _a835  C_ADDF2/D//ADDF2/
5F  // 21 x34y111 CPE[1]  80'h00_3A60_00_0020_0C66_5FFC modified with path inversions
66  // 22 x34y111 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x34y111 CPE[3]      00_CC00_00_0000_0000_F000 difference
20  // 24 x34y111 CPE[4]
00  // 25 x34y111 CPE[5]
00  // 26 x34y111 CPE[6]
60  // 27 x34y111 CPE[7]
3A  // 28 x34y111 CPE[8]
00  // 29 x34y111 CPE[9]
F3  // 30 x34y112 CPE[0]  net1 = net2: _a837  C_ADDF2/D//ADDF2/
CF  // 31 x34y112 CPE[1]  80'h00_3A60_00_0020_0C66_CFF3 modified with path inversions
66  // 32 x34y112 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y112 CPE[3]      00_CC00_00_0000_0000_000F difference
20  // 34 x34y112 CPE[4]
00  // 35 x34y112 CPE[5]
00  // 36 x34y112 CPE[6]
60  // 37 x34y112 CPE[7]
3A  // 38 x34y112 CPE[8]
B0 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x35y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BE05     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
38 // y_sel: 111
34 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BE0D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x35y111 CPE[0]  _a1321  C_AND////    
1F  //  1 x35y111 CPE[1]  80'h00_0018_00_0000_0C88_1FFF modified with path inversions
88  //  2 x35y111 CPE[2]  80'h00_0018_00_0000_0C88_8FFF from netlist
0C  //  3 x35y111 CPE[3]      00_0000_00_0000_0000_9000 difference
00  //  4 x35y111 CPE[4]
00  //  5 x35y111 CPE[5]
00  //  6 x35y111 CPE[6]
18  //  7 x35y111 CPE[7]
00  //  8 x35y111 CPE[8]
00  //  9 x35y111 CPE[9]
42  // 10 x35y112 CPE[0]  net1 = net2: _a543  C_AND///AND/
88  // 11 x35y112 CPE[1]  80'h00_0078_00_0000_0C88_8842 modified with path inversions
88  // 12 x35y112 CPE[2]  80'h00_0078_00_0000_0C88_1111 from netlist
0C  // 13 x35y112 CPE[3]      00_0000_00_0000_0000_9953 difference
00  // 14 x35y112 CPE[4]
00  // 15 x35y112 CPE[5]
00  // 16 x35y112 CPE[6]
78  // 17 x35y112 CPE[7]
00  // 18 x35y112 CPE[8]
00  // 19 x35y112 CPE[9]
FF  // 20 x36y111 CPE[0]  _a1677  C_////Bridge
FF  // 21 x36y111 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x36y111 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x36y111 CPE[3]
00  // 24 x36y111 CPE[4]
00  // 25 x36y111 CPE[5]
00  // 26 x36y111 CPE[6]
A1  // 27 x36y111 CPE[7]
00  // 28 x36y111 CPE[8]
00  // 29 x36y111 CPE[9]
FF  // 30 x36y112 CPE[0]  _a36  C_AND////    
F2  // 31 x36y112 CPE[1]  80'h00_0018_00_0000_0C88_F2FF modified with path inversions
88  // 32 x36y112 CPE[2]  80'h00_0018_00_0000_0C88_F8FF from netlist
0C  // 33 x36y112 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  // 34 x36y112 CPE[4]
00  // 35 x36y112 CPE[5]
00  // 36 x36y112 CPE[6]
18  // 37 x36y112 CPE[7]
00  // 38 x36y112 CPE[8]
00  // 39 x36y112 CPE[9]
19  // 40 x35y111 INMUX plane 2,1
28  // 41 x35y111 INMUX plane 4,3
0C  // 42 x35y111 INMUX plane 6,5
2D  // 43 x35y111 INMUX plane 8,7
00  // 44 x35y111 INMUX plane 10,9
01  // 45 x35y111 INMUX plane 12,11
0B  // 46 x35y112 INMUX plane 2,1
20  // 47 x35y112 INMUX plane 4,3
24  // 48 x35y112 INMUX plane 6,5
22  // 49 x35y112 INMUX plane 8,7
08  // 50 x35y112 INMUX plane 10,9
00  // 51 x35y112 INMUX plane 12,11
30  // 52 x36y111 INMUX plane 2,1
0A  // 53 x36y111 INMUX plane 4,3
21  // 54 x36y111 INMUX plane 6,5
A0  // 55 x36y111 INMUX plane 8,7
21  // 56 x36y111 INMUX plane 10,9
82  // 57 x36y111 INMUX plane 12,11
20  // 58 x36y112 INMUX plane 2,1
01  // 59 x36y112 INMUX plane 4,3
2C  // 60 x36y112 INMUX plane 6,5
9D  // 61 x36y112 INMUX plane 8,7
01  // 62 x36y112 INMUX plane 10,9
C0  // 63 x36y112 INMUX plane 12,11
48  // 64 x35y111 SB_BIG plane 1
12  // 65 x35y111 SB_BIG plane 1
00  // 66 x35y111 SB_DRIVE plane 2,1
82  // 67 x35y111 SB_BIG plane 2
14  // 68 x35y111 SB_BIG plane 2
8E  // 69 x35y111 SB_BIG plane 3
34  // 70 x35y111 SB_BIG plane 3
00  // 71 x35y111 SB_DRIVE plane 4,3
10  // 72 x35y111 SB_BIG plane 4
01  // 73 x35y111 SB_BIG plane 4
04  // 74 x35y111 SB_BIG plane 5
15  // 75 x35y111 SB_BIG plane 5
00  // 76 x35y111 SB_DRIVE plane 6,5
41  // 77 x35y111 SB_BIG plane 6
16  // 78 x35y111 SB_BIG plane 6
48  // 79 x35y111 SB_BIG plane 7
12  // 80 x35y111 SB_BIG plane 7
00  // 81 x35y111 SB_DRIVE plane 8,7
48  // 82 x35y111 SB_BIG plane 8
12  // 83 x35y111 SB_BIG plane 8
8B  // 84 x35y111 SB_BIG plane 9
64  // 85 x35y111 SB_BIG plane 9
00  // 86 x35y111 SB_DRIVE plane 10,9
88  // 87 x35y111 SB_BIG plane 10
12  // 88 x35y111 SB_BIG plane 10
59  // 89 x35y111 SB_BIG plane 11
12  // 90 x35y111 SB_BIG plane 11
00  // 91 x35y111 SB_DRIVE plane 12,11
92  // 92 x35y111 SB_BIG plane 12
26  // 93 x35y111 SB_BIG plane 12
A8  // 94 x36y112 SB_SML plane 1
82  // 95 x36y112 SB_SML plane 2,1
2A  // 96 x36y112 SB_SML plane 2
B9  // 97 x36y112 SB_SML plane 3
82  // 98 x36y112 SB_SML plane 4,3
2A  // 99 x36y112 SB_SML plane 4
52  // 100 x36y112 SB_SML plane 5
95  // 101 x36y112 SB_SML plane 6,5
2B  // 102 x36y112 SB_SML plane 6
C1  // 103 x36y112 SB_SML plane 7
84  // 104 x36y112 SB_SML plane 8,7
2A  // 105 x36y112 SB_SML plane 8
A8  // 106 x36y112 SB_SML plane 9
82  // 107 x36y112 SB_SML plane 10,9
2A  // 108 x36y112 SB_SML plane 10
4C  // 109 x36y112 SB_SML plane 11
25  // 110 x36y112 SB_SML plane 12,11
28  // 111 x36y112 SB_SML plane 12
C1 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x37y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BE83     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
38 // y_sel: 111
EC // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BE8B
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3F  //  0 x37y111 CPE[0]  net1 = net2: _a906  C_AND/D//AND/D
AF  //  1 x37y111 CPE[1]  80'h00_C600_80_0000_0C88_AF3F modified with path inversions
88  //  2 x37y111 CPE[2]  80'h00_F600_80_0000_0C88_AFCF from netlist
0C  //  3 x37y111 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  //  4 x37y111 CPE[4]
00  //  5 x37y111 CPE[5]
80  //  6 x37y111 CPE[6]
00  //  7 x37y111 CPE[7]
C6  //  8 x37y111 CPE[8]
00  //  9 x37y111 CPE[9]
AF  // 10 x37y112 CPE[0]  net1 = net2: _a908  C_AND/D//AND/D
3F  // 11 x37y112 CPE[1]  80'h00_3900_80_0000_0C88_3FAF modified with path inversions
88  // 12 x37y112 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  // 13 x37y112 CPE[3]      00_CF00_00_0000_0000_F000 difference
00  // 14 x37y112 CPE[4]
00  // 15 x37y112 CPE[5]
80  // 16 x37y112 CPE[6]
00  // 17 x37y112 CPE[7]
39  // 18 x37y112 CPE[8]
00  // 19 x37y112 CPE[9]
5F  // 20 x38y111 CPE[0]  net1 = net2: _a179  C_AND////D
FC  // 21 x38y111 CPE[1]  80'h00_FD18_00_0000_0888_FC5F modified with path inversions
88  // 22 x38y111 CPE[2]  80'h00_FE18_00_0000_0888_FC5F from netlist
08  // 23 x38y111 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x38y111 CPE[4]
00  // 25 x38y111 CPE[5]
00  // 26 x38y111 CPE[6]
18  // 27 x38y111 CPE[7]
FD  // 28 x38y111 CPE[8]
00  // 29 x38y111 CPE[9]
42  // 30 x38y112 CPE[0]  _a537  C_AND/D///    
32  // 31 x38y112 CPE[1]  80'h00_CD00_00_0000_0888_3242 modified with path inversions
88  // 32 x38y112 CPE[2]  80'h00_FE00_00_0000_0888_C844 from netlist
08  // 33 x38y112 CPE[3]      00_3300_00_0000_0000_FA06 difference
00  // 34 x38y112 CPE[4]
00  // 35 x38y112 CPE[5]
00  // 36 x38y112 CPE[6]
00  // 37 x38y112 CPE[7]
CD  // 38 x38y112 CPE[8]
59 // -- CRC low byte
A4 // -- CRC high byte


// Config Latches on x39y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BEB8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
38 // y_sel: 111
E4 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BEC0
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x39y111 CPE[0]
00  //  1 x39y111 CPE[1]
00  //  2 x39y111 CPE[2]
00  //  3 x39y111 CPE[3]
00  //  4 x39y111 CPE[4]
00  //  5 x39y111 CPE[5]
00  //  6 x39y111 CPE[6]
00  //  7 x39y111 CPE[7]
00  //  8 x39y111 CPE[8]
00  //  9 x39y111 CPE[9]
C5  // 10 x39y112 CPE[0]  _a1146  C_MX4b/D///    
00  // 11 x39y112 CPE[1]  80'h00_FD00_00_0040_0AFB_00C5 modified with path inversions
FB  // 12 x39y112 CPE[2]  80'h00_FE00_00_0040_0AF8_00CA from netlist
0A  // 13 x39y112 CPE[3]      00_0300_00_0000_0003_000F difference
40  // 14 x39y112 CPE[4]
00  // 15 x39y112 CPE[5]
00  // 16 x39y112 CPE[6]
00  // 17 x39y112 CPE[7]
FD  // 18 x39y112 CPE[8]
00  // 19 x39y112 CPE[9]
23  // 20 x40y111 CPE[0]  _a14  C_AND////    
42  // 21 x40y111 CPE[1]  80'h00_0018_00_0000_0888_4223 modified with path inversions
88  // 22 x40y111 CPE[2]  80'h00_0018_00_0000_0888_281C from netlist
08  // 23 x40y111 CPE[3]      00_0000_00_0000_0000_6A3F difference
00  // 24 x40y111 CPE[4]
00  // 25 x40y111 CPE[5]
00  // 26 x40y111 CPE[6]
18  // 27 x40y111 CPE[7]
00  // 28 x40y111 CPE[8]
00  // 29 x40y111 CPE[9]
A5  // 30 x40y112 CPE[0]  _a1204  C_///AND/
FF  // 31 x40y112 CPE[1]  80'h00_0060_00_0000_0C08_FFA5 modified with path inversions
08  // 32 x40y112 CPE[2]  80'h00_0060_00_0000_0C08_FFA5 from netlist
0C  // 33 x40y112 CPE[3]
00  // 34 x40y112 CPE[4]
00  // 35 x40y112 CPE[5]
00  // 36 x40y112 CPE[6]
60  // 37 x40y112 CPE[7]
00  // 38 x40y112 CPE[8]
00  // 39 x40y112 CPE[9]
02  // 40 x39y111 INMUX plane 2,1
02  // 41 x39y111 INMUX plane 4,3
02  // 42 x39y111 INMUX plane 6,5
00  // 43 x39y111 INMUX plane 8,7
00  // 44 x39y111 INMUX plane 10,9
00  // 45 x39y111 INMUX plane 12,11
04  // 46 x39y112 INMUX plane 2,1
28  // 47 x39y112 INMUX plane 4,3
2B  // 48 x39y112 INMUX plane 6,5
3C  // 49 x39y112 INMUX plane 8,7
08  // 50 x39y112 INMUX plane 10,9
2D  // 51 x39y112 INMUX plane 12,11
3A  // 52 x40y111 INMUX plane 2,1
38  // 53 x40y111 INMUX plane 4,3
17  // 54 x40y111 INMUX plane 6,5
5F  // 55 x40y111 INMUX plane 8,7
05  // 56 x40y111 INMUX plane 10,9
E8  // 57 x40y111 INMUX plane 12,11
04  // 58 x40y112 INMUX plane 2,1
07  // 59 x40y112 INMUX plane 4,3
00  // 60 x40y112 INMUX plane 6,5
01  // 61 x40y112 INMUX plane 8,7
02  // 62 x40y112 INMUX plane 10,9
14  // 63 x40y112 INMUX plane 12,11
00  // 64 x39y111 SB_BIG plane 1
06  // 65 x39y111 SB_BIG plane 1
00  // 66 x39y111 SB_DRIVE plane 2,1
48  // 67 x39y111 SB_BIG plane 2
32  // 68 x39y111 SB_BIG plane 2
51  // 69 x39y111 SB_BIG plane 3
12  // 70 x39y111 SB_BIG plane 3
00  // 71 x39y111 SB_DRIVE plane 4,3
48  // 72 x39y111 SB_BIG plane 4
12  // 73 x39y111 SB_BIG plane 4
C9  // 74 x39y111 SB_BIG plane 5
30  // 75 x39y111 SB_BIG plane 5
00  // 76 x39y111 SB_DRIVE plane 6,5
91  // 77 x39y111 SB_BIG plane 6
22  // 78 x39y111 SB_BIG plane 6
41  // 79 x39y111 SB_BIG plane 7
12  // 80 x39y111 SB_BIG plane 7
01  // 81 x39y111 SB_DRIVE plane 8,7
48  // 82 x39y111 SB_BIG plane 8
12  // 83 x39y111 SB_BIG plane 8
00  // 84 x39y111 SB_BIG plane 9
60  // 85 x39y111 SB_BIG plane 9
00  // 86 x39y111 SB_DRIVE plane 10,9
22  // 87 x39y111 SB_BIG plane 10
00  // 88 x39y111 SB_BIG plane 10
21  // 89 x39y111 SB_BIG plane 11
60  // 90 x39y111 SB_BIG plane 11
00  // 91 x39y111 SB_DRIVE plane 12,11
00  // 92 x39y111 SB_BIG plane 12
00  // 93 x39y111 SB_BIG plane 12
0C  // 94 x40y112 SB_SML plane 1
86  // 95 x40y112 SB_SML plane 2,1
2A  // 96 x40y112 SB_SML plane 2
58  // 97 x40y112 SB_SML plane 3
85  // 98 x40y112 SB_SML plane 4,3
2A  // 99 x40y112 SB_SML plane 4
00  // 100 x40y112 SB_SML plane 5
94  // 101 x40y112 SB_SML plane 6,5
0B  // 102 x40y112 SB_SML plane 6
A8  // 103 x40y112 SB_SML plane 7
42  // 104 x40y112 SB_SML plane 8,7
25  // 105 x40y112 SB_SML plane 8
40  // 106 x40y112 SB_SML plane 9
00  // 107 x40y112 SB_SML plane 10,9
00  // 108 x40y112 SB_SML plane 10
10  // 109 x40y112 SB_SML plane 11
D5 // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x41y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BF34     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
38 // y_sel: 111
3C // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BF3C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x41y111 CPE[0]  net1 = net2: _a996  C_AND/D//AND/D
3F  //  1 x41y111 CPE[1]  80'h00_F900_80_0000_0C88_3FFA modified with path inversions
88  //  2 x41y111 CPE[2]  80'h00_FA00_80_0000_0C88_CFFA from netlist
0C  //  3 x41y111 CPE[3]      00_0300_00_0000_0000_F000 difference
00  //  4 x41y111 CPE[4]
00  //  5 x41y111 CPE[5]
80  //  6 x41y111 CPE[6]
00  //  7 x41y111 CPE[7]
F9  //  8 x41y111 CPE[8]
00  //  9 x41y111 CPE[9]
FF  // 10 x41y112 CPE[0]  _a206  C_ORAND////    
7D  // 11 x41y112 CPE[1]  80'h00_0018_00_0000_0C88_7DFF modified with path inversions
88  // 12 x41y112 CPE[2]  80'h00_0018_00_0000_0C88_7BFF from netlist
0C  // 13 x41y112 CPE[3]      00_0000_00_0000_0000_0600 difference
00  // 14 x41y112 CPE[4]
00  // 15 x41y112 CPE[5]
00  // 16 x41y112 CPE[6]
18  // 17 x41y112 CPE[7]
00  // 18 x41y112 CPE[8]
00  // 19 x41y112 CPE[9]
FF  // 20 x42y111 CPE[0]  _a1595  C_////Bridge
FF  // 21 x42y111 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x42y111 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x42y111 CPE[3]
00  // 24 x42y111 CPE[4]
00  // 25 x42y111 CPE[5]
00  // 26 x42y111 CPE[6]
A4  // 27 x42y111 CPE[7]
00  // 28 x42y111 CPE[8]
00  // 29 x42y111 CPE[9]
B3  // 30 x42y112 CPE[0]  net1 = net2: _a19  C_ORAND////D
FF  // 31 x42y112 CPE[1]  80'h00_FE18_00_0000_0888_FFB3 modified with path inversions
88  // 32 x42y112 CPE[2]  80'h00_FE18_00_0000_0888_FFDC from netlist
08  // 33 x42y112 CPE[3]      00_0000_00_0000_0000_006F difference
00  // 34 x42y112 CPE[4]
00  // 35 x42y112 CPE[5]
00  // 36 x42y112 CPE[6]
18  // 37 x42y112 CPE[7]
FE  // 38 x42y112 CPE[8]
00  // 39 x42y112 CPE[9]
06  // 40 x41y111 INMUX plane 2,1
01  // 41 x41y111 INMUX plane 4,3
03  // 42 x41y111 INMUX plane 6,5
29  // 43 x41y111 INMUX plane 8,7
23  // 44 x41y111 INMUX plane 10,9
0D  // 45 x41y111 INMUX plane 12,11
04  // 46 x41y112 INMUX plane 2,1
2A  // 47 x41y112 INMUX plane 4,3
06  // 48 x41y112 INMUX plane 6,5
37  // 49 x41y112 INMUX plane 8,7
05  // 50 x41y112 INMUX plane 10,9
0A  // 51 x41y112 INMUX plane 12,11
03  // 52 x42y111 INMUX plane 2,1
00  // 53 x42y111 INMUX plane 4,3
5E  // 54 x42y111 INMUX plane 6,5
80  // 55 x42y111 INMUX plane 8,7
40  // 56 x42y111 INMUX plane 10,9
80  // 57 x42y111 INMUX plane 12,11
28  // 58 x42y112 INMUX plane 2,1
2D  // 59 x42y112 INMUX plane 4,3
4B  // 60 x42y112 INMUX plane 6,5
90  // 61 x42y112 INMUX plane 8,7
41  // 62 x42y112 INMUX plane 10,9
C3  // 63 x42y112 INMUX plane 12,11
C4  // 64 x42y112 SB_BIG plane 1
18  // 65 x42y112 SB_BIG plane 1
00  // 66 x42y112 SB_DRIVE plane 2,1
48  // 67 x42y112 SB_BIG plane 2
12  // 68 x42y112 SB_BIG plane 2
48  // 69 x42y112 SB_BIG plane 3
12  // 70 x42y112 SB_BIG plane 3
00  // 71 x42y112 SB_DRIVE plane 4,3
08  // 72 x42y112 SB_BIG plane 4
02  // 73 x42y112 SB_BIG plane 4
11  // 74 x42y112 SB_BIG plane 5
03  // 75 x42y112 SB_BIG plane 5
44  // 76 x42y112 SB_DRIVE plane 6,5
08  // 77 x42y112 SB_BIG plane 6
30  // 78 x42y112 SB_BIG plane 6
96  // 79 x42y112 SB_BIG plane 7
14  // 80 x42y112 SB_BIG plane 7
00  // 81 x42y112 SB_DRIVE plane 8,7
8E  // 82 x42y112 SB_BIG plane 8
28  // 83 x42y112 SB_BIG plane 8
0B  // 84 x42y112 SB_BIG plane 9
6B  // 85 x42y112 SB_BIG plane 9
08  // 86 x42y112 SB_DRIVE plane 10,9
48  // 87 x42y112 SB_BIG plane 10
12  // 88 x42y112 SB_BIG plane 10
A1  // 89 x42y112 SB_BIG plane 11
32  // 90 x42y112 SB_BIG plane 11
00  // 91 x42y112 SB_DRIVE plane 12,11
C1  // 92 x42y112 SB_BIG plane 12
22  // 93 x42y112 SB_BIG plane 12
A8  // 94 x41y111 SB_SML plane 1
83  // 95 x41y111 SB_SML plane 2,1
28  // 96 x41y111 SB_SML plane 2
88  // 97 x41y111 SB_SML plane 3
82  // 98 x41y111 SB_SML plane 4,3
08  // 99 x41y111 SB_SML plane 4
D0  // 100 x41y111 SB_SML plane 5
83  // 101 x41y111 SB_SML plane 6,5
32  // 102 x41y111 SB_SML plane 6
5A  // 103 x41y111 SB_SML plane 7
17  // 104 x41y111 SB_SML plane 8,7
71  // 105 x41y111 SB_SML plane 8
A8  // 106 x41y111 SB_SML plane 9
84  // 107 x41y111 SB_SML plane 10,9
2A  // 108 x41y111 SB_SML plane 10
A8  // 109 x41y111 SB_SML plane 11
82  // 110 x41y111 SB_SML plane 12,11
2E  // 111 x41y111 SB_SML plane 12
B6 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x43y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 BFB2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
38 // y_sel: 111
54 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 BFBA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x43y111 CPE[0]  _a446  C_ORAND////    
E7  //  1 x43y111 CPE[1]  80'h00_0018_00_0000_0C88_E7FF modified with path inversions
88  //  2 x43y111 CPE[2]  80'h00_0018_00_0000_0C88_7BFF from netlist
0C  //  3 x43y111 CPE[3]      00_0000_00_0000_0000_9C00 difference
00  //  4 x43y111 CPE[4]
00  //  5 x43y111 CPE[5]
00  //  6 x43y111 CPE[6]
18  //  7 x43y111 CPE[7]
00  //  8 x43y111 CPE[8]
00  //  9 x43y111 CPE[9]
F5  // 10 x43y112 CPE[0]  _a440  C_MX2b////    
00  // 11 x43y112 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  // 12 x43y112 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 13 x43y112 CPE[3]
40  // 14 x43y112 CPE[4]
00  // 15 x43y112 CPE[5]
00  // 16 x43y112 CPE[6]
18  // 17 x43y112 CPE[7]
00  // 18 x43y112 CPE[8]
00  // 19 x43y112 CPE[9]
C5  // 20 x44y111 CPE[0]  _a1515  C_AND////    _a1205  C_///OR/
33  // 21 x44y111 CPE[1]  80'h00_0078_00_0000_0C8E_33C5 modified with path inversions
8E  // 22 x44y111 CPE[2]  80'h00_0078_00_0000_0C8E_3335 from netlist
0C  // 23 x44y111 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x44y111 CPE[4]
00  // 25 x44y111 CPE[5]
00  // 26 x44y111 CPE[6]
78  // 27 x44y111 CPE[7]
00  // 28 x44y111 CPE[8]
00  // 29 x44y111 CPE[9]
3F  // 30 x44y112 CPE[0]  _a1206  C_AND////    _a1034  C_///AND/D
CA  // 31 x44y112 CPE[1]  80'h00_F518_80_0000_0C88_CA3F modified with path inversions
88  // 32 x44y112 CPE[2]  80'h00_FA18_80_0000_0C88_C5CF from netlist
0C  // 33 x44y112 CPE[3]      00_0F00_00_0000_0000_0FF0 difference
00  // 34 x44y112 CPE[4]
00  // 35 x44y112 CPE[5]
80  // 36 x44y112 CPE[6]
18  // 37 x44y112 CPE[7]
F5  // 38 x44y112 CPE[8]
00  // 39 x44y112 CPE[9]
02  // 40 x43y111 INMUX plane 2,1
18  // 41 x43y111 INMUX plane 4,3
16  // 42 x43y111 INMUX plane 6,5
37  // 43 x43y111 INMUX plane 8,7
00  // 44 x43y111 INMUX plane 10,9
02  // 45 x43y111 INMUX plane 12,11
06  // 46 x43y112 INMUX plane 2,1
00  // 47 x43y112 INMUX plane 4,3
21  // 48 x43y112 INMUX plane 6,5
3F  // 49 x43y112 INMUX plane 8,7
01  // 50 x43y112 INMUX plane 10,9
15  // 51 x43y112 INMUX plane 12,11
0D  // 52 x44y111 INMUX plane 2,1
20  // 53 x44y111 INMUX plane 4,3
39  // 54 x44y111 INMUX plane 6,5
29  // 55 x44y111 INMUX plane 8,7
28  // 56 x44y111 INMUX plane 10,9
18  // 57 x44y111 INMUX plane 12,11
01  // 58 x44y112 INMUX plane 2,1
38  // 59 x44y112 INMUX plane 4,3
06  // 60 x44y112 INMUX plane 6,5
00  // 61 x44y112 INMUX plane 8,7
08  // 62 x44y112 INMUX plane 10,9
18  // 63 x44y112 INMUX plane 12,11
96  // 64 x43y111 SB_BIG plane 1
22  // 65 x43y111 SB_BIG plane 1
00  // 66 x43y111 SB_DRIVE plane 2,1
48  // 67 x43y111 SB_BIG plane 2
12  // 68 x43y111 SB_BIG plane 2
08  // 69 x43y111 SB_BIG plane 3
12  // 70 x43y111 SB_BIG plane 3
00  // 71 x43y111 SB_DRIVE plane 4,3
08  // 72 x43y111 SB_BIG plane 4
12  // 73 x43y111 SB_BIG plane 4
80  // 74 x43y111 SB_BIG plane 5
24  // 75 x43y111 SB_BIG plane 5
00  // 76 x43y111 SB_DRIVE plane 6,5
93  // 77 x43y111 SB_BIG plane 6
22  // 78 x43y111 SB_BIG plane 6
98  // 79 x43y111 SB_BIG plane 7
10  // 80 x43y111 SB_BIG plane 7
00  // 81 x43y111 SB_DRIVE plane 8,7
48  // 82 x43y111 SB_BIG plane 8
12  // 83 x43y111 SB_BIG plane 8
48  // 84 x43y111 SB_BIG plane 9
62  // 85 x43y111 SB_BIG plane 9
00  // 86 x43y111 SB_DRIVE plane 10,9
48  // 87 x43y111 SB_BIG plane 10
12  // 88 x43y111 SB_BIG plane 10
48  // 89 x43y111 SB_BIG plane 11
22  // 90 x43y111 SB_BIG plane 11
00  // 91 x43y111 SB_DRIVE plane 12,11
48  // 92 x43y111 SB_BIG plane 12
12  // 93 x43y111 SB_BIG plane 12
3C  // 94 x44y112 SB_SML plane 1
82  // 95 x44y112 SB_SML plane 2,1
2C  // 96 x44y112 SB_SML plane 2
A8  // 97 x44y112 SB_SML plane 3
02  // 98 x44y112 SB_SML plane 4,3
5C  // 99 x44y112 SB_SML plane 4
56  // 100 x44y112 SB_SML plane 5
13  // 101 x44y112 SB_SML plane 6,5
2A  // 102 x44y112 SB_SML plane 6
A8  // 103 x44y112 SB_SML plane 7
82  // 104 x44y112 SB_SML plane 8,7
32  // 105 x44y112 SB_SML plane 8
5A  // 106 x44y112 SB_SML plane 9
83  // 107 x44y112 SB_SML plane 10,9
2A  // 108 x44y112 SB_SML plane 10
A8  // 109 x44y112 SB_SML plane 11
02  // 110 x44y112 SB_SML plane 12,11
7B  // 111 x44y112 SB_SML plane 12
10 // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x45y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C030     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
38 // y_sel: 111
8C // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C038
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x45y111 CPE[0]  _a439  C_AND////    
F2  //  1 x45y111 CPE[1]  80'h00_0018_00_0000_0C88_F2FF modified with path inversions
88  //  2 x45y111 CPE[2]  80'h00_0018_00_0000_0C88_F8FF from netlist
0C  //  3 x45y111 CPE[3]      00_0000_00_0000_0000_0A00 difference
00  //  4 x45y111 CPE[4]
00  //  5 x45y111 CPE[5]
00  //  6 x45y111 CPE[6]
18  //  7 x45y111 CPE[7]
00  //  8 x45y111 CPE[8]
00  //  9 x45y111 CPE[9]
FF  // 10 x45y112 CPE[0]  _a1670  C_////Bridge
FF  // 11 x45y112 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x45y112 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x45y112 CPE[3]
00  // 14 x45y112 CPE[4]
00  // 15 x45y112 CPE[5]
00  // 16 x45y112 CPE[6]
A3  // 17 x45y112 CPE[7]
00  // 18 x45y112 CPE[8]
00  // 19 x45y112 CPE[9]
FA  // 20 x46y111 CPE[0]  _a422  C_MX2b////    
00  // 21 x46y111 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 22 x46y111 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 23 x46y111 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x46y111 CPE[4]
00  // 25 x46y111 CPE[5]
00  // 26 x46y111 CPE[6]
18  // 27 x46y111 CPE[7]
00  // 28 x46y111 CPE[8]
00  // 29 x46y111 CPE[9]
F5  // 30 x46y112 CPE[0]  _a433  C_MX2b////    
00  // 31 x46y112 CPE[1]  80'h00_0018_00_0040_0AC0_00F5 modified with path inversions
C0  // 32 x46y112 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 33 x46y112 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 34 x46y112 CPE[4]
00  // 35 x46y112 CPE[5]
00  // 36 x46y112 CPE[6]
18  // 37 x46y112 CPE[7]
00  // 38 x46y112 CPE[8]
00  // 39 x46y112 CPE[9]
28  // 40 x45y111 INMUX plane 2,1
00  // 41 x45y111 INMUX plane 4,3
2B  // 42 x45y111 INMUX plane 6,5
04  // 43 x45y111 INMUX plane 8,7
00  // 44 x45y111 INMUX plane 10,9
00  // 45 x45y111 INMUX plane 12,11
00  // 46 x45y112 INMUX plane 2,1
11  // 47 x45y112 INMUX plane 4,3
08  // 48 x45y112 INMUX plane 6,5
10  // 49 x45y112 INMUX plane 8,7
18  // 50 x45y112 INMUX plane 10,9
20  // 51 x45y112 INMUX plane 12,11
00  // 52 x46y111 INMUX plane 2,1
11  // 53 x46y111 INMUX plane 4,3
00  // 54 x46y111 INMUX plane 6,5
7D  // 55 x46y111 INMUX plane 8,7
18  // 56 x46y111 INMUX plane 10,9
68  // 57 x46y111 INMUX plane 12,11
11  // 58 x46y112 INMUX plane 2,1
08  // 59 x46y112 INMUX plane 4,3
00  // 60 x46y112 INMUX plane 6,5
54  // 61 x46y112 INMUX plane 8,7
00  // 62 x46y112 INMUX plane 10,9
C8  // 63 x46y112 INMUX plane 12,11
E2  // 64 x46y112 SB_BIG plane 1
14  // 65 x46y112 SB_BIG plane 1
04  // 66 x46y112 SB_DRIVE plane 2,1
48  // 67 x46y112 SB_BIG plane 2
12  // 68 x46y112 SB_BIG plane 2
41  // 69 x46y112 SB_BIG plane 3
12  // 70 x46y112 SB_BIG plane 3
00  // 71 x46y112 SB_DRIVE plane 4,3
9C  // 72 x46y112 SB_BIG plane 4
22  // 73 x46y112 SB_BIG plane 4
48  // 74 x46y112 SB_BIG plane 5
12  // 75 x46y112 SB_BIG plane 5
00  // 76 x46y112 SB_DRIVE plane 6,5
48  // 77 x46y112 SB_BIG plane 6
12  // 78 x46y112 SB_BIG plane 6
48  // 79 x46y112 SB_BIG plane 7
12  // 80 x46y112 SB_BIG plane 7
00  // 81 x46y112 SB_DRIVE plane 8,7
93  // 82 x46y112 SB_BIG plane 8
32  // 83 x46y112 SB_BIG plane 8
48  // 84 x46y112 SB_BIG plane 9
60  // 85 x46y112 SB_BIG plane 9
00  // 86 x46y112 SB_DRIVE plane 10,9
48  // 87 x46y112 SB_BIG plane 10
22  // 88 x46y112 SB_BIG plane 10
48  // 89 x46y112 SB_BIG plane 11
12  // 90 x46y112 SB_BIG plane 11
00  // 91 x46y112 SB_DRIVE plane 12,11
48  // 92 x46y112 SB_BIG plane 12
02  // 93 x46y112 SB_BIG plane 12
CE  // 94 x45y111 SB_SML plane 1
86  // 95 x45y111 SB_SML plane 2,1
2A  // 96 x45y111 SB_SML plane 2
2E  // 97 x45y111 SB_SML plane 3
85  // 98 x45y111 SB_SML plane 4,3
6A  // 99 x45y111 SB_SML plane 4
A8  // 100 x45y111 SB_SML plane 5
82  // 101 x45y111 SB_SML plane 6,5
22  // 102 x45y111 SB_SML plane 6
A8  // 103 x45y111 SB_SML plane 7
42  // 104 x45y111 SB_SML plane 8,7
53  // 105 x45y111 SB_SML plane 8
A8  // 106 x45y111 SB_SML plane 9
82  // 107 x45y111 SB_SML plane 10,9
2A  // 108 x45y111 SB_SML plane 10
D3  // 109 x45y111 SB_SML plane 11
E4  // 110 x45y111 SB_SML plane 12,11
54  // 111 x45y111 SB_SML plane 12
BC // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x47y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C0AE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
38 // y_sel: 111
44 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C0B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FC  //  0 x47y111 CPE[0]  _a1482  C_MX2b////    
00  //  1 x47y111 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  //  2 x47y111 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  //  3 x47y111 CPE[3]      00_0000_00_0000_0008_000F difference
40  //  4 x47y111 CPE[4]
00  //  5 x47y111 CPE[5]
00  //  6 x47y111 CPE[6]
18  //  7 x47y111 CPE[7]
00  //  8 x47y111 CPE[8]
00  //  9 x47y111 CPE[9]
00  // 10 x47y112 CPE[0]
00  // 11 x47y112 CPE[1]
00  // 12 x47y112 CPE[2]
00  // 13 x47y112 CPE[3]
00  // 14 x47y112 CPE[4]
00  // 15 x47y112 CPE[5]
00  // 16 x47y112 CPE[6]
00  // 17 x47y112 CPE[7]
00  // 18 x47y112 CPE[8]
00  // 19 x47y112 CPE[9]
CF  // 20 x48y111 CPE[0]  net1 = net2: _a726  C_ADDF2///ADDF2/
CF  // 21 x48y111 CPE[1]  80'h00_0078_00_0020_0C66_CFCF modified with path inversions
66  // 22 x48y111 CPE[2]  80'h00_0078_00_0020_0C66_CFCF from netlist
0C  // 23 x48y111 CPE[3]
20  // 24 x48y111 CPE[4]
00  // 25 x48y111 CPE[5]
00  // 26 x48y111 CPE[6]
78  // 27 x48y111 CPE[7]
00  // 28 x48y111 CPE[8]
00  // 29 x48y111 CPE[9]
F5  // 30 x48y112 CPE[0]  _a728  C_ADDF////    
00  // 31 x48y112 CPE[1]  80'h00_0018_00_0010_0666_00F5 modified with path inversions
66  // 32 x48y112 CPE[2]  80'h00_0018_00_0010_0666_00FA from netlist
06  // 33 x48y112 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 34 x48y112 CPE[4]
00  // 35 x48y112 CPE[5]
00  // 36 x48y112 CPE[6]
18  // 37 x48y112 CPE[7]
00  // 38 x48y112 CPE[8]
00  // 39 x48y112 CPE[9]
28  // 40 x47y111 INMUX plane 2,1
28  // 41 x47y111 INMUX plane 4,3
00  // 42 x47y111 INMUX plane 6,5
32  // 43 x47y111 INMUX plane 8,7
00  // 44 x47y111 INMUX plane 10,9
00  // 45 x47y111 INMUX plane 12,11
00  // 46 x47y112 INMUX plane 2,1
01  // 47 x47y112 INMUX plane 4,3
00  // 48 x47y112 INMUX plane 6,5
02  // 49 x47y112 INMUX plane 8,7
00  // 50 x47y112 INMUX plane 10,9
18  // 51 x47y112 INMUX plane 12,11
28  // 52 x48y111 INMUX plane 2,1
25  // 53 x48y111 INMUX plane 4,3
00  // 54 x48y111 INMUX plane 6,5
79  // 55 x48y111 INMUX plane 8,7
80  // 56 x48y111 INMUX plane 10,9
60  // 57 x48y111 INMUX plane 12,11
14  // 58 x48y112 INMUX plane 2,1
0C  // 59 x48y112 INMUX plane 4,3
00  // 60 x48y112 INMUX plane 6,5
40  // 61 x48y112 INMUX plane 8,7
00  // 62 x48y112 INMUX plane 10,9
60  // 63 x48y112 INMUX plane 12,11
96  // 64 x47y111 SB_BIG plane 1
14  // 65 x47y111 SB_BIG plane 1
00  // 66 x47y111 SB_DRIVE plane 2,1
00  // 67 x47y111 SB_BIG plane 2
00  // 68 x47y111 SB_BIG plane 2
48  // 69 x47y111 SB_BIG plane 3
12  // 70 x47y111 SB_BIG plane 3
00  // 71 x47y111 SB_DRIVE plane 4,3
48  // 72 x47y111 SB_BIG plane 4
10  // 73 x47y111 SB_BIG plane 4
48  // 74 x47y111 SB_BIG plane 5
32  // 75 x47y111 SB_BIG plane 5
00  // 76 x47y111 SB_DRIVE plane 6,5
00  // 77 x47y111 SB_BIG plane 6
00  // 78 x47y111 SB_BIG plane 6
20  // 79 x47y111 SB_BIG plane 7
27  // 80 x47y111 SB_BIG plane 7
00  // 81 x47y111 SB_DRIVE plane 8,7
48  // 82 x47y111 SB_BIG plane 8
12  // 83 x47y111 SB_BIG plane 8
00  // 84 x47y111 SB_BIG plane 9
00  // 85 x47y111 SB_BIG plane 9
00  // 86 x47y111 SB_DRIVE plane 10,9
00  // 87 x47y111 SB_BIG plane 10
00  // 88 x47y111 SB_BIG plane 10
01  // 89 x47y111 SB_BIG plane 11
00  // 90 x47y111 SB_BIG plane 11
00  // 91 x47y111 SB_DRIVE plane 12,11
09  // 92 x47y111 SB_BIG plane 12
01  // 93 x47y111 SB_BIG plane 12
28  // 94 x48y112 SB_SML plane 1
02  // 95 x48y112 SB_SML plane 2,1
10  // 96 x48y112 SB_SML plane 2
B1  // 97 x48y112 SB_SML plane 3
82  // 98 x48y112 SB_SML plane 4,3
2A  // 99 x48y112 SB_SML plane 4
A8  // 100 x48y112 SB_SML plane 5
02  // 101 x48y112 SB_SML plane 6,5
00  // 102 x48y112 SB_SML plane 6
28  // 103 x48y112 SB_SML plane 7
42  // 104 x48y112 SB_SML plane 8,7
0D  // 105 x48y112 SB_SML plane 8
02  // 106 x48y112 SB_SML plane 9
01  // 107 x48y112 SB_SML plane 10,9
00  // 108 x48y112 SB_SML plane 10
0E  // 109 x48y112 SB_SML plane 11
10  // 110 x48y112 SB_SML plane 12,11
4E  // 111 x48y112 SB_SML plane 12
C1 // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x49y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C12C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
38 // y_sel: 111
9C // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C134
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F5  //  0 x49y111 CPE[0]  _a442  C_MX2b////    
00  //  1 x49y111 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  //  2 x49y111 CPE[2]  80'h00_0018_00_0040_0AC4_00FA from netlist
0A  //  3 x49y111 CPE[3]      00_0000_00_0000_0008_000F difference
40  //  4 x49y111 CPE[4]
00  //  5 x49y111 CPE[5]
00  //  6 x49y111 CPE[6]
18  //  7 x49y111 CPE[7]
00  //  8 x49y111 CPE[8]
00  //  9 x49y111 CPE[9]
00  // 10 x49y112 CPE[0]
00  // 11 x49y112 CPE[1]
00  // 12 x49y112 CPE[2]
00  // 13 x49y112 CPE[3]
00  // 14 x49y112 CPE[4]
00  // 15 x49y112 CPE[5]
00  // 16 x49y112 CPE[6]
00  // 17 x49y112 CPE[7]
00  // 18 x49y112 CPE[8]
00  // 19 x49y112 CPE[9]
F5  // 20 x50y111 CPE[0]  _a425  C_MX2b////    
00  // 21 x50y111 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  // 22 x50y111 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 23 x50y111 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x50y111 CPE[4]
00  // 25 x50y111 CPE[5]
00  // 26 x50y111 CPE[6]
18  // 27 x50y111 CPE[7]
00  // 28 x50y111 CPE[8]
00  // 29 x50y111 CPE[9]
00  // 30 x50y112 CPE[0]
00  // 31 x50y112 CPE[1]
00  // 32 x50y112 CPE[2]
00  // 33 x50y112 CPE[3]
00  // 34 x50y112 CPE[4]
00  // 35 x50y112 CPE[5]
00  // 36 x50y112 CPE[6]
00  // 37 x50y112 CPE[7]
00  // 38 x50y112 CPE[8]
00  // 39 x50y112 CPE[9]
00  // 40 x49y111 INMUX plane 2,1
1C  // 41 x49y111 INMUX plane 4,3
00  // 42 x49y111 INMUX plane 6,5
3E  // 43 x49y111 INMUX plane 8,7
00  // 44 x49y111 INMUX plane 10,9
28  // 45 x49y111 INMUX plane 12,11
14  // 46 x49y112 INMUX plane 2,1
00  // 47 x49y112 INMUX plane 4,3
00  // 48 x49y112 INMUX plane 6,5
00  // 49 x49y112 INMUX plane 8,7
00  // 50 x49y112 INMUX plane 10,9
03  // 51 x49y112 INMUX plane 12,11
00  // 52 x50y111 INMUX plane 2,1
00  // 53 x50y111 INMUX plane 4,3
00  // 54 x50y111 INMUX plane 6,5
7F  // 55 x50y111 INMUX plane 8,7
00  // 56 x50y111 INMUX plane 10,9
5D  // 57 x50y111 INMUX plane 12,11
04  // 58 x50y112 INMUX plane 2,1
21  // 59 x50y112 INMUX plane 4,3
00  // 60 x50y112 INMUX plane 6,5
40  // 61 x50y112 INMUX plane 8,7
18  // 62 x50y112 INMUX plane 10,9
69  // 63 x50y112 INMUX plane 12,11
48  // 64 x50y112 SB_BIG plane 1
12  // 65 x50y112 SB_BIG plane 1
00  // 66 x50y112 SB_DRIVE plane 2,1
01  // 67 x50y112 SB_BIG plane 2
03  // 68 x50y112 SB_BIG plane 2
48  // 69 x50y112 SB_BIG plane 3
12  // 70 x50y112 SB_BIG plane 3
00  // 71 x50y112 SB_DRIVE plane 4,3
00  // 72 x50y112 SB_BIG plane 4
00  // 73 x50y112 SB_BIG plane 4
48  // 74 x50y112 SB_BIG plane 5
12  // 75 x50y112 SB_BIG plane 5
00  // 76 x50y112 SB_DRIVE plane 6,5
00  // 77 x50y112 SB_BIG plane 6
00  // 78 x50y112 SB_BIG plane 6
48  // 79 x50y112 SB_BIG plane 7
12  // 80 x50y112 SB_BIG plane 7
00  // 81 x50y112 SB_DRIVE plane 8,7
00  // 82 x50y112 SB_BIG plane 8
00  // 83 x50y112 SB_BIG plane 8
0B  // 84 x50y112 SB_BIG plane 9
60  // 85 x50y112 SB_BIG plane 9
00  // 86 x50y112 SB_DRIVE plane 10,9
00  // 87 x50y112 SB_BIG plane 10
00  // 88 x50y112 SB_BIG plane 10
11  // 89 x50y112 SB_BIG plane 11
00  // 90 x50y112 SB_BIG plane 11
00  // 91 x50y112 SB_DRIVE plane 12,11
00  // 92 x50y112 SB_BIG plane 12
30  // 93 x50y112 SB_BIG plane 12
B9  // 94 x49y111 SB_SML plane 1
42  // 95 x49y111 SB_SML plane 2,1
20  // 96 x49y111 SB_SML plane 2
A8  // 97 x49y111 SB_SML plane 3
02  // 98 x49y111 SB_SML plane 4,3
00  // 99 x49y111 SB_SML plane 4
A8  // 100 x49y111 SB_SML plane 5
02  // 101 x49y111 SB_SML plane 6,5
00  // 102 x49y111 SB_SML plane 6
28  // 103 x49y111 SB_SML plane 7
04  // 104 x49y111 SB_SML plane 8,7
00  // 105 x49y111 SB_SML plane 8
00  // 106 x49y111 SB_SML plane 9
00  // 107 x49y111 SB_SML plane 10,9
00  // 108 x49y111 SB_SML plane 10
0B  // 109 x49y111 SB_SML plane 11
06  // 110 x49y111 SB_SML plane 12,11
40  // 111 x49y111 SB_SML plane 12
75 // -- CRC low byte
C6 // -- CRC high byte


// Config Latches on x51y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C1AA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
38 // y_sel: 111
F4 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C1B2
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x51y111 CPE[0]
00  //  1 x51y111 CPE[1]
00  //  2 x51y111 CPE[2]
00  //  3 x51y111 CPE[3]
00  //  4 x51y111 CPE[4]
00  //  5 x51y111 CPE[5]
00  //  6 x51y111 CPE[6]
00  //  7 x51y111 CPE[7]
00  //  8 x51y111 CPE[8]
00  //  9 x51y111 CPE[9]
3E  // 10 x51y112 CPE[0]  _a457  C_///ORAND/
FF  // 11 x51y112 CPE[1]  80'h00_0060_00_0000_0C08_FF3E modified with path inversions
08  // 12 x51y112 CPE[2]  80'h00_0060_00_0000_0C08_FF3B from netlist
0C  // 13 x51y112 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 14 x51y112 CPE[4]
00  // 15 x51y112 CPE[5]
00  // 16 x51y112 CPE[6]
60  // 17 x51y112 CPE[7]
00  // 18 x51y112 CPE[8]
00  // 19 x51y112 CPE[9]
F5  // 20 x52y111 CPE[0]  _a428  C_MX2b////    
00  // 21 x52y111 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  // 22 x52y111 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 23 x52y111 CPE[3]
40  // 24 x52y111 CPE[4]
00  // 25 x52y111 CPE[5]
00  // 26 x52y111 CPE[6]
18  // 27 x52y111 CPE[7]
00  // 28 x52y111 CPE[8]
00  // 29 x52y111 CPE[9]
FF  // 30 x52y112 CPE[0]  _a494  C_AND/D///    
33  // 31 x52y112 CPE[1]  80'h00_CD00_00_0000_0C88_33FF modified with path inversions
88  // 32 x52y112 CPE[2]  80'h00_FE00_00_0000_0C88_CCFF from netlist
0C  // 33 x52y112 CPE[3]      00_3300_00_0000_0000_FF00 difference
00  // 34 x52y112 CPE[4]
00  // 35 x52y112 CPE[5]
00  // 36 x52y112 CPE[6]
00  // 37 x52y112 CPE[7]
CD  // 38 x52y112 CPE[8]
6C // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x53y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C1DF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
38 // y_sel: 111
2C // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C1E7
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x53y111 CPE[0]
00  //  1 x53y111 CPE[1]
00  //  2 x53y111 CPE[2]
00  //  3 x53y111 CPE[3]
00  //  4 x53y111 CPE[4]
00  //  5 x53y111 CPE[5]
00  //  6 x53y111 CPE[6]
00  //  7 x53y111 CPE[7]
00  //  8 x53y111 CPE[8]
00  //  9 x53y111 CPE[9]
FF  // 10 x53y112 CPE[0]  _a1667  C_////Bridge
FF  // 11 x53y112 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x53y112 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x53y112 CPE[3]
00  // 14 x53y112 CPE[4]
00  // 15 x53y112 CPE[5]
00  // 16 x53y112 CPE[6]
A3  // 17 x53y112 CPE[7]
00  // 18 x53y112 CPE[8]
00  // 19 x53y112 CPE[9]
00  // 20 x54y111 CPE[0]
00  // 21 x54y111 CPE[1]
00  // 22 x54y111 CPE[2]
00  // 23 x54y111 CPE[3]
00  // 24 x54y111 CPE[4]
00  // 25 x54y111 CPE[5]
00  // 26 x54y111 CPE[6]
00  // 27 x54y111 CPE[7]
00  // 28 x54y111 CPE[8]
00  // 29 x54y111 CPE[9]
F5  // 30 x54y112 CPE[0]  _a283  C_MX2b////    
00  // 31 x54y112 CPE[1]  80'h00_0018_00_0040_0AC8_00F5 modified with path inversions
C8  // 32 x54y112 CPE[2]  80'h00_0018_00_0040_0AC4_00FA from netlist
0A  // 33 x54y112 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 34 x54y112 CPE[4]
00  // 35 x54y112 CPE[5]
00  // 36 x54y112 CPE[6]
18  // 37 x54y112 CPE[7]
00  // 38 x54y112 CPE[8]
00  // 39 x54y112 CPE[9]
00  // 40 x53y111 INMUX plane 2,1
00  // 41 x53y111 INMUX plane 4,3
00  // 42 x53y111 INMUX plane 6,5
24  // 43 x53y111 INMUX plane 8,7
00  // 44 x53y111 INMUX plane 10,9
09  // 45 x53y111 INMUX plane 12,11
00  // 46 x53y112 INMUX plane 2,1
38  // 47 x53y112 INMUX plane 4,3
00  // 48 x53y112 INMUX plane 6,5
00  // 49 x53y112 INMUX plane 8,7
00  // 50 x53y112 INMUX plane 10,9
20  // 51 x53y112 INMUX plane 12,11
00  // 52 x54y111 INMUX plane 2,1
00  // 53 x54y111 INMUX plane 4,3
00  // 54 x54y111 INMUX plane 6,5
00  // 55 x54y111 INMUX plane 8,7
00  // 56 x54y111 INMUX plane 10,9
00  // 57 x54y111 INMUX plane 12,11
04  // 58 x54y112 INMUX plane 2,1
00  // 59 x54y112 INMUX plane 4,3
00  // 60 x54y112 INMUX plane 6,5
64  // 61 x54y112 INMUX plane 8,7
00  // 62 x54y112 INMUX plane 10,9
00  // 63 x54y112 INMUX plane 12,11
28  // 64 x54y112 SB_BIG plane 1
10  // 65 x54y112 SB_BIG plane 1
00  // 66 x54y112 SB_DRIVE plane 2,1
48  // 67 x54y112 SB_BIG plane 2
12  // 68 x54y112 SB_BIG plane 2
00  // 69 x54y112 SB_BIG plane 3
00  // 70 x54y112 SB_BIG plane 3
00  // 71 x54y112 SB_DRIVE plane 4,3
48  // 72 x54y112 SB_BIG plane 4
12  // 73 x54y112 SB_BIG plane 4
00  // 74 x54y112 SB_BIG plane 5
00  // 75 x54y112 SB_BIG plane 5
00  // 76 x54y112 SB_DRIVE plane 6,5
48  // 77 x54y112 SB_BIG plane 6
12  // 78 x54y112 SB_BIG plane 6
00  // 79 x54y112 SB_BIG plane 7
00  // 80 x54y112 SB_BIG plane 7
00  // 81 x54y112 SB_DRIVE plane 8,7
48  // 82 x54y112 SB_BIG plane 8
02  // 83 x54y112 SB_BIG plane 8
00  // 84 x54y112 SB_BIG plane 9
00  // 85 x54y112 SB_BIG plane 9
00  // 86 x54y112 SB_DRIVE plane 10,9
00  // 87 x54y112 SB_BIG plane 10
00  // 88 x54y112 SB_BIG plane 10
00  // 89 x54y112 SB_BIG plane 11
00  // 90 x54y112 SB_BIG plane 11
00  // 91 x54y112 SB_DRIVE plane 12,11
00  // 92 x54y112 SB_BIG plane 12
00  // 93 x54y112 SB_BIG plane 12
00  // 94 x53y111 SB_SML plane 1
80  // 95 x53y111 SB_SML plane 2,1
2A  // 96 x53y111 SB_SML plane 2
00  // 97 x53y111 SB_SML plane 3
80  // 98 x53y111 SB_SML plane 4,3
2A  // 99 x53y111 SB_SML plane 4
00  // 100 x53y111 SB_SML plane 5
80  // 101 x53y111 SB_SML plane 6,5
2A  // 102 x53y111 SB_SML plane 6
00  // 103 x53y111 SB_SML plane 7
80  // 104 x53y111 SB_SML plane 8,7
2A  // 105 x53y111 SB_SML plane 8
00  // 106 x53y111 SB_SML plane 9
00  // 107 x53y111 SB_SML plane 10,9
00  // 108 x53y111 SB_SML plane 10
03  // 109 x53y111 SB_SML plane 11
06  // 110 x53y111 SB_SML plane 12,11
60 // -- CRC low byte
AF // -- CRC high byte


// Config Latches on x21y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C25C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
39 // y_sel: 113
34 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C264
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
A0  //  0 x21y113 CPE[0]  net1 = net2: _a661  C_ADDF2///ADDF2/
A0  //  1 x21y113 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  //  2 x21y113 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  //  3 x21y113 CPE[3]
20  //  4 x21y113 CPE[4]
00  //  5 x21y113 CPE[5]
00  //  6 x21y113 CPE[6]
78  //  7 x21y113 CPE[7]
00  //  8 x21y113 CPE[8]
00  //  9 x21y113 CPE[9]
0C  // 10 x21y114 CPE[0]  net1 = net2: _a663  C_ADDF2///ADDF2/
0C  // 11 x21y114 CPE[1]  80'h00_0078_00_0020_0C66_0C0C modified with path inversions
66  // 12 x21y114 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  // 13 x21y114 CPE[3]
20  // 14 x21y114 CPE[4]
00  // 15 x21y114 CPE[5]
00  // 16 x21y114 CPE[6]
78  // 17 x21y114 CPE[7]
00  // 18 x21y114 CPE[8]
00  // 19 x21y114 CPE[9]
05  // 20 x22y113 CPE[0]  _a792  C_ADDF////    _a1620  C_////Bridge
00  // 21 x22y113 CPE[1]  80'h00_00BC_00_0010_0666_0005 modified with path inversions
66  // 22 x22y113 CPE[2]  80'h00_00BC_00_0010_0666_000A from netlist
06  // 23 x22y113 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 24 x22y113 CPE[4]
00  // 25 x22y113 CPE[5]
00  // 26 x22y113 CPE[6]
BC  // 27 x22y113 CPE[7]
00  // 28 x22y113 CPE[8]
00  // 29 x22y113 CPE[9]
00  // 30 x22y114 CPE[0]
00  // 31 x22y114 CPE[1]
00  // 32 x22y114 CPE[2]
00  // 33 x22y114 CPE[3]
00  // 34 x22y114 CPE[4]
00  // 35 x22y114 CPE[5]
00  // 36 x22y114 CPE[6]
00  // 37 x22y114 CPE[7]
00  // 38 x22y114 CPE[8]
00  // 39 x22y114 CPE[9]
03  // 40 x21y113 INMUX plane 2,1
05  // 41 x21y113 INMUX plane 4,3
00  // 42 x21y113 INMUX plane 6,5
05  // 43 x21y113 INMUX plane 8,7
00  // 44 x21y113 INMUX plane 10,9
00  // 45 x21y113 INMUX plane 12,11
18  // 46 x21y114 INMUX plane 2,1
00  // 47 x21y114 INMUX plane 4,3
18  // 48 x21y114 INMUX plane 6,5
00  // 49 x21y114 INMUX plane 8,7
00  // 50 x21y114 INMUX plane 10,9
00  // 51 x21y114 INMUX plane 12,11
27  // 52 x22y113 INMUX plane 2,1
00  // 53 x22y113 INMUX plane 4,3
E3  // 54 x22y113 INMUX plane 6,5
40  // 55 x22y113 INMUX plane 8,7
82  // 56 x22y113 INMUX plane 10,9
C1  // 57 x22y113 INMUX plane 12,11
04  // 58 x22y114 INMUX plane 2,1
03  // 59 x22y114 INMUX plane 4,3
C1  // 60 x22y114 INMUX plane 6,5
C3  // 61 x22y114 INMUX plane 8,7
C0  // 62 x22y114 INMUX plane 10,9
C0  // 63 x22y114 INMUX plane 12,11
48  // 64 x21y113 SB_BIG plane 1
12  // 65 x21y113 SB_BIG plane 1
80  // 66 x21y113 SB_DRIVE plane 2,1
48  // 67 x21y113 SB_BIG plane 2
22  // 68 x21y113 SB_BIG plane 2
48  // 69 x21y113 SB_BIG plane 3
12  // 70 x21y113 SB_BIG plane 3
00  // 71 x21y113 SB_DRIVE plane 4,3
00  // 72 x21y113 SB_BIG plane 4
20  // 73 x21y113 SB_BIG plane 4
48  // 74 x21y113 SB_BIG plane 5
12  // 75 x21y113 SB_BIG plane 5
00  // 76 x21y113 SB_DRIVE plane 6,5
08  // 77 x21y113 SB_BIG plane 6
12  // 78 x21y113 SB_BIG plane 6
48  // 79 x21y113 SB_BIG plane 7
12  // 80 x21y113 SB_BIG plane 7
00  // 81 x21y113 SB_DRIVE plane 8,7
00  // 82 x21y113 SB_BIG plane 8
20  // 83 x21y113 SB_BIG plane 8
00  // 84 x21y113 SB_BIG plane 9
00  // 85 x21y113 SB_BIG plane 9
00  // 86 x21y113 SB_DRIVE plane 10,9
80  // 87 x21y113 SB_BIG plane 10
00  // 88 x21y113 SB_BIG plane 10
01  // 89 x21y113 SB_BIG plane 11
00  // 90 x21y113 SB_BIG plane 11
00  // 91 x21y113 SB_DRIVE plane 12,11
00  // 92 x21y113 SB_BIG plane 12
00  // 93 x21y113 SB_BIG plane 12
88  // 94 x22y114 SB_SML plane 1
82  // 95 x22y114 SB_SML plane 2,1
6A  // 96 x22y114 SB_SML plane 2
A8  // 97 x22y114 SB_SML plane 3
02  // 98 x22y114 SB_SML plane 4,3
00  // 99 x22y114 SB_SML plane 4
88  // 100 x22y114 SB_SML plane 5
B6  // 101 x22y114 SB_SML plane 6,5
74  // 102 x22y114 SB_SML plane 6
A1  // 103 x22y114 SB_SML plane 7
42  // 104 x22y114 SB_SML plane 8,7
20  // 105 x22y114 SB_SML plane 8
00  // 106 x22y114 SB_SML plane 9
20  // 107 x22y114 SB_SML plane 10,9
30  // 108 x22y114 SB_SML plane 10
4D // -- CRC low byte
70 // -- CRC high byte


// Config Latches on x23y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C2D7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
39 // y_sel: 113
3C // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C2DF
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5F  //  0 x23y113 CPE[0]  net1 = net2: _a1018  C_AND/D//AND/D
3F  //  1 x23y113 CPE[1]  80'h00_3A00_80_0000_0C88_3F5F modified with path inversions
88  //  2 x23y113 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  //  3 x23y113 CPE[3]      00_CC00_00_0000_0000_F0F0 difference
00  //  4 x23y113 CPE[4]
00  //  5 x23y113 CPE[5]
80  //  6 x23y113 CPE[6]
00  //  7 x23y113 CPE[7]
3A  //  8 x23y113 CPE[8]
00  //  9 x23y113 CPE[9]
F2  // 10 x23y114 CPE[0]  net1 = net2: _a507  C_AND/D//AND/D
F1  // 11 x23y114 CPE[1]  80'h00_FE00_80_0000_0C88_F1F2 modified with path inversions
88  // 12 x23y114 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 13 x23y114 CPE[3]      00_0000_00_0000_0000_090A difference
00  // 14 x23y114 CPE[4]
00  // 15 x23y114 CPE[5]
80  // 16 x23y114 CPE[6]
00  // 17 x23y114 CPE[7]
FE  // 18 x23y114 CPE[8]
00  // 19 x23y114 CPE[9]
FF  // 20 x24y113 CPE[0]  _a298  C_ORAND/D///    
BB  // 21 x24y113 CPE[1]  80'h00_FD00_00_0000_0388_BBFF modified with path inversions
88  // 22 x24y113 CPE[2]  80'h00_FE00_00_0000_0388_77FF from netlist
03  // 23 x24y113 CPE[3]      00_0300_00_0000_0000_CC00 difference
00  // 24 x24y113 CPE[4]
00  // 25 x24y113 CPE[5]
00  // 26 x24y113 CPE[6]
00  // 27 x24y113 CPE[7]
FD  // 28 x24y113 CPE[8]
00  // 29 x24y113 CPE[9]
44  // 30 x24y114 CPE[0]  net1 = net2: _a535  C_AND///AND/
41  // 31 x24y114 CPE[1]  80'h00_0078_00_0000_0C88_4144 modified with path inversions
88  // 32 x24y114 CPE[2]  80'h00_0078_00_0000_0C88_1111 from netlist
0C  // 33 x24y114 CPE[3]      00_0000_00_0000_0000_5055 difference
00  // 34 x24y114 CPE[4]
00  // 35 x24y114 CPE[5]
00  // 36 x24y114 CPE[6]
78  // 37 x24y114 CPE[7]
54 // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x25y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C30B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
39 // y_sel: 113
E4 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C313
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
DD  //  0 x25y113 CPE[0]  net1 = net2: _a299  C_ORAND/D//ORAND/D
E7  //  1 x25y113 CPE[1]  80'h00_FD00_80_0000_0387_E7DD modified with path inversions
87  //  2 x25y113 CPE[2]  80'h00_FE00_80_0000_0387_7777 from netlist
03  //  3 x25y113 CPE[3]      00_0300_00_0000_0000_90AA difference
00  //  4 x25y113 CPE[4]
00  //  5 x25y113 CPE[5]
80  //  6 x25y113 CPE[6]
00  //  7 x25y113 CPE[7]
FD  //  8 x25y113 CPE[8]
00  //  9 x25y113 CPE[9]
00  // 10 x25y114 CPE[0]
00  // 11 x25y114 CPE[1]
00  // 12 x25y114 CPE[2]
00  // 13 x25y114 CPE[3]
00  // 14 x25y114 CPE[4]
00  // 15 x25y114 CPE[5]
00  // 16 x25y114 CPE[6]
00  // 17 x25y114 CPE[7]
00  // 18 x25y114 CPE[8]
00  // 19 x25y114 CPE[9]
FC  // 20 x26y113 CPE[0]  net1 = net2: _a743  C_ADDF2/D//ADDF2/
5F  // 21 x26y113 CPE[1]  80'h00_3960_00_0020_0C66_5FFC modified with path inversions
66  // 22 x26y113 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y113 CPE[3]      00_CF00_00_0000_0000_F000 difference
20  // 24 x26y113 CPE[4]
00  // 25 x26y113 CPE[5]
00  // 26 x26y113 CPE[6]
60  // 27 x26y113 CPE[7]
39  // 28 x26y113 CPE[8]
00  // 29 x26y113 CPE[9]
F3  // 30 x26y114 CPE[0]  net1 = net2: _a745  C_ADDF2/D//ADDF2/
3F  // 31 x26y114 CPE[1]  80'h00_3660_00_0020_0C66_3FF3 modified with path inversions
66  // 32 x26y114 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x26y114 CPE[3]      00_C000_00_0000_0000_F00F difference
20  // 34 x26y114 CPE[4]
00  // 35 x26y114 CPE[5]
00  // 36 x26y114 CPE[6]
60  // 37 x26y114 CPE[7]
36  // 38 x26y114 CPE[8]
D7 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x27y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C340     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
39 // y_sel: 113
8C // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C348
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x27y113 CPE[0]  _a1628  C_////Bridge
FF  //  1 x27y113 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  //  2 x27y113 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  //  3 x27y113 CPE[3]
00  //  4 x27y113 CPE[4]
00  //  5 x27y113 CPE[5]
00  //  6 x27y113 CPE[6]
A3  //  7 x27y113 CPE[7]
00  //  8 x27y113 CPE[8]
00  //  9 x27y113 CPE[9]
FF  // 10 x27y114 CPE[0]  _a1599  C_////Bridge
FF  // 11 x27y114 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x27y114 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x27y114 CPE[3]
00  // 14 x27y114 CPE[4]
00  // 15 x27y114 CPE[5]
00  // 16 x27y114 CPE[6]
A3  // 17 x27y114 CPE[7]
00  // 18 x27y114 CPE[8]
00  // 19 x27y114 CPE[9]
0C  // 20 x28y113 CPE[0]  _a800  C_ADDF////    _a1694  C_////Bridge
00  // 21 x28y113 CPE[1]  80'h00_00BD_00_0010_0666_000C modified with path inversions
66  // 22 x28y113 CPE[2]  80'h00_00BD_00_0010_0666_000C from netlist
06  // 23 x28y113 CPE[3]
10  // 24 x28y113 CPE[4]
00  // 25 x28y113 CPE[5]
00  // 26 x28y113 CPE[6]
BD  // 27 x28y113 CPE[7]
00  // 28 x28y113 CPE[8]
00  // 29 x28y113 CPE[9]
FF  // 30 x28y114 CPE[0]  _a1683  C_////Bridge
FF  // 31 x28y114 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  // 32 x28y114 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  // 33 x28y114 CPE[3]
00  // 34 x28y114 CPE[4]
00  // 35 x28y114 CPE[5]
00  // 36 x28y114 CPE[6]
A6  // 37 x28y114 CPE[7]
00  // 38 x28y114 CPE[8]
00  // 39 x28y114 CPE[9]
10  // 40 x27y113 INMUX plane 2,1
18  // 41 x27y113 INMUX plane 4,3
01  // 42 x27y113 INMUX plane 6,5
01  // 43 x27y113 INMUX plane 8,7
01  // 44 x27y113 INMUX plane 10,9
09  // 45 x27y113 INMUX plane 12,11
02  // 46 x27y114 INMUX plane 2,1
38  // 47 x27y114 INMUX plane 4,3
04  // 48 x27y114 INMUX plane 6,5
18  // 49 x27y114 INMUX plane 8,7
0A  // 50 x27y114 INMUX plane 10,9
28  // 51 x27y114 INMUX plane 12,11
20  // 52 x28y113 INMUX plane 2,1
00  // 53 x28y113 INMUX plane 4,3
2A  // 54 x28y113 INMUX plane 6,5
00  // 55 x28y113 INMUX plane 8,7
0A  // 56 x28y113 INMUX plane 10,9
01  // 57 x28y113 INMUX plane 12,11
21  // 58 x28y114 INMUX plane 2,1
00  // 59 x28y114 INMUX plane 4,3
00  // 60 x28y114 INMUX plane 6,5
4C  // 61 x28y114 INMUX plane 8,7
83  // 62 x28y114 INMUX plane 10,9
20  // 63 x28y114 INMUX plane 12,11
48  // 64 x28y114 SB_BIG plane 1
12  // 65 x28y114 SB_BIG plane 1
00  // 66 x28y114 SB_DRIVE plane 2,1
8C  // 67 x28y114 SB_BIG plane 2
24  // 68 x28y114 SB_BIG plane 2
48  // 69 x28y114 SB_BIG plane 3
02  // 70 x28y114 SB_BIG plane 3
00  // 71 x28y114 SB_DRIVE plane 4,3
53  // 72 x28y114 SB_BIG plane 4
24  // 73 x28y114 SB_BIG plane 4
14  // 74 x28y114 SB_BIG plane 5
14  // 75 x28y114 SB_BIG plane 5
08  // 76 x28y114 SB_DRIVE plane 6,5
8B  // 77 x28y114 SB_BIG plane 6
24  // 78 x28y114 SB_BIG plane 6
48  // 79 x28y114 SB_BIG plane 7
12  // 80 x28y114 SB_BIG plane 7
00  // 81 x28y114 SB_DRIVE plane 8,7
90  // 82 x28y114 SB_BIG plane 8
32  // 83 x28y114 SB_BIG plane 8
90  // 84 x28y114 SB_BIG plane 9
16  // 85 x28y114 SB_BIG plane 9
08  // 86 x28y114 SB_DRIVE plane 10,9
42  // 87 x28y114 SB_BIG plane 10
15  // 88 x28y114 SB_BIG plane 10
16  // 89 x28y114 SB_BIG plane 11
16  // 90 x28y114 SB_BIG plane 11
08  // 91 x28y114 SB_DRIVE plane 12,11
48  // 92 x28y114 SB_BIG plane 12
12  // 93 x28y114 SB_BIG plane 12
3A  // 94 x27y113 SB_SML plane 1
87  // 95 x27y113 SB_SML plane 2,1
2A  // 96 x27y113 SB_SML plane 2
A8  // 97 x27y113 SB_SML plane 3
82  // 98 x27y113 SB_SML plane 4,3
2E  // 99 x27y113 SB_SML plane 4
50  // 100 x27y113 SB_SML plane 5
85  // 101 x27y113 SB_SML plane 6,5
2A  // 102 x27y113 SB_SML plane 6
A8  // 103 x27y113 SB_SML plane 7
82  // 104 x27y113 SB_SML plane 8,7
26  // 105 x27y113 SB_SML plane 8
F1  // 106 x27y113 SB_SML plane 9
84  // 107 x27y113 SB_SML plane 10,9
2E  // 108 x27y113 SB_SML plane 10
58  // 109 x27y113 SB_SML plane 11
85  // 110 x27y113 SB_SML plane 12,11
2A  // 111 x27y113 SB_SML plane 12
2E // -- CRC low byte
A3 // -- CRC high byte


// Config Latches on x29y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C3BE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
39 // y_sel: 113
54 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C3C6
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
A3  //  0 x29y113 CPE[0]  _a1144  C_MX4b////    _a1629  C_////Bridge
00  //  1 x29y113 CPE[1]  80'h00_00BB_00_0040_0AFD_00A3 modified with path inversions
FD  //  2 x29y113 CPE[2]  80'h00_00BB_00_0040_0AFE_0053 from netlist
0A  //  3 x29y113 CPE[3]      00_0000_00_0000_0003_00F0 difference
40  //  4 x29y113 CPE[4]
00  //  5 x29y113 CPE[5]
00  //  6 x29y113 CPE[6]
BB  //  7 x29y113 CPE[7]
00  //  8 x29y113 CPE[8]
00  //  9 x29y113 CPE[9]
FF  // 10 x29y114 CPE[0]  _a916  C_AND/D///    _a1601  C_////Bridge
CF  // 11 x29y114 CPE[1]  80'h00_39A3_00_0000_0C88_CFFF modified with path inversions
88  // 12 x29y114 CPE[2]  80'h00_F6A3_00_0000_0C88_CFFF from netlist
0C  // 13 x29y114 CPE[3]      00_CF00_00_0000_0000_0000 difference
00  // 14 x29y114 CPE[4]
00  // 15 x29y114 CPE[5]
00  // 16 x29y114 CPE[6]
A3  // 17 x29y114 CPE[7]
39  // 18 x29y114 CPE[8]
00  // 19 x29y114 CPE[9]
4F  // 20 x30y113 CPE[0]  _a176  C_///AND/
FF  // 21 x30y113 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  // 22 x30y113 CPE[2]  80'h00_0060_00_0000_0C08_FF1F from netlist
0C  // 23 x30y113 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 24 x30y113 CPE[4]
00  // 25 x30y113 CPE[5]
00  // 26 x30y113 CPE[6]
60  // 27 x30y113 CPE[7]
00  // 28 x30y113 CPE[8]
00  // 29 x30y113 CPE[9]
CF  // 30 x30y114 CPE[0]  net1 = net2: _a177  C_AND////D
FC  // 31 x30y114 CPE[1]  80'h00_FE18_00_0000_0888_FCCF modified with path inversions
88  // 32 x30y114 CPE[2]  80'h00_FE18_00_0000_0888_FC3F from netlist
08  // 33 x30y114 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x30y114 CPE[4]
00  // 35 x30y114 CPE[5]
00  // 36 x30y114 CPE[6]
18  // 37 x30y114 CPE[7]
FE  // 38 x30y114 CPE[8]
00 // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x31y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C3F3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
39 // y_sel: 113
0D // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C3FB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x31y113 CPE[0]  _a1589  C_////Bridge
FF  //  1 x31y113 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y113 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  //  3 x31y113 CPE[3]
00  //  4 x31y113 CPE[4]
00  //  5 x31y113 CPE[5]
00  //  6 x31y113 CPE[6]
A1  //  7 x31y113 CPE[7]
00  //  8 x31y113 CPE[8]
00  //  9 x31y113 CPE[9]
C5  // 10 x31y114 CPE[0]  _a1156  C_MX4b////    
00  // 11 x31y114 CPE[1]  80'h00_0018_00_0040_0AA8_00C5 modified with path inversions
A8  // 12 x31y114 CPE[2]  80'h00_0018_00_0040_0AA0_00CA from netlist
0A  // 13 x31y114 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 14 x31y114 CPE[4]
00  // 15 x31y114 CPE[5]
00  // 16 x31y114 CPE[6]
18  // 17 x31y114 CPE[7]
00  // 18 x31y114 CPE[8]
00  // 19 x31y114 CPE[9]
30  // 20 x32y113 CPE[0]  _a180  C_MX2b////    _a1590  C_////Bridge
00  // 21 x32y113 CPE[1]  80'h00_00B9_00_0040_0A51_0030 modified with path inversions
51  // 22 x32y113 CPE[2]  80'h00_00B9_00_0040_0A55_0030 from netlist
0A  // 23 x32y113 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x32y113 CPE[4]
00  // 25 x32y113 CPE[5]
00  // 26 x32y113 CPE[6]
B9  // 27 x32y113 CPE[7]
00  // 28 x32y113 CPE[8]
00  // 29 x32y113 CPE[9]
CA  // 30 x32y114 CPE[0]  _a210  C_AND////    _a215  C_///OR/
A5  // 31 x32y114 CPE[1]  80'h00_0078_00_0000_0C8E_A5CA modified with path inversions
8E  // 32 x32y114 CPE[2]  80'h00_0078_00_0000_0C8E_55CA from netlist
0C  // 33 x32y114 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 34 x32y114 CPE[4]
00  // 35 x32y114 CPE[5]
00  // 36 x32y114 CPE[6]
78  // 37 x32y114 CPE[7]
00  // 38 x32y114 CPE[8]
00  // 39 x32y114 CPE[9]
31  // 40 x31y113 INMUX plane 2,1
01  // 41 x31y113 INMUX plane 4,3
29  // 42 x31y113 INMUX plane 6,5
18  // 43 x31y113 INMUX plane 8,7
02  // 44 x31y113 INMUX plane 10,9
04  // 45 x31y113 INMUX plane 12,11
05  // 46 x31y114 INMUX plane 2,1
12  // 47 x31y114 INMUX plane 4,3
38  // 48 x31y114 INMUX plane 6,5
08  // 49 x31y114 INMUX plane 8,7
21  // 50 x31y114 INMUX plane 10,9
00  // 51 x31y114 INMUX plane 12,11
35  // 52 x32y113 INMUX plane 2,1
08  // 53 x32y113 INMUX plane 4,3
5C  // 54 x32y113 INMUX plane 6,5
07  // 55 x32y113 INMUX plane 8,7
89  // 56 x32y113 INMUX plane 10,9
C2  // 57 x32y113 INMUX plane 12,11
03  // 58 x32y114 INMUX plane 2,1
21  // 59 x32y114 INMUX plane 4,3
5D  // 60 x32y114 INMUX plane 6,5
07  // 61 x32y114 INMUX plane 8,7
8C  // 62 x32y114 INMUX plane 10,9
C4  // 63 x32y114 INMUX plane 12,11
48  // 64 x32y114 SB_BIG plane 1
12  // 65 x32y114 SB_BIG plane 1
00  // 66 x32y114 SB_DRIVE plane 2,1
9C  // 67 x32y114 SB_BIG plane 2
23  // 68 x32y114 SB_BIG plane 2
41  // 69 x32y114 SB_BIG plane 3
1A  // 70 x32y114 SB_BIG plane 3
00  // 71 x32y114 SB_DRIVE plane 4,3
09  // 72 x32y114 SB_BIG plane 4
23  // 73 x32y114 SB_BIG plane 4
48  // 74 x32y114 SB_BIG plane 5
10  // 75 x32y114 SB_BIG plane 5
40  // 76 x32y114 SB_DRIVE plane 6,5
41  // 77 x32y114 SB_BIG plane 6
32  // 78 x32y114 SB_BIG plane 6
48  // 79 x32y114 SB_BIG plane 7
12  // 80 x32y114 SB_BIG plane 7
00  // 81 x32y114 SB_DRIVE plane 8,7
A0  // 82 x32y114 SB_BIG plane 8
14  // 83 x32y114 SB_BIG plane 8
48  // 84 x32y114 SB_BIG plane 9
12  // 85 x32y114 SB_BIG plane 9
00  // 86 x32y114 SB_DRIVE plane 10,9
88  // 87 x32y114 SB_BIG plane 10
13  // 88 x32y114 SB_BIG plane 10
08  // 89 x32y114 SB_BIG plane 11
64  // 90 x32y114 SB_BIG plane 11
1A  // 91 x32y114 SB_DRIVE plane 12,11
82  // 92 x32y114 SB_BIG plane 12
14  // 93 x32y114 SB_BIG plane 12
A8  // 94 x31y113 SB_SML plane 1
82  // 95 x31y113 SB_SML plane 2,1
2A  // 96 x31y113 SB_SML plane 2
A8  // 97 x31y113 SB_SML plane 3
C2  // 98 x31y113 SB_SML plane 4,3
35  // 99 x31y113 SB_SML plane 4
A8  // 100 x31y113 SB_SML plane 5
82  // 101 x31y113 SB_SML plane 6,5
2A  // 102 x31y113 SB_SML plane 6
82  // 103 x31y113 SB_SML plane 7
82  // 104 x31y113 SB_SML plane 8,7
2C  // 105 x31y113 SB_SML plane 8
D8  // 106 x31y113 SB_SML plane 9
93  // 107 x31y113 SB_SML plane 10,9
14  // 108 x31y113 SB_SML plane 10
A1  // 109 x31y113 SB_SML plane 11
82  // 110 x31y113 SB_SML plane 12,11
28  // 111 x31y113 SB_SML plane 12
B1 // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x33y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C471     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
39 // y_sel: 113
D5 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C479
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F1  //  0 x33y113 CPE[0]  net1 = net2: _a182  C_AND////D
FF  //  1 x33y113 CPE[1]  80'h00_FE18_00_0000_0888_FFF1 modified with path inversions
88  //  2 x33y113 CPE[2]  80'h00_FE18_00_0000_0888_FFF4 from netlist
08  //  3 x33y113 CPE[3]      00_0000_00_0000_0000_0005 difference
00  //  4 x33y113 CPE[4]
00  //  5 x33y113 CPE[5]
00  //  6 x33y113 CPE[6]
18  //  7 x33y113 CPE[7]
FE  //  8 x33y113 CPE[8]
00  //  9 x33y113 CPE[9]
C5  // 10 x33y114 CPE[0]  _a1157  C_MX4b////    
00  // 11 x33y114 CPE[1]  80'h00_0018_00_0040_0A54_00C5 modified with path inversions
54  // 12 x33y114 CPE[2]  80'h00_0018_00_0040_0A50_00C5 from netlist
0A  // 13 x33y114 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x33y114 CPE[4]
00  // 15 x33y114 CPE[5]
00  // 16 x33y114 CPE[6]
18  // 17 x33y114 CPE[7]
00  // 18 x33y114 CPE[8]
00  // 19 x33y114 CPE[9]
FA  // 20 x34y113 CPE[0]  net1 = net2: _a839  C_ADDF2/D//ADDF2/
5F  // 21 x34y113 CPE[1]  80'h00_3A60_00_0020_0C66_5FFA modified with path inversions
66  // 22 x34y113 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x34y113 CPE[3]      00_CC00_00_0000_0000_F000 difference
20  // 24 x34y113 CPE[4]
00  // 25 x34y113 CPE[5]
00  // 26 x34y113 CPE[6]
60  // 27 x34y113 CPE[7]
3A  // 28 x34y113 CPE[8]
00  // 29 x34y113 CPE[9]
F3  // 30 x34y114 CPE[0]  net1 = net2: _a842  C_ADDF2/D//ADDF2/
3F  // 31 x34y114 CPE[1]  80'h00_3960_00_0020_0C66_3FF3 modified with path inversions
66  // 32 x34y114 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y114 CPE[3]      00_CF00_00_0000_0000_F00F difference
20  // 34 x34y114 CPE[4]
00  // 35 x34y114 CPE[5]
00  // 36 x34y114 CPE[6]
60  // 37 x34y114 CPE[7]
39  // 38 x34y114 CPE[8]
5A // -- CRC low byte
54 // -- CRC high byte


// Config Latches on x35y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C4A6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
39 // y_sel: 113
BD // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C4AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
BB  //  0 x35y113 CPE[0]  _a189  C_///ORAND/
FF  //  1 x35y113 CPE[1]  80'h00_0060_00_0000_0C08_FFBB modified with path inversions
08  //  2 x35y113 CPE[2]  80'h00_0060_00_0000_0C08_FF7B from netlist
0C  //  3 x35y113 CPE[3]      00_0000_00_0000_0000_00C0 difference
00  //  4 x35y113 CPE[4]
00  //  5 x35y113 CPE[5]
00  //  6 x35y113 CPE[6]
60  //  7 x35y113 CPE[7]
00  //  8 x35y113 CPE[8]
00  //  9 x35y113 CPE[9]
FF  // 10 x35y114 CPE[0]  _a1556  C_////Bridge
FF  // 11 x35y114 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x35y114 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x35y114 CPE[3]
00  // 14 x35y114 CPE[4]
00  // 15 x35y114 CPE[5]
00  // 16 x35y114 CPE[6]
A0  // 17 x35y114 CPE[7]
00  // 18 x35y114 CPE[8]
00  // 19 x35y114 CPE[9]
55  // 20 x36y113 CPE[0]  _a271  C_ORAND////    _a1327  C_///AND/
77  // 21 x36y113 CPE[1]  80'h00_0078_00_0000_0C88_7755 modified with path inversions
88  // 22 x36y113 CPE[2]  80'h00_0078_00_0000_0C88_7B55 from netlist
0C  // 23 x36y113 CPE[3]      00_0000_00_0000_0000_0C00 difference
00  // 24 x36y113 CPE[4]
00  // 25 x36y113 CPE[5]
00  // 26 x36y113 CPE[6]
78  // 27 x36y113 CPE[7]
00  // 28 x36y113 CPE[8]
00  // 29 x36y113 CPE[9]
C8  // 30 x36y114 CPE[0]  _a195  C_///AND/
FF  // 31 x36y114 CPE[1]  80'h00_0060_00_0000_0C08_FFC8 modified with path inversions
08  // 32 x36y114 CPE[2]  80'h00_0060_00_0000_0C08_FFC4 from netlist
0C  // 33 x36y114 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 34 x36y114 CPE[4]
00  // 35 x36y114 CPE[5]
00  // 36 x36y114 CPE[6]
60  // 37 x36y114 CPE[7]
00  // 38 x36y114 CPE[8]
00  // 39 x36y114 CPE[9]
34  // 40 x35y113 INMUX plane 2,1
0A  // 41 x35y113 INMUX plane 4,3
10  // 42 x35y113 INMUX plane 6,5
09  // 43 x35y113 INMUX plane 8,7
09  // 44 x35y113 INMUX plane 10,9
00  // 45 x35y113 INMUX plane 12,11
10  // 46 x35y114 INMUX plane 2,1
00  // 47 x35y114 INMUX plane 4,3
00  // 48 x35y114 INMUX plane 6,5
00  // 49 x35y114 INMUX plane 8,7
09  // 50 x35y114 INMUX plane 10,9
00  // 51 x35y114 INMUX plane 12,11
00  // 52 x36y113 INMUX plane 2,1
05  // 53 x36y113 INMUX plane 4,3
3F  // 54 x36y113 INMUX plane 6,5
3F  // 55 x36y113 INMUX plane 8,7
04  // 56 x36y113 INMUX plane 10,9
09  // 57 x36y113 INMUX plane 12,11
2E  // 58 x36y114 INMUX plane 2,1
30  // 59 x36y114 INMUX plane 4,3
05  // 60 x36y114 INMUX plane 6,5
18  // 61 x36y114 INMUX plane 8,7
11  // 62 x36y114 INMUX plane 10,9
00  // 63 x36y114 INMUX plane 12,11
48  // 64 x36y114 SB_BIG plane 1
12  // 65 x36y114 SB_BIG plane 1
00  // 66 x36y114 SB_DRIVE plane 2,1
48  // 67 x36y114 SB_BIG plane 2
18  // 68 x36y114 SB_BIG plane 2
59  // 69 x36y114 SB_BIG plane 3
12  // 70 x36y114 SB_BIG plane 3
00  // 71 x36y114 SB_DRIVE plane 4,3
41  // 72 x36y114 SB_BIG plane 4
12  // 73 x36y114 SB_BIG plane 4
41  // 74 x36y114 SB_BIG plane 5
12  // 75 x36y114 SB_BIG plane 5
00  // 76 x36y114 SB_DRIVE plane 6,5
59  // 77 x36y114 SB_BIG plane 6
12  // 78 x36y114 SB_BIG plane 6
08  // 79 x36y114 SB_BIG plane 7
14  // 80 x36y114 SB_BIG plane 7
00  // 81 x36y114 SB_DRIVE plane 8,7
48  // 82 x36y114 SB_BIG plane 8
22  // 83 x36y114 SB_BIG plane 8
48  // 84 x36y114 SB_BIG plane 9
12  // 85 x36y114 SB_BIG plane 9
00  // 86 x36y114 SB_DRIVE plane 10,9
48  // 87 x36y114 SB_BIG plane 10
12  // 88 x36y114 SB_BIG plane 10
48  // 89 x36y114 SB_BIG plane 11
12  // 90 x36y114 SB_BIG plane 11
00  // 91 x36y114 SB_DRIVE plane 12,11
48  // 92 x36y114 SB_BIG plane 12
12  // 93 x36y114 SB_BIG plane 12
00  // 94 x35y113 SB_SML plane 1
84  // 95 x35y113 SB_SML plane 2,1
5A  // 96 x35y113 SB_SML plane 2
A8  // 97 x35y113 SB_SML plane 3
82  // 98 x35y113 SB_SML plane 4,3
2A  // 99 x35y113 SB_SML plane 4
A8  // 100 x35y113 SB_SML plane 5
12  // 101 x35y113 SB_SML plane 6,5
2A  // 102 x35y113 SB_SML plane 6
B8  // 103 x35y113 SB_SML plane 7
E1  // 104 x35y113 SB_SML plane 8,7
54  // 105 x35y113 SB_SML plane 8
A8  // 106 x35y113 SB_SML plane 9
A2  // 107 x35y113 SB_SML plane 10,9
2F  // 108 x35y113 SB_SML plane 10
B9  // 109 x35y113 SB_SML plane 11
86  // 110 x35y113 SB_SML plane 12,11
2A  // 111 x35y113 SB_SML plane 12
B3 // -- CRC low byte
1B // -- CRC high byte


// Config Latches on x37y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C524     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
39 // y_sel: 113
65 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C52C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A3  //  0 x37y113 CPE[0]  _a211  C_///OR/
FF  //  1 x37y113 CPE[1]  80'h00_0060_00_0000_0C0E_FFA3 modified with path inversions
0E  //  2 x37y113 CPE[2]  80'h00_0060_00_0000_0C0E_FF5C from netlist
0C  //  3 x37y113 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x37y113 CPE[4]
00  //  5 x37y113 CPE[5]
00  //  6 x37y113 CPE[6]
60  //  7 x37y113 CPE[7]
00  //  8 x37y113 CPE[8]
00  //  9 x37y113 CPE[9]
FF  // 10 x37y114 CPE[0]  _a201  C_AND////    _a1591  C_////Bridge
14  // 11 x37y114 CPE[1]  80'h00_00B8_00_0000_0C88_14FF modified with path inversions
88  // 12 x37y114 CPE[2]  80'h00_00B8_00_0000_0C88_44FF from netlist
0C  // 13 x37y114 CPE[3]      00_0000_00_0000_0000_5000 difference
00  // 14 x37y114 CPE[4]
00  // 15 x37y114 CPE[5]
00  // 16 x37y114 CPE[6]
B8  // 17 x37y114 CPE[7]
00  // 18 x37y114 CPE[8]
00  // 19 x37y114 CPE[9]
FF  // 20 x38y113 CPE[0]  _a1333  C_AND////    _a1602  C_////Bridge
5A  // 21 x38y113 CPE[1]  80'h00_00BD_00_0000_0C88_5AFF modified with path inversions
88  // 22 x38y113 CPE[2]  80'h00_00BD_00_0000_0C88_5AFF from netlist
0C  // 23 x38y113 CPE[3]
00  // 24 x38y113 CPE[4]
00  // 25 x38y113 CPE[5]
00  // 26 x38y113 CPE[6]
BD  // 27 x38y113 CPE[7]
00  // 28 x38y113 CPE[8]
00  // 29 x38y113 CPE[9]
E7  // 30 x38y114 CPE[0]  _a273  C_///ORAND/
FF  // 31 x38y114 CPE[1]  80'h00_0060_00_0000_0C08_FFE7 modified with path inversions
08  // 32 x38y114 CPE[2]  80'h00_0060_00_0000_0C08_FF7B from netlist
0C  // 33 x38y114 CPE[3]      00_0000_00_0000_0000_009C difference
00  // 34 x38y114 CPE[4]
00  // 35 x38y114 CPE[5]
00  // 36 x38y114 CPE[6]
60  // 37 x38y114 CPE[7]
00  // 38 x38y114 CPE[8]
00  // 39 x38y114 CPE[9]
21  // 40 x37y113 INMUX plane 2,1
04  // 41 x37y113 INMUX plane 4,3
00  // 42 x37y113 INMUX plane 6,5
08  // 43 x37y113 INMUX plane 8,7
08  // 44 x37y113 INMUX plane 10,9
01  // 45 x37y113 INMUX plane 12,11
17  // 46 x37y114 INMUX plane 2,1
08  // 47 x37y114 INMUX plane 4,3
30  // 48 x37y114 INMUX plane 6,5
39  // 49 x37y114 INMUX plane 8,7
01  // 50 x37y114 INMUX plane 10,9
28  // 51 x37y114 INMUX plane 12,11
15  // 52 x38y113 INMUX plane 2,1
01  // 53 x38y113 INMUX plane 4,3
1E  // 54 x38y113 INMUX plane 6,5
08  // 55 x38y113 INMUX plane 8,7
89  // 56 x38y113 INMUX plane 10,9
C0  // 57 x38y113 INMUX plane 12,11
35  // 58 x38y114 INMUX plane 2,1
3E  // 59 x38y114 INMUX plane 4,3
01  // 60 x38y114 INMUX plane 6,5
01  // 61 x38y114 INMUX plane 8,7
00  // 62 x38y114 INMUX plane 10,9
08  // 63 x38y114 INMUX plane 12,11
80  // 64 x37y113 SB_BIG plane 1
2A  // 65 x37y113 SB_BIG plane 1
01  // 66 x37y113 SB_DRIVE plane 2,1
48  // 67 x37y113 SB_BIG plane 2
12  // 68 x37y113 SB_BIG plane 2
60  // 69 x37y113 SB_BIG plane 3
24  // 70 x37y113 SB_BIG plane 3
00  // 71 x37y113 SB_DRIVE plane 4,3
48  // 72 x37y113 SB_BIG plane 4
12  // 73 x37y113 SB_BIG plane 4
64  // 74 x37y113 SB_BIG plane 5
26  // 75 x37y113 SB_BIG plane 5
00  // 76 x37y113 SB_DRIVE plane 6,5
48  // 77 x37y113 SB_BIG plane 6
10  // 78 x37y113 SB_BIG plane 6
58  // 79 x37y113 SB_BIG plane 7
24  // 80 x37y113 SB_BIG plane 7
04  // 81 x37y113 SB_DRIVE plane 8,7
51  // 82 x37y113 SB_BIG plane 8
12  // 83 x37y113 SB_BIG plane 8
58  // 84 x37y113 SB_BIG plane 9
20  // 85 x37y113 SB_BIG plane 9
06  // 86 x37y113 SB_DRIVE plane 10,9
48  // 87 x37y113 SB_BIG plane 10
12  // 88 x37y113 SB_BIG plane 10
83  // 89 x37y113 SB_BIG plane 11
64  // 90 x37y113 SB_BIG plane 11
08  // 91 x37y113 SB_DRIVE plane 12,11
48  // 92 x37y113 SB_BIG plane 12
10  // 93 x37y113 SB_BIG plane 12
B6  // 94 x38y114 SB_SML plane 1
85  // 95 x38y114 SB_SML plane 2,1
3A  // 96 x38y114 SB_SML plane 2
A8  // 97 x38y114 SB_SML plane 3
12  // 98 x38y114 SB_SML plane 4,3
2B  // 99 x38y114 SB_SML plane 4
50  // 100 x38y114 SB_SML plane 5
25  // 101 x38y114 SB_SML plane 6,5
08  // 102 x38y114 SB_SML plane 6
6B  // 103 x38y114 SB_SML plane 7
86  // 104 x38y114 SB_SML plane 8,7
2A  // 105 x38y114 SB_SML plane 8
B9  // 106 x38y114 SB_SML plane 9
82  // 107 x38y114 SB_SML plane 10,9
32  // 108 x38y114 SB_SML plane 10
A8  // 109 x38y114 SB_SML plane 11
82  // 110 x38y114 SB_SML plane 12,11
2A  // 111 x38y114 SB_SML plane 12
B5 // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x39y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C5A2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
39 // y_sel: 113
6D // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C5AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
12  //  0 x39y113 CPE[0]  _a1335  C_OR////    _a203  C_///AND/
AD  //  1 x39y113 CPE[1]  80'h00_0078_00_0000_0CE8_AD12 modified with path inversions
E8  //  2 x39y113 CPE[2]  80'h00_0078_00_0000_0CE8_A782 from netlist
0C  //  3 x39y113 CPE[3]      00_0000_00_0000_0000_0A90 difference
00  //  4 x39y113 CPE[4]
00  //  5 x39y113 CPE[5]
00  //  6 x39y113 CPE[6]
78  //  7 x39y113 CPE[7]
00  //  8 x39y113 CPE[8]
00  //  9 x39y113 CPE[9]
FF  // 10 x39y114 CPE[0]  _a1325  C_AND////    _a1594  C_////Bridge
33  // 11 x39y114 CPE[1]  80'h00_00BA_00_0000_0C88_33FF modified with path inversions
88  // 12 x39y114 CPE[2]  80'h00_00BA_00_0000_0C88_33FF from netlist
0C  // 13 x39y114 CPE[3]
00  // 14 x39y114 CPE[4]
00  // 15 x39y114 CPE[5]
00  // 16 x39y114 CPE[6]
BA  // 17 x39y114 CPE[7]
00  // 18 x39y114 CPE[8]
00  // 19 x39y114 CPE[9]
56  // 20 x40y113 CPE[0]  _a1329  C_ICOMP////    _a1655  C_////Bridge
CF  // 21 x40y113 CPE[1]  80'h00_00BC_00_0000_0888_CF56 modified with path inversions
88  // 22 x40y113 CPE[2]  80'h00_00BC_00_0000_0888_CFA6 from netlist
08  // 23 x40y113 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x40y113 CPE[4]
00  // 25 x40y113 CPE[5]
00  // 26 x40y113 CPE[6]
BC  // 27 x40y113 CPE[7]
00  // 28 x40y113 CPE[8]
00  // 29 x40y113 CPE[9]
5C  // 30 x40y114 CPE[0]  _a190  C_ICOMP////    _a1593  C_////Bridge
6F  // 31 x40y114 CPE[1]  80'h00_00BD_00_0000_0888_6F5C modified with path inversions
88  // 32 x40y114 CPE[2]  80'h00_00BD_00_0000_0888_6FAC from netlist
08  // 33 x40y114 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x40y114 CPE[4]
00  // 35 x40y114 CPE[5]
00  // 36 x40y114 CPE[6]
BD  // 37 x40y114 CPE[7]
00  // 38 x40y114 CPE[8]
00  // 39 x40y114 CPE[9]
1F  // 40 x39y113 INMUX plane 2,1
36  // 41 x39y113 INMUX plane 4,3
15  // 42 x39y113 INMUX plane 6,5
00  // 43 x39y113 INMUX plane 8,7
25  // 44 x39y113 INMUX plane 10,9
01  // 45 x39y113 INMUX plane 12,11
25  // 46 x39y114 INMUX plane 2,1
06  // 47 x39y114 INMUX plane 4,3
3A  // 48 x39y114 INMUX plane 6,5
30  // 49 x39y114 INMUX plane 8,7
22  // 50 x39y114 INMUX plane 10,9
04  // 51 x39y114 INMUX plane 12,11
10  // 52 x40y113 INMUX plane 2,1
14  // 53 x40y113 INMUX plane 4,3
2D  // 54 x40y113 INMUX plane 6,5
00  // 55 x40y113 INMUX plane 8,7
21  // 56 x40y113 INMUX plane 10,9
E8  // 57 x40y113 INMUX plane 12,11
10  // 58 x40y114 INMUX plane 2,1
0D  // 59 x40y114 INMUX plane 4,3
3B  // 60 x40y114 INMUX plane 6,5
64  // 61 x40y114 INMUX plane 8,7
20  // 62 x40y114 INMUX plane 10,9
18  // 63 x40y114 INMUX plane 12,11
56  // 64 x40y114 SB_BIG plane 1
34  // 65 x40y114 SB_BIG plane 1
00  // 66 x40y114 SB_DRIVE plane 2,1
48  // 67 x40y114 SB_BIG plane 2
12  // 68 x40y114 SB_BIG plane 2
48  // 69 x40y114 SB_BIG plane 3
12  // 70 x40y114 SB_BIG plane 3
00  // 71 x40y114 SB_DRIVE plane 4,3
48  // 72 x40y114 SB_BIG plane 4
12  // 73 x40y114 SB_BIG plane 4
48  // 74 x40y114 SB_BIG plane 5
02  // 75 x40y114 SB_BIG plane 5
00  // 76 x40y114 SB_DRIVE plane 6,5
2A  // 77 x40y114 SB_BIG plane 6
12  // 78 x40y114 SB_BIG plane 6
48  // 79 x40y114 SB_BIG plane 7
12  // 80 x40y114 SB_BIG plane 7
00  // 81 x40y114 SB_DRIVE plane 8,7
08  // 82 x40y114 SB_BIG plane 8
12  // 83 x40y114 SB_BIG plane 8
08  // 84 x40y114 SB_BIG plane 9
62  // 85 x40y114 SB_BIG plane 9
08  // 86 x40y114 SB_DRIVE plane 10,9
48  // 87 x40y114 SB_BIG plane 10
10  // 88 x40y114 SB_BIG plane 10
48  // 89 x40y114 SB_BIG plane 11
12  // 90 x40y114 SB_BIG plane 11
00  // 91 x40y114 SB_DRIVE plane 12,11
61  // 92 x40y114 SB_BIG plane 12
12  // 93 x40y114 SB_BIG plane 12
F8  // 94 x39y113 SB_SML plane 1
87  // 95 x39y113 SB_SML plane 2,1
3A  // 96 x39y113 SB_SML plane 2
28  // 97 x39y113 SB_SML plane 3
82  // 98 x39y113 SB_SML plane 4,3
2A  // 99 x39y113 SB_SML plane 4
10  // 100 x39y113 SB_SML plane 5
83  // 101 x39y113 SB_SML plane 6,5
2A  // 102 x39y113 SB_SML plane 6
88  // 103 x39y113 SB_SML plane 7
92  // 104 x39y113 SB_SML plane 8,7
2B  // 105 x39y113 SB_SML plane 8
88  // 106 x39y113 SB_SML plane 9
82  // 107 x39y113 SB_SML plane 10,9
2A  // 108 x39y113 SB_SML plane 10
B9  // 109 x39y113 SB_SML plane 11
82  // 110 x39y113 SB_SML plane 12,11
28  // 111 x39y113 SB_SML plane 12
2E // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x41y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C620     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
39 // y_sel: 113
B5 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C628
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F3  //  0 x41y113 CPE[0]  _a21  C_MX2b////    
00  //  1 x41y113 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  //  2 x41y113 CPE[2]  80'h00_0018_00_0040_0AC0_00FC from netlist
0A  //  3 x41y113 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x41y113 CPE[4]
00  //  5 x41y113 CPE[5]
00  //  6 x41y113 CPE[6]
18  //  7 x41y113 CPE[7]
00  //  8 x41y113 CPE[8]
00  //  9 x41y113 CPE[9]
31  // 10 x41y114 CPE[0]  _a407  C_///AND/
FF  // 11 x41y114 CPE[1]  80'h00_0060_00_0000_0C08_FF31 modified with path inversions
08  // 12 x41y114 CPE[2]  80'h00_0060_00_0000_0C08_FFC1 from netlist
0C  // 13 x41y114 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x41y114 CPE[4]
00  // 15 x41y114 CPE[5]
00  // 16 x41y114 CPE[6]
60  // 17 x41y114 CPE[7]
00  // 18 x41y114 CPE[8]
00  // 19 x41y114 CPE[9]
A8  // 20 x42y113 CPE[0]  _a405  C_AND////    
42  // 21 x42y113 CPE[1]  80'h00_0018_00_0000_0888_42A8 modified with path inversions
88  // 22 x42y113 CPE[2]  80'h00_0018_00_0000_0888_1154 from netlist
08  // 23 x42y113 CPE[3]      00_0000_00_0000_0000_53FC difference
00  // 24 x42y113 CPE[4]
00  // 25 x42y113 CPE[5]
00  // 26 x42y113 CPE[6]
18  // 27 x42y113 CPE[7]
00  // 28 x42y113 CPE[8]
00  // 29 x42y113 CPE[9]
CC  // 30 x42y114 CPE[0]  _a1452  C_AND////    
15  // 31 x42y114 CPE[1]  80'h00_0018_00_0000_0888_15CC modified with path inversions
88  // 32 x42y114 CPE[2]  80'h00_0018_00_0000_0888_2533 from netlist
08  // 33 x42y114 CPE[3]      00_0000_00_0000_0000_30FF difference
00  // 34 x42y114 CPE[4]
00  // 35 x42y114 CPE[5]
00  // 36 x42y114 CPE[6]
18  // 37 x42y114 CPE[7]
00  // 38 x42y114 CPE[8]
00  // 39 x42y114 CPE[9]
39  // 40 x41y113 INMUX plane 2,1
05  // 41 x41y113 INMUX plane 4,3
01  // 42 x41y113 INMUX plane 6,5
3E  // 43 x41y113 INMUX plane 8,7
28  // 44 x41y113 INMUX plane 10,9
21  // 45 x41y113 INMUX plane 12,11
3F  // 46 x41y114 INMUX plane 2,1
30  // 47 x41y114 INMUX plane 4,3
01  // 48 x41y114 INMUX plane 6,5
08  // 49 x41y114 INMUX plane 8,7
24  // 50 x41y114 INMUX plane 10,9
00  // 51 x41y114 INMUX plane 12,11
19  // 52 x42y113 INMUX plane 2,1
1D  // 53 x42y113 INMUX plane 4,3
3B  // 54 x42y113 INMUX plane 6,5
7F  // 55 x42y113 INMUX plane 8,7
28  // 56 x42y113 INMUX plane 10,9
6D  // 57 x42y113 INMUX plane 12,11
30  // 58 x42y114 INMUX plane 2,1
2B  // 59 x42y114 INMUX plane 4,3
1B  // 60 x42y114 INMUX plane 6,5
7F  // 61 x42y114 INMUX plane 8,7
28  // 62 x42y114 INMUX plane 10,9
6D  // 63 x42y114 INMUX plane 12,11
21  // 64 x41y113 SB_BIG plane 1
25  // 65 x41y113 SB_BIG plane 1
00  // 66 x41y113 SB_DRIVE plane 2,1
91  // 67 x41y113 SB_BIG plane 2
32  // 68 x41y113 SB_BIG plane 2
96  // 69 x41y113 SB_BIG plane 3
14  // 70 x41y113 SB_BIG plane 3
0A  // 71 x41y113 SB_DRIVE plane 4,3
91  // 72 x41y113 SB_BIG plane 4
32  // 73 x41y113 SB_BIG plane 4
08  // 74 x41y113 SB_BIG plane 5
23  // 75 x41y113 SB_BIG plane 5
00  // 76 x41y113 SB_DRIVE plane 6,5
94  // 77 x41y113 SB_BIG plane 6
22  // 78 x41y113 SB_BIG plane 6
61  // 79 x41y113 SB_BIG plane 7
02  // 80 x41y113 SB_BIG plane 7
08  // 81 x41y113 SB_DRIVE plane 8,7
A8  // 82 x41y113 SB_BIG plane 8
25  // 83 x41y113 SB_BIG plane 8
61  // 84 x41y113 SB_BIG plane 9
62  // 85 x41y113 SB_BIG plane 9
00  // 86 x41y113 SB_DRIVE plane 10,9
48  // 87 x41y113 SB_BIG plane 10
12  // 88 x41y113 SB_BIG plane 10
A6  // 89 x41y113 SB_BIG plane 11
12  // 90 x41y113 SB_BIG plane 11
0C  // 91 x41y113 SB_DRIVE plane 12,11
48  // 92 x41y113 SB_BIG plane 12
12  // 93 x41y113 SB_BIG plane 12
82  // 94 x42y114 SB_SML plane 1
80  // 95 x42y114 SB_SML plane 2,1
12  // 96 x42y114 SB_SML plane 2
A8  // 97 x42y114 SB_SML plane 3
92  // 98 x42y114 SB_SML plane 4,3
74  // 99 x42y114 SB_SML plane 4
A8  // 100 x42y114 SB_SML plane 5
94  // 101 x42y114 SB_SML plane 6,5
75  // 102 x42y114 SB_SML plane 6
A8  // 103 x42y114 SB_SML plane 7
12  // 104 x42y114 SB_SML plane 8,7
2A  // 105 x42y114 SB_SML plane 8
A8  // 106 x42y114 SB_SML plane 9
82  // 107 x42y114 SB_SML plane 10,9
2A  // 108 x42y114 SB_SML plane 10
14  // 109 x42y114 SB_SML plane 11
83  // 110 x42y114 SB_SML plane 12,11
2A  // 111 x42y114 SB_SML plane 12
D3 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x43y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C69E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
39 // y_sel: 113
DD // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C6A6
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x43y113 CPE[0]
00  //  1 x43y113 CPE[1]
00  //  2 x43y113 CPE[2]
00  //  3 x43y113 CPE[3]
00  //  4 x43y113 CPE[4]
00  //  5 x43y113 CPE[5]
00  //  6 x43y113 CPE[6]
00  //  7 x43y113 CPE[7]
00  //  8 x43y113 CPE[8]
00  //  9 x43y113 CPE[9]
FF  // 10 x43y114 CPE[0]  _a1554  C_////Bridge
FF  // 11 x43y114 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y114 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x43y114 CPE[3]
00  // 14 x43y114 CPE[4]
00  // 15 x43y114 CPE[5]
00  // 16 x43y114 CPE[6]
A3  // 17 x43y114 CPE[7]
00  // 18 x43y114 CPE[8]
00  // 19 x43y114 CPE[9]
C3  // 20 x44y113 CPE[0]  _a1476  C_AND////    
4A  // 21 x44y113 CPE[1]  80'h00_0018_00_0000_0888_4AC3 modified with path inversions
88  // 22 x44y113 CPE[2]  80'h00_0018_00_0000_0888_1533 from netlist
08  // 23 x44y113 CPE[3]      00_0000_00_0000_0000_5FF0 difference
00  // 24 x44y113 CPE[4]
00  // 25 x44y113 CPE[5]
00  // 26 x44y113 CPE[6]
18  // 27 x44y113 CPE[7]
00  // 28 x44y113 CPE[8]
00  // 29 x44y113 CPE[9]
8F  // 30 x44y114 CPE[0]  _a1450  C_AND////    
C8  // 31 x44y114 CPE[1]  80'h00_0018_00_0000_0888_C88F modified with path inversions
88  // 32 x44y114 CPE[2]  80'h00_0018_00_0000_0888_341F from netlist
08  // 33 x44y114 CPE[3]      00_0000_00_0000_0000_FC90 difference
00  // 34 x44y114 CPE[4]
00  // 35 x44y114 CPE[5]
00  // 36 x44y114 CPE[6]
18  // 37 x44y114 CPE[7]
00  // 38 x44y114 CPE[8]
00  // 39 x44y114 CPE[9]
28  // 40 x43y113 INMUX plane 2,1
09  // 41 x43y113 INMUX plane 4,3
04  // 42 x43y113 INMUX plane 6,5
19  // 43 x43y113 INMUX plane 8,7
01  // 44 x43y113 INMUX plane 10,9
00  // 45 x43y113 INMUX plane 12,11
01  // 46 x43y114 INMUX plane 2,1
03  // 47 x43y114 INMUX plane 4,3
00  // 48 x43y114 INMUX plane 6,5
0A  // 49 x43y114 INMUX plane 8,7
10  // 50 x43y114 INMUX plane 10,9
2B  // 51 x43y114 INMUX plane 12,11
32  // 52 x44y113 INMUX plane 2,1
2B  // 53 x44y113 INMUX plane 4,3
25  // 54 x44y113 INMUX plane 6,5
3E  // 55 x44y113 INMUX plane 8,7
80  // 56 x44y113 INMUX plane 10,9
1D  // 57 x44y113 INMUX plane 12,11
08  // 58 x44y114 INMUX plane 2,1
1B  // 59 x44y114 INMUX plane 4,3
2C  // 60 x44y114 INMUX plane 6,5
60  // 61 x44y114 INMUX plane 8,7
00  // 62 x44y114 INMUX plane 10,9
08  // 63 x44y114 INMUX plane 12,11
80  // 64 x44y114 SB_BIG plane 1
00  // 65 x44y114 SB_BIG plane 1
40  // 66 x44y114 SB_DRIVE plane 2,1
91  // 67 x44y114 SB_BIG plane 2
23  // 68 x44y114 SB_BIG plane 2
D1  // 69 x44y114 SB_BIG plane 3
32  // 70 x44y114 SB_BIG plane 3
06  // 71 x44y114 SB_DRIVE plane 4,3
48  // 72 x44y114 SB_BIG plane 4
12  // 73 x44y114 SB_BIG plane 4
00  // 74 x44y114 SB_BIG plane 5
00  // 75 x44y114 SB_BIG plane 5
00  // 76 x44y114 SB_DRIVE plane 6,5
48  // 77 x44y114 SB_BIG plane 6
12  // 78 x44y114 SB_BIG plane 6
48  // 79 x44y114 SB_BIG plane 7
14  // 80 x44y114 SB_BIG plane 7
00  // 81 x44y114 SB_DRIVE plane 8,7
41  // 82 x44y114 SB_BIG plane 8
12  // 83 x44y114 SB_BIG plane 8
00  // 84 x44y114 SB_BIG plane 9
60  // 85 x44y114 SB_BIG plane 9
08  // 86 x44y114 SB_DRIVE plane 10,9
00  // 87 x44y114 SB_BIG plane 10
06  // 88 x44y114 SB_BIG plane 10
00  // 89 x44y114 SB_BIG plane 11
00  // 90 x44y114 SB_BIG plane 11
20  // 91 x44y114 SB_DRIVE plane 12,11
00  // 92 x44y114 SB_BIG plane 12
30  // 93 x44y114 SB_BIG plane 12
18  // 94 x43y113 SB_SML plane 1
40  // 95 x43y113 SB_SML plane 2,1
4D  // 96 x43y113 SB_SML plane 2
A8  // 97 x43y113 SB_SML plane 3
22  // 98 x43y113 SB_SML plane 4,3
39  // 99 x43y113 SB_SML plane 4
00  // 100 x43y113 SB_SML plane 5
80  // 101 x43y113 SB_SML plane 6,5
0A  // 102 x43y113 SB_SML plane 6
30  // 103 x43y113 SB_SML plane 7
85  // 104 x43y113 SB_SML plane 8,7
2A  // 105 x43y113 SB_SML plane 8
CB // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x45y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C716     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
39 // y_sel: 113
05 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C71E
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
CA  //  0 x45y113 CPE[0]  _a1498  C_OR////    
DA  //  1 x45y113 CPE[1]  80'h00_0018_00_0000_0EEE_DACA modified with path inversions
EE  //  2 x45y113 CPE[2]  80'h00_0018_00_0000_0EEE_BAC5 from netlist
0E  //  3 x45y113 CPE[3]      00_0000_00_0000_0000_600F difference
00  //  4 x45y113 CPE[4]
00  //  5 x45y113 CPE[5]
00  //  6 x45y113 CPE[6]
18  //  7 x45y113 CPE[7]
00  //  8 x45y113 CPE[8]
00  //  9 x45y113 CPE[9]
00  // 10 x45y114 CPE[0]
00  // 11 x45y114 CPE[1]
00  // 12 x45y114 CPE[2]
00  // 13 x45y114 CPE[3]
00  // 14 x45y114 CPE[4]
00  // 15 x45y114 CPE[5]
00  // 16 x45y114 CPE[6]
00  // 17 x45y114 CPE[7]
00  // 18 x45y114 CPE[8]
00  // 19 x45y114 CPE[9]
AC  // 20 x46y113 CPE[0]  _a1506  C_MX4b////    _a1598  C_////Bridge
00  // 21 x46y113 CPE[1]  80'h00_00BB_00_0040_0A81_00AC modified with path inversions
81  // 22 x46y113 CPE[2]  80'h00_00BB_00_0040_0A81_0053 from netlist
0A  // 23 x46y113 CPE[3]      00_0000_00_0000_0000_00FF difference
40  // 24 x46y113 CPE[4]
00  // 25 x46y113 CPE[5]
00  // 26 x46y113 CPE[6]
BB  // 27 x46y113 CPE[7]
00  // 28 x46y113 CPE[8]
00  // 29 x46y113 CPE[9]
FA  // 30 x46y114 CPE[0]  _a435  C_MX2b////    
00  // 31 x46y114 CPE[1]  80'h00_0018_00_0040_0AC4_00FA modified with path inversions
C4  // 32 x46y114 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  // 33 x46y114 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 34 x46y114 CPE[4]
00  // 35 x46y114 CPE[5]
00  // 36 x46y114 CPE[6]
18  // 37 x46y114 CPE[7]
00  // 38 x46y114 CPE[8]
00  // 39 x46y114 CPE[9]
04  // 40 x45y113 INMUX plane 2,1
22  // 41 x45y113 INMUX plane 4,3
03  // 42 x45y113 INMUX plane 6,5
0E  // 43 x45y113 INMUX plane 8,7
00  // 44 x45y113 INMUX plane 10,9
00  // 45 x45y113 INMUX plane 12,11
00  // 46 x45y114 INMUX plane 2,1
1C  // 47 x45y114 INMUX plane 4,3
05  // 48 x45y114 INMUX plane 6,5
08  // 49 x45y114 INMUX plane 8,7
00  // 50 x45y114 INMUX plane 10,9
03  // 51 x45y114 INMUX plane 12,11
31  // 52 x46y113 INMUX plane 2,1
04  // 53 x46y113 INMUX plane 4,3
28  // 54 x46y113 INMUX plane 6,5
78  // 55 x46y113 INMUX plane 8,7
80  // 56 x46y113 INMUX plane 10,9
60  // 57 x46y113 INMUX plane 12,11
04  // 58 x46y114 INMUX plane 2,1
00  // 59 x46y114 INMUX plane 4,3
00  // 60 x46y114 INMUX plane 6,5
55  // 61 x46y114 INMUX plane 8,7
00  // 62 x46y114 INMUX plane 10,9
C0  // 63 x46y114 INMUX plane 12,11
A0  // 64 x45y113 SB_BIG plane 1
24  // 65 x45y113 SB_BIG plane 1
80  // 66 x45y113 SB_DRIVE plane 2,1
00  // 67 x45y113 SB_BIG plane 2
20  // 68 x45y113 SB_BIG plane 2
48  // 69 x45y113 SB_BIG plane 3
12  // 70 x45y113 SB_BIG plane 3
80  // 71 x45y113 SB_DRIVE plane 4,3
B6  // 72 x45y113 SB_BIG plane 4
18  // 73 x45y113 SB_BIG plane 4
48  // 74 x45y113 SB_BIG plane 5
02  // 75 x45y113 SB_BIG plane 5
00  // 76 x45y113 SB_DRIVE plane 6,5
00  // 77 x45y113 SB_BIG plane 6
00  // 78 x45y113 SB_BIG plane 6
48  // 79 x45y113 SB_BIG plane 7
12  // 80 x45y113 SB_BIG plane 7
00  // 81 x45y113 SB_DRIVE plane 8,7
48  // 82 x45y113 SB_BIG plane 8
12  // 83 x45y113 SB_BIG plane 8
00  // 84 x45y113 SB_BIG plane 9
00  // 85 x45y113 SB_BIG plane 9
00  // 86 x45y113 SB_DRIVE plane 10,9
00  // 87 x45y113 SB_BIG plane 10
20  // 88 x45y113 SB_BIG plane 10
00  // 89 x45y113 SB_BIG plane 11
00  // 90 x45y113 SB_BIG plane 11
20  // 91 x45y113 SB_DRIVE plane 12,11
00  // 92 x45y113 SB_BIG plane 12
00  // 93 x45y113 SB_BIG plane 12
A8  // 94 x46y114 SB_SML plane 1
02  // 95 x46y114 SB_SML plane 2,1
00  // 96 x46y114 SB_SML plane 2
A8  // 97 x46y114 SB_SML plane 3
82  // 98 x46y114 SB_SML plane 4,3
2A  // 99 x46y114 SB_SML plane 4
A8  // 100 x46y114 SB_SML plane 5
02  // 101 x46y114 SB_SML plane 6,5
00  // 102 x46y114 SB_SML plane 6
28  // 103 x46y114 SB_SML plane 7
82  // 104 x46y114 SB_SML plane 8,7
65  // 105 x46y114 SB_SML plane 8
00  // 106 x46y114 SB_SML plane 9
40  // 107 x46y114 SB_SML plane 10,9
20  // 108 x46y114 SB_SML plane 10
6A // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x47y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C791     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
39 // y_sel: 113
CD // -- CRC low byte
0B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C799
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x47y113 CPE[0]  _a462  C_MX2b////    
00  //  1 x47y113 CPE[1]  80'h00_0018_00_0040_0AC4_00FA modified with path inversions
C4  //  2 x47y113 CPE[2]  80'h00_0018_00_0040_0ACC_00FA from netlist
0A  //  3 x47y113 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x47y113 CPE[4]
00  //  5 x47y113 CPE[5]
00  //  6 x47y113 CPE[6]
18  //  7 x47y113 CPE[7]
00  //  8 x47y113 CPE[8]
00  //  9 x47y113 CPE[9]
FF  // 10 x47y114 CPE[0]  _a1700  C_////Bridge
FF  // 11 x47y114 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x47y114 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x47y114 CPE[3]
00  // 14 x47y114 CPE[4]
00  // 15 x47y114 CPE[5]
00  // 16 x47y114 CPE[6]
A3  // 17 x47y114 CPE[7]
00  // 18 x47y114 CPE[8]
00  // 19 x47y114 CPE[9]
84  // 20 x48y113 CPE[0]  _a1496  C_AND////    _a1276  C_///AND/
42  // 21 x48y113 CPE[1]  80'h00_0078_00_0000_0C88_4284 modified with path inversions
88  // 22 x48y113 CPE[2]  80'h00_0078_00_0000_0C88_4111 from netlist
0C  // 23 x48y113 CPE[3]      00_0000_00_0000_0000_0395 difference
00  // 24 x48y113 CPE[4]
00  // 25 x48y113 CPE[5]
00  // 26 x48y113 CPE[6]
78  // 27 x48y113 CPE[7]
00  // 28 x48y113 CPE[8]
00  // 29 x48y113 CPE[9]
3C  // 30 x48y114 CPE[0]  _a1245  C_AND////    _a1519  C_///AND/
88  // 31 x48y114 CPE[1]  80'h00_0078_00_0000_0C88_883C modified with path inversions
88  // 32 x48y114 CPE[2]  80'h00_0078_00_0000_0C88_1433 from netlist
0C  // 33 x48y114 CPE[3]      00_0000_00_0000_0000_9C0F difference
00  // 34 x48y114 CPE[4]
00  // 35 x48y114 CPE[5]
00  // 36 x48y114 CPE[6]
78  // 37 x48y114 CPE[7]
00  // 38 x48y114 CPE[8]
00  // 39 x48y114 CPE[9]
04  // 40 x47y113 INMUX plane 2,1
08  // 41 x47y113 INMUX plane 4,3
00  // 42 x47y113 INMUX plane 6,5
11  // 43 x47y113 INMUX plane 8,7
00  // 44 x47y113 INMUX plane 10,9
00  // 45 x47y113 INMUX plane 12,11
00  // 46 x47y114 INMUX plane 2,1
34  // 47 x47y114 INMUX plane 4,3
28  // 48 x47y114 INMUX plane 6,5
08  // 49 x47y114 INMUX plane 8,7
00  // 50 x47y114 INMUX plane 10,9
00  // 51 x47y114 INMUX plane 12,11
36  // 52 x48y113 INMUX plane 2,1
33  // 53 x48y113 INMUX plane 4,3
2D  // 54 x48y113 INMUX plane 6,5
6E  // 55 x48y113 INMUX plane 8,7
08  // 56 x48y113 INMUX plane 10,9
41  // 57 x48y113 INMUX plane 12,11
28  // 58 x48y114 INMUX plane 2,1
33  // 59 x48y114 INMUX plane 4,3
2D  // 60 x48y114 INMUX plane 6,5
6E  // 61 x48y114 INMUX plane 8,7
00  // 62 x48y114 INMUX plane 10,9
C0  // 63 x48y114 INMUX plane 12,11
48  // 64 x48y114 SB_BIG plane 1
12  // 65 x48y114 SB_BIG plane 1
00  // 66 x48y114 SB_DRIVE plane 2,1
41  // 67 x48y114 SB_BIG plane 2
12  // 68 x48y114 SB_BIG plane 2
48  // 69 x48y114 SB_BIG plane 3
22  // 70 x48y114 SB_BIG plane 3
00  // 71 x48y114 SB_DRIVE plane 4,3
48  // 72 x48y114 SB_BIG plane 4
12  // 73 x48y114 SB_BIG plane 4
08  // 74 x48y114 SB_BIG plane 5
13  // 75 x48y114 SB_BIG plane 5
00  // 76 x48y114 SB_DRIVE plane 6,5
48  // 77 x48y114 SB_BIG plane 6
12  // 78 x48y114 SB_BIG plane 6
48  // 79 x48y114 SB_BIG plane 7
02  // 80 x48y114 SB_BIG plane 7
88  // 81 x48y114 SB_DRIVE plane 8,7
98  // 82 x48y114 SB_BIG plane 8
14  // 83 x48y114 SB_BIG plane 8
48  // 84 x48y114 SB_BIG plane 9
02  // 85 x48y114 SB_BIG plane 9
08  // 86 x48y114 SB_DRIVE plane 10,9
48  // 87 x48y114 SB_BIG plane 10
10  // 88 x48y114 SB_BIG plane 10
48  // 89 x48y114 SB_BIG plane 11
12  // 90 x48y114 SB_BIG plane 11
00  // 91 x48y114 SB_DRIVE plane 12,11
C9  // 92 x48y114 SB_BIG plane 12
04  // 93 x48y114 SB_BIG plane 12
A8  // 94 x47y113 SB_SML plane 1
82  // 95 x47y113 SB_SML plane 2,1
2A  // 96 x47y113 SB_SML plane 2
28  // 97 x47y113 SB_SML plane 3
93  // 98 x47y113 SB_SML plane 4,3
5F  // 99 x47y113 SB_SML plane 4
A8  // 100 x47y113 SB_SML plane 5
82  // 101 x47y113 SB_SML plane 6,5
2A  // 102 x47y113 SB_SML plane 6
E8  // 103 x47y113 SB_SML plane 7
60  // 104 x47y113 SB_SML plane 8,7
03  // 105 x47y113 SB_SML plane 8
A8  // 106 x47y113 SB_SML plane 9
B2  // 107 x47y113 SB_SML plane 10,9
74  // 108 x47y113 SB_SML plane 10
6B  // 109 x47y113 SB_SML plane 11
87  // 110 x47y113 SB_SML plane 12,11
4A  // 111 x47y113 SB_SML plane 12
59 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x49y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C80F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
39 // y_sel: 113
15 // -- CRC low byte
12 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C817
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
4F  //  0 x49y113 CPE[0]  _a1237  C_///AND/
FF  //  1 x49y113 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  //  2 x49y113 CPE[2]  80'h00_0060_00_0000_0C08_FF4F from netlist
0C  //  3 x49y113 CPE[3]
00  //  4 x49y113 CPE[4]
00  //  5 x49y113 CPE[5]
00  //  6 x49y113 CPE[6]
60  //  7 x49y113 CPE[7]
00  //  8 x49y113 CPE[8]
00  //  9 x49y113 CPE[9]
00  // 10 x49y114 CPE[0]
00  // 11 x49y114 CPE[1]
00  // 12 x49y114 CPE[2]
00  // 13 x49y114 CPE[3]
00  // 14 x49y114 CPE[4]
00  // 15 x49y114 CPE[5]
00  // 16 x49y114 CPE[6]
00  // 17 x49y114 CPE[7]
00  // 18 x49y114 CPE[8]
00  // 19 x49y114 CPE[9]
FA  // 20 x50y113 CPE[0]  _a431  C_MX2b////    _a1698  C_////Bridge
00  // 21 x50y113 CPE[1]  80'h00_00BC_00_0040_0AC4_00FA modified with path inversions
C4  // 22 x50y113 CPE[2]  80'h00_00BC_00_0040_0ACC_00F5 from netlist
0A  // 23 x50y113 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 24 x50y113 CPE[4]
00  // 25 x50y113 CPE[5]
00  // 26 x50y113 CPE[6]
BC  // 27 x50y113 CPE[7]
00  // 28 x50y113 CPE[8]
00  // 29 x50y113 CPE[9]
3C  // 30 x50y114 CPE[0]  _a1494  C_AND////    _a1273  C_///AND/
33  // 31 x50y114 CPE[1]  80'h00_0078_00_0000_0C88_333C modified with path inversions
88  // 32 x50y114 CPE[2]  80'h00_0078_00_0000_0C88_CC3C from netlist
0C  // 33 x50y114 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 34 x50y114 CPE[4]
00  // 35 x50y114 CPE[5]
00  // 36 x50y114 CPE[6]
78  // 37 x50y114 CPE[7]
00  // 38 x50y114 CPE[8]
00  // 39 x50y114 CPE[9]
00  // 40 x49y113 INMUX plane 2,1
3C  // 41 x49y113 INMUX plane 4,3
00  // 42 x49y113 INMUX plane 6,5
00  // 43 x49y113 INMUX plane 8,7
08  // 44 x49y113 INMUX plane 10,9
21  // 45 x49y113 INMUX plane 12,11
00  // 46 x49y114 INMUX plane 2,1
01  // 47 x49y114 INMUX plane 4,3
2B  // 48 x49y114 INMUX plane 6,5
28  // 49 x49y114 INMUX plane 8,7
00  // 50 x49y114 INMUX plane 10,9
08  // 51 x49y114 INMUX plane 12,11
04  // 52 x50y113 INMUX plane 2,1
00  // 53 x50y113 INMUX plane 4,3
45  // 54 x50y113 INMUX plane 6,5
3F  // 55 x50y113 INMUX plane 8,7
40  // 56 x50y113 INMUX plane 10,9
EC  // 57 x50y113 INMUX plane 12,11
28  // 58 x50y114 INMUX plane 2,1
30  // 59 x50y114 INMUX plane 4,3
70  // 60 x50y114 INMUX plane 6,5
28  // 61 x50y114 INMUX plane 8,7
40  // 62 x50y114 INMUX plane 10,9
08  // 63 x50y114 INMUX plane 12,11
48  // 64 x49y113 SB_BIG plane 1
12  // 65 x49y113 SB_BIG plane 1
00  // 66 x49y113 SB_DRIVE plane 2,1
00  // 67 x49y113 SB_BIG plane 2
00  // 68 x49y113 SB_BIG plane 2
08  // 69 x49y113 SB_BIG plane 3
10  // 70 x49y113 SB_BIG plane 3
00  // 71 x49y113 SB_DRIVE plane 4,3
92  // 72 x49y113 SB_BIG plane 4
14  // 73 x49y113 SB_BIG plane 4
48  // 74 x49y113 SB_BIG plane 5
12  // 75 x49y113 SB_BIG plane 5
00  // 76 x49y113 SB_DRIVE plane 6,5
00  // 77 x49y113 SB_BIG plane 6
00  // 78 x49y113 SB_BIG plane 6
48  // 79 x49y113 SB_BIG plane 7
02  // 80 x49y113 SB_BIG plane 7
00  // 81 x49y113 SB_DRIVE plane 8,7
93  // 82 x49y113 SB_BIG plane 8
34  // 83 x49y113 SB_BIG plane 8
06  // 84 x49y113 SB_BIG plane 9
10  // 85 x49y113 SB_BIG plane 9
08  // 86 x49y113 SB_DRIVE plane 10,9
00  // 87 x49y113 SB_BIG plane 10
00  // 88 x49y113 SB_BIG plane 10
11  // 89 x49y113 SB_BIG plane 11
30  // 90 x49y113 SB_BIG plane 11
00  // 91 x49y113 SB_DRIVE plane 12,11
00  // 92 x49y113 SB_BIG plane 12
00  // 93 x49y113 SB_BIG plane 12
A8  // 94 x50y114 SB_SML plane 1
02  // 95 x50y114 SB_SML plane 2,1
00  // 96 x50y114 SB_SML plane 2
A8  // 97 x50y114 SB_SML plane 3
82  // 98 x50y114 SB_SML plane 4,3
2A  // 99 x50y114 SB_SML plane 4
88  // 100 x50y114 SB_SML plane 5
02  // 101 x50y114 SB_SML plane 6,5
00  // 102 x50y114 SB_SML plane 6
A8  // 103 x50y114 SB_SML plane 7
82  // 104 x50y114 SB_SML plane 8,7
22  // 105 x50y114 SB_SML plane 8
00  // 106 x50y114 SB_SML plane 9
20  // 107 x50y114 SB_SML plane 10,9
30  // 108 x50y114 SB_SML plane 10
00  // 109 x50y114 SB_SML plane 11
10  // 110 x50y114 SB_SML plane 12,11
01  // 111 x50y114 SB_SML plane 12
8A // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x51y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C88D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
39 // y_sel: 113
7D // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C895
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
DD  //  0 x51y113 CPE[0]  _a454  C_///ORAND/
FF  //  1 x51y113 CPE[1]  80'h00_0060_00_0000_0C08_FFDD modified with path inversions
08  //  2 x51y113 CPE[2]  80'h00_0060_00_0000_0C08_FF7B from netlist
0C  //  3 x51y113 CPE[3]      00_0000_00_0000_0000_00A6 difference
00  //  4 x51y113 CPE[4]
00  //  5 x51y113 CPE[5]
00  //  6 x51y113 CPE[6]
60  //  7 x51y113 CPE[7]
00  //  8 x51y113 CPE[8]
00  //  9 x51y113 CPE[9]
FF  // 10 x51y114 CPE[0]  _a1616  C_////Bridge
FF  // 11 x51y114 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x51y114 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x51y114 CPE[3]
00  // 14 x51y114 CPE[4]
00  // 15 x51y114 CPE[5]
00  // 16 x51y114 CPE[6]
A0  // 17 x51y114 CPE[7]
00  // 18 x51y114 CPE[8]
00  // 19 x51y114 CPE[9]
FF  // 20 x52y113 CPE[0]  _a1236  C_AND////    _a1699  C_////Bridge
3C  // 21 x52y113 CPE[1]  80'h00_00BB_00_0000_0C88_3CFF modified with path inversions
88  // 22 x52y113 CPE[2]  80'h00_00BB_00_0000_0C88_3CFF from netlist
0C  // 23 x52y113 CPE[3]
00  // 24 x52y113 CPE[4]
00  // 25 x52y113 CPE[5]
00  // 26 x52y113 CPE[6]
BB  // 27 x52y113 CPE[7]
00  // 28 x52y113 CPE[8]
00  // 29 x52y113 CPE[9]
2C  // 30 x52y114 CPE[0]  _a290  C_AND////    _a1517  C_///AND/
32  // 31 x52y114 CPE[1]  80'h00_0078_00_0000_0C88_322C modified with path inversions
88  // 32 x52y114 CPE[2]  80'h00_0078_00_0000_0C88_384C from netlist
0C  // 33 x52y114 CPE[3]      00_0000_00_0000_0000_0A60 difference
00  // 34 x52y114 CPE[4]
00  // 35 x52y114 CPE[5]
00  // 36 x52y114 CPE[6]
78  // 37 x52y114 CPE[7]
00  // 38 x52y114 CPE[8]
00  // 39 x52y114 CPE[9]
34  // 40 x51y113 INMUX plane 2,1
27  // 41 x51y113 INMUX plane 4,3
10  // 42 x51y113 INMUX plane 6,5
00  // 43 x51y113 INMUX plane 8,7
20  // 44 x51y113 INMUX plane 10,9
18  // 45 x51y113 INMUX plane 12,11
04  // 46 x51y114 INMUX plane 2,1
00  // 47 x51y114 INMUX plane 4,3
05  // 48 x51y114 INMUX plane 6,5
00  // 49 x51y114 INMUX plane 8,7
00  // 50 x51y114 INMUX plane 10,9
00  // 51 x51y114 INMUX plane 12,11
00  // 52 x52y113 INMUX plane 2,1
31  // 53 x52y113 INMUX plane 4,3
38  // 54 x52y113 INMUX plane 6,5
28  // 55 x52y113 INMUX plane 8,7
00  // 56 x52y113 INMUX plane 10,9
28  // 57 x52y113 INMUX plane 12,11
28  // 58 x52y114 INMUX plane 2,1
2D  // 59 x52y114 INMUX plane 4,3
3D  // 60 x52y114 INMUX plane 6,5
68  // 61 x52y114 INMUX plane 8,7
20  // 62 x52y114 INMUX plane 10,9
C8  // 63 x52y114 INMUX plane 12,11
48  // 64 x52y114 SB_BIG plane 1
12  // 65 x52y114 SB_BIG plane 1
00  // 66 x52y114 SB_DRIVE plane 2,1
88  // 67 x52y114 SB_BIG plane 2
13  // 68 x52y114 SB_BIG plane 2
48  // 69 x52y114 SB_BIG plane 3
12  // 70 x52y114 SB_BIG plane 3
00  // 71 x52y114 SB_DRIVE plane 4,3
48  // 72 x52y114 SB_BIG plane 4
12  // 73 x52y114 SB_BIG plane 4
48  // 74 x52y114 SB_BIG plane 5
02  // 75 x52y114 SB_BIG plane 5
08  // 76 x52y114 SB_DRIVE plane 6,5
48  // 77 x52y114 SB_BIG plane 6
12  // 78 x52y114 SB_BIG plane 6
48  // 79 x52y114 SB_BIG plane 7
12  // 80 x52y114 SB_BIG plane 7
00  // 81 x52y114 SB_DRIVE plane 8,7
48  // 82 x52y114 SB_BIG plane 8
12  // 83 x52y114 SB_BIG plane 8
48  // 84 x52y114 SB_BIG plane 9
12  // 85 x52y114 SB_BIG plane 9
00  // 86 x52y114 SB_DRIVE plane 10,9
48  // 87 x52y114 SB_BIG plane 10
10  // 88 x52y114 SB_BIG plane 10
48  // 89 x52y114 SB_BIG plane 11
12  // 90 x52y114 SB_BIG plane 11
00  // 91 x52y114 SB_DRIVE plane 12,11
41  // 92 x52y114 SB_BIG plane 12
12  // 93 x52y114 SB_BIG plane 12
A8  // 94 x51y113 SB_SML plane 1
82  // 95 x51y113 SB_SML plane 2,1
2A  // 96 x51y113 SB_SML plane 2
A1  // 97 x51y113 SB_SML plane 3
82  // 98 x51y113 SB_SML plane 4,3
20  // 99 x51y113 SB_SML plane 4
A8  // 100 x51y113 SB_SML plane 5
82  // 101 x51y113 SB_SML plane 6,5
6A  // 102 x51y113 SB_SML plane 6
A8  // 103 x51y113 SB_SML plane 7
80  // 104 x51y113 SB_SML plane 8,7
22  // 105 x51y113 SB_SML plane 8
A8  // 106 x51y113 SB_SML plane 9
92  // 107 x51y113 SB_SML plane 10,9
2B  // 108 x51y113 SB_SML plane 10
A8  // 109 x51y113 SB_SML plane 11
82  // 110 x51y113 SB_SML plane 12,11
2A  // 111 x51y113 SB_SML plane 12
67 // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x53y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C90B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
39 // y_sel: 113
A5 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C913
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x53y113 CPE[0]
00  //  1 x53y113 CPE[1]
00  //  2 x53y113 CPE[2]
00  //  3 x53y113 CPE[3]
00  //  4 x53y113 CPE[4]
00  //  5 x53y113 CPE[5]
00  //  6 x53y113 CPE[6]
00  //  7 x53y113 CPE[7]
00  //  8 x53y113 CPE[8]
00  //  9 x53y113 CPE[9]
FF  // 10 x53y114 CPE[0]  _a1668  C_////Bridge
FF  // 11 x53y114 CPE[1]  80'h00_00A6_00_0000_0C00_FFFF modified with path inversions
00  // 12 x53y114 CPE[2]  80'h00_00A6_00_0000_0C00_FFFF from netlist
0C  // 13 x53y114 CPE[3]
00  // 14 x53y114 CPE[4]
00  // 15 x53y114 CPE[5]
00  // 16 x53y114 CPE[6]
A6  // 17 x53y114 CPE[7]
00  // 18 x53y114 CPE[8]
00  // 19 x53y114 CPE[9]
00  // 20 x54y113 CPE[0]
00  // 21 x54y113 CPE[1]
00  // 22 x54y113 CPE[2]
00  // 23 x54y113 CPE[3]
00  // 24 x54y113 CPE[4]
00  // 25 x54y113 CPE[5]
00  // 26 x54y113 CPE[6]
00  // 27 x54y113 CPE[7]
00  // 28 x54y113 CPE[8]
00  // 29 x54y113 CPE[9]
00  // 30 x54y114 CPE[0]
00  // 31 x54y114 CPE[1]
00  // 32 x54y114 CPE[2]
00  // 33 x54y114 CPE[3]
00  // 34 x54y114 CPE[4]
00  // 35 x54y114 CPE[5]
00  // 36 x54y114 CPE[6]
00  // 37 x54y114 CPE[7]
00  // 38 x54y114 CPE[8]
00  // 39 x54y114 CPE[9]
00  // 40 x53y113 INMUX plane 2,1
01  // 41 x53y113 INMUX plane 4,3
00  // 42 x53y113 INMUX plane 6,5
00  // 43 x53y113 INMUX plane 8,7
08  // 44 x53y113 INMUX plane 10,9
00  // 45 x53y113 INMUX plane 12,11
00  // 46 x53y114 INMUX plane 2,1
00  // 47 x53y114 INMUX plane 4,3
00  // 48 x53y114 INMUX plane 6,5
29  // 49 x53y114 INMUX plane 8,7
00  // 50 x53y114 INMUX plane 10,9
18  // 51 x53y114 INMUX plane 12,11
00  // 52 x54y113 INMUX plane 2,1
01  // 53 x54y113 INMUX plane 4,3
00  // 54 x54y113 INMUX plane 6,5
00  // 55 x54y113 INMUX plane 8,7
00  // 56 x54y113 INMUX plane 10,9
00  // 57 x54y113 INMUX plane 12,11
00  // 58 x54y114 INMUX plane 2,1
00  // 59 x54y114 INMUX plane 4,3
00  // 60 x54y114 INMUX plane 6,5
00  // 61 x54y114 INMUX plane 8,7
00  // 62 x54y114 INMUX plane 10,9
08  // 63 x54y114 INMUX plane 12,11
00  // 64 x53y113 SB_BIG plane 1
00  // 65 x53y113 SB_BIG plane 1
00  // 66 x53y113 SB_DRIVE plane 2,1
48  // 67 x53y113 SB_BIG plane 2
12  // 68 x53y113 SB_BIG plane 2
50  // 69 x53y113 SB_BIG plane 3
00  // 70 x53y113 SB_BIG plane 3
00  // 71 x53y113 SB_DRIVE plane 4,3
00  // 72 x53y113 SB_BIG plane 4
00  // 73 x53y113 SB_BIG plane 4
00  // 74 x53y113 SB_BIG plane 5
00  // 75 x53y113 SB_BIG plane 5
00  // 76 x53y113 SB_DRIVE plane 6,5
48  // 77 x53y113 SB_BIG plane 6
10  // 78 x53y113 SB_BIG plane 6
00  // 79 x53y113 SB_BIG plane 7
01  // 80 x53y113 SB_BIG plane 7
00  // 81 x53y113 SB_DRIVE plane 8,7
00  // 82 x53y113 SB_BIG plane 8
00  // 83 x53y113 SB_BIG plane 8
00  // 84 x53y113 SB_BIG plane 9
00  // 85 x53y113 SB_BIG plane 9
00  // 86 x53y113 SB_DRIVE plane 10,9
00  // 87 x53y113 SB_BIG plane 10
00  // 88 x53y113 SB_BIG plane 10
00  // 89 x53y113 SB_BIG plane 11
00  // 90 x53y113 SB_BIG plane 11
00  // 91 x53y113 SB_DRIVE plane 12,11
00  // 92 x53y113 SB_BIG plane 12
00  // 93 x53y113 SB_BIG plane 12
00  // 94 x54y114 SB_SML plane 1
80  // 95 x54y114 SB_SML plane 2,1
2A  // 96 x54y114 SB_SML plane 2
00  // 97 x54y114 SB_SML plane 3
00  // 98 x54y114 SB_SML plane 4,3
00  // 99 x54y114 SB_SML plane 4
00  // 100 x54y114 SB_SML plane 5
80  // 101 x54y114 SB_SML plane 6,5
2A  // 102 x54y114 SB_SML plane 6
00  // 103 x54y114 SB_SML plane 7
00  // 104 x54y114 SB_SML plane 8,7
00  // 105 x54y114 SB_SML plane 8
00  // 106 x54y114 SB_SML plane 9
00  // 107 x54y114 SB_SML plane 10,9
00  // 108 x54y114 SB_SML plane 10
00  // 109 x54y114 SB_SML plane 11
00  // 110 x54y114 SB_SML plane 12,11
03  // 111 x54y114 SB_SML plane 12
41 // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x21y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 C989     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3A // y_sel: 115
AF // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 C991
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x21y115 CPE[0]
00  //  1 x21y115 CPE[1]
00  //  2 x21y115 CPE[2]
00  //  3 x21y115 CPE[3]
00  //  4 x21y115 CPE[4]
00  //  5 x21y115 CPE[5]
00  //  6 x21y115 CPE[6]
00  //  7 x21y115 CPE[7]
00  //  8 x21y115 CPE[8]
00  //  9 x21y115 CPE[9]
F1  // 10 x21y116 CPE[0]  net1 = net2: _a499  C_AND/D//AND/D
F2  // 11 x21y116 CPE[1]  80'h00_FD00_80_0000_0C88_F2F1 modified with path inversions
88  // 12 x21y116 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 13 x21y116 CPE[3]      00_0300_00_0000_0000_0A09 difference
00  // 14 x21y116 CPE[4]
00  // 15 x21y116 CPE[5]
80  // 16 x21y116 CPE[6]
00  // 17 x21y116 CPE[7]
FD  // 18 x21y116 CPE[8]
00  // 19 x21y116 CPE[9]
00  // 20 x22y115 CPE[0]
00  // 21 x22y115 CPE[1]
00  // 22 x22y115 CPE[2]
00  // 23 x22y115 CPE[3]
00  // 24 x22y115 CPE[4]
00  // 25 x22y115 CPE[5]
00  // 26 x22y115 CPE[6]
00  // 27 x22y115 CPE[7]
00  // 28 x22y115 CPE[8]
00  // 29 x22y115 CPE[9]
F4  // 30 x22y116 CPE[0]  net1 = net2: _a503  C_AND/D//AND/D
F2  // 31 x22y116 CPE[1]  80'h00_FD00_80_0000_0C88_F2F4 modified with path inversions
88  // 32 x22y116 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 33 x22y116 CPE[3]      00_0300_00_0000_0000_0A0C difference
00  // 34 x22y116 CPE[4]
00  // 35 x22y116 CPE[5]
80  // 36 x22y116 CPE[6]
00  // 37 x22y116 CPE[7]
FD  // 38 x22y116 CPE[8]
00  // 39 x22y116 CPE[9]
08  // 40 x21y115 INMUX plane 2,1
00  // 41 x21y115 INMUX plane 4,3
00  // 42 x21y115 INMUX plane 6,5
00  // 43 x21y115 INMUX plane 8,7
08  // 44 x21y115 INMUX plane 10,9
00  // 45 x21y115 INMUX plane 12,11
3E  // 46 x21y116 INMUX plane 2,1
00  // 47 x21y116 INMUX plane 4,3
0C  // 48 x21y116 INMUX plane 6,5
00  // 49 x21y116 INMUX plane 8,7
23  // 50 x21y116 INMUX plane 10,9
00  // 51 x21y116 INMUX plane 12,11
08  // 52 x22y115 INMUX plane 2,1
00  // 53 x22y115 INMUX plane 4,3
00  // 54 x22y115 INMUX plane 6,5
00  // 55 x22y115 INMUX plane 8,7
00  // 56 x22y115 INMUX plane 10,9
00  // 57 x22y115 INMUX plane 12,11
3E  // 58 x22y116 INMUX plane 2,1
00  // 59 x22y116 INMUX plane 4,3
0C  // 60 x22y116 INMUX plane 6,5
00  // 61 x22y116 INMUX plane 8,7
23  // 62 x22y116 INMUX plane 10,9
00  // 63 x22y116 INMUX plane 12,11
C9  // 64 x22y116 SB_BIG plane 1
00  // 65 x22y116 SB_BIG plane 1
00  // 66 x22y116 SB_DRIVE plane 2,1
56  // 67 x22y116 SB_BIG plane 2
34  // 68 x22y116 SB_BIG plane 2
0E  // 69 x22y116 SB_BIG plane 3
20  // 70 x22y116 SB_BIG plane 3
01  // 71 x22y116 SB_DRIVE plane 4,3
48  // 72 x22y116 SB_BIG plane 4
12  // 73 x22y116 SB_BIG plane 4
80  // 74 x22y116 SB_BIG plane 5
00  // 75 x22y116 SB_BIG plane 5
00  // 76 x22y116 SB_DRIVE plane 6,5
48  // 77 x22y116 SB_BIG plane 6
12  // 78 x22y116 SB_BIG plane 6
00  // 79 x22y116 SB_BIG plane 7
20  // 80 x22y116 SB_BIG plane 7
00  // 81 x22y116 SB_DRIVE plane 8,7
48  // 82 x22y116 SB_BIG plane 8
12  // 83 x22y116 SB_BIG plane 8
00  // 84 x22y116 SB_BIG plane 9
00  // 85 x22y116 SB_BIG plane 9
00  // 86 x22y116 SB_DRIVE plane 10,9
00  // 87 x22y116 SB_BIG plane 10
00  // 88 x22y116 SB_BIG plane 10
00  // 89 x22y116 SB_BIG plane 11
00  // 90 x22y116 SB_BIG plane 11
00  // 91 x22y116 SB_DRIVE plane 12,11
00  // 92 x22y116 SB_BIG plane 12
00  // 93 x22y116 SB_BIG plane 12
02  // 94 x21y115 SB_SML plane 1
03  // 95 x21y115 SB_SML plane 2,1
15  // 96 x21y115 SB_SML plane 2
61  // 97 x21y115 SB_SML plane 3
80  // 98 x21y115 SB_SML plane 4,3
0A  // 99 x21y115 SB_SML plane 4
00  // 100 x21y115 SB_SML plane 5
80  // 101 x21y115 SB_SML plane 6,5
0C  // 102 x21y115 SB_SML plane 6
00  // 103 x21y115 SB_SML plane 7
80  // 104 x21y115 SB_SML plane 8,7
0A  // 105 x21y115 SB_SML plane 8
36 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x23y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CA01     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3A // y_sel: 115
A7 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CA09
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FA  //  0 x23y115 CPE[0]  net1 = net2: _a1022  C_AND/D//AND/D
3F  //  1 x23y115 CPE[1]  80'h00_C500_80_0000_0C88_3FFA modified with path inversions
88  //  2 x23y115 CPE[2]  80'h00_F600_80_0000_0C88_CFF5 from netlist
0C  //  3 x23y115 CPE[3]      00_3300_00_0000_0000_F00F difference
00  //  4 x23y115 CPE[4]
00  //  5 x23y115 CPE[5]
80  //  6 x23y115 CPE[6]
00  //  7 x23y115 CPE[7]
C5  //  8 x23y115 CPE[8]
00  //  9 x23y115 CPE[9]
00  // 10 x23y116 CPE[0]
00  // 11 x23y116 CPE[1]
00  // 12 x23y116 CPE[2]
00  // 13 x23y116 CPE[3]
00  // 14 x23y116 CPE[4]
00  // 15 x23y116 CPE[5]
00  // 16 x23y116 CPE[6]
00  // 17 x23y116 CPE[7]
00  // 18 x23y116 CPE[8]
00  // 19 x23y116 CPE[9]
00  // 20 x24y115 CPE[0]
00  // 21 x24y115 CPE[1]
00  // 22 x24y115 CPE[2]
00  // 23 x24y115 CPE[3]
00  // 24 x24y115 CPE[4]
00  // 25 x24y115 CPE[5]
00  // 26 x24y115 CPE[6]
00  // 27 x24y115 CPE[7]
00  // 28 x24y115 CPE[8]
00  // 29 x24y115 CPE[9]
F1  // 30 x24y116 CPE[0]  net1 = net2: _a505  C_AND/D//AND/D
F8  // 31 x24y116 CPE[1]  80'h00_FD00_80_0000_0C88_F8F1 modified with path inversions
88  // 32 x24y116 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 33 x24y116 CPE[3]      00_0300_00_0000_0000_0009 difference
00  // 34 x24y116 CPE[4]
00  // 35 x24y116 CPE[5]
80  // 36 x24y116 CPE[6]
00  // 37 x24y116 CPE[7]
FD  // 38 x24y116 CPE[8]
A5 // -- CRC low byte
68 // -- CRC high byte


// Config Latches on x25y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CA36     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3A // y_sel: 115
7F // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CA3E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x25y115 CPE[0]
00  //  1 x25y115 CPE[1]
00  //  2 x25y115 CPE[2]
00  //  3 x25y115 CPE[3]
00  //  4 x25y115 CPE[4]
00  //  5 x25y115 CPE[5]
00  //  6 x25y115 CPE[6]
00  //  7 x25y115 CPE[7]
00  //  8 x25y115 CPE[8]
00  //  9 x25y115 CPE[9]
84  // 10 x25y116 CPE[0]  _a235  C_AND////    
88  // 11 x25y116 CPE[1]  80'h00_0018_00_0000_0888_8884 modified with path inversions
88  // 12 x25y116 CPE[2]  80'h00_0018_00_0000_0888_8882 from netlist
08  // 13 x25y116 CPE[3]      00_0000_00_0000_0000_0006 difference
00  // 14 x25y116 CPE[4]
00  // 15 x25y116 CPE[5]
00  // 16 x25y116 CPE[6]
18  // 17 x25y116 CPE[7]
00  // 18 x25y116 CPE[8]
00  // 19 x25y116 CPE[9]
FC  // 20 x26y115 CPE[0]  net1 = net2: _a747  C_ADDF2/D//ADDF2/
AF  // 21 x26y115 CPE[1]  80'h00_3660_00_0020_0C66_AFFC modified with path inversions
66  // 22 x26y115 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y115 CPE[3]      00_C000_00_0000_0000_0000 difference
20  // 24 x26y115 CPE[4]
00  // 25 x26y115 CPE[5]
00  // 26 x26y115 CPE[6]
60  // 27 x26y115 CPE[7]
36  // 28 x26y115 CPE[8]
00  // 29 x26y115 CPE[9]
FC  // 30 x26y116 CPE[0]  net1 = net2: _a750  C_ADDF2/D//ADDF2/
3F  // 31 x26y116 CPE[1]  80'h00_3560_00_0020_0C66_3FFC modified with path inversions
66  // 32 x26y116 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x26y116 CPE[3]      00_C300_00_0000_0000_F000 difference
20  // 34 x26y116 CPE[4]
00  // 35 x26y116 CPE[5]
00  // 36 x26y116 CPE[6]
60  // 37 x26y116 CPE[7]
35  // 38 x26y116 CPE[8]
E8 // -- CRC low byte
4A // -- CRC high byte


// Config Latches on x27y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CA6B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3A // y_sel: 115
17 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CA73
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5F  //  0 x27y115 CPE[0]  _a237  C_AND////    _a918  C_///AND/D
11  //  1 x27y115 CPE[1]  80'h00_3518_80_0000_0C88_115F modified with path inversions
88  //  2 x27y115 CPE[2]  80'h00_F618_80_0000_0C88_28AF from netlist
0C  //  3 x27y115 CPE[3]      00_C300_00_0000_0000_39F0 difference
00  //  4 x27y115 CPE[4]
00  //  5 x27y115 CPE[5]
80  //  6 x27y115 CPE[6]
18  //  7 x27y115 CPE[7]
35  //  8 x27y115 CPE[8]
00  //  9 x27y115 CPE[9]
AC  // 10 x27y116 CPE[0]  _a1145  C_MX4b////    _a1624  C_////Bridge
00  // 11 x27y116 CPE[1]  80'h00_00B8_00_0040_0AF7_00AC modified with path inversions
F7  // 12 x27y116 CPE[2]  80'h00_00B8_00_0040_0AFA_0053 from netlist
0A  // 13 x27y116 CPE[3]      00_0000_00_0000_000D_00FF difference
40  // 14 x27y116 CPE[4]
00  // 15 x27y116 CPE[5]
00  // 16 x27y116 CPE[6]
B8  // 17 x27y116 CPE[7]
00  // 18 x27y116 CPE[8]
00  // 19 x27y116 CPE[9]
FF  // 20 x28y115 CPE[0]  _a1627  C_////Bridge
FF  // 21 x28y115 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x28y115 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x28y115 CPE[3]
00  // 24 x28y115 CPE[4]
00  // 25 x28y115 CPE[5]
00  // 26 x28y115 CPE[6]
A4  // 27 x28y115 CPE[7]
00  // 28 x28y115 CPE[8]
00  // 29 x28y115 CPE[9]
77  // 30 x28y116 CPE[0]  net1 = net2: _a300  C_ORAND/D//ORAND/D
BD  // 31 x28y116 CPE[1]  80'h00_FE00_80_0000_0387_BD77 modified with path inversions
87  // 32 x28y116 CPE[2]  80'h00_FE00_80_0000_0387_77D7 from netlist
03  // 33 x28y116 CPE[3]      00_0000_00_0000_0000_CAA0 difference
00  // 34 x28y116 CPE[4]
00  // 35 x28y116 CPE[5]
80  // 36 x28y116 CPE[6]
00  // 37 x28y116 CPE[7]
FE  // 38 x28y116 CPE[8]
CE // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x29y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CAA0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3A // y_sel: 115
CF // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CAA8
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
24  //  0 x29y115 CPE[0]  _a541  C_AND////    
A2  //  1 x29y115 CPE[1]  80'h00_0018_00_0000_0888_A224 modified with path inversions
88  //  2 x29y115 CPE[2]  80'h00_0018_00_0000_0888_5111 from netlist
08  //  3 x29y115 CPE[3]      00_0000_00_0000_0000_F335 difference
00  //  4 x29y115 CPE[4]
00  //  5 x29y115 CPE[5]
00  //  6 x29y115 CPE[6]
18  //  7 x29y115 CPE[7]
00  //  8 x29y115 CPE[8]
00  //  9 x29y115 CPE[9]
5F  // 10 x29y116 CPE[0]  net1 = net2: _a920  C_AND/D//AND/D
CF  // 11 x29y116 CPE[1]  80'h00_C600_80_0000_0C88_CF5F modified with path inversions
88  // 12 x29y116 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  // 13 x29y116 CPE[3]      00_3000_00_0000_0000_00F0 difference
00  // 14 x29y116 CPE[4]
00  // 15 x29y116 CPE[5]
80  // 16 x29y116 CPE[6]
00  // 17 x29y116 CPE[7]
C6  // 18 x29y116 CPE[8]
00  // 19 x29y116 CPE[9]
FF  // 20 x30y115 CPE[0]  _a1596  C_////Bridge
FF  // 21 x30y115 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x30y115 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x30y115 CPE[3]
00  // 24 x30y115 CPE[4]
00  // 25 x30y115 CPE[5]
00  // 26 x30y115 CPE[6]
A0  // 27 x30y115 CPE[7]
00  // 28 x30y115 CPE[8]
00  // 29 x30y115 CPE[9]
CC  // 30 x30y116 CPE[0]  _a196  C_///AND/
FF  // 31 x30y116 CPE[1]  80'h00_0060_00_0000_0C08_FFCC modified with path inversions
08  // 32 x30y116 CPE[2]  80'h00_0060_00_0000_0C08_FF33 from netlist
0C  // 33 x30y116 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x30y116 CPE[4]
00  // 35 x30y116 CPE[5]
00  // 36 x30y116 CPE[6]
60  // 37 x30y116 CPE[7]
BD // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x31y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CAD4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3A // y_sel: 115
96 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CADC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5C  //  0 x31y115 CPE[0]  _a1149  C_MX4b////    _a1692  C_////Bridge
00  //  1 x31y115 CPE[1]  80'h00_00BB_00_0040_0AF8_005C modified with path inversions
F8  //  2 x31y115 CPE[2]  80'h00_00BB_00_0040_0AF9_00AC from netlist
0A  //  3 x31y115 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  //  4 x31y115 CPE[4]
00  //  5 x31y115 CPE[5]
00  //  6 x31y115 CPE[6]
BB  //  7 x31y115 CPE[7]
00  //  8 x31y115 CPE[8]
00  //  9 x31y115 CPE[9]
FC  // 10 x31y116 CPE[0]  net1 = net2: _a184  C_AND////D
FC  // 11 x31y116 CPE[1]  80'h00_FE18_00_0000_0888_FCFC modified with path inversions
88  // 12 x31y116 CPE[2]  80'h00_FE18_00_0000_0888_F3FC from netlist
08  // 13 x31y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x31y116 CPE[4]
00  // 15 x31y116 CPE[5]
00  // 16 x31y116 CPE[6]
18  // 17 x31y116 CPE[7]
FE  // 18 x31y116 CPE[8]
00  // 19 x31y116 CPE[9]
7C  // 20 x32y115 CPE[0]  net1 = net2: _a17  C_ORAND////D
FF  // 21 x32y115 CPE[1]  80'h00_FE18_00_0000_0888_FF7C modified with path inversions
88  // 22 x32y115 CPE[2]  80'h00_FE18_00_0000_0888_FFDC from netlist
08  // 23 x32y115 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x32y115 CPE[4]
00  // 25 x32y115 CPE[5]
00  // 26 x32y115 CPE[6]
18  // 27 x32y115 CPE[7]
FE  // 28 x32y115 CPE[8]
00  // 29 x32y115 CPE[9]
55  // 30 x32y116 CPE[0]  _a1412  C_///AND/
FF  // 31 x32y116 CPE[1]  80'h00_0060_00_0000_0C08_FF55 modified with path inversions
08  // 32 x32y116 CPE[2]  80'h00_0060_00_0000_0C08_FFA5 from netlist
0C  // 33 x32y116 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x32y116 CPE[4]
00  // 35 x32y116 CPE[5]
00  // 36 x32y116 CPE[6]
60  // 37 x32y116 CPE[7]
00  // 38 x32y116 CPE[8]
00  // 39 x32y116 CPE[9]
22  // 40 x31y115 INMUX plane 2,1
3A  // 41 x31y115 INMUX plane 4,3
2E  // 42 x31y115 INMUX plane 6,5
2F  // 43 x31y115 INMUX plane 8,7
28  // 44 x31y115 INMUX plane 10,9
25  // 45 x31y115 INMUX plane 12,11
29  // 46 x31y116 INMUX plane 2,1
01  // 47 x31y116 INMUX plane 4,3
25  // 48 x31y116 INMUX plane 6,5
12  // 49 x31y116 INMUX plane 8,7
08  // 50 x31y116 INMUX plane 10,9
00  // 51 x31y116 INMUX plane 12,11
0D  // 52 x32y115 INMUX plane 2,1
3C  // 53 x32y115 INMUX plane 4,3
01  // 54 x32y115 INMUX plane 6,5
40  // 55 x32y115 INMUX plane 8,7
13  // 56 x32y115 INMUX plane 10,9
EA  // 57 x32y115 INMUX plane 12,11
00  // 58 x32y116 INMUX plane 2,1
00  // 59 x32y116 INMUX plane 4,3
18  // 60 x32y116 INMUX plane 6,5
42  // 61 x32y116 INMUX plane 8,7
89  // 62 x32y116 INMUX plane 10,9
C1  // 63 x32y116 INMUX plane 12,11
94  // 64 x31y115 SB_BIG plane 1
10  // 65 x31y115 SB_BIG plane 1
14  // 66 x31y115 SB_DRIVE plane 2,1
41  // 67 x31y115 SB_BIG plane 2
12  // 68 x31y115 SB_BIG plane 2
8C  // 69 x31y115 SB_BIG plane 3
08  // 70 x31y115 SB_BIG plane 3
09  // 71 x31y115 SB_DRIVE plane 4,3
48  // 72 x31y115 SB_BIG plane 4
12  // 73 x31y115 SB_BIG plane 4
41  // 74 x31y115 SB_BIG plane 5
12  // 75 x31y115 SB_BIG plane 5
81  // 76 x31y115 SB_DRIVE plane 6,5
48  // 77 x31y115 SB_BIG plane 6
02  // 78 x31y115 SB_BIG plane 6
48  // 79 x31y115 SB_BIG plane 7
12  // 80 x31y115 SB_BIG plane 7
00  // 81 x31y115 SB_DRIVE plane 8,7
1A  // 82 x31y115 SB_BIG plane 8
14  // 83 x31y115 SB_BIG plane 8
48  // 84 x31y115 SB_BIG plane 9
12  // 85 x31y115 SB_BIG plane 9
10  // 86 x31y115 SB_DRIVE plane 10,9
01  // 87 x31y115 SB_BIG plane 10
36  // 88 x31y115 SB_BIG plane 10
8E  // 89 x31y115 SB_BIG plane 11
24  // 90 x31y115 SB_BIG plane 11
00  // 91 x31y115 SB_DRIVE plane 12,11
8E  // 92 x31y115 SB_BIG plane 12
24  // 93 x31y115 SB_BIG plane 12
58  // 94 x32y116 SB_SML plane 1
85  // 95 x32y116 SB_SML plane 2,1
2C  // 96 x32y116 SB_SML plane 2
03  // 97 x32y116 SB_SML plane 3
80  // 98 x32y116 SB_SML plane 4,3
2A  // 99 x32y116 SB_SML plane 4
A8  // 100 x32y116 SB_SML plane 5
82  // 101 x32y116 SB_SML plane 6,5
4A  // 102 x32y116 SB_SML plane 6
B1  // 103 x32y116 SB_SML plane 7
83  // 104 x32y116 SB_SML plane 8,7
2A  // 105 x32y116 SB_SML plane 8
A8  // 106 x32y116 SB_SML plane 9
E4  // 107 x32y116 SB_SML plane 10,9
0F  // 108 x32y116 SB_SML plane 10
A8  // 109 x32y116 SB_SML plane 11
80  // 110 x32y116 SB_SML plane 12,11
2A  // 111 x32y116 SB_SML plane 12
E3 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x33y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CB52     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3A // y_sel: 115
4E // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CB5A
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CA  //  0 x33y115 CPE[0]  _a217  C_///AND/
FF  //  1 x33y115 CPE[1]  80'h00_0060_00_0000_0C08_FFCA modified with path inversions
08  //  2 x33y115 CPE[2]  80'h00_0060_00_0000_0C08_FF35 from netlist
0C  //  3 x33y115 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x33y115 CPE[4]
00  //  5 x33y115 CPE[5]
00  //  6 x33y115 CPE[6]
60  //  7 x33y115 CPE[7]
00  //  8 x33y115 CPE[8]
00  //  9 x33y115 CPE[9]
FF  // 10 x33y116 CPE[0]  _a200  C_AND////    
3A  // 11 x33y116 CPE[1]  80'h00_0018_00_0000_0C88_3AFF modified with path inversions
88  // 12 x33y116 CPE[2]  80'h00_0018_00_0000_0C88_35FF from netlist
0C  // 13 x33y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x33y116 CPE[4]
00  // 15 x33y116 CPE[5]
00  // 16 x33y116 CPE[6]
18  // 17 x33y116 CPE[7]
00  // 18 x33y116 CPE[8]
00  // 19 x33y116 CPE[9]
5F  // 20 x34y115 CPE[0]  net1 = net2: _a844  C_ADDF2/D//ADDF2/
AF  // 21 x34y115 CPE[1]  80'h00_3560_00_0020_0C66_AF5F modified with path inversions
66  // 22 x34y115 CPE[2]  80'h00_F660_00_0020_0C66_AFAF from netlist
0C  // 23 x34y115 CPE[3]      00_C300_00_0000_0000_00F0 difference
20  // 24 x34y115 CPE[4]
00  // 25 x34y115 CPE[5]
00  // 26 x34y115 CPE[6]
60  // 27 x34y115 CPE[7]
35  // 28 x34y115 CPE[8]
00  // 29 x34y115 CPE[9]
3F  // 30 x34y116 CPE[0]  _a178  C_MX2b////    _a1684  C_////Bridge
00  // 31 x34y116 CPE[1]  80'h00_00BA_00_0040_0AAA_003F modified with path inversions
AA  // 32 x34y116 CPE[2]  80'h00_00BA_00_0040_0AAA_003F from netlist
0A  // 33 x34y116 CPE[3]
40  // 34 x34y116 CPE[4]
00  // 35 x34y116 CPE[5]
00  // 36 x34y116 CPE[6]
BA  // 37 x34y116 CPE[7]
7D // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x35y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CB86     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3A // y_sel: 115
26 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CB8E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5C  //  0 x35y115 CPE[0]  _a1142  C_MX4b////    
00  //  1 x35y115 CPE[1]  80'h00_0018_00_0040_0AF2_005C modified with path inversions
F2  //  2 x35y115 CPE[2]  80'h00_0018_00_0040_0AF8_0053 from netlist
0A  //  3 x35y115 CPE[3]      00_0000_00_0000_000A_000F difference
40  //  4 x35y115 CPE[4]
00  //  5 x35y115 CPE[5]
00  //  6 x35y115 CPE[6]
18  //  7 x35y115 CPE[7]
00  //  8 x35y115 CPE[8]
00  //  9 x35y115 CPE[9]
FF  // 10 x35y116 CPE[0]  _a1334  C_AND////    
8A  // 11 x35y116 CPE[1]  80'h00_0018_00_0000_0C88_8AFF modified with path inversions
88  // 12 x35y116 CPE[2]  80'h00_0018_00_0000_0C88_8AFF from netlist
0C  // 13 x35y116 CPE[3]
00  // 14 x35y116 CPE[4]
00  // 15 x35y116 CPE[5]
00  // 16 x35y116 CPE[6]
18  // 17 x35y116 CPE[7]
00  // 18 x35y116 CPE[8]
00  // 19 x35y116 CPE[9]
FF  // 20 x36y115 CPE[0]  _a198  C_ORAND////    _a1606  C_////Bridge
B3  // 21 x36y115 CPE[1]  80'h00_00B8_00_0000_0C88_B3FF modified with path inversions
88  // 22 x36y115 CPE[2]  80'h00_00B8_00_0000_0C88_BCFF from netlist
0C  // 23 x36y115 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x36y115 CPE[4]
00  // 25 x36y115 CPE[5]
00  // 26 x36y115 CPE[6]
B8  // 27 x36y115 CPE[7]
00  // 28 x36y115 CPE[8]
00  // 29 x36y115 CPE[9]
00  // 30 x36y116 CPE[0]
00  // 31 x36y116 CPE[1]
00  // 32 x36y116 CPE[2]
00  // 33 x36y116 CPE[3]
00  // 34 x36y116 CPE[4]
00  // 35 x36y116 CPE[5]
00  // 36 x36y116 CPE[6]
00  // 37 x36y116 CPE[7]
00  // 38 x36y116 CPE[8]
00  // 39 x36y116 CPE[9]
00  // 40 x35y115 INMUX plane 2,1
05  // 41 x35y115 INMUX plane 4,3
15  // 42 x35y115 INMUX plane 6,5
3C  // 43 x35y115 INMUX plane 8,7
09  // 44 x35y115 INMUX plane 10,9
00  // 45 x35y115 INMUX plane 12,11
21  // 46 x35y116 INMUX plane 2,1
01  // 47 x35y116 INMUX plane 4,3
06  // 48 x35y116 INMUX plane 6,5
01  // 49 x35y116 INMUX plane 8,7
08  // 50 x35y116 INMUX plane 10,9
0C  // 51 x35y116 INMUX plane 12,11
27  // 52 x36y115 INMUX plane 2,1
00  // 53 x36y115 INMUX plane 4,3
31  // 54 x36y115 INMUX plane 6,5
E9  // 55 x36y115 INMUX plane 8,7
88  // 56 x36y115 INMUX plane 10,9
C1  // 57 x36y115 INMUX plane 12,11
20  // 58 x36y116 INMUX plane 2,1
00  // 59 x36y116 INMUX plane 4,3
05  // 60 x36y116 INMUX plane 6,5
C8  // 61 x36y116 INMUX plane 8,7
00  // 62 x36y116 INMUX plane 10,9
CA  // 63 x36y116 INMUX plane 12,11
A0  // 64 x35y115 SB_BIG plane 1
14  // 65 x35y115 SB_BIG plane 1
00  // 66 x35y115 SB_DRIVE plane 2,1
59  // 67 x35y115 SB_BIG plane 2
02  // 68 x35y115 SB_BIG plane 2
D1  // 69 x35y115 SB_BIG plane 3
14  // 70 x35y115 SB_BIG plane 3
00  // 71 x35y115 SB_DRIVE plane 4,3
40  // 72 x35y115 SB_BIG plane 4
01  // 73 x35y115 SB_BIG plane 4
41  // 74 x35y115 SB_BIG plane 5
12  // 75 x35y115 SB_BIG plane 5
00  // 76 x35y115 SB_DRIVE plane 6,5
48  // 77 x35y115 SB_BIG plane 6
12  // 78 x35y115 SB_BIG plane 6
88  // 79 x35y115 SB_BIG plane 7
10  // 80 x35y115 SB_BIG plane 7
04  // 81 x35y115 SB_DRIVE plane 8,7
0C  // 82 x35y115 SB_BIG plane 8
00  // 83 x35y115 SB_BIG plane 8
11  // 84 x35y115 SB_BIG plane 9
50  // 85 x35y115 SB_BIG plane 9
08  // 86 x35y115 SB_DRIVE plane 10,9
D2  // 87 x35y115 SB_BIG plane 10
00  // 88 x35y115 SB_BIG plane 10
01  // 89 x35y115 SB_BIG plane 11
00  // 90 x35y115 SB_BIG plane 11
00  // 91 x35y115 SB_DRIVE plane 12,11
00  // 92 x35y115 SB_BIG plane 12
00  // 93 x35y115 SB_BIG plane 12
A8  // 94 x36y116 SB_SML plane 1
82  // 95 x36y116 SB_SML plane 2,1
2A  // 96 x36y116 SB_SML plane 2
38  // 97 x36y116 SB_SML plane 3
05  // 98 x36y116 SB_SML plane 4,3
00  // 99 x36y116 SB_SML plane 4
B1  // 100 x36y116 SB_SML plane 5
82  // 101 x36y116 SB_SML plane 6,5
2A  // 102 x36y116 SB_SML plane 6
39  // 103 x36y116 SB_SML plane 7
02  // 104 x36y116 SB_SML plane 8,7
21  // 105 x36y116 SB_SML plane 8
00  // 106 x36y116 SB_SML plane 9
00  // 107 x36y116 SB_SML plane 10,9
00  // 108 x36y116 SB_SML plane 10
00  // 109 x36y116 SB_SML plane 11
10  // 110 x36y116 SB_SML plane 12,11
01  // 111 x36y116 SB_SML plane 12
2C // -- CRC low byte
2E // -- CRC high byte


// Config Latches on x37y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CC04     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3A // y_sel: 115
FE // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CC0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x37y115 CPE[0]  _a186  C_ORAND////    _a1597  C_////Bridge
CB  //  1 x37y115 CPE[1]  80'h00_00BB_00_0000_0C88_CBFF modified with path inversions
88  //  2 x37y115 CPE[2]  80'h00_00BB_00_0000_0C88_37FF from netlist
0C  //  3 x37y115 CPE[3]      00_0000_00_0000_0000_FC00 difference
00  //  4 x37y115 CPE[4]
00  //  5 x37y115 CPE[5]
00  //  6 x37y115 CPE[6]
BB  //  7 x37y115 CPE[7]
00  //  8 x37y115 CPE[8]
00  //  9 x37y115 CPE[9]
FF  // 10 x37y116 CPE[0]  _a1600  C_////Bridge
FF  // 11 x37y116 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x37y116 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x37y116 CPE[3]
00  // 14 x37y116 CPE[4]
00  // 15 x37y116 CPE[5]
00  // 16 x37y116 CPE[6]
A3  // 17 x37y116 CPE[7]
00  // 18 x37y116 CPE[8]
00  // 19 x37y116 CPE[9]
C3  // 20 x38y115 CPE[0]  _a216  C_AND////    _a223  C_///AND/
F2  // 21 x38y115 CPE[1]  80'h00_0078_00_0000_0C88_F2C3 modified with path inversions
88  // 22 x38y115 CPE[2]  80'h00_0078_00_0000_0C88_F133 from netlist
0C  // 23 x38y115 CPE[3]      00_0000_00_0000_0000_03F0 difference
00  // 24 x38y115 CPE[4]
00  // 25 x38y115 CPE[5]
00  // 26 x38y115 CPE[6]
78  // 27 x38y115 CPE[7]
00  // 28 x38y115 CPE[8]
00  // 29 x38y115 CPE[9]
FF  // 30 x38y116 CPE[0]  _a213  C_AND////    
A5  // 31 x38y116 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  // 32 x38y116 CPE[2]  80'h00_0018_00_0000_0C88_AAFF from netlist
0C  // 33 x38y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x38y116 CPE[4]
00  // 35 x38y116 CPE[5]
00  // 36 x38y116 CPE[6]
18  // 37 x38y116 CPE[7]
00  // 38 x38y116 CPE[8]
00  // 39 x38y116 CPE[9]
01  // 40 x37y115 INMUX plane 2,1
28  // 41 x37y115 INMUX plane 4,3
39  // 42 x37y115 INMUX plane 6,5
38  // 43 x37y115 INMUX plane 8,7
22  // 44 x37y115 INMUX plane 10,9
29  // 45 x37y115 INMUX plane 12,11
08  // 46 x37y116 INMUX plane 2,1
39  // 47 x37y116 INMUX plane 4,3
03  // 48 x37y116 INMUX plane 6,5
02  // 49 x37y116 INMUX plane 8,7
00  // 50 x37y116 INMUX plane 10,9
28  // 51 x37y116 INMUX plane 12,11
01  // 52 x38y115 INMUX plane 2,1
30  // 53 x38y115 INMUX plane 4,3
CE  // 54 x38y115 INMUX plane 6,5
40  // 55 x38y115 INMUX plane 8,7
80  // 56 x38y115 INMUX plane 10,9
69  // 57 x38y115 INMUX plane 12,11
20  // 58 x38y116 INMUX plane 2,1
28  // 59 x38y116 INMUX plane 4,3
CF  // 60 x38y116 INMUX plane 6,5
50  // 61 x38y116 INMUX plane 8,7
85  // 62 x38y116 INMUX plane 10,9
68  // 63 x38y116 INMUX plane 12,11
48  // 64 x38y116 SB_BIG plane 1
12  // 65 x38y116 SB_BIG plane 1
00  // 66 x38y116 SB_DRIVE plane 2,1
48  // 67 x38y116 SB_BIG plane 2
12  // 68 x38y116 SB_BIG plane 2
51  // 69 x38y116 SB_BIG plane 3
12  // 70 x38y116 SB_BIG plane 3
04  // 71 x38y116 SB_DRIVE plane 4,3
48  // 72 x38y116 SB_BIG plane 4
12  // 73 x38y116 SB_BIG plane 4
48  // 74 x38y116 SB_BIG plane 5
10  // 75 x38y116 SB_BIG plane 5
00  // 76 x38y116 SB_DRIVE plane 6,5
48  // 77 x38y116 SB_BIG plane 6
12  // 78 x38y116 SB_BIG plane 6
48  // 79 x38y116 SB_BIG plane 7
04  // 80 x38y116 SB_BIG plane 7
80  // 81 x38y116 SB_DRIVE plane 8,7
48  // 82 x38y116 SB_BIG plane 8
02  // 83 x38y116 SB_BIG plane 8
48  // 84 x38y116 SB_BIG plane 9
12  // 85 x38y116 SB_BIG plane 9
00  // 86 x38y116 SB_DRIVE plane 10,9
61  // 87 x38y116 SB_BIG plane 10
12  // 88 x38y116 SB_BIG plane 10
41  // 89 x38y116 SB_BIG plane 11
56  // 90 x38y116 SB_BIG plane 11
08  // 91 x38y116 SB_DRIVE plane 12,11
59  // 92 x38y116 SB_BIG plane 12
12  // 93 x38y116 SB_BIG plane 12
A1  // 94 x37y115 SB_SML plane 1
02  // 95 x37y115 SB_SML plane 2,1
43  // 96 x37y115 SB_SML plane 2
A8  // 97 x37y115 SB_SML plane 3
82  // 98 x37y115 SB_SML plane 4,3
2A  // 99 x37y115 SB_SML plane 4
18  // 100 x37y115 SB_SML plane 5
82  // 101 x37y115 SB_SML plane 6,5
22  // 102 x37y115 SB_SML plane 6
A8  // 103 x37y115 SB_SML plane 7
82  // 104 x37y115 SB_SML plane 8,7
53  // 105 x37y115 SB_SML plane 8
A8  // 106 x37y115 SB_SML plane 9
82  // 107 x37y115 SB_SML plane 10,9
2A  // 108 x37y115 SB_SML plane 10
A1  // 109 x37y115 SB_SML plane 11
82  // 110 x37y115 SB_SML plane 12,11
2A  // 111 x37y115 SB_SML plane 12
C8 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x39y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CC82     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3A // y_sel: 115
F6 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CC8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x39y115 CPE[0]  _a1552  C_////Bridge
FF  //  1 x39y115 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x39y115 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x39y115 CPE[3]
00  //  4 x39y115 CPE[4]
00  //  5 x39y115 CPE[5]
00  //  6 x39y115 CPE[6]
A2  //  7 x39y115 CPE[7]
00  //  8 x39y115 CPE[8]
00  //  9 x39y115 CPE[9]
A0  // 10 x39y116 CPE[0]  _a204  C_MX2b////    
00  // 11 x39y116 CPE[1]  80'h00_0018_00_0040_0A55_00A0 modified with path inversions
55  // 12 x39y116 CPE[2]  80'h00_0018_00_0040_0A50_00A0 from netlist
0A  // 13 x39y116 CPE[3]      00_0000_00_0000_0005_0000 difference
40  // 14 x39y116 CPE[4]
00  // 15 x39y116 CPE[5]
00  // 16 x39y116 CPE[6]
18  // 17 x39y116 CPE[7]
00  // 18 x39y116 CPE[8]
00  // 19 x39y116 CPE[9]
EC  // 20 x40y115 CPE[0]  _a208  C_///ORAND/
FF  // 21 x40y115 CPE[1]  80'h00_0060_00_0000_0C08_FFEC modified with path inversions
08  // 22 x40y115 CPE[2]  80'h00_0060_00_0000_0C08_FFBC from netlist
0C  // 23 x40y115 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 24 x40y115 CPE[4]
00  // 25 x40y115 CPE[5]
00  // 26 x40y115 CPE[6]
60  // 27 x40y115 CPE[7]
00  // 28 x40y115 CPE[8]
00  // 29 x40y115 CPE[9]
00  // 30 x40y116 CPE[0]  _a207  C_MX4a////    
33  // 31 x40y116 CPE[1]  80'h00_0018_00_0040_0C39_3300 modified with path inversions
39  // 32 x40y116 CPE[2]  80'h00_0018_00_0040_0C29_3300 from netlist
0C  // 33 x40y116 CPE[3]      00_0000_00_0000_0010_0000 difference
40  // 34 x40y116 CPE[4]
00  // 35 x40y116 CPE[5]
00  // 36 x40y116 CPE[6]
18  // 37 x40y116 CPE[7]
00  // 38 x40y116 CPE[8]
00  // 39 x40y116 CPE[9]
01  // 40 x39y115 INMUX plane 2,1
05  // 41 x39y115 INMUX plane 4,3
02  // 42 x39y115 INMUX plane 6,5
08  // 43 x39y115 INMUX plane 8,7
00  // 44 x39y115 INMUX plane 10,9
01  // 45 x39y115 INMUX plane 12,11
00  // 46 x39y116 INMUX plane 2,1
00  // 47 x39y116 INMUX plane 4,3
07  // 48 x39y116 INMUX plane 6,5
01  // 49 x39y116 INMUX plane 8,7
09  // 50 x39y116 INMUX plane 10,9
02  // 51 x39y116 INMUX plane 12,11
21  // 52 x40y115 INMUX plane 2,1
37  // 53 x40y115 INMUX plane 4,3
41  // 54 x40y115 INMUX plane 6,5
00  // 55 x40y115 INMUX plane 8,7
48  // 56 x40y115 INMUX plane 10,9
1C  // 57 x40y115 INMUX plane 12,11
21  // 58 x40y116 INMUX plane 2,1
28  // 59 x40y116 INMUX plane 4,3
70  // 60 x40y116 INMUX plane 6,5
38  // 61 x40y116 INMUX plane 8,7
48  // 62 x40y116 INMUX plane 10,9
29  // 63 x40y116 INMUX plane 12,11
50  // 64 x39y115 SB_BIG plane 1
24  // 65 x39y115 SB_BIG plane 1
00  // 66 x39y115 SB_DRIVE plane 2,1
A0  // 67 x39y115 SB_BIG plane 2
16  // 68 x39y115 SB_BIG plane 2
41  // 69 x39y115 SB_BIG plane 3
12  // 70 x39y115 SB_BIG plane 3
00  // 71 x39y115 SB_DRIVE plane 4,3
92  // 72 x39y115 SB_BIG plane 4
34  // 73 x39y115 SB_BIG plane 4
A0  // 74 x39y115 SB_BIG plane 5
17  // 75 x39y115 SB_BIG plane 5
04  // 76 x39y115 SB_DRIVE plane 6,5
48  // 77 x39y115 SB_BIG plane 6
12  // 78 x39y115 SB_BIG plane 6
88  // 79 x39y115 SB_BIG plane 7
12  // 80 x39y115 SB_BIG plane 7
00  // 81 x39y115 SB_DRIVE plane 8,7
59  // 82 x39y115 SB_BIG plane 8
12  // 83 x39y115 SB_BIG plane 8
88  // 84 x39y115 SB_BIG plane 9
12  // 85 x39y115 SB_BIG plane 9
00  // 86 x39y115 SB_DRIVE plane 10,9
59  // 87 x39y115 SB_BIG plane 10
12  // 88 x39y115 SB_BIG plane 10
50  // 89 x39y115 SB_BIG plane 11
24  // 90 x39y115 SB_BIG plane 11
04  // 91 x39y115 SB_DRIVE plane 12,11
88  // 92 x39y115 SB_BIG plane 12
12  // 93 x39y115 SB_BIG plane 12
F2  // 94 x40y116 SB_SML plane 1
83  // 95 x40y116 SB_SML plane 2,1
2A  // 96 x40y116 SB_SML plane 2
A8  // 97 x40y116 SB_SML plane 3
E2  // 98 x40y116 SB_SML plane 4,3
54  // 99 x40y116 SB_SML plane 4
B9  // 100 x40y116 SB_SML plane 5
10  // 101 x40y116 SB_SML plane 6,5
51  // 102 x40y116 SB_SML plane 6
28  // 103 x40y116 SB_SML plane 7
12  // 104 x40y116 SB_SML plane 8,7
6C  // 105 x40y116 SB_SML plane 8
C8  // 106 x40y116 SB_SML plane 9
12  // 107 x40y116 SB_SML plane 10,9
2B  // 108 x40y116 SB_SML plane 10
B1  // 109 x40y116 SB_SML plane 11
82  // 110 x40y116 SB_SML plane 12,11
53  // 111 x40y116 SB_SML plane 12
81 // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x41y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CD00     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3A // y_sel: 115
2E // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CD08
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
35  //  0 x41y115 CPE[0]  _a1141  C_MX4b/D///    
00  //  1 x41y115 CPE[1]  80'h00_FD00_00_0040_0AF3_0035 modified with path inversions
F3  //  2 x41y115 CPE[2]  80'h00_FE00_00_0040_0AF0_00CA from netlist
0A  //  3 x41y115 CPE[3]      00_0300_00_0000_0003_00FF difference
40  //  4 x41y115 CPE[4]
00  //  5 x41y115 CPE[5]
00  //  6 x41y115 CPE[6]
00  //  7 x41y115 CPE[7]
FD  //  8 x41y115 CPE[8]
00  //  9 x41y115 CPE[9]
3A  // 10 x41y116 CPE[0]  _a1136  C_MX4b/D///    
00  // 11 x41y116 CPE[1]  80'h00_FD00_00_0040_0AF3_003A modified with path inversions
F3  // 12 x41y116 CPE[2]  80'h00_FE00_00_0040_0AF0_00CA from netlist
0A  // 13 x41y116 CPE[3]      00_0300_00_0000_0003_00F0 difference
40  // 14 x41y116 CPE[4]
00  // 15 x41y116 CPE[5]
00  // 16 x41y116 CPE[6]
00  // 17 x41y116 CPE[7]
FD  // 18 x41y116 CPE[8]
00  // 19 x41y116 CPE[9]
AC  // 20 x42y115 CPE[0]  _a191  C_ORAND////    _a209  C_///AND/
CB  // 21 x42y115 CPE[1]  80'h00_0078_00_0000_0C88_CBAC modified with path inversions
88  // 22 x42y115 CPE[2]  80'h00_0078_00_0000_0C88_3B53 from netlist
0C  // 23 x42y115 CPE[3]      00_0000_00_0000_0000_F0FF difference
00  // 24 x42y115 CPE[4]
00  // 25 x42y115 CPE[5]
00  // 26 x42y115 CPE[6]
78  // 27 x42y115 CPE[7]
00  // 28 x42y115 CPE[8]
00  // 29 x42y115 CPE[9]
FF  // 30 x42y116 CPE[0]  _a1370  C_AND////    
AC  // 31 x42y116 CPE[1]  80'h00_0018_00_0000_0C88_ACFF modified with path inversions
88  // 32 x42y116 CPE[2]  80'h00_0018_00_0000_0C88_ACFF from netlist
0C  // 33 x42y116 CPE[3]
00  // 34 x42y116 CPE[4]
00  // 35 x42y116 CPE[5]
00  // 36 x42y116 CPE[6]
18  // 37 x42y116 CPE[7]
00  // 38 x42y116 CPE[8]
00  // 39 x42y116 CPE[9]
15  // 40 x41y115 INMUX plane 2,1
09  // 41 x41y115 INMUX plane 4,3
3D  // 42 x41y115 INMUX plane 6,5
3F  // 43 x41y115 INMUX plane 8,7
03  // 44 x41y115 INMUX plane 10,9
25  // 45 x41y115 INMUX plane 12,11
05  // 46 x41y116 INMUX plane 2,1
08  // 47 x41y116 INMUX plane 4,3
3D  // 48 x41y116 INMUX plane 6,5
39  // 49 x41y116 INMUX plane 8,7
03  // 50 x41y116 INMUX plane 10,9
21  // 51 x41y116 INMUX plane 12,11
01  // 52 x42y115 INMUX plane 2,1
00  // 53 x42y115 INMUX plane 4,3
35  // 54 x42y115 INMUX plane 6,5
68  // 55 x42y115 INMUX plane 8,7
08  // 56 x42y115 INMUX plane 10,9
00  // 57 x42y115 INMUX plane 12,11
01  // 58 x42y116 INMUX plane 2,1
12  // 59 x42y116 INMUX plane 4,3
28  // 60 x42y116 INMUX plane 6,5
0E  // 61 x42y116 INMUX plane 8,7
08  // 62 x42y116 INMUX plane 10,9
08  // 63 x42y116 INMUX plane 12,11
88  // 64 x42y116 SB_BIG plane 1
12  // 65 x42y116 SB_BIG plane 1
00  // 66 x42y116 SB_DRIVE plane 2,1
8E  // 67 x42y116 SB_BIG plane 2
24  // 68 x42y116 SB_BIG plane 2
A0  // 69 x42y116 SB_BIG plane 3
16  // 70 x42y116 SB_BIG plane 3
00  // 71 x42y116 SB_DRIVE plane 4,3
48  // 72 x42y116 SB_BIG plane 4
12  // 73 x42y116 SB_BIG plane 4
9E  // 74 x42y116 SB_BIG plane 5
18  // 75 x42y116 SB_BIG plane 5
88  // 76 x42y116 SB_DRIVE plane 6,5
41  // 77 x42y116 SB_BIG plane 6
02  // 78 x42y116 SB_BIG plane 6
41  // 79 x42y116 SB_BIG plane 7
12  // 80 x42y116 SB_BIG plane 7
00  // 81 x42y116 SB_DRIVE plane 8,7
69  // 82 x42y116 SB_BIG plane 8
12  // 83 x42y116 SB_BIG plane 8
41  // 84 x42y116 SB_BIG plane 9
12  // 85 x42y116 SB_BIG plane 9
00  // 86 x42y116 SB_DRIVE plane 10,9
48  // 87 x42y116 SB_BIG plane 10
12  // 88 x42y116 SB_BIG plane 10
48  // 89 x42y116 SB_BIG plane 11
14  // 90 x42y116 SB_BIG plane 11
00  // 91 x42y116 SB_DRIVE plane 12,11
48  // 92 x42y116 SB_BIG plane 12
12  // 93 x42y116 SB_BIG plane 12
A8  // 94 x41y115 SB_SML plane 1
12  // 95 x41y115 SB_SML plane 2,1
51  // 96 x41y115 SB_SML plane 2
B1  // 97 x41y115 SB_SML plane 3
92  // 98 x41y115 SB_SML plane 4,3
46  // 99 x41y115 SB_SML plane 4
60  // 100 x41y115 SB_SML plane 5
81  // 101 x41y115 SB_SML plane 6,5
2A  // 102 x41y115 SB_SML plane 6
88  // 103 x41y115 SB_SML plane 7
82  // 104 x41y115 SB_SML plane 8,7
2A  // 105 x41y115 SB_SML plane 8
A8  // 106 x41y115 SB_SML plane 9
12  // 107 x41y115 SB_SML plane 10,9
2A  // 108 x41y115 SB_SML plane 10
A8  // 109 x41y115 SB_SML plane 11
82  // 110 x41y115 SB_SML plane 12,11
2A  // 111 x41y115 SB_SML plane 12
F0 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x43y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CD7E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3A // y_sel: 115
46 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CD86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x43y115 CPE[0]  _a1588  C_////Bridge
FF  //  1 x43y115 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x43y115 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x43y115 CPE[3]
00  //  4 x43y115 CPE[4]
00  //  5 x43y115 CPE[5]
00  //  6 x43y115 CPE[6]
A2  //  7 x43y115 CPE[7]
00  //  8 x43y115 CPE[8]
00  //  9 x43y115 CPE[9]
00  // 10 x43y116 CPE[0]
00  // 11 x43y116 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x43y116 CPE[2]
00  // 13 x43y116 CPE[3]
00  // 14 x43y116 CPE[4]
60  // 15 x43y116 CPE[5]
3F  // 16 x43y116 CPE[6]
00  // 17 x43y116 CPE[7]
00  // 18 x43y116 CPE[8]
00  // 19 x43y116 CPE[9]
AC  // 20 x44y115 CPE[0]  _a1131  C_MX4b////    
00  // 21 x44y115 CPE[1]  80'h00_0018_00_0040_0A70_00AC modified with path inversions
70  // 22 x44y115 CPE[2]  80'h00_0018_00_0040_0A70_0053 from netlist
0A  // 23 x44y115 CPE[3]      00_0000_00_0000_0000_00FF difference
40  // 24 x44y115 CPE[4]
00  // 25 x44y115 CPE[5]
00  // 26 x44y115 CPE[6]
18  // 27 x44y115 CPE[7]
00  // 28 x44y115 CPE[8]
00  // 29 x44y115 CPE[9]
00  // 30 x44y116 CPE[0]  _a1481  C_MX4a////    
3A  // 31 x44y116 CPE[1]  80'h00_0018_00_0040_0C64_3A00 modified with path inversions
64  // 32 x44y116 CPE[2]  80'h00_0018_00_0040_0C64_3500 from netlist
0C  // 33 x44y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
40  // 34 x44y116 CPE[4]
00  // 35 x44y116 CPE[5]
00  // 36 x44y116 CPE[6]
18  // 37 x44y116 CPE[7]
00  // 38 x44y116 CPE[8]
00  // 39 x44y116 CPE[9]
08  // 40 x43y115 INMUX plane 2,1
16  // 41 x43y115 INMUX plane 4,3
00  // 42 x43y115 INMUX plane 6,5
01  // 43 x43y115 INMUX plane 8,7
18  // 44 x43y115 INMUX plane 10,9
2B  // 45 x43y115 INMUX plane 12,11
04  // 46 x43y116 INMUX plane 2,1
21  // 47 x43y116 INMUX plane 4,3
12  // 48 x43y116 INMUX plane 6,5
01  // 49 x43y116 INMUX plane 8,7
01  // 50 x43y116 INMUX plane 10,9
00  // 51 x43y116 INMUX plane 12,11
01  // 52 x44y115 INMUX plane 2,1
08  // 53 x44y115 INMUX plane 4,3
66  // 54 x44y115 INMUX plane 6,5
04  // 55 x44y115 INMUX plane 8,7
50  // 56 x44y115 INMUX plane 10,9
19  // 57 x44y115 INMUX plane 12,11
10  // 58 x44y116 INMUX plane 2,1
03  // 59 x44y116 INMUX plane 4,3
4C  // 60 x44y116 INMUX plane 6,5
39  // 61 x44y116 INMUX plane 8,7
41  // 62 x44y116 INMUX plane 10,9
18  // 63 x44y116 INMUX plane 12,11
48  // 64 x43y115 SB_BIG plane 1
12  // 65 x43y115 SB_BIG plane 1
00  // 66 x43y115 SB_DRIVE plane 2,1
29  // 67 x43y115 SB_BIG plane 2
00  // 68 x43y115 SB_BIG plane 2
69  // 69 x43y115 SB_BIG plane 3
22  // 70 x43y115 SB_BIG plane 3
00  // 71 x43y115 SB_DRIVE plane 4,3
C2  // 72 x43y115 SB_BIG plane 4
25  // 73 x43y115 SB_BIG plane 4
61  // 74 x43y115 SB_BIG plane 5
12  // 75 x43y115 SB_BIG plane 5
00  // 76 x43y115 SB_DRIVE plane 6,5
44  // 77 x43y115 SB_BIG plane 6
00  // 78 x43y115 SB_BIG plane 6
08  // 79 x43y115 SB_BIG plane 7
12  // 80 x43y115 SB_BIG plane 7
00  // 81 x43y115 SB_DRIVE plane 8,7
48  // 82 x43y115 SB_BIG plane 8
32  // 83 x43y115 SB_BIG plane 8
00  // 84 x43y115 SB_BIG plane 9
00  // 85 x43y115 SB_BIG plane 9
00  // 86 x43y115 SB_DRIVE plane 10,9
11  // 87 x43y115 SB_BIG plane 10
00  // 88 x43y115 SB_BIG plane 10
20  // 89 x43y115 SB_BIG plane 11
20  // 90 x43y115 SB_BIG plane 11
00  // 91 x43y115 SB_DRIVE plane 12,11
00  // 92 x43y115 SB_BIG plane 12
00  // 93 x43y115 SB_BIG plane 12
F1  // 94 x44y116 SB_SML plane 1
04  // 95 x44y116 SB_SML plane 2,1
00  // 96 x44y116 SB_SML plane 2
FB  // 97 x44y116 SB_SML plane 3
E4  // 98 x44y116 SB_SML plane 4,3
35  // 99 x44y116 SB_SML plane 4
28  // 100 x44y116 SB_SML plane 5
02  // 101 x44y116 SB_SML plane 6,5
01  // 102 x44y116 SB_SML plane 6
B1  // 103 x44y116 SB_SML plane 7
92  // 104 x44y116 SB_SML plane 8,7
2B  // 105 x44y116 SB_SML plane 8
11  // 106 x44y116 SB_SML plane 9
00  // 107 x44y116 SB_SML plane 10,9
04  // 108 x44y116 SB_SML plane 10
86  // 109 x44y116 SB_SML plane 11
00  // 110 x44y116 SB_SML plane 12,11
40  // 111 x44y116 SB_SML plane 12
49 // -- CRC low byte
D9 // -- CRC high byte


// Config Latches on x45y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CDFC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3A // y_sel: 115
9E // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CE04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y115 CPE[0]  _a1371  C_XOR////    
53  //  1 x45y115 CPE[1]  80'h00_0018_00_0000_0C66_5300 modified with path inversions
66  //  2 x45y115 CPE[2]  80'h00_0018_00_0000_0C66_AC00 from netlist
0C  //  3 x45y115 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  //  4 x45y115 CPE[4]
00  //  5 x45y115 CPE[5]
00  //  6 x45y115 CPE[6]
18  //  7 x45y115 CPE[7]
00  //  8 x45y115 CPE[8]
00  //  9 x45y115 CPE[9]
00  // 10 x45y116 CPE[0]  _a269  C_MX4a////    
CA  // 11 x45y116 CPE[1]  80'h00_0018_00_0040_0CE9_CA00 modified with path inversions
E9  // 12 x45y116 CPE[2]  80'h00_0018_00_0040_0CE9_C500 from netlist
0C  // 13 x45y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
40  // 14 x45y116 CPE[4]
00  // 15 x45y116 CPE[5]
00  // 16 x45y116 CPE[6]
18  // 17 x45y116 CPE[7]
00  // 18 x45y116 CPE[8]
00  // 19 x45y116 CPE[9]
32  // 20 x46y115 CPE[0]  _a1500  C_AND////    
2F  // 21 x46y115 CPE[1]  80'h00_0018_00_0000_0888_2F32 modified with path inversions
88  // 22 x46y115 CPE[2]  80'h00_0018_00_0000_0888_2FC8 from netlist
08  // 23 x46y115 CPE[3]      00_0000_00_0000_0000_00FA difference
00  // 24 x46y115 CPE[4]
00  // 25 x46y115 CPE[5]
00  // 26 x46y115 CPE[6]
18  // 27 x46y115 CPE[7]
00  // 28 x46y115 CPE[8]
00  // 29 x46y115 CPE[9]
35  // 30 x46y116 CPE[0]  _a1143  C_MX4b/D///    
00  // 31 x46y116 CPE[1]  80'h00_FD00_00_0040_0AFD_0035 modified with path inversions
FD  // 32 x46y116 CPE[2]  80'h00_FE00_00_0040_0AF0_00C5 from netlist
0A  // 33 x46y116 CPE[3]      00_0300_00_0000_000D_00F0 difference
40  // 34 x46y116 CPE[4]
00  // 35 x46y116 CPE[5]
00  // 36 x46y116 CPE[6]
00  // 37 x46y116 CPE[7]
FD  // 38 x46y116 CPE[8]
00  // 39 x46y116 CPE[9]
0C  // 40 x45y115 INMUX plane 2,1
0C  // 41 x45y115 INMUX plane 4,3
18  // 42 x45y115 INMUX plane 6,5
06  // 43 x45y115 INMUX plane 8,7
08  // 44 x45y115 INMUX plane 10,9
21  // 45 x45y115 INMUX plane 12,11
02  // 46 x45y116 INMUX plane 2,1
00  // 47 x45y116 INMUX plane 4,3
01  // 48 x45y116 INMUX plane 6,5
39  // 49 x45y116 INMUX plane 8,7
00  // 50 x45y116 INMUX plane 10,9
20  // 51 x45y116 INMUX plane 12,11
36  // 52 x46y115 INMUX plane 2,1
2C  // 53 x46y115 INMUX plane 4,3
28  // 54 x46y115 INMUX plane 6,5
5E  // 55 x46y115 INMUX plane 8,7
88  // 56 x46y115 INMUX plane 10,9
00  // 57 x46y115 INMUX plane 12,11
04  // 58 x46y116 INMUX plane 2,1
38  // 59 x46y116 INMUX plane 4,3
2C  // 60 x46y116 INMUX plane 6,5
00  // 61 x46y116 INMUX plane 8,7
03  // 62 x46y116 INMUX plane 10,9
E0  // 63 x46y116 INMUX plane 12,11
01  // 64 x46y116 SB_BIG plane 1
20  // 65 x46y116 SB_BIG plane 1
00  // 66 x46y116 SB_DRIVE plane 2,1
48  // 67 x46y116 SB_BIG plane 2
12  // 68 x46y116 SB_BIG plane 2
48  // 69 x46y116 SB_BIG plane 3
12  // 70 x46y116 SB_BIG plane 3
00  // 71 x46y116 SB_DRIVE plane 4,3
48  // 72 x46y116 SB_BIG plane 4
12  // 73 x46y116 SB_BIG plane 4
96  // 74 x46y116 SB_BIG plane 5
14  // 75 x46y116 SB_BIG plane 5
48  // 76 x46y116 SB_DRIVE plane 6,5
59  // 77 x46y116 SB_BIG plane 6
12  // 78 x46y116 SB_BIG plane 6
48  // 79 x46y116 SB_BIG plane 7
12  // 80 x46y116 SB_BIG plane 7
90  // 81 x46y116 SB_DRIVE plane 8,7
41  // 82 x46y116 SB_BIG plane 8
02  // 83 x46y116 SB_BIG plane 8
48  // 84 x46y116 SB_BIG plane 9
12  // 85 x46y116 SB_BIG plane 9
00  // 86 x46y116 SB_DRIVE plane 10,9
48  // 87 x46y116 SB_BIG plane 10
12  // 88 x46y116 SB_BIG plane 10
48  // 89 x46y116 SB_BIG plane 11
12  // 90 x46y116 SB_BIG plane 11
00  // 91 x46y116 SB_DRIVE plane 12,11
02  // 92 x46y116 SB_BIG plane 12
12  // 93 x46y116 SB_BIG plane 12
A8  // 94 x45y115 SB_SML plane 1
82  // 95 x45y115 SB_SML plane 2,1
0A  // 96 x45y115 SB_SML plane 2
A8  // 97 x45y115 SB_SML plane 3
12  // 98 x45y115 SB_SML plane 4,3
03  // 99 x45y115 SB_SML plane 4
38  // 100 x45y115 SB_SML plane 5
81  // 101 x45y115 SB_SML plane 6,5
2A  // 102 x45y115 SB_SML plane 6
A8  // 103 x45y115 SB_SML plane 7
82  // 104 x45y115 SB_SML plane 8,7
2A  // 105 x45y115 SB_SML plane 8
A8  // 106 x45y115 SB_SML plane 9
92  // 107 x45y115 SB_SML plane 10,9
0B  // 108 x45y115 SB_SML plane 10
A8  // 109 x45y115 SB_SML plane 11
80  // 110 x45y115 SB_SML plane 12,11
2A  // 111 x45y115 SB_SML plane 12
C0 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x47y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CE7A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3A // y_sel: 115
56 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CE82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y115 CPE[0]
00  //  1 x47y115 CPE[1]
00  //  2 x47y115 CPE[2]
00  //  3 x47y115 CPE[3]
00  //  4 x47y115 CPE[4]
00  //  5 x47y115 CPE[5]
00  //  6 x47y115 CPE[6]
00  //  7 x47y115 CPE[7]
00  //  8 x47y115 CPE[8]
00  //  9 x47y115 CPE[9]
00  // 10 x47y116 CPE[0]  _a110  C_MX4a////    
5A  // 11 x47y116 CPE[1]  80'h00_0018_00_0040_0C15_5A00 modified with path inversions
15  // 12 x47y116 CPE[2]  80'h00_0018_00_0040_0C05_5A00 from netlist
0C  // 13 x47y116 CPE[3]      00_0000_00_0000_0010_0000 difference
40  // 14 x47y116 CPE[4]
00  // 15 x47y116 CPE[5]
00  // 16 x47y116 CPE[6]
18  // 17 x47y116 CPE[7]
00  // 18 x47y116 CPE[8]
00  // 19 x47y116 CPE[9]
8F  // 20 x48y115 CPE[0]  _a1246  C_AND////    _a1274  C_///AND/
8F  // 21 x48y115 CPE[1]  80'h00_0078_00_0000_0C88_8F8F modified with path inversions
88  // 22 x48y115 CPE[2]  80'h00_0078_00_0000_0C88_8F1F from netlist
0C  // 23 x48y115 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 24 x48y115 CPE[4]
00  // 25 x48y115 CPE[5]
00  // 26 x48y115 CPE[6]
78  // 27 x48y115 CPE[7]
00  // 28 x48y115 CPE[8]
00  // 29 x48y115 CPE[9]
A3  // 30 x48y116 CPE[0]  _a1480  C_AND////    _a1484  C_///AND/
23  // 31 x48y116 CPE[1]  80'h00_0078_00_0000_0C88_23A3 modified with path inversions
88  // 32 x48y116 CPE[2]  80'h00_0078_00_0000_0C88_8CA3 from netlist
0C  // 33 x48y116 CPE[3]      00_0000_00_0000_0000_AF00 difference
00  // 34 x48y116 CPE[4]
00  // 35 x48y116 CPE[5]
00  // 36 x48y116 CPE[6]
78  // 37 x48y116 CPE[7]
00  // 38 x48y116 CPE[8]
00  // 39 x48y116 CPE[9]
00  // 40 x47y115 INMUX plane 2,1
00  // 41 x47y115 INMUX plane 4,3
00  // 42 x47y115 INMUX plane 6,5
01  // 43 x47y115 INMUX plane 8,7
08  // 44 x47y115 INMUX plane 10,9
00  // 45 x47y115 INMUX plane 12,11
07  // 46 x47y116 INMUX plane 2,1
2C  // 47 x47y116 INMUX plane 4,3
04  // 48 x47y116 INMUX plane 6,5
0F  // 49 x47y116 INMUX plane 8,7
05  // 50 x47y116 INMUX plane 10,9
0D  // 51 x47y116 INMUX plane 12,11
08  // 52 x48y115 INMUX plane 2,1
2C  // 53 x48y115 INMUX plane 4,3
10  // 54 x48y115 INMUX plane 6,5
36  // 55 x48y115 INMUX plane 8,7
88  // 56 x48y115 INMUX plane 10,9
01  // 57 x48y115 INMUX plane 12,11
31  // 58 x48y116 INMUX plane 2,1
27  // 59 x48y116 INMUX plane 4,3
04  // 60 x48y116 INMUX plane 6,5
33  // 61 x48y116 INMUX plane 8,7
00  // 62 x48y116 INMUX plane 10,9
DD  // 63 x48y116 INMUX plane 12,11
00  // 64 x47y115 SB_BIG plane 1
00  // 65 x47y115 SB_BIG plane 1
00  // 66 x47y115 SB_DRIVE plane 2,1
41  // 67 x47y115 SB_BIG plane 2
12  // 68 x47y115 SB_BIG plane 2
41  // 69 x47y115 SB_BIG plane 3
12  // 70 x47y115 SB_BIG plane 3
40  // 71 x47y115 SB_DRIVE plane 4,3
48  // 72 x47y115 SB_BIG plane 4
12  // 73 x47y115 SB_BIG plane 4
50  // 74 x47y115 SB_BIG plane 5
20  // 75 x47y115 SB_BIG plane 5
00  // 76 x47y115 SB_DRIVE plane 6,5
48  // 77 x47y115 SB_BIG plane 6
12  // 78 x47y115 SB_BIG plane 6
48  // 79 x47y115 SB_BIG plane 7
12  // 80 x47y115 SB_BIG plane 7
80  // 81 x47y115 SB_DRIVE plane 8,7
D6  // 82 x47y115 SB_BIG plane 8
14  // 83 x47y115 SB_BIG plane 8
00  // 84 x47y115 SB_BIG plane 9
00  // 85 x47y115 SB_BIG plane 9
40  // 86 x47y115 SB_DRIVE plane 10,9
30  // 87 x47y115 SB_BIG plane 10
00  // 88 x47y115 SB_BIG plane 10
01  // 89 x47y115 SB_BIG plane 11
00  // 90 x47y115 SB_BIG plane 11
00  // 91 x47y115 SB_DRIVE plane 12,11
04  // 92 x47y115 SB_BIG plane 12
10  // 93 x47y115 SB_BIG plane 12
30  // 94 x48y116 SB_SML plane 1
80  // 95 x48y116 SB_SML plane 2,1
2A  // 96 x48y116 SB_SML plane 2
A1  // 97 x48y116 SB_SML plane 3
00  // 98 x48y116 SB_SML plane 4,3
54  // 99 x48y116 SB_SML plane 4
40  // 100 x48y116 SB_SML plane 5
90  // 101 x48y116 SB_SML plane 6,5
2B  // 102 x48y116 SB_SML plane 6
A8  // 103 x48y116 SB_SML plane 7
02  // 104 x48y116 SB_SML plane 8,7
53  // 105 x48y116 SB_SML plane 8
00  // 106 x48y116 SB_SML plane 9
00  // 107 x48y116 SB_SML plane 10,9
00  // 108 x48y116 SB_SML plane 10
00  // 109 x48y116 SB_SML plane 11
20  // 110 x48y116 SB_SML plane 12,11
01  // 111 x48y116 SB_SML plane 12
EF // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x49y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CEF8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3A // y_sel: 115
8E // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CF00
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
FF  //  0 x49y115 CPE[0]  _a1704  C_////Bridge
FF  //  1 x49y115 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x49y115 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x49y115 CPE[3]
00  //  4 x49y115 CPE[4]
00  //  5 x49y115 CPE[5]
00  //  6 x49y115 CPE[6]
A2  //  7 x49y115 CPE[7]
00  //  8 x49y115 CPE[8]
00  //  9 x49y115 CPE[9]
82  // 10 x49y116 CPE[0]  _a286  C_///AND/
FF  // 11 x49y116 CPE[1]  80'h00_0060_00_0000_0C08_FF82 modified with path inversions
08  // 12 x49y116 CPE[2]  80'h00_0060_00_0000_0C08_FF48 from netlist
0C  // 13 x49y116 CPE[3]      00_0000_00_0000_0000_00CA difference
00  // 14 x49y116 CPE[4]
00  // 15 x49y116 CPE[5]
00  // 16 x49y116 CPE[6]
60  // 17 x49y116 CPE[7]
00  // 18 x49y116 CPE[8]
00  // 19 x49y116 CPE[9]
14  // 20 x50y115 CPE[0]  _a1487  C_AND////    _a1445  C_///AND/
CA  // 21 x50y115 CPE[1]  80'h00_0078_00_0000_0C88_CA14 modified with path inversions
88  // 22 x50y115 CPE[2]  80'h00_0078_00_0000_0C88_C511 from netlist
0C  // 23 x50y115 CPE[3]      00_0000_00_0000_0000_0F05 difference
00  // 24 x50y115 CPE[4]
00  // 25 x50y115 CPE[5]
00  // 26 x50y115 CPE[6]
78  // 27 x50y115 CPE[7]
00  // 28 x50y115 CPE[8]
00  // 29 x50y115 CPE[9]
00  // 30 x50y116 CPE[0]
00  // 31 x50y116 CPE[1]
00  // 32 x50y116 CPE[2]
00  // 33 x50y116 CPE[3]
00  // 34 x50y116 CPE[4]
00  // 35 x50y116 CPE[5]
00  // 36 x50y116 CPE[6]
00  // 37 x50y116 CPE[7]
00  // 38 x50y116 CPE[8]
00  // 39 x50y116 CPE[9]
18  // 40 x49y115 INMUX plane 2,1
00  // 41 x49y115 INMUX plane 4,3
28  // 42 x49y115 INMUX plane 6,5
28  // 43 x49y115 INMUX plane 8,7
08  // 44 x49y115 INMUX plane 10,9
01  // 45 x49y115 INMUX plane 12,11
36  // 46 x49y116 INMUX plane 2,1
3B  // 47 x49y116 INMUX plane 4,3
04  // 48 x49y116 INMUX plane 6,5
00  // 49 x49y116 INMUX plane 8,7
00  // 50 x49y116 INMUX plane 10,9
28  // 51 x49y116 INMUX plane 12,11
25  // 52 x50y115 INMUX plane 2,1
2C  // 53 x50y115 INMUX plane 4,3
1F  // 54 x50y115 INMUX plane 6,5
28  // 55 x50y115 INMUX plane 8,7
8B  // 56 x50y115 INMUX plane 10,9
00  // 57 x50y115 INMUX plane 12,11
01  // 58 x50y116 INMUX plane 2,1
09  // 59 x50y116 INMUX plane 4,3
C0  // 60 x50y116 INMUX plane 6,5
00  // 61 x50y116 INMUX plane 8,7
C0  // 62 x50y116 INMUX plane 10,9
00  // 63 x50y116 INMUX plane 12,11
59  // 64 x50y116 SB_BIG plane 1
12  // 65 x50y116 SB_BIG plane 1
00  // 66 x50y116 SB_DRIVE plane 2,1
48  // 67 x50y116 SB_BIG plane 2
12  // 68 x50y116 SB_BIG plane 2
50  // 69 x50y116 SB_BIG plane 3
24  // 70 x50y116 SB_BIG plane 3
00  // 71 x50y116 SB_DRIVE plane 4,3
00  // 72 x50y116 SB_BIG plane 4
00  // 73 x50y116 SB_BIG plane 4
48  // 74 x50y116 SB_BIG plane 5
12  // 75 x50y116 SB_BIG plane 5
00  // 76 x50y116 SB_DRIVE plane 6,5
A0  // 77 x50y116 SB_BIG plane 6
14  // 78 x50y116 SB_BIG plane 6
48  // 79 x50y116 SB_BIG plane 7
02  // 80 x50y116 SB_BIG plane 7
08  // 81 x50y116 SB_DRIVE plane 8,7
58  // 82 x50y116 SB_BIG plane 8
00  // 83 x50y116 SB_BIG plane 8
0B  // 84 x50y116 SB_BIG plane 9
20  // 85 x50y116 SB_BIG plane 9
00  // 86 x50y116 SB_DRIVE plane 10,9
00  // 87 x50y116 SB_BIG plane 10
00  // 88 x50y116 SB_BIG plane 10
00  // 89 x50y116 SB_BIG plane 11
00  // 90 x50y116 SB_BIG plane 11
00  // 91 x50y116 SB_DRIVE plane 12,11
02  // 92 x50y116 SB_BIG plane 12
16  // 93 x50y116 SB_BIG plane 12
A8  // 94 x49y115 SB_SML plane 1
12  // 95 x49y115 SB_SML plane 2,1
2B  // 96 x49y115 SB_SML plane 2
30  // 97 x49y115 SB_SML plane 3
07  // 98 x49y115 SB_SML plane 4,3
00  // 99 x49y115 SB_SML plane 4
38  // 100 x49y115 SB_SML plane 5
43  // 101 x49y115 SB_SML plane 6,5
6C  // 102 x49y115 SB_SML plane 6
A8  // 103 x49y115 SB_SML plane 7
02  // 104 x49y115 SB_SML plane 8,7
00  // 105 x49y115 SB_SML plane 8
00  // 106 x49y115 SB_SML plane 9
90  // 107 x49y115 SB_SML plane 10,9
01  // 108 x49y115 SB_SML plane 10
D7 // -- CRC low byte
9A // -- CRC high byte


// Config Latches on x51y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CF73     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3A // y_sel: 115
E6 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CF7B
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y115 CPE[0]
00  //  1 x51y115 CPE[1]
00  //  2 x51y115 CPE[2]
00  //  3 x51y115 CPE[3]
00  //  4 x51y115 CPE[4]
00  //  5 x51y115 CPE[5]
00  //  6 x51y115 CPE[6]
00  //  7 x51y115 CPE[7]
00  //  8 x51y115 CPE[8]
00  //  9 x51y115 CPE[9]
00  // 10 x51y116 CPE[0]
00  // 11 x51y116 CPE[1]
00  // 12 x51y116 CPE[2]
00  // 13 x51y116 CPE[3]
00  // 14 x51y116 CPE[4]
00  // 15 x51y116 CPE[5]
00  // 16 x51y116 CPE[6]
00  // 17 x51y116 CPE[7]
00  // 18 x51y116 CPE[8]
00  // 19 x51y116 CPE[9]
FF  // 20 x52y115 CPE[0]  _a396  C_ORAND/D///    
DC  // 21 x52y115 CPE[1]  80'h00_CE00_00_0000_0C88_DCFF modified with path inversions
88  // 22 x52y115 CPE[2]  80'h00_FE00_00_0000_0C88_ECFF from netlist
0C  // 23 x52y115 CPE[3]      00_3000_00_0000_0000_3000 difference
00  // 24 x52y115 CPE[4]
00  // 25 x52y115 CPE[5]
00  // 26 x52y115 CPE[6]
00  // 27 x52y115 CPE[7]
CE  // 28 x52y115 CPE[8]
00  // 29 x52y115 CPE[9]
23  // 30 x52y116 CPE[0]  _a284  C_AND////    _a289  C_///AND/
AC  // 31 x52y116 CPE[1]  80'h00_0078_00_0000_0C88_AC23 modified with path inversions
88  // 32 x52y116 CPE[2]  80'h00_0078_00_0000_0C88_534C from netlist
0C  // 33 x52y116 CPE[3]      00_0000_00_0000_0000_FF6F difference
00  // 34 x52y116 CPE[4]
00  // 35 x52y116 CPE[5]
00  // 36 x52y116 CPE[6]
78  // 37 x52y116 CPE[7]
62 // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x53y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 CFA7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
3A // y_sel: 115
3E // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 CFAF
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x53y115 CPE[0]
00  //  1 x53y115 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x53y115 CPE[2]
00  //  3 x53y115 CPE[3]
00  //  4 x53y115 CPE[4]
60  //  5 x53y115 CPE[5]
3F  //  6 x53y115 CPE[6]
00  //  7 x53y115 CPE[7]
00  //  8 x53y115 CPE[8]
00  //  9 x53y115 CPE[9]
00  // 10 x53y116 CPE[0]
00  // 11 x53y116 CPE[1]
00  // 12 x53y116 CPE[2]
00  // 13 x53y116 CPE[3]
00  // 14 x53y116 CPE[4]
00  // 15 x53y116 CPE[5]
00  // 16 x53y116 CPE[6]
00  // 17 x53y116 CPE[7]
00  // 18 x53y116 CPE[8]
00  // 19 x53y116 CPE[9]
FF  // 20 x54y115 CPE[0]  _a1521  C_AND////    
3A  // 21 x54y115 CPE[1]  80'h00_0018_00_0000_0C88_3AFF modified with path inversions
88  // 22 x54y115 CPE[2]  80'h00_0018_00_0000_0C88_35FF from netlist
0C  // 23 x54y115 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x54y115 CPE[4]
00  // 25 x54y115 CPE[5]
00  // 26 x54y115 CPE[6]
18  // 27 x54y115 CPE[7]
00  // 28 x54y115 CPE[8]
00  // 29 x54y115 CPE[9]
13  // 30 x54y116 CPE[0]  _a1483  C_AND////    _a458  C_///AND/
C3  // 31 x54y116 CPE[1]  80'h00_0078_00_0000_0C88_C313 modified with path inversions
88  // 32 x54y116 CPE[2]  80'h00_0078_00_0000_0C88_C343 from netlist
0C  // 33 x54y116 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 34 x54y116 CPE[4]
00  // 35 x54y116 CPE[5]
00  // 36 x54y116 CPE[6]
78  // 37 x54y116 CPE[7]
00  // 38 x54y116 CPE[8]
00  // 39 x54y116 CPE[9]
28  // 40 x53y115 INMUX plane 2,1
01  // 41 x53y115 INMUX plane 4,3
00  // 42 x53y115 INMUX plane 6,5
28  // 43 x53y115 INMUX plane 8,7
01  // 44 x53y115 INMUX plane 10,9
00  // 45 x53y115 INMUX plane 12,11
00  // 46 x53y116 INMUX plane 2,1
29  // 47 x53y116 INMUX plane 4,3
00  // 48 x53y116 INMUX plane 6,5
08  // 49 x53y116 INMUX plane 8,7
00  // 50 x53y116 INMUX plane 10,9
00  // 51 x53y116 INMUX plane 12,11
00  // 52 x54y115 INMUX plane 2,1
00  // 53 x54y115 INMUX plane 4,3
07  // 54 x54y115 INMUX plane 6,5
18  // 55 x54y115 INMUX plane 8,7
85  // 56 x54y115 INMUX plane 10,9
C0  // 57 x54y115 INMUX plane 12,11
38  // 58 x54y116 INMUX plane 2,1
3F  // 59 x54y116 INMUX plane 4,3
28  // 60 x54y116 INMUX plane 6,5
00  // 61 x54y116 INMUX plane 8,7
20  // 62 x54y116 INMUX plane 10,9
CC  // 63 x54y116 INMUX plane 12,11
00  // 64 x54y116 SB_BIG plane 1
00  // 65 x54y116 SB_BIG plane 1
00  // 66 x54y116 SB_DRIVE plane 2,1
00  // 67 x54y116 SB_BIG plane 2
00  // 68 x54y116 SB_BIG plane 2
51  // 69 x54y116 SB_BIG plane 3
12  // 70 x54y116 SB_BIG plane 3
01  // 71 x54y116 SB_DRIVE plane 4,3
48  // 72 x54y116 SB_BIG plane 4
12  // 73 x54y116 SB_BIG plane 4
00  // 74 x54y116 SB_BIG plane 5
00  // 75 x54y116 SB_BIG plane 5
00  // 76 x54y116 SB_DRIVE plane 6,5
00  // 77 x54y116 SB_BIG plane 6
00  // 78 x54y116 SB_BIG plane 6
48  // 79 x54y116 SB_BIG plane 7
12  // 80 x54y116 SB_BIG plane 7
00  // 81 x54y116 SB_DRIVE plane 8,7
A0  // 82 x54y116 SB_BIG plane 8
14  // 83 x54y116 SB_BIG plane 8
19  // 84 x54y116 SB_BIG plane 9
00  // 85 x54y116 SB_BIG plane 9
02  // 86 x54y116 SB_DRIVE plane 10,9
00  // 87 x54y116 SB_BIG plane 10
00  // 88 x54y116 SB_BIG plane 10
00  // 89 x54y116 SB_BIG plane 11
00  // 90 x54y116 SB_BIG plane 11
00  // 91 x54y116 SB_DRIVE plane 12,11
00  // 92 x54y116 SB_BIG plane 12
00  // 93 x54y116 SB_BIG plane 12
00  // 94 x53y115 SB_SML plane 1
00  // 95 x53y115 SB_SML plane 2,1
00  // 96 x53y115 SB_SML plane 2
A8  // 97 x53y115 SB_SML plane 3
82  // 98 x53y115 SB_SML plane 4,3
2A  // 99 x53y115 SB_SML plane 4
00  // 100 x53y115 SB_SML plane 5
00  // 101 x53y115 SB_SML plane 6,5
00  // 102 x53y115 SB_SML plane 6
A8  // 103 x53y115 SB_SML plane 7
82  // 104 x53y115 SB_SML plane 8,7
2A  // 105 x53y115 SB_SML plane 8
70 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x21y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D01F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3B // y_sel: 117
26 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D027
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x21y117 CPE[0]
00  //  1 x21y117 CPE[1]
00  //  2 x21y117 CPE[2]
00  //  3 x21y117 CPE[3]
00  //  4 x21y117 CPE[4]
00  //  5 x21y117 CPE[5]
00  //  6 x21y117 CPE[6]
00  //  7 x21y117 CPE[7]
00  //  8 x21y117 CPE[8]
00  //  9 x21y117 CPE[9]
FF  // 10 x21y118 CPE[0]  _a1028  C_AND/D///    
AF  // 11 x21y118 CPE[1]  80'h00_3500_00_0000_0C88_AFFF modified with path inversions
88  // 12 x21y118 CPE[2]  80'h00_F600_00_0000_0C88_AFFF from netlist
0C  // 13 x21y118 CPE[3]      00_C300_00_0000_0000_0000 difference
00  // 14 x21y118 CPE[4]
00  // 15 x21y118 CPE[5]
00  // 16 x21y118 CPE[6]
00  // 17 x21y118 CPE[7]
35  // 18 x21y118 CPE[8]
00  // 19 x21y118 CPE[9]
F8  // 20 x22y117 CPE[0]  net1 = net2: _a501  C_AND/D//AND/D
F1  // 21 x22y117 CPE[1]  80'h00_FD00_80_0000_0C88_F1F8 modified with path inversions
88  // 22 x22y117 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 23 x22y117 CPE[3]      00_0300_00_0000_0000_0900 difference
00  // 24 x22y117 CPE[4]
00  // 25 x22y117 CPE[5]
80  // 26 x22y117 CPE[6]
00  // 27 x22y117 CPE[7]
FD  // 28 x22y117 CPE[8]
00  // 29 x22y117 CPE[9]
00  // 30 x22y118 CPE[0]
00  // 31 x22y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x22y118 CPE[2]
00  // 33 x22y118 CPE[3]
00  // 34 x22y118 CPE[4]
60  // 35 x22y118 CPE[5]
3F  // 36 x22y118 CPE[6]
08 // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x23y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D052     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3B // y_sel: 117
2E // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D05A
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
55  //  0 x23y117 CPE[0]  _a291  C_///AND/D
FF  //  1 x23y117 CPE[1]  80'h00_CD00_80_0000_0C07_FF55 modified with path inversions
07  //  2 x23y117 CPE[2]  80'h00_FE00_80_0000_0C07_FF55 from netlist
0C  //  3 x23y117 CPE[3]      00_3300_00_0000_0000_0000 difference
00  //  4 x23y117 CPE[4]
00  //  5 x23y117 CPE[5]
80  //  6 x23y117 CPE[6]
00  //  7 x23y117 CPE[7]
CD  //  8 x23y117 CPE[8]
00  //  9 x23y117 CPE[9]
AF  // 10 x23y118 CPE[0]  net1 = net2: _a1030  C_AND/D//AND/D
3F  // 11 x23y118 CPE[1]  80'h00_CA00_80_0000_0C88_3FAF modified with path inversions
88  // 12 x23y118 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  // 13 x23y118 CPE[3]      00_3C00_00_0000_0000_F000 difference
00  // 14 x23y118 CPE[4]
00  // 15 x23y118 CPE[5]
80  // 16 x23y118 CPE[6]
00  // 17 x23y118 CPE[7]
CA  // 18 x23y118 CPE[8]
00  // 19 x23y118 CPE[9]
00  // 20 x24y117 CPE[0]
00  // 21 x24y117 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x24y117 CPE[2]
00  // 23 x24y117 CPE[3]
00  // 24 x24y117 CPE[4]
60  // 25 x24y117 CPE[5]
3F  // 26 x24y117 CPE[6]
F0 // -- CRC low byte
87 // -- CRC high byte


// Config Latches on x25y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D07B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3B // y_sel: 117
F6 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D083
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x25y117 CPE[0]  _a1673  C_////Bridge
FF  //  1 x25y117 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x25y117 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x25y117 CPE[3]
00  //  4 x25y117 CPE[4]
00  //  5 x25y117 CPE[5]
00  //  6 x25y117 CPE[6]
A2  //  7 x25y117 CPE[7]
00  //  8 x25y117 CPE[8]
00  //  9 x25y117 CPE[9]
24  // 10 x25y118 CPE[0]  _a533  C_AND////    
A8  // 11 x25y118 CPE[1]  80'h00_0018_00_0000_0888_A824 modified with path inversions
88  // 12 x25y118 CPE[2]  80'h00_0018_00_0000_0888_5111 from netlist
08  // 13 x25y118 CPE[3]      00_0000_00_0000_0000_F935 difference
00  // 14 x25y118 CPE[4]
00  // 15 x25y118 CPE[5]
00  // 16 x25y118 CPE[6]
18  // 17 x25y118 CPE[7]
00  // 18 x25y118 CPE[8]
00  // 19 x25y118 CPE[9]
F5  // 20 x26y117 CPE[0]  net1 = net2: _a752  C_ADDF2/D//ADDF2/
5F  // 21 x26y117 CPE[1]  80'h00_3960_00_0020_0C66_5FF5 modified with path inversions
66  // 22 x26y117 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x26y117 CPE[3]      00_CF00_00_0000_0000_F00F difference
20  // 24 x26y117 CPE[4]
00  // 25 x26y117 CPE[5]
00  // 26 x26y117 CPE[6]
60  // 27 x26y117 CPE[7]
39  // 28 x26y117 CPE[8]
00  // 29 x26y117 CPE[9]
FF  // 30 x26y118 CPE[0]  _a1625  C_////Bridge
FF  // 31 x26y118 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x26y118 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x26y118 CPE[3]
00  // 34 x26y118 CPE[4]
00  // 35 x26y118 CPE[5]
00  // 36 x26y118 CPE[6]
A0  // 37 x26y118 CPE[7]
F7 // -- CRC low byte
45 // -- CRC high byte


// Config Latches on x27y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D0AF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3B // y_sel: 117
9E // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D0B7
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FF  //  0 x27y117 CPE[0]  _a1672  C_////Bridge
FF  //  1 x27y117 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  //  2 x27y117 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  //  3 x27y117 CPE[3]
00  //  4 x27y117 CPE[4]
00  //  5 x27y117 CPE[5]
00  //  6 x27y117 CPE[6]
A7  //  7 x27y117 CPE[7]
00  //  8 x27y117 CPE[8]
00  //  9 x27y117 CPE[9]
CF  // 10 x27y118 CPE[0]  _a181  C_AND////    _a1026  C_///AND/D
35  // 11 x27y118 CPE[1]  80'h00_3618_80_0000_0C88_35CF modified with path inversions
88  // 12 x27y118 CPE[2]  80'h00_F618_80_0000_0C88_35CF from netlist
0C  // 13 x27y118 CPE[3]      00_C000_00_0000_0000_0000 difference
00  // 14 x27y118 CPE[4]
00  // 15 x27y118 CPE[5]
80  // 16 x27y118 CPE[6]
18  // 17 x27y118 CPE[7]
36  // 18 x27y118 CPE[8]
00  // 19 x27y118 CPE[9]
FF  // 20 x28y117 CPE[0]  _a1695  C_////Bridge
FF  // 21 x28y117 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x28y117 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x28y117 CPE[3]
00  // 24 x28y117 CPE[4]
00  // 25 x28y117 CPE[5]
00  // 26 x28y117 CPE[6]
A5  // 27 x28y117 CPE[7]
00  // 28 x28y117 CPE[8]
00  // 29 x28y117 CPE[9]
00  // 30 x28y118 CPE[0]
00  // 31 x28y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x28y118 CPE[2]
00  // 33 x28y118 CPE[3]
00  // 34 x28y118 CPE[4]
60  // 35 x28y118 CPE[5]
3F  // 36 x28y118 CPE[6]
A9 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x29y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D0E2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3B // y_sel: 117
46 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D0EA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
3A  //  0 x29y117 CPE[0]  _a192  C_AND////    _a202  C_///AND/
C5  //  1 x29y117 CPE[1]  80'h00_0078_00_0000_0C88_C53A modified with path inversions
88  //  2 x29y117 CPE[2]  80'h00_0078_00_0000_0C88_CACA from netlist
0C  //  3 x29y117 CPE[3]      00_0000_00_0000_0000_0FF0 difference
00  //  4 x29y117 CPE[4]
00  //  5 x29y117 CPE[5]
00  //  6 x29y117 CPE[6]
78  //  7 x29y117 CPE[7]
00  //  8 x29y117 CPE[8]
00  //  9 x29y117 CPE[9]
5C  // 10 x29y118 CPE[0]  _a1148  C_MX4b////    
00  // 11 x29y118 CPE[1]  80'h00_0018_00_0040_0AF2_005C modified with path inversions
F2  // 12 x29y118 CPE[2]  80'h00_0018_00_0040_0AF6_00A3 from netlist
0A  // 13 x29y118 CPE[3]      00_0000_00_0000_0004_00FF difference
40  // 14 x29y118 CPE[4]
00  // 15 x29y118 CPE[5]
00  // 16 x29y118 CPE[6]
18  // 17 x29y118 CPE[7]
00  // 18 x29y118 CPE[8]
00  // 19 x29y118 CPE[9]
00  // 20 x30y117 CPE[0]
00  // 21 x30y117 CPE[1]
00  // 22 x30y117 CPE[2]
00  // 23 x30y117 CPE[3]
00  // 24 x30y117 CPE[4]
00  // 25 x30y117 CPE[5]
00  // 26 x30y117 CPE[6]
00  // 27 x30y117 CPE[7]
00  // 28 x30y117 CPE[8]
00  // 29 x30y117 CPE[9]
8C  // 30 x30y118 CPE[0]  net1 = net2: _a193  C_AND///AND/
2A  // 31 x30y118 CPE[1]  80'h00_0078_00_0000_0C88_2A8C modified with path inversions
88  // 32 x30y118 CPE[2]  80'h00_0078_00_0000_0C88_8A4C from netlist
0C  // 33 x30y118 CPE[3]      00_0000_00_0000_0000_A0C0 difference
00  // 34 x30y118 CPE[4]
00  // 35 x30y118 CPE[5]
00  // 36 x30y118 CPE[6]
78  // 37 x30y118 CPE[7]
00  // 38 x30y118 CPE[8]
00  // 39 x30y118 CPE[9]
0A  // 40 x29y117 INMUX plane 2,1
18  // 41 x29y117 INMUX plane 4,3
17  // 42 x29y117 INMUX plane 6,5
38  // 43 x29y117 INMUX plane 8,7
2D  // 44 x29y117 INMUX plane 10,9
21  // 45 x29y117 INMUX plane 12,11
20  // 46 x29y118 INMUX plane 2,1
04  // 47 x29y118 INMUX plane 4,3
29  // 48 x29y118 INMUX plane 6,5
3C  // 49 x29y118 INMUX plane 8,7
00  // 50 x29y118 INMUX plane 10,9
28  // 51 x29y118 INMUX plane 12,11
03  // 52 x30y117 INMUX plane 2,1
08  // 53 x30y117 INMUX plane 4,3
42  // 54 x30y117 INMUX plane 6,5
80  // 55 x30y117 INMUX plane 8,7
40  // 56 x30y117 INMUX plane 10,9
C9  // 57 x30y117 INMUX plane 12,11
28  // 58 x30y118 INMUX plane 2,1
36  // 59 x30y118 INMUX plane 4,3
4F  // 60 x30y118 INMUX plane 6,5
A5  // 61 x30y118 INMUX plane 8,7
49  // 62 x30y118 INMUX plane 10,9
80  // 63 x30y118 INMUX plane 12,11
41  // 64 x29y117 SB_BIG plane 1
12  // 65 x29y117 SB_BIG plane 1
40  // 66 x29y117 SB_DRIVE plane 2,1
48  // 67 x29y117 SB_BIG plane 2
12  // 68 x29y117 SB_BIG plane 2
00  // 69 x29y117 SB_BIG plane 3
00  // 70 x29y117 SB_BIG plane 3
10  // 71 x29y117 SB_DRIVE plane 4,3
41  // 72 x29y117 SB_BIG plane 4
02  // 73 x29y117 SB_BIG plane 4
03  // 74 x29y117 SB_BIG plane 5
10  // 75 x29y117 SB_BIG plane 5
00  // 76 x29y117 SB_DRIVE plane 6,5
D9  // 77 x29y117 SB_BIG plane 6
24  // 78 x29y117 SB_BIG plane 6
00  // 79 x29y117 SB_BIG plane 7
00  // 80 x29y117 SB_BIG plane 7
00  // 81 x29y117 SB_DRIVE plane 8,7
48  // 82 x29y117 SB_BIG plane 8
12  // 83 x29y117 SB_BIG plane 8
00  // 84 x29y117 SB_BIG plane 9
50  // 85 x29y117 SB_BIG plane 9
00  // 86 x29y117 SB_DRIVE plane 10,9
00  // 87 x29y117 SB_BIG plane 10
00  // 88 x29y117 SB_BIG plane 10
00  // 89 x29y117 SB_BIG plane 11
00  // 90 x29y117 SB_BIG plane 11
10  // 91 x29y117 SB_DRIVE plane 12,11
01  // 92 x29y117 SB_BIG plane 12
00  // 93 x29y117 SB_BIG plane 12
A8  // 94 x30y118 SB_SML plane 1
82  // 95 x30y118 SB_SML plane 2,1
2A  // 96 x30y118 SB_SML plane 2
00  // 97 x30y118 SB_SML plane 3
10  // 98 x30y118 SB_SML plane 4,3
22  // 99 x30y118 SB_SML plane 4
62  // 100 x30y118 SB_SML plane 5
13  // 101 x30y118 SB_SML plane 6,5
0B  // 102 x30y118 SB_SML plane 6
00  // 103 x30y118 SB_SML plane 7
80  // 104 x30y118 SB_SML plane 8,7
2A  // 105 x30y118 SB_SML plane 8
00  // 106 x30y118 SB_SML plane 9
00  // 107 x30y118 SB_SML plane 10,9
00  // 108 x30y118 SB_SML plane 10
82  // 109 x30y118 SB_SML plane 11
13  // 110 x30y118 SB_SML plane 12,11
0E  // 111 x30y118 SB_SML plane 12
46 // -- CRC low byte
18 // -- CRC high byte


// Config Latches on x31y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D160     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3B // y_sel: 117
1F // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D168
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FF  //  0 x31y117 CPE[0]  _a1693  C_////Bridge
FF  //  1 x31y117 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y117 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x31y117 CPE[3]
00  //  4 x31y117 CPE[4]
00  //  5 x31y117 CPE[5]
00  //  6 x31y117 CPE[6]
A2  //  7 x31y117 CPE[7]
00  //  8 x31y117 CPE[8]
00  //  9 x31y117 CPE[9]
A3  // 10 x31y118 CPE[0]  _a1135  C_MX4b////    
00  // 11 x31y118 CPE[1]  80'h00_0018_00_0040_0AFE_00A3 modified with path inversions
FE  // 12 x31y118 CPE[2]  80'h00_0018_00_0040_0AF8_00AC from netlist
0A  // 13 x31y118 CPE[3]      00_0000_00_0000_0006_000F difference
40  // 14 x31y118 CPE[4]
00  // 15 x31y118 CPE[5]
00  // 16 x31y118 CPE[6]
18  // 17 x31y118 CPE[7]
00  // 18 x31y118 CPE[8]
00  // 19 x31y118 CPE[9]
00  // 20 x32y117 CPE[0]
00  // 21 x32y117 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x32y117 CPE[2]
00  // 23 x32y117 CPE[3]
00  // 24 x32y117 CPE[4]
60  // 25 x32y117 CPE[5]
3F  // 26 x32y117 CPE[6]
00  // 27 x32y117 CPE[7]
00  // 28 x32y117 CPE[8]
00  // 29 x32y117 CPE[9]
00  // 30 x32y118 CPE[0]
00  // 31 x32y118 CPE[1]
00  // 32 x32y118 CPE[2]
00  // 33 x32y118 CPE[3]
00  // 34 x32y118 CPE[4]
00  // 35 x32y118 CPE[5]
00  // 36 x32y118 CPE[6]
00  // 37 x32y118 CPE[7]
00  // 38 x32y118 CPE[8]
00  // 39 x32y118 CPE[9]
01  // 40 x31y117 INMUX plane 2,1
07  // 41 x31y117 INMUX plane 4,3
01  // 42 x31y117 INMUX plane 6,5
00  // 43 x31y117 INMUX plane 8,7
00  // 44 x31y117 INMUX plane 10,9
15  // 45 x31y117 INMUX plane 12,11
38  // 46 x31y118 INMUX plane 2,1
25  // 47 x31y118 INMUX plane 4,3
00  // 48 x31y118 INMUX plane 6,5
32  // 49 x31y118 INMUX plane 8,7
08  // 50 x31y118 INMUX plane 10,9
00  // 51 x31y118 INMUX plane 12,11
09  // 52 x32y117 INMUX plane 2,1
01  // 53 x32y117 INMUX plane 4,3
40  // 54 x32y117 INMUX plane 6,5
44  // 55 x32y117 INMUX plane 8,7
60  // 56 x32y117 INMUX plane 10,9
00  // 57 x32y117 INMUX plane 12,11
00  // 58 x32y118 INMUX plane 2,1
08  // 59 x32y118 INMUX plane 4,3
49  // 60 x32y118 INMUX plane 6,5
00  // 61 x32y118 INMUX plane 8,7
40  // 62 x32y118 INMUX plane 10,9
05  // 63 x32y118 INMUX plane 12,11
96  // 64 x32y118 SB_BIG plane 1
14  // 65 x32y118 SB_BIG plane 1
00  // 66 x32y118 SB_DRIVE plane 2,1
C8  // 67 x32y118 SB_BIG plane 2
13  // 68 x32y118 SB_BIG plane 2
80  // 69 x32y118 SB_BIG plane 3
00  // 70 x32y118 SB_BIG plane 3
00  // 71 x32y118 SB_DRIVE plane 4,3
11  // 72 x32y118 SB_BIG plane 4
00  // 73 x32y118 SB_BIG plane 4
51  // 74 x32y118 SB_BIG plane 5
10  // 75 x32y118 SB_BIG plane 5
00  // 76 x32y118 SB_DRIVE plane 6,5
98  // 77 x32y118 SB_BIG plane 6
14  // 78 x32y118 SB_BIG plane 6
00  // 79 x32y118 SB_BIG plane 7
04  // 80 x32y118 SB_BIG plane 7
00  // 81 x32y118 SB_DRIVE plane 8,7
00  // 82 x32y118 SB_BIG plane 8
00  // 83 x32y118 SB_BIG plane 8
00  // 84 x32y118 SB_BIG plane 9
50  // 85 x32y118 SB_BIG plane 9
00  // 86 x32y118 SB_DRIVE plane 10,9
00  // 87 x32y118 SB_BIG plane 10
00  // 88 x32y118 SB_BIG plane 10
00  // 89 x32y118 SB_BIG plane 11
50  // 90 x32y118 SB_BIG plane 11
00  // 91 x32y118 SB_DRIVE plane 12,11
00  // 92 x32y118 SB_BIG plane 12
00  // 93 x32y118 SB_BIG plane 12
D0  // 94 x31y117 SB_SML plane 1
85  // 95 x31y117 SB_SML plane 2,1
2A  // 96 x31y117 SB_SML plane 2
00  // 97 x31y117 SB_SML plane 3
00  // 98 x31y117 SB_SML plane 4,3
00  // 99 x31y117 SB_SML plane 4
B1  // 100 x31y117 SB_SML plane 5
82  // 101 x31y117 SB_SML plane 6,5
2A  // 102 x31y117 SB_SML plane 6
60  // 103 x31y117 SB_SML plane 7
00  // 104 x31y117 SB_SML plane 8,7
00  // 105 x31y117 SB_SML plane 8
00  // 106 x31y117 SB_SML plane 9
30  // 107 x31y117 SB_SML plane 10,9
04  // 108 x31y117 SB_SML plane 10
00  // 109 x31y117 SB_SML plane 11
90  // 110 x31y117 SB_SML plane 12,11
06  // 111 x31y117 SB_SML plane 12
8C // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x33y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D1DE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3B // y_sel: 117
C7 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D1E6
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x33y117 CPE[0]
00  //  1 x33y117 CPE[1]
00  //  2 x33y117 CPE[2]
00  //  3 x33y117 CPE[3]
00  //  4 x33y117 CPE[4]
00  //  5 x33y117 CPE[5]
00  //  6 x33y117 CPE[6]
00  //  7 x33y117 CPE[7]
00  //  8 x33y117 CPE[8]
00  //  9 x33y117 CPE[9]
A3  // 10 x33y118 CPE[0]  _a1140  C_MX4b////    
00  // 11 x33y118 CPE[1]  80'h00_0018_00_0040_0A76_00A3 modified with path inversions
76  // 12 x33y118 CPE[2]  80'h00_0018_00_0040_0A74_0053 from netlist
0A  // 13 x33y118 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 14 x33y118 CPE[4]
00  // 15 x33y118 CPE[5]
00  // 16 x33y118 CPE[6]
18  // 17 x33y118 CPE[7]
00  // 18 x33y118 CPE[8]
00  // 19 x33y118 CPE[9]
FF  // 20 x34y117 CPE[0]  _a1603  C_////Bridge
FF  // 21 x34y117 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x34y117 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x34y117 CPE[3]
00  // 24 x34y117 CPE[4]
00  // 25 x34y117 CPE[5]
00  // 26 x34y117 CPE[6]
A4  // 27 x34y117 CPE[7]
00  // 28 x34y117 CPE[8]
00  // 29 x34y117 CPE[9]
53  // 30 x34y118 CPE[0]  _a1132  C_MX4b////    
00  // 31 x34y118 CPE[1]  80'h00_0018_00_0040_0AF7_0053 modified with path inversions
F7  // 32 x34y118 CPE[2]  80'h00_0018_00_0040_0AF4_00A3 from netlist
0A  // 33 x34y118 CPE[3]      00_0000_00_0000_0003_00F0 difference
40  // 34 x34y118 CPE[4]
00  // 35 x34y118 CPE[5]
00  // 36 x34y118 CPE[6]
18  // 37 x34y118 CPE[7]
00  // 38 x34y118 CPE[8]
00  // 39 x34y118 CPE[9]
0B  // 40 x33y117 INMUX plane 2,1
00  // 41 x33y117 INMUX plane 4,3
01  // 42 x33y117 INMUX plane 6,5
04  // 43 x33y117 INMUX plane 8,7
00  // 44 x33y117 INMUX plane 10,9
08  // 45 x33y117 INMUX plane 12,11
38  // 46 x33y118 INMUX plane 2,1
0C  // 47 x33y118 INMUX plane 4,3
04  // 48 x33y118 INMUX plane 6,5
04  // 49 x33y118 INMUX plane 8,7
20  // 50 x33y118 INMUX plane 10,9
20  // 51 x33y118 INMUX plane 12,11
08  // 52 x34y117 INMUX plane 2,1
02  // 53 x34y117 INMUX plane 4,3
05  // 54 x34y117 INMUX plane 6,5
68  // 55 x34y117 INMUX plane 8,7
08  // 56 x34y117 INMUX plane 10,9
08  // 57 x34y117 INMUX plane 12,11
20  // 58 x34y118 INMUX plane 2,1
01  // 59 x34y118 INMUX plane 4,3
00  // 60 x34y118 INMUX plane 6,5
34  // 61 x34y118 INMUX plane 8,7
00  // 62 x34y118 INMUX plane 10,9
00  // 63 x34y118 INMUX plane 12,11
00  // 64 x33y117 SB_BIG plane 1
00  // 65 x33y117 SB_BIG plane 1
00  // 66 x33y117 SB_DRIVE plane 2,1
E0  // 67 x33y117 SB_BIG plane 2
14  // 68 x33y117 SB_BIG plane 2
8E  // 69 x33y117 SB_BIG plane 3
24  // 70 x33y117 SB_BIG plane 3
00  // 71 x33y117 SB_DRIVE plane 4,3
48  // 72 x33y117 SB_BIG plane 4
12  // 73 x33y117 SB_BIG plane 4
18  // 74 x33y117 SB_BIG plane 5
10  // 75 x33y117 SB_BIG plane 5
01  // 76 x33y117 SB_DRIVE plane 6,5
48  // 77 x33y117 SB_BIG plane 6
12  // 78 x33y117 SB_BIG plane 6
48  // 79 x33y117 SB_BIG plane 7
12  // 80 x33y117 SB_BIG plane 7
00  // 81 x33y117 SB_DRIVE plane 8,7
48  // 82 x33y117 SB_BIG plane 8
12  // 83 x33y117 SB_BIG plane 8
00  // 84 x33y117 SB_BIG plane 9
50  // 85 x33y117 SB_BIG plane 9
00  // 86 x33y117 SB_DRIVE plane 10,9
89  // 87 x33y117 SB_BIG plane 10
00  // 88 x33y117 SB_BIG plane 10
80  // 89 x33y117 SB_BIG plane 11
50  // 90 x33y117 SB_BIG plane 11
00  // 91 x33y117 SB_DRIVE plane 12,11
19  // 92 x33y117 SB_BIG plane 12
00  // 93 x33y117 SB_BIG plane 12
00  // 94 x34y118 SB_SML plane 1
80  // 95 x34y118 SB_SML plane 2,1
2A  // 96 x34y118 SB_SML plane 2
A8  // 97 x34y118 SB_SML plane 3
82  // 98 x34y118 SB_SML plane 4,3
2A  // 99 x34y118 SB_SML plane 4
19  // 100 x34y118 SB_SML plane 5
80  // 101 x34y118 SB_SML plane 6,5
2A  // 102 x34y118 SB_SML plane 6
28  // 103 x34y118 SB_SML plane 7
12  // 104 x34y118 SB_SML plane 8,7
2A  // 105 x34y118 SB_SML plane 8
00  // 106 x34y118 SB_SML plane 9
00  // 107 x34y118 SB_SML plane 10,9
00  // 108 x34y118 SB_SML plane 10
80  // 109 x34y118 SB_SML plane 11
01  // 110 x34y118 SB_SML plane 12,11
3F // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x35y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D25B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
3B // y_sel: 117
AF // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D263
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
A3  //  0 x35y117 CPE[0]  _a1139  C_MX4b////    
00  //  1 x35y117 CPE[1]  80'h00_0018_00_0040_0AE8_00A3 modified with path inversions
E8  //  2 x35y117 CPE[2]  80'h00_0018_00_0040_0AE2_00A3 from netlist
0A  //  3 x35y117 CPE[3]      00_0000_00_0000_000A_0000 difference
40  //  4 x35y117 CPE[4]
00  //  5 x35y117 CPE[5]
00  //  6 x35y117 CPE[6]
18  //  7 x35y117 CPE[7]
00  //  8 x35y117 CPE[8]
00  //  9 x35y117 CPE[9]
00  // 10 x35y118 CPE[0]
00  // 11 x35y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x35y118 CPE[2]
00  // 13 x35y118 CPE[3]
00  // 14 x35y118 CPE[4]
60  // 15 x35y118 CPE[5]
3F  // 16 x35y118 CPE[6]
00  // 17 x35y118 CPE[7]
00  // 18 x35y118 CPE[8]
00  // 19 x35y118 CPE[9]
A3  // 20 x36y117 CPE[0]  _a1137  C_MX4b////    
00  // 21 x36y117 CPE[1]  80'h00_0018_00_0040_0A72_00A3 modified with path inversions
72  // 22 x36y117 CPE[2]  80'h00_0018_00_0040_0A70_005C from netlist
0A  // 23 x36y117 CPE[3]      00_0000_00_0000_0002_00FF difference
40  // 24 x36y117 CPE[4]
00  // 25 x36y117 CPE[5]
00  // 26 x36y117 CPE[6]
18  // 27 x36y117 CPE[7]
00  // 28 x36y117 CPE[8]
00  // 29 x36y117 CPE[9]
00  // 30 x36y118 CPE[0]
00  // 31 x36y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x36y118 CPE[2]
00  // 33 x36y118 CPE[3]
00  // 34 x36y118 CPE[4]
60  // 35 x36y118 CPE[5]
3F  // 36 x36y118 CPE[6]
00  // 37 x36y118 CPE[7]
00  // 38 x36y118 CPE[8]
00  // 39 x36y118 CPE[9]
20  // 40 x35y117 INMUX plane 2,1
08  // 41 x35y117 INMUX plane 4,3
39  // 42 x35y117 INMUX plane 6,5
3F  // 43 x35y117 INMUX plane 8,7
00  // 44 x35y117 INMUX plane 10,9
04  // 45 x35y117 INMUX plane 12,11
00  // 46 x35y118 INMUX plane 2,1
00  // 47 x35y118 INMUX plane 4,3
00  // 48 x35y118 INMUX plane 6,5
10  // 49 x35y118 INMUX plane 8,7
00  // 50 x35y118 INMUX plane 10,9
00  // 51 x35y118 INMUX plane 12,11
20  // 52 x36y117 INMUX plane 2,1
01  // 53 x36y117 INMUX plane 4,3
10  // 54 x36y117 INMUX plane 6,5
47  // 55 x36y117 INMUX plane 8,7
00  // 56 x36y117 INMUX plane 10,9
44  // 57 x36y117 INMUX plane 12,11
00  // 58 x36y118 INMUX plane 2,1
00  // 59 x36y118 INMUX plane 4,3
01  // 60 x36y118 INMUX plane 6,5
48  // 61 x36y118 INMUX plane 8,7
00  // 62 x36y118 INMUX plane 10,9
40  // 63 x36y118 INMUX plane 12,11
48  // 64 x36y118 SB_BIG plane 1
12  // 65 x36y118 SB_BIG plane 1
00  // 66 x36y118 SB_DRIVE plane 2,1
00  // 67 x36y118 SB_BIG plane 2
00  // 68 x36y118 SB_BIG plane 2
48  // 69 x36y118 SB_BIG plane 3
12  // 70 x36y118 SB_BIG plane 3
00  // 71 x36y118 SB_DRIVE plane 4,3
00  // 72 x36y118 SB_BIG plane 4
00  // 73 x36y118 SB_BIG plane 4
48  // 74 x36y118 SB_BIG plane 5
12  // 75 x36y118 SB_BIG plane 5
00  // 76 x36y118 SB_DRIVE plane 6,5
00  // 77 x36y118 SB_BIG plane 6
00  // 78 x36y118 SB_BIG plane 6
48  // 79 x36y118 SB_BIG plane 7
12  // 80 x36y118 SB_BIG plane 7
00  // 81 x36y118 SB_DRIVE plane 8,7
11  // 82 x36y118 SB_BIG plane 8
06  // 83 x36y118 SB_BIG plane 8
00  // 84 x36y118 SB_BIG plane 9
00  // 85 x36y118 SB_BIG plane 9
00  // 86 x36y118 SB_DRIVE plane 10,9
00  // 87 x36y118 SB_BIG plane 10
00  // 88 x36y118 SB_BIG plane 10
00  // 89 x36y118 SB_BIG plane 11
00  // 90 x36y118 SB_BIG plane 11
00  // 91 x36y118 SB_DRIVE plane 12,11
00  // 92 x36y118 SB_BIG plane 12
00  // 93 x36y118 SB_BIG plane 12
F1  // 94 x35y117 SB_SML plane 1
04  // 95 x35y117 SB_SML plane 2,1
00  // 96 x35y117 SB_SML plane 2
A8  // 97 x35y117 SB_SML plane 3
02  // 98 x35y117 SB_SML plane 4,3
00  // 99 x35y117 SB_SML plane 4
5B  // 100 x35y117 SB_SML plane 5
00  // 101 x35y117 SB_SML plane 6,5
00  // 102 x35y117 SB_SML plane 6
A1  // 103 x35y117 SB_SML plane 7
02  // 104 x35y117 SB_SML plane 8,7
00  // 105 x35y117 SB_SML plane 8
00  // 106 x35y117 SB_SML plane 9
00  // 107 x35y117 SB_SML plane 10,9
00  // 108 x35y117 SB_SML plane 10
06  // 109 x35y117 SB_SML plane 11
02  // 110 x35y117 SB_SML plane 12,11
9E // -- CRC low byte
17 // -- CRC high byte


// Config Latches on x37y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D2D8     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3B // y_sel: 117
77 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D2E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FC  //  0 x37y117 CPE[0]  _a199  C_MX2b////    
00  //  1 x37y117 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  //  2 x37y117 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x37y117 CPE[3]      00_0000_00_0000_0004_000F difference
40  //  4 x37y117 CPE[4]
00  //  5 x37y117 CPE[5]
00  //  6 x37y117 CPE[6]
18  //  7 x37y117 CPE[7]
00  //  8 x37y117 CPE[8]
00  //  9 x37y117 CPE[9]
FF  // 10 x37y118 CPE[0]  _a1586  C_////Bridge
FF  // 11 x37y118 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x37y118 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x37y118 CPE[3]
00  // 14 x37y118 CPE[4]
00  // 15 x37y118 CPE[5]
00  // 16 x37y118 CPE[6]
A2  // 17 x37y118 CPE[7]
00  // 18 x37y118 CPE[8]
00  // 19 x37y118 CPE[9]
33  // 20 x38y117 CPE[0]  _a188  C_///AND/
FF  // 21 x38y117 CPE[1]  80'h00_0060_00_0000_0C08_FF33 modified with path inversions
08  // 22 x38y117 CPE[2]  80'h00_0060_00_0000_0C08_FFCC from netlist
0C  // 23 x38y117 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 24 x38y117 CPE[4]
00  // 25 x38y117 CPE[5]
00  // 26 x38y117 CPE[6]
60  // 27 x38y117 CPE[7]
00  // 28 x38y117 CPE[8]
00  // 29 x38y117 CPE[9]
AF  // 30 x38y118 CPE[0]  _a194  C_MX2b////    
00  // 31 x38y118 CPE[1]  80'h00_0018_00_0040_0AA8_00AF modified with path inversions
A8  // 32 x38y118 CPE[2]  80'h00_0018_00_0040_0AA2_005F from netlist
0A  // 33 x38y118 CPE[3]      00_0000_00_0000_000A_00F0 difference
40  // 34 x38y118 CPE[4]
00  // 35 x38y118 CPE[5]
00  // 36 x38y118 CPE[6]
18  // 37 x38y118 CPE[7]
00  // 38 x38y118 CPE[8]
00  // 39 x38y118 CPE[9]
20  // 40 x37y117 INMUX plane 2,1
04  // 41 x37y117 INMUX plane 4,3
00  // 42 x37y117 INMUX plane 6,5
0F  // 43 x37y117 INMUX plane 8,7
00  // 44 x37y117 INMUX plane 10,9
04  // 45 x37y117 INMUX plane 12,11
00  // 46 x37y118 INMUX plane 2,1
01  // 47 x37y118 INMUX plane 4,3
00  // 48 x37y118 INMUX plane 6,5
08  // 49 x37y118 INMUX plane 8,7
00  // 50 x37y118 INMUX plane 10,9
00  // 51 x37y118 INMUX plane 12,11
20  // 52 x38y117 INMUX plane 2,1
30  // 53 x38y117 INMUX plane 4,3
01  // 54 x38y117 INMUX plane 6,5
64  // 55 x38y117 INMUX plane 8,7
00  // 56 x38y117 INMUX plane 10,9
40  // 57 x38y117 INMUX plane 12,11
00  // 58 x38y118 INMUX plane 2,1
2C  // 59 x38y118 INMUX plane 4,3
28  // 60 x38y118 INMUX plane 6,5
70  // 61 x38y118 INMUX plane 8,7
80  // 62 x38y118 INMUX plane 10,9
40  // 63 x38y118 INMUX plane 12,11
48  // 64 x37y117 SB_BIG plane 1
12  // 65 x37y117 SB_BIG plane 1
00  // 66 x37y117 SB_DRIVE plane 2,1
48  // 67 x37y117 SB_BIG plane 2
12  // 68 x37y117 SB_BIG plane 2
C8  // 69 x37y117 SB_BIG plane 3
12  // 70 x37y117 SB_BIG plane 3
00  // 71 x37y117 SB_DRIVE plane 4,3
61  // 72 x37y117 SB_BIG plane 4
12  // 73 x37y117 SB_BIG plane 4
89  // 74 x37y117 SB_BIG plane 5
20  // 75 x37y117 SB_BIG plane 5
00  // 76 x37y117 SB_DRIVE plane 6,5
48  // 77 x37y117 SB_BIG plane 6
10  // 78 x37y117 SB_BIG plane 6
51  // 79 x37y117 SB_BIG plane 7
12  // 80 x37y117 SB_BIG plane 7
00  // 81 x37y117 SB_DRIVE plane 8,7
48  // 82 x37y117 SB_BIG plane 8
12  // 83 x37y117 SB_BIG plane 8
48  // 84 x37y117 SB_BIG plane 9
52  // 85 x37y117 SB_BIG plane 9
00  // 86 x37y117 SB_DRIVE plane 10,9
48  // 87 x37y117 SB_BIG plane 10
12  // 88 x37y117 SB_BIG plane 10
48  // 89 x37y117 SB_BIG plane 11
12  // 90 x37y117 SB_BIG plane 11
00  // 91 x37y117 SB_DRIVE plane 12,11
61  // 92 x37y117 SB_BIG plane 12
12  // 93 x37y117 SB_BIG plane 12
A8  // 94 x38y118 SB_SML plane 1
82  // 95 x38y118 SB_SML plane 2,1
2A  // 96 x38y118 SB_SML plane 2
A8  // 97 x38y118 SB_SML plane 3
82  // 98 x38y118 SB_SML plane 4,3
2A  // 99 x38y118 SB_SML plane 4
A8  // 100 x38y118 SB_SML plane 5
82  // 101 x38y118 SB_SML plane 6,5
2A  // 102 x38y118 SB_SML plane 6
A8  // 103 x38y118 SB_SML plane 7
10  // 104 x38y118 SB_SML plane 8,7
2A  // 105 x38y118 SB_SML plane 8
A8  // 106 x38y118 SB_SML plane 9
82  // 107 x38y118 SB_SML plane 10,9
2A  // 108 x38y118 SB_SML plane 10
28  // 109 x38y118 SB_SML plane 11
82  // 110 x38y118 SB_SML plane 12,11
2A  // 111 x38y118 SB_SML plane 12
66 // -- CRC low byte
6D // -- CRC high byte


// Config Latches on x39y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D356     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3B // y_sel: 117
7F // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D35E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
5C  //  0 x39y117 CPE[0]  _a1134  C_MX4b////    
00  //  1 x39y117 CPE[1]  80'h00_0018_00_0040_0AF2_005C modified with path inversions
F2  //  2 x39y117 CPE[2]  80'h00_0018_00_0040_0AF4_0053 from netlist
0A  //  3 x39y117 CPE[3]      00_0000_00_0000_0006_000F difference
40  //  4 x39y117 CPE[4]
00  //  5 x39y117 CPE[5]
00  //  6 x39y117 CPE[6]
18  //  7 x39y117 CPE[7]
00  //  8 x39y117 CPE[8]
00  //  9 x39y117 CPE[9]
FC  // 10 x39y118 CPE[0]  _a221  C_MX2b////    
00  // 11 x39y118 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 12 x39y118 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  // 13 x39y118 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 14 x39y118 CPE[4]
00  // 15 x39y118 CPE[5]
00  // 16 x39y118 CPE[6]
18  // 17 x39y118 CPE[7]
00  // 18 x39y118 CPE[8]
00  // 19 x39y118 CPE[9]
00  // 20 x40y117 CPE[0]
00  // 21 x40y117 CPE[1]
00  // 22 x40y117 CPE[2]
00  // 23 x40y117 CPE[3]
00  // 24 x40y117 CPE[4]
00  // 25 x40y117 CPE[5]
00  // 26 x40y117 CPE[6]
00  // 27 x40y117 CPE[7]
00  // 28 x40y117 CPE[8]
00  // 29 x40y117 CPE[9]
FC  // 30 x40y118 CPE[0]  _a222  C_MX2b////    
00  // 31 x40y118 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 32 x40y118 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  // 33 x40y118 CPE[3]
40  // 34 x40y118 CPE[4]
00  // 35 x40y118 CPE[5]
00  // 36 x40y118 CPE[6]
18  // 37 x40y118 CPE[7]
00  // 38 x40y118 CPE[8]
00  // 39 x40y118 CPE[9]
21  // 40 x39y117 INMUX plane 2,1
04  // 41 x39y117 INMUX plane 4,3
26  // 42 x39y117 INMUX plane 6,5
27  // 43 x39y117 INMUX plane 8,7
05  // 44 x39y117 INMUX plane 10,9
09  // 45 x39y117 INMUX plane 12,11
20  // 46 x39y118 INMUX plane 2,1
00  // 47 x39y118 INMUX plane 4,3
00  // 48 x39y118 INMUX plane 6,5
24  // 49 x39y118 INMUX plane 8,7
00  // 50 x39y118 INMUX plane 10,9
00  // 51 x39y118 INMUX plane 12,11
00  // 52 x40y117 INMUX plane 2,1
08  // 53 x40y117 INMUX plane 4,3
01  // 54 x40y117 INMUX plane 6,5
80  // 55 x40y117 INMUX plane 8,7
00  // 56 x40y117 INMUX plane 10,9
90  // 57 x40y117 INMUX plane 12,11
20  // 58 x40y118 INMUX plane 2,1
00  // 59 x40y118 INMUX plane 4,3
00  // 60 x40y118 INMUX plane 6,5
BF  // 61 x40y118 INMUX plane 8,7
01  // 62 x40y118 INMUX plane 10,9
CC  // 63 x40y118 INMUX plane 12,11
48  // 64 x40y118 SB_BIG plane 1
12  // 65 x40y118 SB_BIG plane 1
00  // 66 x40y118 SB_DRIVE plane 2,1
48  // 67 x40y118 SB_BIG plane 2
12  // 68 x40y118 SB_BIG plane 2
00  // 69 x40y118 SB_BIG plane 3
00  // 70 x40y118 SB_BIG plane 3
00  // 71 x40y118 SB_DRIVE plane 4,3
48  // 72 x40y118 SB_BIG plane 4
12  // 73 x40y118 SB_BIG plane 4
8E  // 74 x40y118 SB_BIG plane 5
24  // 75 x40y118 SB_BIG plane 5
00  // 76 x40y118 SB_DRIVE plane 6,5
C2  // 77 x40y118 SB_BIG plane 6
12  // 78 x40y118 SB_BIG plane 6
00  // 79 x40y118 SB_BIG plane 7
00  // 80 x40y118 SB_BIG plane 7
40  // 81 x40y118 SB_DRIVE plane 8,7
E1  // 82 x40y118 SB_BIG plane 8
22  // 83 x40y118 SB_BIG plane 8
00  // 84 x40y118 SB_BIG plane 9
00  // 85 x40y118 SB_BIG plane 9
00  // 86 x40y118 SB_DRIVE plane 10,9
00  // 87 x40y118 SB_BIG plane 10
00  // 88 x40y118 SB_BIG plane 10
00  // 89 x40y118 SB_BIG plane 11
00  // 90 x40y118 SB_BIG plane 11
00  // 91 x40y118 SB_DRIVE plane 12,11
00  // 92 x40y118 SB_BIG plane 12
00  // 93 x40y118 SB_BIG plane 12
A8  // 94 x39y117 SB_SML plane 1
82  // 95 x39y117 SB_SML plane 2,1
2A  // 96 x39y117 SB_SML plane 2
00  // 97 x39y117 SB_SML plane 3
00  // 98 x39y117 SB_SML plane 4,3
53  // 99 x39y117 SB_SML plane 4
11  // 100 x39y117 SB_SML plane 5
85  // 101 x39y117 SB_SML plane 6,5
2A  // 102 x39y117 SB_SML plane 6
00  // 103 x39y117 SB_SML plane 7
80  // 104 x39y117 SB_SML plane 8,7
2A  // 105 x39y117 SB_SML plane 8
00  // 106 x39y117 SB_SML plane 9
00  // 107 x39y117 SB_SML plane 10,9
00  // 108 x39y117 SB_SML plane 10
00  // 109 x39y117 SB_SML plane 11
10  // 110 x39y117 SB_SML plane 12,11
01  // 111 x39y117 SB_SML plane 12
6E // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x41y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D3D4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
3B // y_sel: 117
A7 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D3DC
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x41y117 CPE[0]
00  //  1 x41y117 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x41y117 CPE[2]
00  //  3 x41y117 CPE[3]
00  //  4 x41y117 CPE[4]
60  //  5 x41y117 CPE[5]
3F  //  6 x41y117 CPE[6]
00  //  7 x41y117 CPE[7]
00  //  8 x41y117 CPE[8]
00  //  9 x41y117 CPE[9]
00  // 10 x41y118 CPE[0]
00  // 11 x41y118 CPE[1]
00  // 12 x41y118 CPE[2]
00  // 13 x41y118 CPE[3]
00  // 14 x41y118 CPE[4]
00  // 15 x41y118 CPE[5]
00  // 16 x41y118 CPE[6]
00  // 17 x41y118 CPE[7]
00  // 18 x41y118 CPE[8]
00  // 19 x41y118 CPE[9]
5F  // 20 x42y117 CPE[0]  _a1032  C_///AND/D
FF  // 21 x42y117 CPE[1]  80'h00_F900_80_0000_0C08_FF5F modified with path inversions
08  // 22 x42y117 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  // 23 x42y117 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x42y117 CPE[4]
00  // 25 x42y117 CPE[5]
80  // 26 x42y117 CPE[6]
00  // 27 x42y117 CPE[7]
F9  // 28 x42y117 CPE[8]
00  // 29 x42y117 CPE[9]
00  // 30 x42y118 CPE[0]
00  // 31 x42y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x42y118 CPE[2]
00  // 33 x42y118 CPE[3]
00  // 34 x42y118 CPE[4]
60  // 35 x42y118 CPE[5]
3F  // 36 x42y118 CPE[6]
00  // 37 x42y118 CPE[7]
00  // 38 x42y118 CPE[8]
00  // 39 x42y118 CPE[9]
00  // 40 x41y117 INMUX plane 2,1
00  // 41 x41y117 INMUX plane 4,3
01  // 42 x41y117 INMUX plane 6,5
00  // 43 x41y117 INMUX plane 8,7
00  // 44 x41y117 INMUX plane 10,9
00  // 45 x41y117 INMUX plane 12,11
00  // 46 x41y118 INMUX plane 2,1
00  // 47 x41y118 INMUX plane 4,3
09  // 48 x41y118 INMUX plane 6,5
00  // 49 x41y118 INMUX plane 8,7
00  // 50 x41y118 INMUX plane 10,9
00  // 51 x41y118 INMUX plane 12,11
01  // 52 x42y117 INMUX plane 2,1
0D  // 53 x42y117 INMUX plane 4,3
0D  // 54 x42y117 INMUX plane 6,5
01  // 55 x42y117 INMUX plane 8,7
28  // 56 x42y117 INMUX plane 10,9
00  // 57 x42y117 INMUX plane 12,11
00  // 58 x42y118 INMUX plane 2,1
00  // 59 x42y118 INMUX plane 4,3
09  // 60 x42y118 INMUX plane 6,5
00  // 61 x42y118 INMUX plane 8,7
00  // 62 x42y118 INMUX plane 10,9
00  // 63 x42y118 INMUX plane 12,11
00  // 64 x41y117 SB_BIG plane 1
00  // 65 x41y117 SB_BIG plane 1
00  // 66 x41y117 SB_DRIVE plane 2,1
00  // 67 x41y117 SB_BIG plane 2
00  // 68 x41y117 SB_BIG plane 2
48  // 69 x41y117 SB_BIG plane 3
02  // 70 x41y117 SB_BIG plane 3
00  // 71 x41y117 SB_DRIVE plane 4,3
C9  // 72 x41y117 SB_BIG plane 4
00  // 73 x41y117 SB_BIG plane 4
39  // 74 x41y117 SB_BIG plane 5
00  // 75 x41y117 SB_BIG plane 5
00  // 76 x41y117 SB_DRIVE plane 6,5
0E  // 77 x41y117 SB_BIG plane 6
00  // 78 x41y117 SB_BIG plane 6
59  // 79 x41y117 SB_BIG plane 7
12  // 80 x41y117 SB_BIG plane 7
00  // 81 x41y117 SB_DRIVE plane 8,7
00  // 82 x41y117 SB_BIG plane 8
00  // 83 x41y117 SB_BIG plane 8
0B  // 84 x41y117 SB_BIG plane 9
50  // 85 x41y117 SB_BIG plane 9
00  // 86 x41y117 SB_DRIVE plane 10,9
00  // 87 x41y117 SB_BIG plane 10
00  // 88 x41y117 SB_BIG plane 10
00  // 89 x41y117 SB_BIG plane 11
00  // 90 x41y117 SB_BIG plane 11
00  // 91 x41y117 SB_DRIVE plane 12,11
00  // 92 x41y117 SB_BIG plane 12
00  // 93 x41y117 SB_BIG plane 12
00  // 94 x42y118 SB_SML plane 1
00  // 95 x42y118 SB_SML plane 2,1
00  // 96 x42y118 SB_SML plane 2
A8  // 97 x42y118 SB_SML plane 3
42  // 98 x42y118 SB_SML plane 4,3
20  // 99 x42y118 SB_SML plane 4
11  // 100 x42y118 SB_SML plane 5
10  // 101 x42y118 SB_SML plane 6,5
01  // 102 x42y118 SB_SML plane 6
A8  // 103 x42y118 SB_SML plane 7
A2  // 104 x42y118 SB_SML plane 8,7
11  // 105 x42y118 SB_SML plane 8
0E  // 106 x42y118 SB_SML plane 9
95 // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x43y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D44D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3B // y_sel: 117
CF // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D455
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x43y117 CPE[0]
00  //  1 x43y117 CPE[1]
00  //  2 x43y117 CPE[2]
00  //  3 x43y117 CPE[3]
00  //  4 x43y117 CPE[4]
00  //  5 x43y117 CPE[5]
00  //  6 x43y117 CPE[6]
00  //  7 x43y117 CPE[7]
00  //  8 x43y117 CPE[8]
00  //  9 x43y117 CPE[9]
00  // 10 x43y118 CPE[0]
00  // 11 x43y118 CPE[1]
00  // 12 x43y118 CPE[2]
00  // 13 x43y118 CPE[3]
00  // 14 x43y118 CPE[4]
00  // 15 x43y118 CPE[5]
00  // 16 x43y118 CPE[6]
00  // 17 x43y118 CPE[7]
00  // 18 x43y118 CPE[8]
00  // 19 x43y118 CPE[9]
CA  // 20 x44y117 CPE[0]  _a1133  C_MX4b/D///    _a1697  C_////Bridge
00  // 21 x44y117 CPE[1]  80'h00_FDA1_00_0040_0AFE_00CA modified with path inversions
FE  // 22 x44y117 CPE[2]  80'h00_FEA1_00_0040_0AF1_003A from netlist
0A  // 23 x44y117 CPE[3]      00_0300_00_0000_000F_00F0 difference
40  // 24 x44y117 CPE[4]
00  // 25 x44y117 CPE[5]
00  // 26 x44y117 CPE[6]
A1  // 27 x44y117 CPE[7]
FD  // 28 x44y117 CPE[8]
00  // 29 x44y117 CPE[9]
CA  // 30 x44y118 CPE[0]  _a1138  C_MX4b/D///    
00  // 31 x44y118 CPE[1]  80'h00_FD00_00_0040_0AFE_00CA modified with path inversions
FE  // 32 x44y118 CPE[2]  80'h00_FE00_00_0040_0AF0_003A from netlist
0A  // 33 x44y118 CPE[3]      00_0300_00_0000_000E_00F0 difference
40  // 34 x44y118 CPE[4]
00  // 35 x44y118 CPE[5]
00  // 36 x44y118 CPE[6]
00  // 37 x44y118 CPE[7]
FD  // 38 x44y118 CPE[8]
00  // 39 x44y118 CPE[9]
04  // 40 x43y117 INMUX plane 2,1
00  // 41 x43y117 INMUX plane 4,3
08  // 42 x43y117 INMUX plane 6,5
00  // 43 x43y117 INMUX plane 8,7
01  // 44 x43y117 INMUX plane 10,9
00  // 45 x43y117 INMUX plane 12,11
00  // 46 x43y118 INMUX plane 2,1
02  // 47 x43y118 INMUX plane 4,3
08  // 48 x43y118 INMUX plane 6,5
08  // 49 x43y118 INMUX plane 8,7
29  // 50 x43y118 INMUX plane 10,9
00  // 51 x43y118 INMUX plane 12,11
24  // 52 x44y117 INMUX plane 2,1
22  // 53 x44y117 INMUX plane 4,3
18  // 54 x44y117 INMUX plane 6,5
1C  // 55 x44y117 INMUX plane 8,7
8B  // 56 x44y117 INMUX plane 10,9
00  // 57 x44y117 INMUX plane 12,11
04  // 58 x44y118 INMUX plane 2,1
20  // 59 x44y118 INMUX plane 4,3
04  // 60 x44y118 INMUX plane 6,5
04  // 61 x44y118 INMUX plane 8,7
80  // 62 x44y118 INMUX plane 10,9
C0  // 63 x44y118 INMUX plane 12,11
09  // 64 x44y118 SB_BIG plane 1
01  // 65 x44y118 SB_BIG plane 1
00  // 66 x44y118 SB_DRIVE plane 2,1
00  // 67 x44y118 SB_BIG plane 2
00  // 68 x44y118 SB_BIG plane 2
48  // 69 x44y118 SB_BIG plane 3
00  // 70 x44y118 SB_BIG plane 3
00  // 71 x44y118 SB_DRIVE plane 4,3
48  // 72 x44y118 SB_BIG plane 4
12  // 73 x44y118 SB_BIG plane 4
00  // 74 x44y118 SB_BIG plane 5
00  // 75 x44y118 SB_BIG plane 5
00  // 76 x44y118 SB_DRIVE plane 6,5
18  // 77 x44y118 SB_BIG plane 6
10  // 78 x44y118 SB_BIG plane 6
41  // 79 x44y118 SB_BIG plane 7
12  // 80 x44y118 SB_BIG plane 7
00  // 81 x44y118 SB_DRIVE plane 8,7
A0  // 82 x44y118 SB_BIG plane 8
10  // 83 x44y118 SB_BIG plane 8
00  // 84 x44y118 SB_BIG plane 9
50  // 85 x44y118 SB_BIG plane 9
00  // 86 x44y118 SB_DRIVE plane 10,9
82  // 87 x44y118 SB_BIG plane 10
05  // 88 x44y118 SB_BIG plane 10
01  // 89 x44y118 SB_BIG plane 11
00  // 90 x44y118 SB_BIG plane 11
00  // 91 x44y118 SB_DRIVE plane 12,11
00  // 92 x44y118 SB_BIG plane 12
00  // 93 x44y118 SB_BIG plane 12
00  // 94 x43y117 SB_SML plane 1
00  // 95 x43y117 SB_SML plane 2,1
00  // 96 x43y117 SB_SML plane 2
A1  // 97 x43y117 SB_SML plane 3
10  // 98 x43y117 SB_SML plane 4,3
2A  // 99 x43y117 SB_SML plane 4
19  // 100 x43y117 SB_SML plane 5
00  // 101 x43y117 SB_SML plane 6,5
00  // 102 x43y117 SB_SML plane 6
A8  // 103 x43y117 SB_SML plane 7
82  // 104 x43y117 SB_SML plane 8,7
2A  // 105 x43y117 SB_SML plane 8
00  // 106 x43y117 SB_SML plane 9
40  // 107 x43y117 SB_SML plane 10,9
20  // 108 x43y117 SB_SML plane 10
01  // 109 x43y117 SB_SML plane 11
CE // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x45y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D4C9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3B // y_sel: 117
17 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D4D1
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x45y117 CPE[0]
00  //  1 x45y117 CPE[1]
00  //  2 x45y117 CPE[2]
00  //  3 x45y117 CPE[3]
00  //  4 x45y117 CPE[4]
00  //  5 x45y117 CPE[5]
00  //  6 x45y117 CPE[6]
00  //  7 x45y117 CPE[7]
00  //  8 x45y117 CPE[8]
00  //  9 x45y117 CPE[9]
EE  // 10 x45y118 CPE[0]  _a395  C_AND////    _a20  C_///ORAND/
14  // 11 x45y118 CPE[1]  80'h00_0078_00_0000_0C88_14EE modified with path inversions
88  // 12 x45y118 CPE[2]  80'h00_0078_00_0000_0C88_217B from netlist
0C  // 13 x45y118 CPE[3]      00_0000_00_0000_0000_3595 difference
00  // 14 x45y118 CPE[4]
00  // 15 x45y118 CPE[5]
00  // 16 x45y118 CPE[6]
78  // 17 x45y118 CPE[7]
00  // 18 x45y118 CPE[8]
00  // 19 x45y118 CPE[9]
8F  // 20 x46y117 CPE[0]  _a1387  C_AND////    
C4  // 21 x46y117 CPE[1]  80'h00_0018_00_0000_0888_C48F modified with path inversions
88  // 22 x46y117 CPE[2]  80'h00_0018_00_0000_0888_344F from netlist
08  // 23 x46y117 CPE[3]      00_0000_00_0000_0000_F0C0 difference
00  // 24 x46y117 CPE[4]
00  // 25 x46y117 CPE[5]
00  // 26 x46y117 CPE[6]
18  // 27 x46y117 CPE[7]
00  // 28 x46y117 CPE[8]
00  // 29 x46y117 CPE[9]
00  // 30 x46y118 CPE[0]
00  // 31 x46y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x46y118 CPE[2]
00  // 33 x46y118 CPE[3]
00  // 34 x46y118 CPE[4]
60  // 35 x46y118 CPE[5]
3F  // 36 x46y118 CPE[6]
00  // 37 x46y118 CPE[7]
00  // 38 x46y118 CPE[8]
00  // 39 x46y118 CPE[9]
00  // 40 x45y117 INMUX plane 2,1
09  // 41 x45y117 INMUX plane 4,3
02  // 42 x45y117 INMUX plane 6,5
00  // 43 x45y117 INMUX plane 8,7
00  // 44 x45y117 INMUX plane 10,9
01  // 45 x45y117 INMUX plane 12,11
38  // 46 x45y118 INMUX plane 2,1
2C  // 47 x45y118 INMUX plane 4,3
09  // 48 x45y118 INMUX plane 6,5
3F  // 49 x45y118 INMUX plane 8,7
20  // 50 x45y118 INMUX plane 10,9
04  // 51 x45y118 INMUX plane 12,11
00  // 52 x46y117 INMUX plane 2,1
3F  // 53 x46y117 INMUX plane 4,3
24  // 54 x46y117 INMUX plane 6,5
21  // 55 x46y117 INMUX plane 8,7
04  // 56 x46y117 INMUX plane 10,9
08  // 57 x46y117 INMUX plane 12,11
02  // 58 x46y118 INMUX plane 2,1
00  // 59 x46y118 INMUX plane 4,3
08  // 60 x46y118 INMUX plane 6,5
49  // 61 x46y118 INMUX plane 8,7
00  // 62 x46y118 INMUX plane 10,9
11  // 63 x46y118 INMUX plane 12,11
00  // 64 x45y117 SB_BIG plane 1
00  // 65 x45y117 SB_BIG plane 1
00  // 66 x45y117 SB_DRIVE plane 2,1
48  // 67 x45y117 SB_BIG plane 2
12  // 68 x45y117 SB_BIG plane 2
48  // 69 x45y117 SB_BIG plane 3
14  // 70 x45y117 SB_BIG plane 3
00  // 71 x45y117 SB_DRIVE plane 4,3
11  // 72 x45y117 SB_BIG plane 4
00  // 73 x45y117 SB_BIG plane 4
80  // 74 x45y117 SB_BIG plane 5
00  // 75 x45y117 SB_BIG plane 5
00  // 76 x45y117 SB_DRIVE plane 6,5
5E  // 77 x45y117 SB_BIG plane 6
14  // 78 x45y117 SB_BIG plane 6
41  // 79 x45y117 SB_BIG plane 7
12  // 80 x45y117 SB_BIG plane 7
00  // 81 x45y117 SB_DRIVE plane 8,7
00  // 82 x45y117 SB_BIG plane 8
00  // 83 x45y117 SB_BIG plane 8
00  // 84 x45y117 SB_BIG plane 9
00  // 85 x45y117 SB_BIG plane 9
00  // 86 x45y117 SB_DRIVE plane 10,9
00  // 87 x45y117 SB_BIG plane 10
00  // 88 x45y117 SB_BIG plane 10
11  // 89 x45y117 SB_BIG plane 11
00  // 90 x45y117 SB_BIG plane 11
00  // 91 x45y117 SB_DRIVE plane 12,11
00  // 92 x45y117 SB_BIG plane 12
20  // 93 x45y117 SB_BIG plane 12
00  // 94 x46y118 SB_SML plane 1
80  // 95 x46y118 SB_SML plane 2,1
2A  // 96 x46y118 SB_SML plane 2
A8  // 97 x46y118 SB_SML plane 3
02  // 98 x46y118 SB_SML plane 4,3
00  // 99 x46y118 SB_SML plane 4
00  // 100 x46y118 SB_SML plane 5
10  // 101 x46y118 SB_SML plane 6,5
2A  // 102 x46y118 SB_SML plane 6
A8  // 103 x46y118 SB_SML plane 7
02  // 104 x46y118 SB_SML plane 8,7
00  // 105 x46y118 SB_SML plane 8
00  // 106 x46y118 SB_SML plane 9
04  // 107 x46y118 SB_SML plane 10,9
FD // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x47y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D543     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3B // y_sel: 117
DF // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D54B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x47y117 CPE[0]  _a579  C_MX4a////    
3A  //  1 x47y117 CPE[1]  80'h00_0018_00_0040_0C99_3A00 modified with path inversions
99  //  2 x47y117 CPE[2]  80'h00_0018_00_0040_0C09_3A00 from netlist
0C  //  3 x47y117 CPE[3]      00_0000_00_0000_0090_0000 difference
40  //  4 x47y117 CPE[4]
00  //  5 x47y117 CPE[5]
00  //  6 x47y117 CPE[6]
18  //  7 x47y117 CPE[7]
00  //  8 x47y117 CPE[8]
00  //  9 x47y117 CPE[9]
A5  // 10 x47y118 CPE[0]  _a73  C_MX4b////    
00  // 11 x47y118 CPE[1]  80'h00_0018_00_0040_0A50_00A5 modified with path inversions
50  // 12 x47y118 CPE[2]  80'h00_0018_00_0040_0A50_00AA from netlist
0A  // 13 x47y118 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x47y118 CPE[4]
00  // 15 x47y118 CPE[5]
00  // 16 x47y118 CPE[6]
18  // 17 x47y118 CPE[7]
00  // 18 x47y118 CPE[8]
00  // 19 x47y118 CPE[9]
00  // 20 x48y117 CPE[0]  _a1510  C_MX4a////    _a1658  C_////Bridge
5C  // 21 x48y117 CPE[1]  80'h00_00BC_00_0040_0C18_5C00 modified with path inversions
18  // 22 x48y117 CPE[2]  80'h00_00BC_00_0040_0C98_5C00 from netlist
0C  // 23 x48y117 CPE[3]      00_0000_00_0000_0080_0000 difference
40  // 24 x48y117 CPE[4]
00  // 25 x48y117 CPE[5]
00  // 26 x48y117 CPE[6]
BC  // 27 x48y117 CPE[7]
00  // 28 x48y117 CPE[8]
00  // 29 x48y117 CPE[9]
45  // 30 x48y118 CPE[0]  _a1502  C_///AND/
FF  // 31 x48y118 CPE[1]  80'h00_0060_00_0000_0C08_FF45 modified with path inversions
08  // 32 x48y118 CPE[2]  80'h00_0060_00_0000_0C08_FF8A from netlist
0C  // 33 x48y118 CPE[3]      00_0000_00_0000_0000_00CF difference
00  // 34 x48y118 CPE[4]
00  // 35 x48y118 CPE[5]
00  // 36 x48y118 CPE[6]
60  // 37 x48y118 CPE[7]
00  // 38 x48y118 CPE[8]
00  // 39 x48y118 CPE[9]
07  // 40 x47y117 INMUX plane 2,1
00  // 41 x47y117 INMUX plane 4,3
01  // 42 x47y117 INMUX plane 6,5
29  // 43 x47y117 INMUX plane 8,7
05  // 44 x47y117 INMUX plane 10,9
01  // 45 x47y117 INMUX plane 12,11
07  // 46 x47y118 INMUX plane 2,1
01  // 47 x47y118 INMUX plane 4,3
0A  // 48 x47y118 INMUX plane 6,5
07  // 49 x47y118 INMUX plane 8,7
04  // 50 x47y118 INMUX plane 10,9
04  // 51 x47y118 INMUX plane 12,11
08  // 52 x48y117 INMUX plane 2,1
04  // 53 x48y117 INMUX plane 4,3
21  // 54 x48y117 INMUX plane 6,5
56  // 55 x48y117 INMUX plane 8,7
85  // 56 x48y117 INMUX plane 10,9
C5  // 57 x48y117 INMUX plane 12,11
01  // 58 x48y118 INMUX plane 2,1
25  // 59 x48y118 INMUX plane 4,3
08  // 60 x48y118 INMUX plane 6,5
C8  // 61 x48y118 INMUX plane 8,7
05  // 62 x48y118 INMUX plane 10,9
C0  // 63 x48y118 INMUX plane 12,11
48  // 64 x48y118 SB_BIG plane 1
12  // 65 x48y118 SB_BIG plane 1
00  // 66 x48y118 SB_DRIVE plane 2,1
48  // 67 x48y118 SB_BIG plane 2
12  // 68 x48y118 SB_BIG plane 2
48  // 69 x48y118 SB_BIG plane 3
12  // 70 x48y118 SB_BIG plane 3
00  // 71 x48y118 SB_DRIVE plane 4,3
48  // 72 x48y118 SB_BIG plane 4
12  // 73 x48y118 SB_BIG plane 4
48  // 74 x48y118 SB_BIG plane 5
14  // 75 x48y118 SB_BIG plane 5
00  // 76 x48y118 SB_DRIVE plane 6,5
48  // 77 x48y118 SB_BIG plane 6
12  // 78 x48y118 SB_BIG plane 6
9A  // 79 x48y118 SB_BIG plane 7
14  // 80 x48y118 SB_BIG plane 7
00  // 81 x48y118 SB_DRIVE plane 8,7
48  // 82 x48y118 SB_BIG plane 8
12  // 83 x48y118 SB_BIG plane 8
48  // 84 x48y118 SB_BIG plane 9
12  // 85 x48y118 SB_BIG plane 9
00  // 86 x48y118 SB_DRIVE plane 10,9
48  // 87 x48y118 SB_BIG plane 10
12  // 88 x48y118 SB_BIG plane 10
59  // 89 x48y118 SB_BIG plane 11
12  // 90 x48y118 SB_BIG plane 11
00  // 91 x48y118 SB_DRIVE plane 12,11
59  // 92 x48y118 SB_BIG plane 12
12  // 93 x48y118 SB_BIG plane 12
4E  // 94 x47y117 SB_SML plane 1
15  // 95 x47y117 SB_SML plane 2,1
2A  // 96 x47y117 SB_SML plane 2
38  // 97 x47y117 SB_SML plane 3
94  // 98 x47y117 SB_SML plane 4,3
2B  // 99 x47y117 SB_SML plane 4
A8  // 100 x47y117 SB_SML plane 5
80  // 101 x47y117 SB_SML plane 6,5
2A  // 102 x47y117 SB_SML plane 6
B1  // 103 x47y117 SB_SML plane 7
12  // 104 x47y117 SB_SML plane 8,7
2A  // 105 x47y117 SB_SML plane 8
A8  // 106 x47y117 SB_SML plane 9
82  // 107 x47y117 SB_SML plane 10,9
0A  // 108 x47y117 SB_SML plane 10
B9  // 109 x47y117 SB_SML plane 11
80  // 110 x47y117 SB_SML plane 12,11
2A  // 111 x47y117 SB_SML plane 12
48 // -- CRC low byte
F6 // -- CRC high byte


// Config Latches on x49y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D5C1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3B // y_sel: 117
07 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D5C9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x49y117 CPE[0]  _a429  C_MX4a////    
AA  //  1 x49y117 CPE[1]  80'h00_0018_00_0040_0C3C_AA00 modified with path inversions
3C  //  2 x49y117 CPE[2]  80'h00_0018_00_0040_0CFC_5500 from netlist
0C  //  3 x49y117 CPE[3]      00_0000_00_0000_00C0_FF00 difference
40  //  4 x49y117 CPE[4]
00  //  5 x49y117 CPE[5]
00  //  6 x49y117 CPE[6]
18  //  7 x49y117 CPE[7]
00  //  8 x49y117 CPE[8]
00  //  9 x49y117 CPE[9]
00  // 10 x49y118 CPE[0]  _a426  C_MX4a////    
C5  // 11 x49y118 CPE[1]  80'h00_0018_00_0040_0CE9_C500 modified with path inversions
E9  // 12 x49y118 CPE[2]  80'h00_0018_00_0040_0CF9_3A00 from netlist
0C  // 13 x49y118 CPE[3]      00_0000_00_0000_0010_FF00 difference
40  // 14 x49y118 CPE[4]
00  // 15 x49y118 CPE[5]
00  // 16 x49y118 CPE[6]
18  // 17 x49y118 CPE[7]
00  // 18 x49y118 CPE[8]
00  // 19 x49y118 CPE[9]
FF  // 20 x50y117 CPE[0]  _a1490  C_AND////    _a1701  C_////Bridge
CC  // 21 x50y117 CPE[1]  80'h00_00BB_00_0000_0C88_CCFF modified with path inversions
88  // 22 x50y117 CPE[2]  80'h00_00BB_00_0000_0C88_CCFF from netlist
0C  // 23 x50y117 CPE[3]
00  // 24 x50y117 CPE[4]
00  // 25 x50y117 CPE[5]
00  // 26 x50y117 CPE[6]
BB  // 27 x50y117 CPE[7]
00  // 28 x50y117 CPE[8]
00  // 29 x50y117 CPE[9]
88  // 30 x50y118 CPE[0]  _a1492  C_///AND/
FF  // 31 x50y118 CPE[1]  80'h00_0060_00_0000_0C08_FF88 modified with path inversions
08  // 32 x50y118 CPE[2]  80'h00_0060_00_0000_0C08_FF44 from netlist
0C  // 33 x50y118 CPE[3]      00_0000_00_0000_0000_00CC difference
00  // 34 x50y118 CPE[4]
00  // 35 x50y118 CPE[5]
00  // 36 x50y118 CPE[6]
60  // 37 x50y118 CPE[7]
00  // 38 x50y118 CPE[8]
00  // 39 x50y118 CPE[9]
09  // 40 x49y117 INMUX plane 2,1
01  // 41 x49y117 INMUX plane 4,3
24  // 42 x49y117 INMUX plane 6,5
0D  // 43 x49y117 INMUX plane 8,7
00  // 44 x49y117 INMUX plane 10,9
00  // 45 x49y117 INMUX plane 12,11
04  // 46 x49y118 INMUX plane 2,1
08  // 47 x49y118 INMUX plane 4,3
01  // 48 x49y118 INMUX plane 6,5
39  // 49 x49y118 INMUX plane 8,7
01  // 50 x49y118 INMUX plane 10,9
00  // 51 x49y118 INMUX plane 12,11
00  // 52 x50y117 INMUX plane 2,1
30  // 53 x50y117 INMUX plane 4,3
30  // 54 x50y117 INMUX plane 6,5
E0  // 55 x50y117 INMUX plane 8,7
80  // 56 x50y117 INMUX plane 10,9
E8  // 57 x50y117 INMUX plane 12,11
36  // 58 x50y118 INMUX plane 2,1
31  // 59 x50y118 INMUX plane 4,3
24  // 60 x50y118 INMUX plane 6,5
C8  // 61 x50y118 INMUX plane 8,7
00  // 62 x50y118 INMUX plane 10,9
C9  // 63 x50y118 INMUX plane 12,11
48  // 64 x49y117 SB_BIG plane 1
12  // 65 x49y117 SB_BIG plane 1
00  // 66 x49y117 SB_DRIVE plane 2,1
51  // 67 x49y117 SB_BIG plane 2
02  // 68 x49y117 SB_BIG plane 2
C8  // 69 x49y117 SB_BIG plane 3
02  // 70 x49y117 SB_BIG plane 3
00  // 71 x49y117 SB_DRIVE plane 4,3
76  // 72 x49y117 SB_BIG plane 4
24  // 73 x49y117 SB_BIG plane 4
88  // 74 x49y117 SB_BIG plane 5
12  // 75 x49y117 SB_BIG plane 5
00  // 76 x49y117 SB_DRIVE plane 6,5
8C  // 77 x49y117 SB_BIG plane 6
24  // 78 x49y117 SB_BIG plane 6
48  // 79 x49y117 SB_BIG plane 7
12  // 80 x49y117 SB_BIG plane 7
00  // 81 x49y117 SB_DRIVE plane 8,7
51  // 82 x49y117 SB_BIG plane 8
02  // 83 x49y117 SB_BIG plane 8
88  // 84 x49y117 SB_BIG plane 9
12  // 85 x49y117 SB_BIG plane 9
00  // 86 x49y117 SB_DRIVE plane 10,9
48  // 87 x49y117 SB_BIG plane 10
12  // 88 x49y117 SB_BIG plane 10
48  // 89 x49y117 SB_BIG plane 11
02  // 90 x49y117 SB_BIG plane 11
00  // 91 x49y117 SB_DRIVE plane 12,11
48  // 92 x49y117 SB_BIG plane 12
12  // 93 x49y117 SB_BIG plane 12
A8  // 94 x50y118 SB_SML plane 1
82  // 95 x50y118 SB_SML plane 2,1
2A  // 96 x50y118 SB_SML plane 2
A8  // 97 x50y118 SB_SML plane 3
82  // 98 x50y118 SB_SML plane 4,3
2A  // 99 x50y118 SB_SML plane 4
F1  // 100 x50y118 SB_SML plane 5
B4  // 101 x50y118 SB_SML plane 6,5
15  // 102 x50y118 SB_SML plane 6
28  // 103 x50y118 SB_SML plane 7
82  // 104 x50y118 SB_SML plane 8,7
2A  // 105 x50y118 SB_SML plane 8
A8  // 106 x50y118 SB_SML plane 9
80  // 107 x50y118 SB_SML plane 10,9
2A  // 108 x50y118 SB_SML plane 10
A8  // 109 x50y118 SB_SML plane 11
12  // 110 x50y118 SB_SML plane 12,11
2B  // 111 x50y118 SB_SML plane 12
69 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x51y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D63F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3B // y_sel: 117
6F // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D647
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y117 CPE[0]
00  //  1 x51y117 CPE[1]
00  //  2 x51y117 CPE[2]
00  //  3 x51y117 CPE[3]
00  //  4 x51y117 CPE[4]
00  //  5 x51y117 CPE[5]
00  //  6 x51y117 CPE[6]
00  //  7 x51y117 CPE[7]
00  //  8 x51y117 CPE[8]
00  //  9 x51y117 CPE[9]
5C  // 10 x51y118 CPE[0]  _a545  C_AND////    _a388  C_///AND/D
5C  // 11 x51y118 CPE[1]  80'h00_CE18_80_0000_0C88_5C5C modified with path inversions
88  // 12 x51y118 CPE[2]  80'h00_FE18_80_0000_0C88_ACAC from netlist
0C  // 13 x51y118 CPE[3]      00_3000_00_0000_0000_F0F0 difference
00  // 14 x51y118 CPE[4]
00  // 15 x51y118 CPE[5]
80  // 16 x51y118 CPE[6]
18  // 17 x51y118 CPE[7]
CE  // 18 x51y118 CPE[8]
00  // 19 x51y118 CPE[9]
00  // 20 x52y117 CPE[0]
00  // 21 x52y117 CPE[1]
00  // 22 x52y117 CPE[2]
00  // 23 x52y117 CPE[3]
00  // 24 x52y117 CPE[4]
00  // 25 x52y117 CPE[5]
00  // 26 x52y117 CPE[6]
00  // 27 x52y117 CPE[7]
00  // 28 x52y117 CPE[8]
00  // 29 x52y117 CPE[9]
CF  // 30 x52y118 CPE[0]  _a443  C_MX2b////    
00  // 31 x52y118 CPE[1]  80'h00_0018_00_0040_0AA8_00CF modified with path inversions
A8  // 32 x52y118 CPE[2]  80'h00_0018_00_0040_0AAA_003F from netlist
0A  // 33 x52y118 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 34 x52y118 CPE[4]
00  // 35 x52y118 CPE[5]
00  // 36 x52y118 CPE[6]
18  // 37 x52y118 CPE[7]
AB // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x53y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D673     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
3B // y_sel: 117
B7 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D67B
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x53y117 CPE[0]
00  //  1 x53y117 CPE[1]
00  //  2 x53y117 CPE[2]
00  //  3 x53y117 CPE[3]
00  //  4 x53y117 CPE[4]
00  //  5 x53y117 CPE[5]
00  //  6 x53y117 CPE[6]
00  //  7 x53y117 CPE[7]
00  //  8 x53y117 CPE[8]
00  //  9 x53y117 CPE[9]
00  // 10 x53y118 CPE[0]
00  // 11 x53y118 CPE[1]
00  // 12 x53y118 CPE[2]
00  // 13 x53y118 CPE[3]
00  // 14 x53y118 CPE[4]
00  // 15 x53y118 CPE[5]
00  // 16 x53y118 CPE[6]
00  // 17 x53y118 CPE[7]
00  // 18 x53y118 CPE[8]
00  // 19 x53y118 CPE[9]
00  // 20 x54y117 CPE[0]
00  // 21 x54y117 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x54y117 CPE[2]
00  // 23 x54y117 CPE[3]
00  // 24 x54y117 CPE[4]
60  // 25 x54y117 CPE[5]
3F  // 26 x54y117 CPE[6]
00  // 27 x54y117 CPE[7]
00  // 28 x54y117 CPE[8]
00  // 29 x54y117 CPE[9]
00  // 30 x54y118 CPE[0]
00  // 31 x54y118 CPE[1]
00  // 32 x54y118 CPE[2]
00  // 33 x54y118 CPE[3]
00  // 34 x54y118 CPE[4]
00  // 35 x54y118 CPE[5]
00  // 36 x54y118 CPE[6]
00  // 37 x54y118 CPE[7]
00  // 38 x54y118 CPE[8]
00  // 39 x54y118 CPE[9]
00  // 40 x53y117 INMUX plane 2,1
08  // 41 x53y117 INMUX plane 4,3
00  // 42 x53y117 INMUX plane 6,5
00  // 43 x53y117 INMUX plane 8,7
00  // 44 x53y117 INMUX plane 10,9
00  // 45 x53y117 INMUX plane 12,11
00  // 46 x53y118 INMUX plane 2,1
00  // 47 x53y118 INMUX plane 4,3
00  // 48 x53y118 INMUX plane 6,5
00  // 49 x53y118 INMUX plane 8,7
00  // 50 x53y118 INMUX plane 10,9
00  // 51 x53y118 INMUX plane 12,11
00  // 52 x54y117 INMUX plane 2,1
18  // 53 x54y117 INMUX plane 4,3
08  // 54 x54y117 INMUX plane 6,5
00  // 55 x54y117 INMUX plane 8,7
00  // 56 x54y117 INMUX plane 10,9
00  // 57 x54y117 INMUX plane 12,11
00  // 58 x54y118 INMUX plane 2,1
00  // 59 x54y118 INMUX plane 4,3
00  // 60 x54y118 INMUX plane 6,5
00  // 61 x54y118 INMUX plane 8,7
00  // 62 x54y118 INMUX plane 10,9
00  // 63 x54y118 INMUX plane 12,11
00  // 64 x53y117 SB_BIG plane 1
00  // 65 x53y117 SB_BIG plane 1
00  // 66 x53y117 SB_DRIVE plane 2,1
00  // 67 x53y117 SB_BIG plane 2
00  // 68 x53y117 SB_BIG plane 2
00  // 69 x53y117 SB_BIG plane 3
00  // 70 x53y117 SB_BIG plane 3
00  // 71 x53y117 SB_DRIVE plane 4,3
00  // 72 x53y117 SB_BIG plane 4
00  // 73 x53y117 SB_BIG plane 4
00  // 74 x53y117 SB_BIG plane 5
00  // 75 x53y117 SB_BIG plane 5
00  // 76 x53y117 SB_DRIVE plane 6,5
19  // 77 x53y117 SB_BIG plane 6
00  // 78 x53y117 SB_BIG plane 6
00  // 79 x53y117 SB_BIG plane 7
00  // 80 x53y117 SB_BIG plane 7
00  // 81 x53y117 SB_DRIVE plane 8,7
00  // 82 x53y117 SB_BIG plane 8
00  // 83 x53y117 SB_BIG plane 8
00  // 84 x53y117 SB_BIG plane 9
00  // 85 x53y117 SB_BIG plane 9
00  // 86 x53y117 SB_DRIVE plane 10,9
00  // 87 x53y117 SB_BIG plane 10
00  // 88 x53y117 SB_BIG plane 10
00  // 89 x53y117 SB_BIG plane 11
00  // 90 x53y117 SB_BIG plane 11
00  // 91 x53y117 SB_DRIVE plane 12,11
00  // 92 x53y117 SB_BIG plane 12
00  // 93 x53y117 SB_BIG plane 12
00  // 94 x54y118 SB_SML plane 1
00  // 95 x54y118 SB_SML plane 2,1
00  // 96 x54y118 SB_SML plane 2
00  // 97 x54y118 SB_SML plane 3
40  // 98 x54y118 SB_SML plane 4,3
20  // 99 x54y118 SB_SML plane 4
81 // -- CRC low byte
0E // -- CRC high byte


// Config Latches on x21y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D6E5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3C // y_sel: 119
99 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D6ED
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x21y119 CPE[0]
00  //  1 x21y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x21y119 CPE[2]
00  //  3 x21y119 CPE[3]
00  //  4 x21y119 CPE[4]
60  //  5 x21y119 CPE[5]
3F  //  6 x21y119 CPE[6]
00  //  7 x21y119 CPE[7]
00  //  8 x21y119 CPE[8]
00  //  9 x21y119 CPE[9]
00  // 10 x21y120 CPE[0]
00  // 11 x21y120 CPE[1]
00  // 12 x21y120 CPE[2]
00  // 13 x21y120 CPE[3]
00  // 14 x21y120 CPE[4]
00  // 15 x21y120 CPE[5]
00  // 16 x21y120 CPE[6]
00  // 17 x21y120 CPE[7]
00  // 18 x21y120 CPE[8]
00  // 19 x21y120 CPE[9]
00  // 20 x22y119 CPE[0]
00  // 21 x22y119 CPE[1]
00  // 22 x22y119 CPE[2]
00  // 23 x22y119 CPE[3]
00  // 24 x22y119 CPE[4]
00  // 25 x22y119 CPE[5]
00  // 26 x22y119 CPE[6]
00  // 27 x22y119 CPE[7]
00  // 28 x22y119 CPE[8]
00  // 29 x22y119 CPE[9]
00  // 30 x22y120 CPE[0]
00  // 31 x22y120 CPE[1]
00  // 32 x22y120 CPE[2]
00  // 33 x22y120 CPE[3]
00  // 34 x22y120 CPE[4]
00  // 35 x22y120 CPE[5]
00  // 36 x22y120 CPE[6]
00  // 37 x22y120 CPE[7]
00  // 38 x22y120 CPE[8]
00  // 39 x22y120 CPE[9]
00  // 40 x21y119 INMUX plane 2,1
00  // 41 x21y119 INMUX plane 4,3
00  // 42 x21y119 INMUX plane 6,5
00  // 43 x21y119 INMUX plane 8,7
00  // 44 x21y119 INMUX plane 10,9
00  // 45 x21y119 INMUX plane 12,11
00  // 46 x21y120 INMUX plane 2,1
00  // 47 x21y120 INMUX plane 4,3
00  // 48 x21y120 INMUX plane 6,5
00  // 49 x21y120 INMUX plane 8,7
00  // 50 x21y120 INMUX plane 10,9
00  // 51 x21y120 INMUX plane 12,11
00  // 52 x22y119 INMUX plane 2,1
00  // 53 x22y119 INMUX plane 4,3
00  // 54 x22y119 INMUX plane 6,5
00  // 55 x22y119 INMUX plane 8,7
00  // 56 x22y119 INMUX plane 10,9
00  // 57 x22y119 INMUX plane 12,11
00  // 58 x22y120 INMUX plane 2,1
00  // 59 x22y120 INMUX plane 4,3
00  // 60 x22y120 INMUX plane 6,5
00  // 61 x22y120 INMUX plane 8,7
00  // 62 x22y120 INMUX plane 10,9
00  // 63 x22y120 INMUX plane 12,11
00  // 64 x22y120 SB_BIG plane 1
00  // 65 x22y120 SB_BIG plane 1
00  // 66 x22y120 SB_DRIVE plane 2,1
00  // 67 x22y120 SB_BIG plane 2
00  // 68 x22y120 SB_BIG plane 2
00  // 69 x22y120 SB_BIG plane 3
00  // 70 x22y120 SB_BIG plane 3
00  // 71 x22y120 SB_DRIVE plane 4,3
00  // 72 x22y120 SB_BIG plane 4
00  // 73 x22y120 SB_BIG plane 4
00  // 74 x22y120 SB_BIG plane 5
00  // 75 x22y120 SB_BIG plane 5
00  // 76 x22y120 SB_DRIVE plane 6,5
00  // 77 x22y120 SB_BIG plane 6
00  // 78 x22y120 SB_BIG plane 6
00  // 79 x22y120 SB_BIG plane 7
00  // 80 x22y120 SB_BIG plane 7
00  // 81 x22y120 SB_DRIVE plane 8,7
00  // 82 x22y120 SB_BIG plane 8
00  // 83 x22y120 SB_BIG plane 8
00  // 84 x22y120 SB_BIG plane 9
00  // 85 x22y120 SB_BIG plane 9
00  // 86 x22y120 SB_DRIVE plane 10,9
00  // 87 x22y120 SB_BIG plane 10
00  // 88 x22y120 SB_BIG plane 10
00  // 89 x22y120 SB_BIG plane 11
00  // 90 x22y120 SB_BIG plane 11
00  // 91 x22y120 SB_DRIVE plane 12,11
00  // 92 x22y120 SB_BIG plane 12
00  // 93 x22y120 SB_BIG plane 12
00  // 94 x21y119 SB_SML plane 1
00  // 95 x21y119 SB_SML plane 2,1
00  // 96 x21y119 SB_SML plane 2
00  // 97 x21y119 SB_SML plane 3
00  // 98 x21y119 SB_SML plane 4,3
00  // 99 x21y119 SB_SML plane 4
00  // 100 x21y119 SB_SML plane 5
00  // 101 x21y119 SB_SML plane 6,5
00  // 102 x21y119 SB_SML plane 6
00  // 103 x21y119 SB_SML plane 7
00  // 104 x21y119 SB_SML plane 8,7
00  // 105 x21y119 SB_SML plane 8
00  // 106 x21y119 SB_SML plane 9
04  // 107 x21y119 SB_SML plane 10,9
DB // -- CRC low byte
23 // -- CRC high byte


// Config Latches on x23y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D75F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3C // y_sel: 119
91 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D767
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x23y119 CPE[0]
00  //  1 x23y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x23y119 CPE[2]
00  //  3 x23y119 CPE[3]
00  //  4 x23y119 CPE[4]
60  //  5 x23y119 CPE[5]
3F  //  6 x23y119 CPE[6]
00  //  7 x23y119 CPE[7]
00  //  8 x23y119 CPE[8]
00  //  9 x23y119 CPE[9]
00  // 10 x23y120 CPE[0]
00  // 11 x23y120 CPE[1]
00  // 12 x23y120 CPE[2]
00  // 13 x23y120 CPE[3]
00  // 14 x23y120 CPE[4]
00  // 15 x23y120 CPE[5]
00  // 16 x23y120 CPE[6]
00  // 17 x23y120 CPE[7]
00  // 18 x23y120 CPE[8]
00  // 19 x23y120 CPE[9]
00  // 20 x24y119 CPE[0]
00  // 21 x24y119 CPE[1]
00  // 22 x24y119 CPE[2]
00  // 23 x24y119 CPE[3]
00  // 24 x24y119 CPE[4]
00  // 25 x24y119 CPE[5]
00  // 26 x24y119 CPE[6]
00  // 27 x24y119 CPE[7]
00  // 28 x24y119 CPE[8]
00  // 29 x24y119 CPE[9]
00  // 30 x24y120 CPE[0]
00  // 31 x24y120 CPE[1]
00  // 32 x24y120 CPE[2]
00  // 33 x24y120 CPE[3]
00  // 34 x24y120 CPE[4]
00  // 35 x24y120 CPE[5]
00  // 36 x24y120 CPE[6]
00  // 37 x24y120 CPE[7]
00  // 38 x24y120 CPE[8]
00  // 39 x24y120 CPE[9]
00  // 40 x23y119 INMUX plane 2,1
00  // 41 x23y119 INMUX plane 4,3
00  // 42 x23y119 INMUX plane 6,5
00  // 43 x23y119 INMUX plane 8,7
00  // 44 x23y119 INMUX plane 10,9
00  // 45 x23y119 INMUX plane 12,11
00  // 46 x23y120 INMUX plane 2,1
00  // 47 x23y120 INMUX plane 4,3
00  // 48 x23y120 INMUX plane 6,5
00  // 49 x23y120 INMUX plane 8,7
00  // 50 x23y120 INMUX plane 10,9
00  // 51 x23y120 INMUX plane 12,11
00  // 52 x24y119 INMUX plane 2,1
05  // 53 x24y119 INMUX plane 4,3
00  // 54 x24y119 INMUX plane 6,5
00  // 55 x24y119 INMUX plane 8,7
00  // 56 x24y119 INMUX plane 10,9
28  // 57 x24y119 INMUX plane 12,11
00  // 58 x24y120 INMUX plane 2,1
00  // 59 x24y120 INMUX plane 4,3
00  // 60 x24y120 INMUX plane 6,5
00  // 61 x24y120 INMUX plane 8,7
00  // 62 x24y120 INMUX plane 10,9
00  // 63 x24y120 INMUX plane 12,11
00  // 64 x23y119 SB_BIG plane 1
00  // 65 x23y119 SB_BIG plane 1
00  // 66 x23y119 SB_DRIVE plane 2,1
00  // 67 x23y119 SB_BIG plane 2
00  // 68 x23y119 SB_BIG plane 2
00  // 69 x23y119 SB_BIG plane 3
00  // 70 x23y119 SB_BIG plane 3
00  // 71 x23y119 SB_DRIVE plane 4,3
00  // 72 x23y119 SB_BIG plane 4
00  // 73 x23y119 SB_BIG plane 4
06  // 74 x23y119 SB_BIG plane 5
10  // 75 x23y119 SB_BIG plane 5
00  // 76 x23y119 SB_DRIVE plane 6,5
00  // 77 x23y119 SB_BIG plane 6
00  // 78 x23y119 SB_BIG plane 6
00  // 79 x23y119 SB_BIG plane 7
00  // 80 x23y119 SB_BIG plane 7
00  // 81 x23y119 SB_DRIVE plane 8,7
00  // 82 x23y119 SB_BIG plane 8
00  // 83 x23y119 SB_BIG plane 8
00  // 84 x23y119 SB_BIG plane 9
40  // 85 x23y119 SB_BIG plane 9
28 // -- CRC low byte
2D // -- CRC high byte


// Config Latches on x25y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D7C3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3C // y_sel: 119
49 // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D7CB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x25y119 CPE[0]
00  //  1 x25y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x25y119 CPE[2]
00  //  3 x25y119 CPE[3]
00  //  4 x25y119 CPE[4]
60  //  5 x25y119 CPE[5]
3F  //  6 x25y119 CPE[6]
00  //  7 x25y119 CPE[7]
00  //  8 x25y119 CPE[8]
00  //  9 x25y119 CPE[9]
00  // 10 x25y120 CPE[0]
00  // 11 x25y120 CPE[1]
00  // 12 x25y120 CPE[2]
00  // 13 x25y120 CPE[3]
00  // 14 x25y120 CPE[4]
00  // 15 x25y120 CPE[5]
00  // 16 x25y120 CPE[6]
00  // 17 x25y120 CPE[7]
00  // 18 x25y120 CPE[8]
00  // 19 x25y120 CPE[9]
00  // 20 x26y119 CPE[0]
00  // 21 x26y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x26y119 CPE[2]
00  // 23 x26y119 CPE[3]
00  // 24 x26y119 CPE[4]
60  // 25 x26y119 CPE[5]
3F  // 26 x26y119 CPE[6]
00  // 27 x26y119 CPE[7]
00  // 28 x26y119 CPE[8]
00  // 29 x26y119 CPE[9]
00  // 30 x26y120 CPE[0]
00  // 31 x26y120 CPE[1]
00  // 32 x26y120 CPE[2]
00  // 33 x26y120 CPE[3]
00  // 34 x26y120 CPE[4]
00  // 35 x26y120 CPE[5]
00  // 36 x26y120 CPE[6]
00  // 37 x26y120 CPE[7]
00  // 38 x26y120 CPE[8]
00  // 39 x26y120 CPE[9]
00  // 40 x25y119 INMUX plane 2,1
01  // 41 x25y119 INMUX plane 4,3
00  // 42 x25y119 INMUX plane 6,5
00  // 43 x25y119 INMUX plane 8,7
00  // 44 x25y119 INMUX plane 10,9
00  // 45 x25y119 INMUX plane 12,11
00  // 46 x25y120 INMUX plane 2,1
01  // 47 x25y120 INMUX plane 4,3
00  // 48 x25y120 INMUX plane 6,5
00  // 49 x25y120 INMUX plane 8,7
00  // 50 x25y120 INMUX plane 10,9
08  // 51 x25y120 INMUX plane 12,11
00  // 52 x26y119 INMUX plane 2,1
00  // 53 x26y119 INMUX plane 4,3
00  // 54 x26y119 INMUX plane 6,5
08  // 55 x26y119 INMUX plane 8,7
00  // 56 x26y119 INMUX plane 10,9
00  // 57 x26y119 INMUX plane 12,11
00  // 58 x26y120 INMUX plane 2,1
00  // 59 x26y120 INMUX plane 4,3
00  // 60 x26y120 INMUX plane 6,5
00  // 61 x26y120 INMUX plane 8,7
00  // 62 x26y120 INMUX plane 10,9
00  // 63 x26y120 INMUX plane 12,11
00  // 64 x26y120 SB_BIG plane 1
00  // 65 x26y120 SB_BIG plane 1
00  // 66 x26y120 SB_DRIVE plane 2,1
00  // 67 x26y120 SB_BIG plane 2
00  // 68 x26y120 SB_BIG plane 2
00  // 69 x26y120 SB_BIG plane 3
00  // 70 x26y120 SB_BIG plane 3
00  // 71 x26y120 SB_DRIVE plane 4,3
00  // 72 x26y120 SB_BIG plane 4
00  // 73 x26y120 SB_BIG plane 4
00  // 74 x26y120 SB_BIG plane 5
00  // 75 x26y120 SB_BIG plane 5
00  // 76 x26y120 SB_DRIVE plane 6,5
00  // 77 x26y120 SB_BIG plane 6
00  // 78 x26y120 SB_BIG plane 6
00  // 79 x26y120 SB_BIG plane 7
00  // 80 x26y120 SB_BIG plane 7
00  // 81 x26y120 SB_DRIVE plane 8,7
00  // 82 x26y120 SB_BIG plane 8
00  // 83 x26y120 SB_BIG plane 8
00  // 84 x26y120 SB_BIG plane 9
40  // 85 x26y120 SB_BIG plane 9
00  // 86 x26y120 SB_DRIVE plane 10,9
00  // 87 x26y120 SB_BIG plane 10
00  // 88 x26y120 SB_BIG plane 10
00  // 89 x26y120 SB_BIG plane 11
00  // 90 x26y120 SB_BIG plane 11
00  // 91 x26y120 SB_DRIVE plane 12,11
00  // 92 x26y120 SB_BIG plane 12
00  // 93 x26y120 SB_BIG plane 12
00  // 94 x25y119 SB_SML plane 1
00  // 95 x25y119 SB_SML plane 2,1
00  // 96 x25y119 SB_SML plane 2
60  // 97 x25y119 SB_SML plane 3
00  // 98 x25y119 SB_SML plane 4,3
00  // 99 x25y119 SB_SML plane 4
00  // 100 x25y119 SB_SML plane 5
00  // 101 x25y119 SB_SML plane 6,5
00  // 102 x25y119 SB_SML plane 6
00  // 103 x25y119 SB_SML plane 7
00  // 104 x25y119 SB_SML plane 8,7
00  // 105 x25y119 SB_SML plane 8
00  // 106 x25y119 SB_SML plane 9
00  // 107 x25y119 SB_SML plane 10,9
00  // 108 x25y119 SB_SML plane 10
00  // 109 x25y119 SB_SML plane 11
00  // 110 x25y119 SB_SML plane 12,11
06  // 111 x25y119 SB_SML plane 12
84 // -- CRC low byte
16 // -- CRC high byte


// Config Latches on x27y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D841     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3C // y_sel: 119
21 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D849
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x27y119 CPE[0]
00  //  1 x27y119 CPE[1]
00  //  2 x27y119 CPE[2]
00  //  3 x27y119 CPE[3]
00  //  4 x27y119 CPE[4]
00  //  5 x27y119 CPE[5]
00  //  6 x27y119 CPE[6]
00  //  7 x27y119 CPE[7]
00  //  8 x27y119 CPE[8]
00  //  9 x27y119 CPE[9]
FF  // 10 x27y120 CPE[0]  _a1587  C_////Bridge
FF  // 11 x27y120 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x27y120 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x27y120 CPE[3]
00  // 14 x27y120 CPE[4]
00  // 15 x27y120 CPE[5]
00  // 16 x27y120 CPE[6]
A3  // 17 x27y120 CPE[7]
00  // 18 x27y120 CPE[8]
00  // 19 x27y120 CPE[9]
00  // 20 x28y119 CPE[0]
00  // 21 x28y119 CPE[1]
00  // 22 x28y119 CPE[2]
00  // 23 x28y119 CPE[3]
00  // 24 x28y119 CPE[4]
00  // 25 x28y119 CPE[5]
00  // 26 x28y119 CPE[6]
00  // 27 x28y119 CPE[7]
00  // 28 x28y119 CPE[8]
00  // 29 x28y119 CPE[9]
00  // 30 x28y120 CPE[0]
00  // 31 x28y120 CPE[1]
00  // 32 x28y120 CPE[2]
00  // 33 x28y120 CPE[3]
00  // 34 x28y120 CPE[4]
00  // 35 x28y120 CPE[5]
00  // 36 x28y120 CPE[6]
00  // 37 x28y120 CPE[7]
00  // 38 x28y120 CPE[8]
00  // 39 x28y120 CPE[9]
00  // 40 x27y119 INMUX plane 2,1
00  // 41 x27y119 INMUX plane 4,3
00  // 42 x27y119 INMUX plane 6,5
00  // 43 x27y119 INMUX plane 8,7
05  // 44 x27y119 INMUX plane 10,9
01  // 45 x27y119 INMUX plane 12,11
00  // 46 x27y120 INMUX plane 2,1
30  // 47 x27y120 INMUX plane 4,3
00  // 48 x27y120 INMUX plane 6,5
20  // 49 x27y120 INMUX plane 8,7
00  // 50 x27y120 INMUX plane 10,9
00  // 51 x27y120 INMUX plane 12,11
00  // 52 x28y119 INMUX plane 2,1
00  // 53 x28y119 INMUX plane 4,3
08  // 54 x28y119 INMUX plane 6,5
00  // 55 x28y119 INMUX plane 8,7
00  // 56 x28y119 INMUX plane 10,9
00  // 57 x28y119 INMUX plane 12,11
00  // 58 x28y120 INMUX plane 2,1
00  // 59 x28y120 INMUX plane 4,3
00  // 60 x28y120 INMUX plane 6,5
00  // 61 x28y120 INMUX plane 8,7
01  // 62 x28y120 INMUX plane 10,9
00  // 63 x28y120 INMUX plane 12,11
00  // 64 x27y119 SB_BIG plane 1
00  // 65 x27y119 SB_BIG plane 1
00  // 66 x27y119 SB_DRIVE plane 2,1
48  // 67 x27y119 SB_BIG plane 2
12  // 68 x27y119 SB_BIG plane 2
00  // 69 x27y119 SB_BIG plane 3
00  // 70 x27y119 SB_BIG plane 3
00  // 71 x27y119 SB_DRIVE plane 4,3
00  // 72 x27y119 SB_BIG plane 4
00  // 73 x27y119 SB_BIG plane 4
00  // 74 x27y119 SB_BIG plane 5
00  // 75 x27y119 SB_BIG plane 5
00  // 76 x27y119 SB_DRIVE plane 6,5
41  // 77 x27y119 SB_BIG plane 6
12  // 78 x27y119 SB_BIG plane 6
00  // 79 x27y119 SB_BIG plane 7
00  // 80 x27y119 SB_BIG plane 7
00  // 81 x27y119 SB_DRIVE plane 8,7
00  // 82 x27y119 SB_BIG plane 8
00  // 83 x27y119 SB_BIG plane 8
00  // 84 x27y119 SB_BIG plane 9
40  // 85 x27y119 SB_BIG plane 9
00  // 86 x27y119 SB_DRIVE plane 10,9
00  // 87 x27y119 SB_BIG plane 10
00  // 88 x27y119 SB_BIG plane 10
00  // 89 x27y119 SB_BIG plane 11
00  // 90 x27y119 SB_BIG plane 11
00  // 91 x27y119 SB_DRIVE plane 12,11
00  // 92 x27y119 SB_BIG plane 12
00  // 93 x27y119 SB_BIG plane 12
00  // 94 x28y120 SB_SML plane 1
80  // 95 x28y120 SB_SML plane 2,1
2A  // 96 x28y120 SB_SML plane 2
00  // 97 x28y120 SB_SML plane 3
00  // 98 x28y120 SB_SML plane 4,3
00  // 99 x28y120 SB_SML plane 4
00  // 100 x28y120 SB_SML plane 5
80  // 101 x28y120 SB_SML plane 6,5
2A  // 102 x28y120 SB_SML plane 6
EA // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x29y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D8B6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3C // y_sel: 119
F9 // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D8BE
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x29y119 CPE[0]
00  //  1 x29y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x29y119 CPE[2]
00  //  3 x29y119 CPE[3]
00  //  4 x29y119 CPE[4]
60  //  5 x29y119 CPE[5]
3F  //  6 x29y119 CPE[6]
00  //  7 x29y119 CPE[7]
00  //  8 x29y119 CPE[8]
00  //  9 x29y119 CPE[9]
00  // 10 x29y120 CPE[0]
00  // 11 x29y120 CPE[1]
00  // 12 x29y120 CPE[2]
00  // 13 x29y120 CPE[3]
00  // 14 x29y120 CPE[4]
00  // 15 x29y120 CPE[5]
00  // 16 x29y120 CPE[6]
00  // 17 x29y120 CPE[7]
00  // 18 x29y120 CPE[8]
00  // 19 x29y120 CPE[9]
00  // 20 x30y119 CPE[0]
00  // 21 x30y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x30y119 CPE[2]
00  // 23 x30y119 CPE[3]
00  // 24 x30y119 CPE[4]
60  // 25 x30y119 CPE[5]
3F  // 26 x30y119 CPE[6]
00  // 27 x30y119 CPE[7]
00  // 28 x30y119 CPE[8]
00  // 29 x30y119 CPE[9]
00  // 30 x30y120 CPE[0]
00  // 31 x30y120 CPE[1]
00  // 32 x30y120 CPE[2]
00  // 33 x30y120 CPE[3]
00  // 34 x30y120 CPE[4]
00  // 35 x30y120 CPE[5]
00  // 36 x30y120 CPE[6]
00  // 37 x30y120 CPE[7]
00  // 38 x30y120 CPE[8]
00  // 39 x30y120 CPE[9]
00  // 40 x29y119 INMUX plane 2,1
00  // 41 x29y119 INMUX plane 4,3
10  // 42 x29y119 INMUX plane 6,5
00  // 43 x29y119 INMUX plane 8,7
00  // 44 x29y119 INMUX plane 10,9
00  // 45 x29y119 INMUX plane 12,11
00  // 46 x29y120 INMUX plane 2,1
00  // 47 x29y120 INMUX plane 4,3
00  // 48 x29y120 INMUX plane 6,5
00  // 49 x29y120 INMUX plane 8,7
00  // 50 x29y120 INMUX plane 10,9
00  // 51 x29y120 INMUX plane 12,11
00  // 52 x30y119 INMUX plane 2,1
00  // 53 x30y119 INMUX plane 4,3
00  // 54 x30y119 INMUX plane 6,5
00  // 55 x30y119 INMUX plane 8,7
00  // 56 x30y119 INMUX plane 10,9
28  // 57 x30y119 INMUX plane 12,11
00  // 58 x30y120 INMUX plane 2,1
00  // 59 x30y120 INMUX plane 4,3
00  // 60 x30y120 INMUX plane 6,5
00  // 61 x30y120 INMUX plane 8,7
00  // 62 x30y120 INMUX plane 10,9
00  // 63 x30y120 INMUX plane 12,11
00  // 64 x30y120 SB_BIG plane 1
00  // 65 x30y120 SB_BIG plane 1
00  // 66 x30y120 SB_DRIVE plane 2,1
00  // 67 x30y120 SB_BIG plane 2
00  // 68 x30y120 SB_BIG plane 2
00  // 69 x30y120 SB_BIG plane 3
00  // 70 x30y120 SB_BIG plane 3
00  // 71 x30y120 SB_DRIVE plane 4,3
00  // 72 x30y120 SB_BIG plane 4
00  // 73 x30y120 SB_BIG plane 4
00  // 74 x30y120 SB_BIG plane 5
00  // 75 x30y120 SB_BIG plane 5
00  // 76 x30y120 SB_DRIVE plane 6,5
00  // 77 x30y120 SB_BIG plane 6
00  // 78 x30y120 SB_BIG plane 6
00  // 79 x30y120 SB_BIG plane 7
00  // 80 x30y120 SB_BIG plane 7
00  // 81 x30y120 SB_DRIVE plane 8,7
00  // 82 x30y120 SB_BIG plane 8
00  // 83 x30y120 SB_BIG plane 8
00  // 84 x30y120 SB_BIG plane 9
00  // 85 x30y120 SB_BIG plane 9
00  // 86 x30y120 SB_DRIVE plane 10,9
00  // 87 x30y120 SB_BIG plane 10
00  // 88 x30y120 SB_BIG plane 10
00  // 89 x30y120 SB_BIG plane 11
00  // 90 x30y120 SB_BIG plane 11
00  // 91 x30y120 SB_DRIVE plane 12,11
00  // 92 x30y120 SB_BIG plane 12
00  // 93 x30y120 SB_BIG plane 12
00  // 94 x29y119 SB_SML plane 1
00  // 95 x29y119 SB_SML plane 2,1
00  // 96 x29y119 SB_SML plane 2
00  // 97 x29y119 SB_SML plane 3
60  // 98 x29y119 SB_SML plane 4,3
20  // 99 x29y119 SB_SML plane 4
00  // 100 x29y119 SB_SML plane 5
10  // 101 x29y119 SB_SML plane 6,5
01  // 102 x29y119 SB_SML plane 6
EE // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x31y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D92B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
3C // y_sel: 119
A0 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D933
5D // Length: 93
FD // -- CRC low byte
B1 // -- CRC high byte
00  //  0 x31y119 CPE[0]
00  //  1 x31y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x31y119 CPE[2]
00  //  3 x31y119 CPE[3]
00  //  4 x31y119 CPE[4]
60  //  5 x31y119 CPE[5]
3F  //  6 x31y119 CPE[6]
00  //  7 x31y119 CPE[7]
00  //  8 x31y119 CPE[8]
00  //  9 x31y119 CPE[9]
00  // 10 x31y120 CPE[0]
00  // 11 x31y120 CPE[1]
00  // 12 x31y120 CPE[2]
00  // 13 x31y120 CPE[3]
00  // 14 x31y120 CPE[4]
00  // 15 x31y120 CPE[5]
00  // 16 x31y120 CPE[6]
00  // 17 x31y120 CPE[7]
00  // 18 x31y120 CPE[8]
00  // 19 x31y120 CPE[9]
00  // 20 x32y119 CPE[0]
00  // 21 x32y119 CPE[1]
00  // 22 x32y119 CPE[2]
00  // 23 x32y119 CPE[3]
00  // 24 x32y119 CPE[4]
00  // 25 x32y119 CPE[5]
00  // 26 x32y119 CPE[6]
00  // 27 x32y119 CPE[7]
00  // 28 x32y119 CPE[8]
00  // 29 x32y119 CPE[9]
00  // 30 x32y120 CPE[0]
00  // 31 x32y120 CPE[1]
00  // 32 x32y120 CPE[2]
00  // 33 x32y120 CPE[3]
00  // 34 x32y120 CPE[4]
00  // 35 x32y120 CPE[5]
00  // 36 x32y120 CPE[6]
00  // 37 x32y120 CPE[7]
00  // 38 x32y120 CPE[8]
00  // 39 x32y120 CPE[9]
28  // 40 x31y119 INMUX plane 2,1
00  // 41 x31y119 INMUX plane 4,3
08  // 42 x31y119 INMUX plane 6,5
01  // 43 x31y119 INMUX plane 8,7
00  // 44 x31y119 INMUX plane 10,9
00  // 45 x31y119 INMUX plane 12,11
00  // 46 x31y120 INMUX plane 2,1
00  // 47 x31y120 INMUX plane 4,3
00  // 48 x31y120 INMUX plane 6,5
00  // 49 x31y120 INMUX plane 8,7
00  // 50 x31y120 INMUX plane 10,9
08  // 51 x31y120 INMUX plane 12,11
00  // 52 x32y119 INMUX plane 2,1
01  // 53 x32y119 INMUX plane 4,3
00  // 54 x32y119 INMUX plane 6,5
00  // 55 x32y119 INMUX plane 8,7
00  // 56 x32y119 INMUX plane 10,9
00  // 57 x32y119 INMUX plane 12,11
08  // 58 x32y120 INMUX plane 2,1
00  // 59 x32y120 INMUX plane 4,3
00  // 60 x32y120 INMUX plane 6,5
00  // 61 x32y120 INMUX plane 8,7
00  // 62 x32y120 INMUX plane 10,9
00  // 63 x32y120 INMUX plane 12,11
00  // 64 x31y119 SB_BIG plane 1
00  // 65 x31y119 SB_BIG plane 1
00  // 66 x31y119 SB_DRIVE plane 2,1
00  // 67 x31y119 SB_BIG plane 2
00  // 68 x31y119 SB_BIG plane 2
00  // 69 x31y119 SB_BIG plane 3
00  // 70 x31y119 SB_BIG plane 3
00  // 71 x31y119 SB_DRIVE plane 4,3
00  // 72 x31y119 SB_BIG plane 4
00  // 73 x31y119 SB_BIG plane 4
00  // 74 x31y119 SB_BIG plane 5
00  // 75 x31y119 SB_BIG plane 5
00  // 76 x31y119 SB_DRIVE plane 6,5
00  // 77 x31y119 SB_BIG plane 6
00  // 78 x31y119 SB_BIG plane 6
00  // 79 x31y119 SB_BIG plane 7
00  // 80 x31y119 SB_BIG plane 7
80  // 81 x31y119 SB_DRIVE plane 8,7
00  // 82 x31y119 SB_BIG plane 8
00  // 83 x31y119 SB_BIG plane 8
00  // 84 x31y119 SB_BIG plane 9
00  // 85 x31y119 SB_BIG plane 9
00  // 86 x31y119 SB_DRIVE plane 10,9
00  // 87 x31y119 SB_BIG plane 10
00  // 88 x31y119 SB_BIG plane 10
00  // 89 x31y119 SB_BIG plane 11
00  // 90 x31y119 SB_BIG plane 11
00  // 91 x31y119 SB_DRIVE plane 12,11
C0  // 92 x31y119 SB_BIG plane 12
39 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x33y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 D996     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3C // y_sel: 119
78 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 D99E
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x33y119 CPE[0]
00  //  1 x33y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x33y119 CPE[2]
00  //  3 x33y119 CPE[3]
00  //  4 x33y119 CPE[4]
60  //  5 x33y119 CPE[5]
3F  //  6 x33y119 CPE[6]
00  //  7 x33y119 CPE[7]
00  //  8 x33y119 CPE[8]
00  //  9 x33y119 CPE[9]
00  // 10 x33y120 CPE[0]
00  // 11 x33y120 CPE[1]
00  // 12 x33y120 CPE[2]
00  // 13 x33y120 CPE[3]
00  // 14 x33y120 CPE[4]
00  // 15 x33y120 CPE[5]
00  // 16 x33y120 CPE[6]
00  // 17 x33y120 CPE[7]
00  // 18 x33y120 CPE[8]
00  // 19 x33y120 CPE[9]
FF  // 20 x34y119 CPE[0]  _a1605  C_////Bridge
FF  // 21 x34y119 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x34y119 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x34y119 CPE[3]
00  // 24 x34y119 CPE[4]
00  // 25 x34y119 CPE[5]
00  // 26 x34y119 CPE[6]
A3  // 27 x34y119 CPE[7]
00  // 28 x34y119 CPE[8]
00  // 29 x34y119 CPE[9]
00  // 30 x34y120 CPE[0]
00  // 31 x34y120 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x34y120 CPE[2]
00  // 33 x34y120 CPE[3]
00  // 34 x34y120 CPE[4]
60  // 35 x34y120 CPE[5]
3F  // 36 x34y120 CPE[6]
00  // 37 x34y120 CPE[7]
00  // 38 x34y120 CPE[8]
00  // 39 x34y120 CPE[9]
00  // 40 x33y119 INMUX plane 2,1
00  // 41 x33y119 INMUX plane 4,3
00  // 42 x33y119 INMUX plane 6,5
00  // 43 x33y119 INMUX plane 8,7
00  // 44 x33y119 INMUX plane 10,9
01  // 45 x33y119 INMUX plane 12,11
00  // 46 x33y120 INMUX plane 2,1
00  // 47 x33y120 INMUX plane 4,3
00  // 48 x33y120 INMUX plane 6,5
00  // 49 x33y120 INMUX plane 8,7
00  // 50 x33y120 INMUX plane 10,9
00  // 51 x33y120 INMUX plane 12,11
00  // 52 x34y119 INMUX plane 2,1
38  // 53 x34y119 INMUX plane 4,3
00  // 54 x34y119 INMUX plane 6,5
00  // 55 x34y119 INMUX plane 8,7
00  // 56 x34y119 INMUX plane 10,9
20  // 57 x34y119 INMUX plane 12,11
00  // 58 x34y120 INMUX plane 2,1
00  // 59 x34y120 INMUX plane 4,3
00  // 60 x34y120 INMUX plane 6,5
00  // 61 x34y120 INMUX plane 8,7
80  // 62 x34y120 INMUX plane 10,9
00  // 63 x34y120 INMUX plane 12,11
00  // 64 x34y120 SB_BIG plane 1
00  // 65 x34y120 SB_BIG plane 1
00  // 66 x34y120 SB_DRIVE plane 2,1
00  // 67 x34y120 SB_BIG plane 2
00  // 68 x34y120 SB_BIG plane 2
48  // 69 x34y120 SB_BIG plane 3
12  // 70 x34y120 SB_BIG plane 3
00  // 71 x34y120 SB_DRIVE plane 4,3
00  // 72 x34y120 SB_BIG plane 4
00  // 73 x34y120 SB_BIG plane 4
00  // 74 x34y120 SB_BIG plane 5
00  // 75 x34y120 SB_BIG plane 5
00  // 76 x34y120 SB_DRIVE plane 6,5
00  // 77 x34y120 SB_BIG plane 6
00  // 78 x34y120 SB_BIG plane 6
48  // 79 x34y120 SB_BIG plane 7
12  // 80 x34y120 SB_BIG plane 7
00  // 81 x34y120 SB_DRIVE plane 8,7
00  // 82 x34y120 SB_BIG plane 8
00  // 83 x34y120 SB_BIG plane 8
00  // 84 x34y120 SB_BIG plane 9
00  // 85 x34y120 SB_BIG plane 9
00  // 86 x34y120 SB_DRIVE plane 10,9
00  // 87 x34y120 SB_BIG plane 10
00  // 88 x34y120 SB_BIG plane 10
00  // 89 x34y120 SB_BIG plane 11
00  // 90 x34y120 SB_BIG plane 11
00  // 91 x34y120 SB_DRIVE plane 12,11
41  // 92 x34y120 SB_BIG plane 12
11  // 93 x34y120 SB_BIG plane 12
00  // 94 x33y119 SB_SML plane 1
00  // 95 x33y119 SB_SML plane 2,1
00  // 96 x33y119 SB_SML plane 2
A8  // 97 x33y119 SB_SML plane 3
02  // 98 x33y119 SB_SML plane 4,3
00  // 99 x33y119 SB_SML plane 4
00  // 100 x33y119 SB_SML plane 5
00  // 101 x33y119 SB_SML plane 6,5
00  // 102 x33y119 SB_SML plane 6
A8  // 103 x33y119 SB_SML plane 7
02  // 104 x33y119 SB_SML plane 8,7
B1 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x37y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DA0D     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
3C // y_sel: 119
C8 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DA15
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 x37y119 CPE[0]
00  //  1 x37y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x37y119 CPE[2]
00  //  3 x37y119 CPE[3]
00  //  4 x37y119 CPE[4]
60  //  5 x37y119 CPE[5]
3F  //  6 x37y119 CPE[6]
00  //  7 x37y119 CPE[7]
00  //  8 x37y119 CPE[8]
00  //  9 x37y119 CPE[9]
00  // 10 x37y120 CPE[0]
00  // 11 x37y120 CPE[1]
00  // 12 x37y120 CPE[2]
00  // 13 x37y120 CPE[3]
00  // 14 x37y120 CPE[4]
00  // 15 x37y120 CPE[5]
00  // 16 x37y120 CPE[6]
00  // 17 x37y120 CPE[7]
00  // 18 x37y120 CPE[8]
00  // 19 x37y120 CPE[9]
00  // 20 x38y119 CPE[0]
00  // 21 x38y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x38y119 CPE[2]
00  // 23 x38y119 CPE[3]
00  // 24 x38y119 CPE[4]
60  // 25 x38y119 CPE[5]
3F  // 26 x38y119 CPE[6]
57 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x39y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DA36     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
3C // y_sel: 119
C0 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DA3E
3D // Length: 61
FB // -- CRC low byte
D2 // -- CRC high byte
00  //  0 x39y119 CPE[0]
00  //  1 x39y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x39y119 CPE[2]
00  //  3 x39y119 CPE[3]
00  //  4 x39y119 CPE[4]
60  //  5 x39y119 CPE[5]
3F  //  6 x39y119 CPE[6]
00  //  7 x39y119 CPE[7]
00  //  8 x39y119 CPE[8]
00  //  9 x39y119 CPE[9]
00  // 10 x39y120 CPE[0]
00  // 11 x39y120 CPE[1]
00  // 12 x39y120 CPE[2]
00  // 13 x39y120 CPE[3]
00  // 14 x39y120 CPE[4]
00  // 15 x39y120 CPE[5]
00  // 16 x39y120 CPE[6]
00  // 17 x39y120 CPE[7]
00  // 18 x39y120 CPE[8]
00  // 19 x39y120 CPE[9]
00  // 20 x40y119 CPE[0]
00  // 21 x40y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x40y119 CPE[2]
00  // 23 x40y119 CPE[3]
00  // 24 x40y119 CPE[4]
60  // 25 x40y119 CPE[5]
3F  // 26 x40y119 CPE[6]
00  // 27 x40y119 CPE[7]
00  // 28 x40y119 CPE[8]
00  // 29 x40y119 CPE[9]
00  // 30 x40y120 CPE[0]
00  // 31 x40y120 CPE[1]
00  // 32 x40y120 CPE[2]
00  // 33 x40y120 CPE[3]
00  // 34 x40y120 CPE[4]
00  // 35 x40y120 CPE[5]
00  // 36 x40y120 CPE[6]
00  // 37 x40y120 CPE[7]
00  // 38 x40y120 CPE[8]
00  // 39 x40y120 CPE[9]
00  // 40 x39y119 INMUX plane 2,1
08  // 41 x39y119 INMUX plane 4,3
28  // 42 x39y119 INMUX plane 6,5
00  // 43 x39y119 INMUX plane 8,7
00  // 44 x39y119 INMUX plane 10,9
00  // 45 x39y119 INMUX plane 12,11
00  // 46 x39y120 INMUX plane 2,1
00  // 47 x39y120 INMUX plane 4,3
00  // 48 x39y120 INMUX plane 6,5
00  // 49 x39y120 INMUX plane 8,7
00  // 50 x39y120 INMUX plane 10,9
00  // 51 x39y120 INMUX plane 12,11
00  // 52 x40y119 INMUX plane 2,1
00  // 53 x40y119 INMUX plane 4,3
00  // 54 x40y119 INMUX plane 6,5
00  // 55 x40y119 INMUX plane 8,7
00  // 56 x40y119 INMUX plane 10,9
00  // 57 x40y119 INMUX plane 12,11
00  // 58 x40y120 INMUX plane 2,1
00  // 59 x40y120 INMUX plane 4,3
08  // 60 x40y120 INMUX plane 6,5
84 // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x43y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DA81     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
3C // y_sel: 119
70 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DA89
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x43y119 CPE[0]
00  //  1 x43y119 CPE[1]
00  //  2 x43y119 CPE[2]
00  //  3 x43y119 CPE[3]
00  //  4 x43y119 CPE[4]
00  //  5 x43y119 CPE[5]
00  //  6 x43y119 CPE[6]
00  //  7 x43y119 CPE[7]
00  //  8 x43y119 CPE[8]
00  //  9 x43y119 CPE[9]
00  // 10 x43y120 CPE[0]
00  // 11 x43y120 CPE[1]
00  // 12 x43y120 CPE[2]
00  // 13 x43y120 CPE[3]
00  // 14 x43y120 CPE[4]
00  // 15 x43y120 CPE[5]
00  // 16 x43y120 CPE[6]
00  // 17 x43y120 CPE[7]
00  // 18 x43y120 CPE[8]
00  // 19 x43y120 CPE[9]
00  // 20 x44y119 CPE[0]
00  // 21 x44y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x44y119 CPE[2]
00  // 23 x44y119 CPE[3]
00  // 24 x44y119 CPE[4]
60  // 25 x44y119 CPE[5]
3F  // 26 x44y119 CPE[6]
00  // 27 x44y119 CPE[7]
00  // 28 x44y119 CPE[8]
00  // 29 x44y119 CPE[9]
00  // 30 x44y120 CPE[0]
00  // 31 x44y120 CPE[1]
00  // 32 x44y120 CPE[2]
00  // 33 x44y120 CPE[3]
00  // 34 x44y120 CPE[4]
00  // 35 x44y120 CPE[5]
00  // 36 x44y120 CPE[6]
00  // 37 x44y120 CPE[7]
00  // 38 x44y120 CPE[8]
00  // 39 x44y120 CPE[9]
00  // 40 x43y119 INMUX plane 2,1
00  // 41 x43y119 INMUX plane 4,3
00  // 42 x43y119 INMUX plane 6,5
00  // 43 x43y119 INMUX plane 8,7
00  // 44 x43y119 INMUX plane 10,9
00  // 45 x43y119 INMUX plane 12,11
00  // 46 x43y120 INMUX plane 2,1
00  // 47 x43y120 INMUX plane 4,3
00  // 48 x43y120 INMUX plane 6,5
00  // 49 x43y120 INMUX plane 8,7
01  // 50 x43y120 INMUX plane 10,9
00  // 51 x43y120 INMUX plane 12,11
00  // 52 x44y119 INMUX plane 2,1
08  // 53 x44y119 INMUX plane 4,3
00  // 54 x44y119 INMUX plane 6,5
00  // 55 x44y119 INMUX plane 8,7
08  // 56 x44y119 INMUX plane 10,9
00  // 57 x44y119 INMUX plane 12,11
00  // 58 x44y120 INMUX plane 2,1
00  // 59 x44y120 INMUX plane 4,3
00  // 60 x44y120 INMUX plane 6,5
00  // 61 x44y120 INMUX plane 8,7
01  // 62 x44y120 INMUX plane 10,9
00  // 63 x44y120 INMUX plane 12,11
00  // 64 x43y119 SB_BIG plane 1
00  // 65 x43y119 SB_BIG plane 1
00  // 66 x43y119 SB_DRIVE plane 2,1
00  // 67 x43y119 SB_BIG plane 2
00  // 68 x43y119 SB_BIG plane 2
00  // 69 x43y119 SB_BIG plane 3
00  // 70 x43y119 SB_BIG plane 3
00  // 71 x43y119 SB_DRIVE plane 4,3
89  // 72 x43y119 SB_BIG plane 4
01  // 73 x43y119 SB_BIG plane 4
00  // 74 x43y119 SB_BIG plane 5
00  // 75 x43y119 SB_BIG plane 5
00  // 76 x43y119 SB_DRIVE plane 6,5
00  // 77 x43y119 SB_BIG plane 6
00  // 78 x43y119 SB_BIG plane 6
00  // 79 x43y119 SB_BIG plane 7
00  // 80 x43y119 SB_BIG plane 7
00  // 81 x43y119 SB_DRIVE plane 8,7
06  // 82 x43y119 SB_BIG plane 8
10  // 83 x43y119 SB_BIG plane 8
ED // -- CRC low byte
9E // -- CRC high byte


// Config Latches on x45y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DAE3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
3C // y_sel: 119
A8 // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DAEB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x45y119 CPE[0]
00  //  1 x45y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x45y119 CPE[2]
00  //  3 x45y119 CPE[3]
00  //  4 x45y119 CPE[4]
60  //  5 x45y119 CPE[5]
3F  //  6 x45y119 CPE[6]
00  //  7 x45y119 CPE[7]
00  //  8 x45y119 CPE[8]
00  //  9 x45y119 CPE[9]
00  // 10 x45y120 CPE[0]
00  // 11 x45y120 CPE[1]
00  // 12 x45y120 CPE[2]
00  // 13 x45y120 CPE[3]
00  // 14 x45y120 CPE[4]
00  // 15 x45y120 CPE[5]
00  // 16 x45y120 CPE[6]
00  // 17 x45y120 CPE[7]
00  // 18 x45y120 CPE[8]
00  // 19 x45y120 CPE[9]
00  // 20 x46y119 CPE[0]
00  // 21 x46y119 CPE[1]
00  // 22 x46y119 CPE[2]
00  // 23 x46y119 CPE[3]
00  // 24 x46y119 CPE[4]
00  // 25 x46y119 CPE[5]
00  // 26 x46y119 CPE[6]
00  // 27 x46y119 CPE[7]
00  // 28 x46y119 CPE[8]
00  // 29 x46y119 CPE[9]
00  // 30 x46y120 CPE[0]
00  // 31 x46y120 CPE[1]
00  // 32 x46y120 CPE[2]
00  // 33 x46y120 CPE[3]
00  // 34 x46y120 CPE[4]
00  // 35 x46y120 CPE[5]
00  // 36 x46y120 CPE[6]
00  // 37 x46y120 CPE[7]
00  // 38 x46y120 CPE[8]
00  // 39 x46y120 CPE[9]
00  // 40 x45y119 INMUX plane 2,1
08  // 41 x45y119 INMUX plane 4,3
00  // 42 x45y119 INMUX plane 6,5
00  // 43 x45y119 INMUX plane 8,7
00  // 44 x45y119 INMUX plane 10,9
00  // 45 x45y119 INMUX plane 12,11
00  // 46 x45y120 INMUX plane 2,1
00  // 47 x45y120 INMUX plane 4,3
00  // 48 x45y120 INMUX plane 6,5
00  // 49 x45y120 INMUX plane 8,7
00  // 50 x45y120 INMUX plane 10,9
00  // 51 x45y120 INMUX plane 12,11
00  // 52 x46y119 INMUX plane 2,1
00  // 53 x46y119 INMUX plane 4,3
00  // 54 x46y119 INMUX plane 6,5
00  // 55 x46y119 INMUX plane 8,7
00  // 56 x46y119 INMUX plane 10,9
00  // 57 x46y119 INMUX plane 12,11
00  // 58 x46y120 INMUX plane 2,1
00  // 59 x46y120 INMUX plane 4,3
00  // 60 x46y120 INMUX plane 6,5
00  // 61 x46y120 INMUX plane 8,7
00  // 62 x46y120 INMUX plane 10,9
00  // 63 x46y120 INMUX plane 12,11
00  // 64 x46y120 SB_BIG plane 1
00  // 65 x46y120 SB_BIG plane 1
00  // 66 x46y120 SB_DRIVE plane 2,1
00  // 67 x46y120 SB_BIG plane 2
00  // 68 x46y120 SB_BIG plane 2
00  // 69 x46y120 SB_BIG plane 3
00  // 70 x46y120 SB_BIG plane 3
00  // 71 x46y120 SB_DRIVE plane 4,3
00  // 72 x46y120 SB_BIG plane 4
00  // 73 x46y120 SB_BIG plane 4
00  // 74 x46y120 SB_BIG plane 5
00  // 75 x46y120 SB_BIG plane 5
00  // 76 x46y120 SB_DRIVE plane 6,5
00  // 77 x46y120 SB_BIG plane 6
00  // 78 x46y120 SB_BIG plane 6
00  // 79 x46y120 SB_BIG plane 7
00  // 80 x46y120 SB_BIG plane 7
00  // 81 x46y120 SB_DRIVE plane 8,7
00  // 82 x46y120 SB_BIG plane 8
00  // 83 x46y120 SB_BIG plane 8
00  // 84 x46y120 SB_BIG plane 9
40  // 85 x46y120 SB_BIG plane 9
04  // 86 x46y120 SB_DRIVE plane 10,9
00  // 87 x46y120 SB_BIG plane 10
00  // 88 x46y120 SB_BIG plane 10
00  // 89 x46y120 SB_BIG plane 11
00  // 90 x46y120 SB_BIG plane 11
00  // 91 x46y120 SB_DRIVE plane 12,11
00  // 92 x46y120 SB_BIG plane 12
00  // 93 x46y120 SB_BIG plane 12
00  // 94 x45y119 SB_SML plane 1
00  // 95 x45y119 SB_SML plane 2,1
00  // 96 x45y119 SB_SML plane 2
00  // 97 x45y119 SB_SML plane 3
10  // 98 x45y119 SB_SML plane 4,3
01  // 99 x45y119 SB_SML plane 4
00  // 100 x45y119 SB_SML plane 5
00  // 101 x45y119 SB_SML plane 6,5
00  // 102 x45y119 SB_SML plane 6
00  // 103 x45y119 SB_SML plane 7
00  // 104 x45y119 SB_SML plane 8,7
00  // 105 x45y119 SB_SML plane 8
00  // 106 x45y119 SB_SML plane 9
00  // 107 x45y119 SB_SML plane 10,9
00  // 108 x45y119 SB_SML plane 10
00  // 109 x45y119 SB_SML plane 11
60  // 110 x45y119 SB_SML plane 12,11
20  // 111 x45y119 SB_SML plane 12
B6 // -- CRC low byte
98 // -- CRC high byte


// Config Latches on x47y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DB61     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
3C // y_sel: 119
60 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DB69
48 // Length: 72
D1 // -- CRC low byte
F6 // -- CRC high byte
00  //  0 x47y119 CPE[0]
00  //  1 x47y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x47y119 CPE[2]
00  //  3 x47y119 CPE[3]
00  //  4 x47y119 CPE[4]
60  //  5 x47y119 CPE[5]
3F  //  6 x47y119 CPE[6]
00  //  7 x47y119 CPE[7]
00  //  8 x47y119 CPE[8]
00  //  9 x47y119 CPE[9]
00  // 10 x47y120 CPE[0]
00  // 11 x47y120 CPE[1]
00  // 12 x47y120 CPE[2]
00  // 13 x47y120 CPE[3]
00  // 14 x47y120 CPE[4]
00  // 15 x47y120 CPE[5]
00  // 16 x47y120 CPE[6]
00  // 17 x47y120 CPE[7]
00  // 18 x47y120 CPE[8]
00  // 19 x47y120 CPE[9]
00  // 20 x48y119 CPE[0]
00  // 21 x48y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x48y119 CPE[2]
00  // 23 x48y119 CPE[3]
00  // 24 x48y119 CPE[4]
60  // 25 x48y119 CPE[5]
3F  // 26 x48y119 CPE[6]
00  // 27 x48y119 CPE[7]
00  // 28 x48y119 CPE[8]
00  // 29 x48y119 CPE[9]
00  // 30 x48y120 CPE[0]
00  // 31 x48y120 CPE[1]
00  // 32 x48y120 CPE[2]
00  // 33 x48y120 CPE[3]
00  // 34 x48y120 CPE[4]
00  // 35 x48y120 CPE[5]
00  // 36 x48y120 CPE[6]
00  // 37 x48y120 CPE[7]
00  // 38 x48y120 CPE[8]
00  // 39 x48y120 CPE[9]
00  // 40 x47y119 INMUX plane 2,1
08  // 41 x47y119 INMUX plane 4,3
00  // 42 x47y119 INMUX plane 6,5
00  // 43 x47y119 INMUX plane 8,7
00  // 44 x47y119 INMUX plane 10,9
00  // 45 x47y119 INMUX plane 12,11
00  // 46 x47y120 INMUX plane 2,1
00  // 47 x47y120 INMUX plane 4,3
00  // 48 x47y120 INMUX plane 6,5
00  // 49 x47y120 INMUX plane 8,7
00  // 50 x47y120 INMUX plane 10,9
00  // 51 x47y120 INMUX plane 12,11
00  // 52 x48y119 INMUX plane 2,1
00  // 53 x48y119 INMUX plane 4,3
00  // 54 x48y119 INMUX plane 6,5
00  // 55 x48y119 INMUX plane 8,7
00  // 56 x48y119 INMUX plane 10,9
00  // 57 x48y119 INMUX plane 12,11
00  // 58 x48y120 INMUX plane 2,1
00  // 59 x48y120 INMUX plane 4,3
00  // 60 x48y120 INMUX plane 6,5
00  // 61 x48y120 INMUX plane 8,7
00  // 62 x48y120 INMUX plane 10,9
00  // 63 x48y120 INMUX plane 12,11
00  // 64 x47y119 SB_BIG plane 1
00  // 65 x47y119 SB_BIG plane 1
00  // 66 x47y119 SB_DRIVE plane 2,1
00  // 67 x47y119 SB_BIG plane 2
00  // 68 x47y119 SB_BIG plane 2
00  // 69 x47y119 SB_BIG plane 3
00  // 70 x47y119 SB_BIG plane 3
40  // 71 x47y119 SB_DRIVE plane 4,3
8D // -- CRC low byte
82 // -- CRC high byte


// Config Latches on x49y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DBB7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
3C // y_sel: 119
B8 // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DBBF
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x49y119 CPE[0]
00  //  1 x49y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x49y119 CPE[2]
00  //  3 x49y119 CPE[3]
00  //  4 x49y119 CPE[4]
60  //  5 x49y119 CPE[5]
3F  //  6 x49y119 CPE[6]
00  //  7 x49y119 CPE[7]
00  //  8 x49y119 CPE[8]
00  //  9 x49y119 CPE[9]
00  // 10 x49y120 CPE[0]
00  // 11 x49y120 CPE[1]
00  // 12 x49y120 CPE[2]
00  // 13 x49y120 CPE[3]
00  // 14 x49y120 CPE[4]
00  // 15 x49y120 CPE[5]
00  // 16 x49y120 CPE[6]
00  // 17 x49y120 CPE[7]
00  // 18 x49y120 CPE[8]
00  // 19 x49y120 CPE[9]
00  // 20 x50y119 CPE[0]
00  // 21 x50y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x50y119 CPE[2]
00  // 23 x50y119 CPE[3]
00  // 24 x50y119 CPE[4]
60  // 25 x50y119 CPE[5]
3F  // 26 x50y119 CPE[6]
00  // 27 x50y119 CPE[7]
00  // 28 x50y119 CPE[8]
00  // 29 x50y119 CPE[9]
00  // 30 x50y120 CPE[0]
00  // 31 x50y120 CPE[1]
00  // 32 x50y120 CPE[2]
00  // 33 x50y120 CPE[3]
00  // 34 x50y120 CPE[4]
00  // 35 x50y120 CPE[5]
00  // 36 x50y120 CPE[6]
00  // 37 x50y120 CPE[7]
00  // 38 x50y120 CPE[8]
00  // 39 x50y120 CPE[9]
00  // 40 x49y119 INMUX plane 2,1
01  // 41 x49y119 INMUX plane 4,3
00  // 42 x49y119 INMUX plane 6,5
00  // 43 x49y119 INMUX plane 8,7
01  // 44 x49y119 INMUX plane 10,9
01 // -- CRC low byte
10 // -- CRC high byte


// Config Latches on x51y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DBF2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3C // y_sel: 119
D0 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DBFA
56 // Length: 86
2E // -- CRC low byte
0F // -- CRC high byte
00  //  0 x51y119 CPE[0]
00  //  1 x51y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x51y119 CPE[2]
00  //  3 x51y119 CPE[3]
00  //  4 x51y119 CPE[4]
60  //  5 x51y119 CPE[5]
3F  //  6 x51y119 CPE[6]
00  //  7 x51y119 CPE[7]
00  //  8 x51y119 CPE[8]
00  //  9 x51y119 CPE[9]
00  // 10 x51y120 CPE[0]
00  // 11 x51y120 CPE[1]
00  // 12 x51y120 CPE[2]
00  // 13 x51y120 CPE[3]
00  // 14 x51y120 CPE[4]
00  // 15 x51y120 CPE[5]
00  // 16 x51y120 CPE[6]
00  // 17 x51y120 CPE[7]
00  // 18 x51y120 CPE[8]
00  // 19 x51y120 CPE[9]
00  // 20 x52y119 CPE[0]
00  // 21 x52y119 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x52y119 CPE[2]
00  // 23 x52y119 CPE[3]
00  // 24 x52y119 CPE[4]
60  // 25 x52y119 CPE[5]
3F  // 26 x52y119 CPE[6]
00  // 27 x52y119 CPE[7]
00  // 28 x52y119 CPE[8]
00  // 29 x52y119 CPE[9]
00  // 30 x52y120 CPE[0]
00  // 31 x52y120 CPE[1]
00  // 32 x52y120 CPE[2]
00  // 33 x52y120 CPE[3]
00  // 34 x52y120 CPE[4]
00  // 35 x52y120 CPE[5]
00  // 36 x52y120 CPE[6]
00  // 37 x52y120 CPE[7]
00  // 38 x52y120 CPE[8]
00  // 39 x52y120 CPE[9]
00  // 40 x51y119 INMUX plane 2,1
00  // 41 x51y119 INMUX plane 4,3
00  // 42 x51y119 INMUX plane 6,5
00  // 43 x51y119 INMUX plane 8,7
00  // 44 x51y119 INMUX plane 10,9
00  // 45 x51y119 INMUX plane 12,11
00  // 46 x51y120 INMUX plane 2,1
00  // 47 x51y120 INMUX plane 4,3
00  // 48 x51y120 INMUX plane 6,5
00  // 49 x51y120 INMUX plane 8,7
00  // 50 x51y120 INMUX plane 10,9
00  // 51 x51y120 INMUX plane 12,11
08  // 52 x52y119 INMUX plane 2,1
01  // 53 x52y119 INMUX plane 4,3
00  // 54 x52y119 INMUX plane 6,5
01  // 55 x52y119 INMUX plane 8,7
00  // 56 x52y119 INMUX plane 10,9
00  // 57 x52y119 INMUX plane 12,11
00  // 58 x52y120 INMUX plane 2,1
00  // 59 x52y120 INMUX plane 4,3
00  // 60 x52y120 INMUX plane 6,5
00  // 61 x52y120 INMUX plane 8,7
00  // 62 x52y120 INMUX plane 10,9
00  // 63 x52y120 INMUX plane 12,11
00  // 64 x51y119 SB_BIG plane 1
00  // 65 x51y119 SB_BIG plane 1
20  // 66 x51y119 SB_DRIVE plane 2,1
80  // 67 x51y119 SB_BIG plane 2
00  // 68 x51y119 SB_BIG plane 2
00  // 69 x51y119 SB_BIG plane 3
00  // 70 x51y119 SB_BIG plane 3
00  // 71 x51y119 SB_DRIVE plane 4,3
00  // 72 x51y119 SB_BIG plane 4
00  // 73 x51y119 SB_BIG plane 4
00  // 74 x51y119 SB_BIG plane 5
00  // 75 x51y119 SB_BIG plane 5
20  // 76 x51y119 SB_DRIVE plane 6,5
80  // 77 x51y119 SB_BIG plane 6
00  // 78 x51y119 SB_BIG plane 6
00  // 79 x51y119 SB_BIG plane 7
00  // 80 x51y119 SB_BIG plane 7
00  // 81 x51y119 SB_DRIVE plane 8,7
00  // 82 x51y119 SB_BIG plane 8
00  // 83 x51y119 SB_BIG plane 8
00  // 84 x51y119 SB_BIG plane 9
40  // 85 x51y119 SB_BIG plane 9
EC // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x27y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DC56     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3D // y_sel: 121
A8 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DC5E
07 // Length: 7
22 // -- CRC low byte
4C // -- CRC high byte
00  //  0 x27y121 CPE[0]
00  //  1 x27y121 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x27y121 CPE[2]
00  //  3 x27y121 CPE[3]
00  //  4 x27y121 CPE[4]
60  //  5 x27y121 CPE[5]
3F  //  6 x27y121 CPE[6]
C6 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x73y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DC6B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
40 // y_sel: 127
51 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DC73
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x73y127 CPE[0]
00  //  1 x73y127 CPE[1]
00  //  2 x73y127 CPE[2]
00  //  3 x73y127 CPE[3]
00  //  4 x73y127 CPE[4]
00  //  5 x73y127 CPE[5]
00  //  6 x73y127 CPE[6]
00  //  7 x73y127 CPE[7]
00  //  8 x73y127 CPE[8]
00  //  9 x73y127 CPE[9]
F3  // 10 x73y128 CPE[0]  _a1542  C_///AND/
FF  // 11 x73y128 CPE[1]  80'h08_0060_00_0000_0C08_FFF3 modified with path inversions
08  // 12 x73y128 CPE[2]  80'h08_0060_00_0000_0C08_FFF3 from netlist
0C  // 13 x73y128 CPE[3]
00  // 14 x73y128 CPE[4]
00  // 15 x73y128 CPE[5]
00  // 16 x73y128 CPE[6]
60  // 17 x73y128 CPE[7]
00  // 18 x73y128 CPE[8]
08  // 19 x73y128 CPE[9]
00  // 20 x74y127 CPE[0]
00  // 21 x74y127 CPE[1]
00  // 22 x74y127 CPE[2]
00  // 23 x74y127 CPE[3]
00  // 24 x74y127 CPE[4]
00  // 25 x74y127 CPE[5]
00  // 26 x74y127 CPE[6]
00  // 27 x74y127 CPE[7]
00  // 28 x74y127 CPE[8]
00  // 29 x74y127 CPE[9]
00  // 30 x74y128 CPE[0]
00  // 31 x74y128 CPE[1]
00  // 32 x74y128 CPE[2]
00  // 33 x74y128 CPE[3]
00  // 34 x74y128 CPE[4]
00  // 35 x74y128 CPE[5]
00  // 36 x74y128 CPE[6]
00  // 37 x74y128 CPE[7]
00  // 38 x74y128 CPE[8]
00  // 39 x74y128 CPE[9]
00  // 40 x73y127 INMUX plane 2,1
00  // 41 x73y127 INMUX plane 4,3
08  // 42 x73y127 INMUX plane 6,5
00  // 43 x73y127 INMUX plane 8,7
00  // 44 x73y127 INMUX plane 10,9
00  // 45 x73y127 INMUX plane 12,11
30  // 46 x73y128 INMUX plane 2,1
00  // 47 x73y128 INMUX plane 4,3
20  // 48 x73y128 INMUX plane 6,5
00  // 49 x73y128 INMUX plane 8,7
00  // 50 x73y128 INMUX plane 10,9
00  // 51 x73y128 INMUX plane 12,11
00  // 52 x74y127 INMUX plane 2,1
01  // 53 x74y127 INMUX plane 4,3
00  // 54 x74y127 INMUX plane 6,5
00  // 55 x74y127 INMUX plane 8,7
00  // 56 x74y127 INMUX plane 10,9
00  // 57 x74y127 INMUX plane 12,11
00  // 58 x74y128 INMUX plane 2,1
00  // 59 x74y128 INMUX plane 4,3
00  // 60 x74y128 INMUX plane 6,5
00  // 61 x74y128 INMUX plane 8,7
00  // 62 x74y128 INMUX plane 10,9
00  // 63 x74y128 INMUX plane 12,11
00  // 64 x74y128 SB_BIG plane 1
00  // 65 x74y128 SB_BIG plane 1
00  // 66 x74y128 SB_DRIVE plane 2,1
48  // 67 x74y128 SB_BIG plane 2
12  // 68 x74y128 SB_BIG plane 2
00  // 69 x74y128 SB_BIG plane 3
00  // 70 x74y128 SB_BIG plane 3
00  // 71 x74y128 SB_DRIVE plane 4,3
00  // 72 x74y128 SB_BIG plane 4
00  // 73 x74y128 SB_BIG plane 4
00  // 74 x74y128 SB_BIG plane 5
00  // 75 x74y128 SB_BIG plane 5
00  // 76 x74y128 SB_DRIVE plane 6,5
48  // 77 x74y128 SB_BIG plane 6
12  // 78 x74y128 SB_BIG plane 6
00  // 79 x74y128 SB_BIG plane 7
00  // 80 x74y128 SB_BIG plane 7
00  // 81 x74y128 SB_DRIVE plane 8,7
00  // 82 x74y128 SB_BIG plane 8
00  // 83 x74y128 SB_BIG plane 8
00  // 84 x74y128 SB_BIG plane 9
00  // 85 x74y128 SB_BIG plane 9
00  // 86 x74y128 SB_DRIVE plane 10,9
00  // 87 x74y128 SB_BIG plane 10
00  // 88 x74y128 SB_BIG plane 10
00  // 89 x74y128 SB_BIG plane 11
00  // 90 x74y128 SB_BIG plane 11
00  // 91 x74y128 SB_DRIVE plane 12,11
00  // 92 x74y128 SB_BIG plane 12
00  // 93 x74y128 SB_BIG plane 12
00  // 94 x73y127 SB_SML plane 1
80  // 95 x73y127 SB_SML plane 2,1
2A  // 96 x73y127 SB_SML plane 2
00  // 97 x73y127 SB_SML plane 3
00  // 98 x73y127 SB_SML plane 4,3
00  // 99 x73y127 SB_SML plane 4
00  // 100 x73y127 SB_SML plane 5
80  // 101 x73y127 SB_SML plane 6,5
2A  // 102 x73y127 SB_SML plane 6
FA // -- CRC low byte
B9 // -- CRC high byte


// Config Latches on x75y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DCE0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
40 // y_sel: 127
39 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DCE8
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x75y127 CPE[0]
00  //  1 x75y127 CPE[1]
00  //  2 x75y127 CPE[2]
00  //  3 x75y127 CPE[3]
00  //  4 x75y127 CPE[4]
00  //  5 x75y127 CPE[5]
00  //  6 x75y127 CPE[6]
00  //  7 x75y127 CPE[7]
00  //  8 x75y127 CPE[8]
00  //  9 x75y127 CPE[9]
5F  // 10 x75y128 CPE[0]  _a1547  C_///AND/
FF  // 11 x75y128 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  // 12 x75y128 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  // 13 x75y128 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x75y128 CPE[4]
00  // 15 x75y128 CPE[5]
00  // 16 x75y128 CPE[6]
60  // 17 x75y128 CPE[7]
00  // 18 x75y128 CPE[8]
08  // 19 x75y128 CPE[9]
00  // 20 x76y127 CPE[0]
00  // 21 x76y127 CPE[1]
00  // 22 x76y127 CPE[2]
00  // 23 x76y127 CPE[3]
00  // 24 x76y127 CPE[4]
00  // 25 x76y127 CPE[5]
00  // 26 x76y127 CPE[6]
00  // 27 x76y127 CPE[7]
00  // 28 x76y127 CPE[8]
00  // 29 x76y127 CPE[9]
00  // 30 x76y128 CPE[0]
00  // 31 x76y128 CPE[1]
00  // 32 x76y128 CPE[2]
00  // 33 x76y128 CPE[3]
00  // 34 x76y128 CPE[4]
00  // 35 x76y128 CPE[5]
00  // 36 x76y128 CPE[6]
00  // 37 x76y128 CPE[7]
00  // 38 x76y128 CPE[8]
00  // 39 x76y128 CPE[9]
00  // 40 x75y127 INMUX plane 2,1
00  // 41 x75y127 INMUX plane 4,3
00  // 42 x75y127 INMUX plane 6,5
00  // 43 x75y127 INMUX plane 8,7
00  // 44 x75y127 INMUX plane 10,9
00  // 45 x75y127 INMUX plane 12,11
00  // 46 x75y128 INMUX plane 2,1
04  // 47 x75y128 INMUX plane 4,3
00  // 48 x75y128 INMUX plane 6,5
00  // 49 x75y128 INMUX plane 8,7
00  // 50 x75y128 INMUX plane 10,9
00  // 51 x75y128 INMUX plane 12,11
00  // 52 x76y127 INMUX plane 2,1
00  // 53 x76y127 INMUX plane 4,3
00  // 54 x76y127 INMUX plane 6,5
00  // 55 x76y127 INMUX plane 8,7
00  // 56 x76y127 INMUX plane 10,9
00  // 57 x76y127 INMUX plane 12,11
00  // 58 x76y128 INMUX plane 2,1
00  // 59 x76y128 INMUX plane 4,3
00  // 60 x76y128 INMUX plane 6,5
00  // 61 x76y128 INMUX plane 8,7
00  // 62 x76y128 INMUX plane 10,9
00  // 63 x76y128 INMUX plane 12,11
00  // 64 x75y127 SB_BIG plane 1
00  // 65 x75y127 SB_BIG plane 1
00  // 66 x75y127 SB_DRIVE plane 2,1
69  // 67 x75y127 SB_BIG plane 2
12  // 68 x75y127 SB_BIG plane 2
00  // 69 x75y127 SB_BIG plane 3
00  // 70 x75y127 SB_BIG plane 3
00  // 71 x75y127 SB_DRIVE plane 4,3
00  // 72 x75y127 SB_BIG plane 4
00  // 73 x75y127 SB_BIG plane 4
00  // 74 x75y127 SB_BIG plane 5
00  // 75 x75y127 SB_BIG plane 5
00  // 76 x75y127 SB_DRIVE plane 6,5
48  // 77 x75y127 SB_BIG plane 6
12  // 78 x75y127 SB_BIG plane 6
00  // 79 x75y127 SB_BIG plane 7
00  // 80 x75y127 SB_BIG plane 7
00  // 81 x75y127 SB_DRIVE plane 8,7
00  // 82 x75y127 SB_BIG plane 8
00  // 83 x75y127 SB_BIG plane 8
00  // 84 x75y127 SB_BIG plane 9
00  // 85 x75y127 SB_BIG plane 9
00  // 86 x75y127 SB_DRIVE plane 10,9
00  // 87 x75y127 SB_BIG plane 10
00  // 88 x75y127 SB_BIG plane 10
00  // 89 x75y127 SB_BIG plane 11
00  // 90 x75y127 SB_BIG plane 11
00  // 91 x75y127 SB_DRIVE plane 12,11
00  // 92 x75y127 SB_BIG plane 12
00  // 93 x75y127 SB_BIG plane 12
00  // 94 x76y128 SB_SML plane 1
80  // 95 x76y128 SB_SML plane 2,1
2A  // 96 x76y128 SB_SML plane 2
00  // 97 x76y128 SB_SML plane 3
00  // 98 x76y128 SB_SML plane 4,3
00  // 99 x76y128 SB_SML plane 4
00  // 100 x76y128 SB_SML plane 5
80  // 101 x76y128 SB_SML plane 6,5
2A  // 102 x76y128 SB_SML plane 6
88 // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x77y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DD55     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
40 // y_sel: 127
E1 // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DD5D
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x77y127 CPE[0]
00  //  1 x77y127 CPE[1]
00  //  2 x77y127 CPE[2]
00  //  3 x77y127 CPE[3]
00  //  4 x77y127 CPE[4]
00  //  5 x77y127 CPE[5]
00  //  6 x77y127 CPE[6]
00  //  7 x77y127 CPE[7]
00  //  8 x77y127 CPE[8]
00  //  9 x77y127 CPE[9]
FC  // 10 x77y128 CPE[0]  _a1540  C_///AND/
FF  // 11 x77y128 CPE[1]  80'h08_0060_00_0000_0C08_FFFC modified with path inversions
08  // 12 x77y128 CPE[2]  80'h08_0060_00_0000_0C08_FFF3 from netlist
0C  // 13 x77y128 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x77y128 CPE[4]
00  // 15 x77y128 CPE[5]
00  // 16 x77y128 CPE[6]
60  // 17 x77y128 CPE[7]
00  // 18 x77y128 CPE[8]
08  // 19 x77y128 CPE[9]
00  // 20 x78y127 CPE[0]
00  // 21 x78y127 CPE[1]
00  // 22 x78y127 CPE[2]
00  // 23 x78y127 CPE[3]
00  // 24 x78y127 CPE[4]
00  // 25 x78y127 CPE[5]
00  // 26 x78y127 CPE[6]
00  // 27 x78y127 CPE[7]
00  // 28 x78y127 CPE[8]
00  // 29 x78y127 CPE[9]
00  // 30 x78y128 CPE[0]
00  // 31 x78y128 CPE[1]
00  // 32 x78y128 CPE[2]
00  // 33 x78y128 CPE[3]
00  // 34 x78y128 CPE[4]
00  // 35 x78y128 CPE[5]
00  // 36 x78y128 CPE[6]
00  // 37 x78y128 CPE[7]
00  // 38 x78y128 CPE[8]
00  // 39 x78y128 CPE[9]
08  // 40 x77y127 INMUX plane 2,1
00  // 41 x77y127 INMUX plane 4,3
00  // 42 x77y127 INMUX plane 6,5
00  // 43 x77y127 INMUX plane 8,7
00  // 44 x77y127 INMUX plane 10,9
00  // 45 x77y127 INMUX plane 12,11
20  // 46 x77y128 INMUX plane 2,1
00  // 47 x77y128 INMUX plane 4,3
00  // 48 x77y128 INMUX plane 6,5
00  // 49 x77y128 INMUX plane 8,7
00  // 50 x77y128 INMUX plane 10,9
00  // 51 x77y128 INMUX plane 12,11
00  // 52 x78y127 INMUX plane 2,1
00  // 53 x78y127 INMUX plane 4,3
00  // 54 x78y127 INMUX plane 6,5
00  // 55 x78y127 INMUX plane 8,7
00  // 56 x78y127 INMUX plane 10,9
00  // 57 x78y127 INMUX plane 12,11
00  // 58 x78y128 INMUX plane 2,1
00  // 59 x78y128 INMUX plane 4,3
00  // 60 x78y128 INMUX plane 6,5
00  // 61 x78y128 INMUX plane 8,7
00  // 62 x78y128 INMUX plane 10,9
00  // 63 x78y128 INMUX plane 12,11
00  // 64 x78y128 SB_BIG plane 1
00  // 65 x78y128 SB_BIG plane 1
00  // 66 x78y128 SB_DRIVE plane 2,1
48  // 67 x78y128 SB_BIG plane 2
12  // 68 x78y128 SB_BIG plane 2
00  // 69 x78y128 SB_BIG plane 3
00  // 70 x78y128 SB_BIG plane 3
00  // 71 x78y128 SB_DRIVE plane 4,3
00  // 72 x78y128 SB_BIG plane 4
00  // 73 x78y128 SB_BIG plane 4
00  // 74 x78y128 SB_BIG plane 5
00  // 75 x78y128 SB_BIG plane 5
00  // 76 x78y128 SB_DRIVE plane 6,5
48  // 77 x78y128 SB_BIG plane 6
12  // 78 x78y128 SB_BIG plane 6
00  // 79 x78y128 SB_BIG plane 7
00  // 80 x78y128 SB_BIG plane 7
00  // 81 x78y128 SB_DRIVE plane 8,7
00  // 82 x78y128 SB_BIG plane 8
00  // 83 x78y128 SB_BIG plane 8
00  // 84 x78y128 SB_BIG plane 9
00  // 85 x78y128 SB_BIG plane 9
00  // 86 x78y128 SB_DRIVE plane 10,9
00  // 87 x78y128 SB_BIG plane 10
00  // 88 x78y128 SB_BIG plane 10
00  // 89 x78y128 SB_BIG plane 11
00  // 90 x78y128 SB_BIG plane 11
00  // 91 x78y128 SB_DRIVE plane 12,11
00  // 92 x78y128 SB_BIG plane 12
00  // 93 x78y128 SB_BIG plane 12
00  // 94 x77y127 SB_SML plane 1
80  // 95 x77y127 SB_SML plane 2,1
2A  // 96 x77y127 SB_SML plane 2
00  // 97 x77y127 SB_SML plane 3
00  // 98 x77y127 SB_SML plane 4,3
00  // 99 x77y127 SB_SML plane 4
00  // 100 x77y127 SB_SML plane 5
80  // 101 x77y127 SB_SML plane 6,5
2A  // 102 x77y127 SB_SML plane 6
FD // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x81y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DDCA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
40 // y_sel: 127
F1 // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DDD2
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x81y127 CPE[0]
00  //  1 x81y127 CPE[1]
00  //  2 x81y127 CPE[2]
00  //  3 x81y127 CPE[3]
00  //  4 x81y127 CPE[4]
00  //  5 x81y127 CPE[5]
00  //  6 x81y127 CPE[6]
00  //  7 x81y127 CPE[7]
00  //  8 x81y127 CPE[8]
00  //  9 x81y127 CPE[9]
3F  // 10 x81y128 CPE[0]  _a1545  C_///AND/
FF  // 11 x81y128 CPE[1]  80'h08_0060_00_0000_0C08_FF3F modified with path inversions
08  // 12 x81y128 CPE[2]  80'h08_0060_00_0000_0C08_FFCF from netlist
0C  // 13 x81y128 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x81y128 CPE[4]
00  // 15 x81y128 CPE[5]
00  // 16 x81y128 CPE[6]
60  // 17 x81y128 CPE[7]
00  // 18 x81y128 CPE[8]
08  // 19 x81y128 CPE[9]
00  // 20 x82y127 CPE[0]
00  // 21 x82y127 CPE[1]
00  // 22 x82y127 CPE[2]
00  // 23 x82y127 CPE[3]
00  // 24 x82y127 CPE[4]
00  // 25 x82y127 CPE[5]
00  // 26 x82y127 CPE[6]
00  // 27 x82y127 CPE[7]
00  // 28 x82y127 CPE[8]
00  // 29 x82y127 CPE[9]
00  // 30 x82y128 CPE[0]
00  // 31 x82y128 CPE[1]
00  // 32 x82y128 CPE[2]
00  // 33 x82y128 CPE[3]
00  // 34 x82y128 CPE[4]
00  // 35 x82y128 CPE[5]
00  // 36 x82y128 CPE[6]
00  // 37 x82y128 CPE[7]
00  // 38 x82y128 CPE[8]
00  // 39 x82y128 CPE[9]
00  // 40 x81y127 INMUX plane 2,1
08  // 41 x81y127 INMUX plane 4,3
00  // 42 x81y127 INMUX plane 6,5
00  // 43 x81y127 INMUX plane 8,7
00  // 44 x81y127 INMUX plane 10,9
00  // 45 x81y127 INMUX plane 12,11
00  // 46 x81y128 INMUX plane 2,1
20  // 47 x81y128 INMUX plane 4,3
00  // 48 x81y128 INMUX plane 6,5
00  // 49 x81y128 INMUX plane 8,7
00  // 50 x81y128 INMUX plane 10,9
00  // 51 x81y128 INMUX plane 12,11
00  // 52 x82y127 INMUX plane 2,1
00  // 53 x82y127 INMUX plane 4,3
00  // 54 x82y127 INMUX plane 6,5
00  // 55 x82y127 INMUX plane 8,7
00  // 56 x82y127 INMUX plane 10,9
00  // 57 x82y127 INMUX plane 12,11
00  // 58 x82y128 INMUX plane 2,1
00  // 59 x82y128 INMUX plane 4,3
00  // 60 x82y128 INMUX plane 6,5
00  // 61 x82y128 INMUX plane 8,7
00  // 62 x82y128 INMUX plane 10,9
00  // 63 x82y128 INMUX plane 12,11
00  // 64 x82y128 SB_BIG plane 1
00  // 65 x82y128 SB_BIG plane 1
00  // 66 x82y128 SB_DRIVE plane 2,1
48  // 67 x82y128 SB_BIG plane 2
12  // 68 x82y128 SB_BIG plane 2
00  // 69 x82y128 SB_BIG plane 3
00  // 70 x82y128 SB_BIG plane 3
00  // 71 x82y128 SB_DRIVE plane 4,3
00  // 72 x82y128 SB_BIG plane 4
00  // 73 x82y128 SB_BIG plane 4
00  // 74 x82y128 SB_BIG plane 5
00  // 75 x82y128 SB_BIG plane 5
00  // 76 x82y128 SB_DRIVE plane 6,5
48  // 77 x82y128 SB_BIG plane 6
12  // 78 x82y128 SB_BIG plane 6
00  // 79 x82y128 SB_BIG plane 7
00  // 80 x82y128 SB_BIG plane 7
00  // 81 x82y128 SB_DRIVE plane 8,7
00  // 82 x82y128 SB_BIG plane 8
00  // 83 x82y128 SB_BIG plane 8
00  // 84 x82y128 SB_BIG plane 9
00  // 85 x82y128 SB_BIG plane 9
00  // 86 x82y128 SB_DRIVE plane 10,9
00  // 87 x82y128 SB_BIG plane 10
00  // 88 x82y128 SB_BIG plane 10
00  // 89 x82y128 SB_BIG plane 11
00  // 90 x82y128 SB_BIG plane 11
00  // 91 x82y128 SB_DRIVE plane 12,11
00  // 92 x82y128 SB_BIG plane 12
00  // 93 x82y128 SB_BIG plane 12
00  // 94 x81y127 SB_SML plane 1
80  // 95 x81y127 SB_SML plane 2,1
2A  // 96 x81y127 SB_SML plane 2
00  // 97 x81y127 SB_SML plane 3
00  // 98 x81y127 SB_SML plane 4,3
00  // 99 x81y127 SB_SML plane 4
00  // 100 x81y127 SB_SML plane 5
80  // 101 x81y127 SB_SML plane 6,5
2A  // 102 x81y127 SB_SML plane 6
73 // -- CRC low byte
29 // -- CRC high byte


// Config Latches on x85y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DE3F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
40 // y_sel: 127
41 // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DE47
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x85y127 CPE[0]
00  //  1 x85y127 CPE[1]
00  //  2 x85y127 CPE[2]
00  //  3 x85y127 CPE[3]
00  //  4 x85y127 CPE[4]
00  //  5 x85y127 CPE[5]
00  //  6 x85y127 CPE[6]
00  //  7 x85y127 CPE[7]
00  //  8 x85y127 CPE[8]
00  //  9 x85y127 CPE[9]
5F  // 10 x85y128 CPE[0]  _a1543  C_///AND/
FF  // 11 x85y128 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  // 12 x85y128 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  // 13 x85y128 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x85y128 CPE[4]
00  // 15 x85y128 CPE[5]
00  // 16 x85y128 CPE[6]
60  // 17 x85y128 CPE[7]
00  // 18 x85y128 CPE[8]
08  // 19 x85y128 CPE[9]
00  // 20 x86y127 CPE[0]
00  // 21 x86y127 CPE[1]
00  // 22 x86y127 CPE[2]
00  // 23 x86y127 CPE[3]
00  // 24 x86y127 CPE[4]
00  // 25 x86y127 CPE[5]
00  // 26 x86y127 CPE[6]
00  // 27 x86y127 CPE[7]
00  // 28 x86y127 CPE[8]
00  // 29 x86y127 CPE[9]
00  // 30 x86y128 CPE[0]
00  // 31 x86y128 CPE[1]
00  // 32 x86y128 CPE[2]
00  // 33 x86y128 CPE[3]
00  // 34 x86y128 CPE[4]
00  // 35 x86y128 CPE[5]
00  // 36 x86y128 CPE[6]
00  // 37 x86y128 CPE[7]
00  // 38 x86y128 CPE[8]
00  // 39 x86y128 CPE[9]
00  // 40 x85y127 INMUX plane 2,1
00  // 41 x85y127 INMUX plane 4,3
00  // 42 x85y127 INMUX plane 6,5
00  // 43 x85y127 INMUX plane 8,7
00  // 44 x85y127 INMUX plane 10,9
00  // 45 x85y127 INMUX plane 12,11
00  // 46 x85y128 INMUX plane 2,1
04  // 47 x85y128 INMUX plane 4,3
00  // 48 x85y128 INMUX plane 6,5
00  // 49 x85y128 INMUX plane 8,7
00  // 50 x85y128 INMUX plane 10,9
00  // 51 x85y128 INMUX plane 12,11
00  // 52 x86y127 INMUX plane 2,1
00  // 53 x86y127 INMUX plane 4,3
00  // 54 x86y127 INMUX plane 6,5
00  // 55 x86y127 INMUX plane 8,7
00  // 56 x86y127 INMUX plane 10,9
00  // 57 x86y127 INMUX plane 12,11
00  // 58 x86y128 INMUX plane 2,1
00  // 59 x86y128 INMUX plane 4,3
00  // 60 x86y128 INMUX plane 6,5
00  // 61 x86y128 INMUX plane 8,7
00  // 62 x86y128 INMUX plane 10,9
00  // 63 x86y128 INMUX plane 12,11
00  // 64 x86y128 SB_BIG plane 1
00  // 65 x86y128 SB_BIG plane 1
00  // 66 x86y128 SB_DRIVE plane 2,1
48  // 67 x86y128 SB_BIG plane 2
12  // 68 x86y128 SB_BIG plane 2
00  // 69 x86y128 SB_BIG plane 3
00  // 70 x86y128 SB_BIG plane 3
00  // 71 x86y128 SB_DRIVE plane 4,3
00  // 72 x86y128 SB_BIG plane 4
00  // 73 x86y128 SB_BIG plane 4
00  // 74 x86y128 SB_BIG plane 5
00  // 75 x86y128 SB_BIG plane 5
00  // 76 x86y128 SB_DRIVE plane 6,5
48  // 77 x86y128 SB_BIG plane 6
12  // 78 x86y128 SB_BIG plane 6
00  // 79 x86y128 SB_BIG plane 7
00  // 80 x86y128 SB_BIG plane 7
00  // 81 x86y128 SB_DRIVE plane 8,7
00  // 82 x86y128 SB_BIG plane 8
00  // 83 x86y128 SB_BIG plane 8
00  // 84 x86y128 SB_BIG plane 9
00  // 85 x86y128 SB_BIG plane 9
00  // 86 x86y128 SB_DRIVE plane 10,9
00  // 87 x86y128 SB_BIG plane 10
00  // 88 x86y128 SB_BIG plane 10
00  // 89 x86y128 SB_BIG plane 11
00  // 90 x86y128 SB_BIG plane 11
00  // 91 x86y128 SB_DRIVE plane 12,11
00  // 92 x86y128 SB_BIG plane 12
00  // 93 x86y128 SB_BIG plane 12
00  // 94 x85y127 SB_SML plane 1
80  // 95 x85y127 SB_SML plane 2,1
2A  // 96 x85y127 SB_SML plane 2
00  // 97 x85y127 SB_SML plane 3
00  // 98 x85y127 SB_SML plane 4,3
00  // 99 x85y127 SB_SML plane 4
00  // 100 x85y127 SB_SML plane 5
80  // 101 x85y127 SB_SML plane 6,5
2A  // 102 x85y127 SB_SML plane 6
62 // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x21y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DEB4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2B // y_sel: 85
A7 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DEBC
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
A5  //  0 x21y85 CPE[0]  _a218  C_ORAND/D///    _a244  C_///AND/D
57  //  1 x21y85 CPE[1]  80'h00_FE00_80_0000_0C88_57A5 modified with path inversions
88  //  2 x21y85 CPE[2]  80'h00_FE00_80_0000_0C88_AEAA from netlist
0C  //  3 x21y85 CPE[3]      00_0000_00_0000_0000_F90F difference
00  //  4 x21y85 CPE[4]
00  //  5 x21y85 CPE[5]
80  //  6 x21y85 CPE[6]
00  //  7 x21y85 CPE[7]
FE  //  8 x21y85 CPE[8]
BD // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x37y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DECB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2B // y_sel: 85
F6 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DED3
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x37y85 CPE[0]
00  //  1 x37y85 CPE[1]
00  //  2 x37y85 CPE[2]
00  //  3 x37y85 CPE[3]
00  //  4 x37y85 CPE[4]
00  //  5 x37y85 CPE[5]
00  //  6 x37y85 CPE[6]
00  //  7 x37y85 CPE[7]
00  //  8 x37y85 CPE[8]
00  //  9 x37y85 CPE[9]
5A  // 10 x37y86 CPE[0]  _a229  C_///AND/D
FF  // 11 x37y86 CPE[1]  80'h00_FE00_80_0000_0C08_FF5A modified with path inversions
08  // 12 x37y86 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  // 13 x37y86 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x37y86 CPE[4]
00  // 15 x37y86 CPE[5]
80  // 16 x37y86 CPE[6]
00  // 17 x37y86 CPE[7]
FE  // 18 x37y86 CPE[8]
F8 // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x39y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DEEC     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2B // y_sel: 85
FE // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DEF4
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x39y85 CPE[0]
00  //  1 x39y85 CPE[1]
00  //  2 x39y85 CPE[2]
00  //  3 x39y85 CPE[3]
00  //  4 x39y85 CPE[4]
00  //  5 x39y85 CPE[5]
00  //  6 x39y85 CPE[6]
00  //  7 x39y85 CPE[7]
00  //  8 x39y85 CPE[8]
00  //  9 x39y85 CPE[9]
FF  // 10 x39y86 CPE[0]  _a133  C_AND/D///    
4F  // 11 x39y86 CPE[1]  80'h00_FD00_00_0000_0C88_4FFF modified with path inversions
88  // 12 x39y86 CPE[2]  80'h00_FE00_00_0000_0C88_8FFF from netlist
0C  // 13 x39y86 CPE[3]      00_0300_00_0000_0000_C000 difference
00  // 14 x39y86 CPE[4]
00  // 15 x39y86 CPE[5]
00  // 16 x39y86 CPE[6]
00  // 17 x39y86 CPE[7]
FD  // 18 x39y86 CPE[8]
00  // 19 x39y86 CPE[9]
70  // 20 x40y85 CPE[0]  _a74  C_///OR/D
FF  // 21 x40y85 CPE[1]  80'h00_FE00_80_0000_0C0E_FF70 modified with path inversions
0E  // 22 x40y85 CPE[2]  80'h00_FE00_80_0000_0C0E_FFD0 from netlist
0C  // 23 x40y85 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x40y85 CPE[4]
00  // 25 x40y85 CPE[5]
80  // 26 x40y85 CPE[6]
00  // 27 x40y85 CPE[7]
FE  // 28 x40y85 CPE[8]
00  // 29 x40y85 CPE[9]
AA  // 30 x40y86 CPE[0]  net1 = net2: _a131  C_AND/D//AND/D
55  // 31 x40y86 CPE[1]  80'h00_FD00_80_0000_0C88_55AA modified with path inversions
88  // 32 x40y86 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 33 x40y86 CPE[3]      00_0300_00_0000_0000_FF00 difference
00  // 34 x40y86 CPE[4]
00  // 35 x40y86 CPE[5]
80  // 36 x40y86 CPE[6]
00  // 37 x40y86 CPE[7]
FD  // 38 x40y86 CPE[8]
71 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x21y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DF21     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
2C // y_sel: 87
18 // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DF29
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x21y87 CPE[0]
00  //  1 x21y87 CPE[1]
00  //  2 x21y87 CPE[2]
00  //  3 x21y87 CPE[3]
00  //  4 x21y87 CPE[4]
00  //  5 x21y87 CPE[5]
00  //  6 x21y87 CPE[6]
00  //  7 x21y87 CPE[7]
00  //  8 x21y87 CPE[8]
00  //  9 x21y87 CPE[9]
00  // 10 x21y88 CPE[0]
00  // 11 x21y88 CPE[1]
00  // 12 x21y88 CPE[2]
00  // 13 x21y88 CPE[3]
00  // 14 x21y88 CPE[4]
00  // 15 x21y88 CPE[5]
00  // 16 x21y88 CPE[6]
00  // 17 x21y88 CPE[7]
00  // 18 x21y88 CPE[8]
00  // 19 x21y88 CPE[9]
00  // 20 x22y87 CPE[0]  _a368  C_OR/D///    
AC  // 21 x22y87 CPE[1]  80'h00_FE00_00_0000_0CEE_AC00 modified with path inversions
EE  // 22 x22y87 CPE[2]  80'h00_FE00_00_0000_0CEE_5C00 from netlist
0C  // 23 x22y87 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x22y87 CPE[4]
00  // 25 x22y87 CPE[5]
00  // 26 x22y87 CPE[6]
00  // 27 x22y87 CPE[7]
FE  // 28 x22y87 CPE[8]
00  // 29 x22y87 CPE[9]
C3  // 30 x22y88 CPE[0]  _a148  C_AND////    _a149  C_///AND/
AC  // 31 x22y88 CPE[1]  80'h00_0078_00_0000_0C88_ACC3 modified with path inversions
88  // 32 x22y88 CPE[2]  80'h00_0078_00_0000_0C88_5C3C from netlist
0C  // 33 x22y88 CPE[3]      00_0000_00_0000_0000_F0FF difference
00  // 34 x22y88 CPE[4]
00  // 35 x22y88 CPE[5]
00  // 36 x22y88 CPE[6]
78  // 37 x22y88 CPE[7]
C9 // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x33y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DF55     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2C // y_sel: 87
F9 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DF5D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
0C  //  0 x33y87 CPE[0]  _a230  C_MX2b////    _a1688  C_////Bridge
00  //  1 x33y87 CPE[1]  80'h00_00BE_00_0040_0A33_000C modified with path inversions
33  //  2 x33y87 CPE[2]  80'h00_00BE_00_0040_0A31_0003 from netlist
0A  //  3 x33y87 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x33y87 CPE[4]
00  //  5 x33y87 CPE[5]
00  //  6 x33y87 CPE[6]
BE  //  7 x33y87 CPE[7]
00  //  8 x33y87 CPE[8]
00  //  9 x33y87 CPE[9]
A5  // 10 x33y88 CPE[0]  net1 = net2: _a78  C_AND/D//AND/D
53  // 11 x33y88 CPE[1]  80'h00_FE00_80_0000_0C88_53A5 modified with path inversions
88  // 12 x33y88 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  // 13 x33y88 CPE[3]      00_0000_00_0000_0000_FF0F difference
00  // 14 x33y88 CPE[4]
00  // 15 x33y88 CPE[5]
80  // 16 x33y88 CPE[6]
00  // 17 x33y88 CPE[7]
FE  // 18 x33y88 CPE[8]
00  // 19 x33y88 CPE[9]
FC  // 20 x34y87 CPE[0]  _a84  C_MX2b////    
00  // 21 x34y87 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  // 22 x34y87 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  // 23 x34y87 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 24 x34y87 CPE[4]
00  // 25 x34y87 CPE[5]
00  // 26 x34y87 CPE[6]
18  // 27 x34y87 CPE[7]
00  // 28 x34y87 CPE[8]
00  // 29 x34y87 CPE[9]
FF  // 30 x34y88 CPE[0]  _a1579  C_////Bridge
FF  // 31 x34y88 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x34y88 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x34y88 CPE[3]
00  // 34 x34y88 CPE[4]
00  // 35 x34y88 CPE[5]
00  // 36 x34y88 CPE[6]
A1  // 37 x34y88 CPE[7]
13 // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x37y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DF89     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2D // y_sel: 89
C0 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DF91
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x37y89 CPE[0]  _a99  C_///AND/D
FF  //  1 x37y89 CPE[1]  80'h00_FE00_80_0000_0C08_FF53 modified with path inversions
08  //  2 x37y89 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  //  3 x37y89 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x37y89 CPE[4]
00  //  5 x37y89 CPE[5]
80  //  6 x37y89 CPE[6]
00  //  7 x37y89 CPE[7]
FE  //  8 x37y89 CPE[8]
00  //  9 x37y89 CPE[9]
FC  // 10 x37y90 CPE[0]  _a87  C_MX2b////    
00  // 11 x37y90 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  // 12 x37y90 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 13 x37y90 CPE[3]
40  // 14 x37y90 CPE[4]
00  // 15 x37y90 CPE[5]
00  // 16 x37y90 CPE[6]
18  // 17 x37y90 CPE[7]
00  // 18 x37y90 CPE[8]
00  // 19 x37y90 CPE[9]
00  // 20 x38y89 CPE[0]
00  // 21 x38y89 CPE[1]
00  // 22 x38y89 CPE[2]
00  // 23 x38y89 CPE[3]
00  // 24 x38y89 CPE[4]
00  // 25 x38y89 CPE[5]
00  // 26 x38y89 CPE[6]
00  // 27 x38y89 CPE[7]
00  // 28 x38y89 CPE[8]
00  // 29 x38y89 CPE[9]
A3  // 30 x38y90 CPE[0]  net1 = net2: _a89  C_AND/D//AND/D
5A  // 31 x38y90 CPE[1]  80'h00_FE00_80_0000_0C88_5AA3 modified with path inversions
88  // 32 x38y90 CPE[2]  80'h00_FE00_80_0000_0C88_AAAC from netlist
0C  // 33 x38y90 CPE[3]      00_0000_00_0000_0000_F00F difference
00  // 34 x38y90 CPE[4]
00  // 35 x38y90 CPE[5]
80  // 36 x38y90 CPE[6]
00  // 37 x38y90 CPE[7]
FE  // 38 x38y90 CPE[8]
05 // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x39y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DFBE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2D // y_sel: 89
C8 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DFC6
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
A3  //  0 x39y89 CPE[0]  _a224  C_OR/D///    _a338  C_///AND/
D0  //  1 x39y89 CPE[1]  80'h00_FD60_00_0000_0CE8_D0A3 modified with path inversions
E8  //  2 x39y89 CPE[2]  80'h00_FE60_00_0000_0CE8_D05C from netlist
0C  //  3 x39y89 CPE[3]      00_0300_00_0000_0000_00FF difference
00  //  4 x39y89 CPE[4]
00  //  5 x39y89 CPE[5]
00  //  6 x39y89 CPE[6]
60  //  7 x39y89 CPE[7]
FD  //  8 x39y89 CPE[8]
00  //  9 x39y89 CPE[9]
CF  // 10 x39y90 CPE[0]  _a1250  C_MX2b////    
00  // 11 x39y90 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  // 12 x39y90 CPE[2]  80'h00_0018_00_0040_0AA2_003F from netlist
0A  // 13 x39y90 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  // 14 x39y90 CPE[4]
00  // 15 x39y90 CPE[5]
00  // 16 x39y90 CPE[6]
18  // 17 x39y90 CPE[7]
00  // 18 x39y90 CPE[8]
00  // 19 x39y90 CPE[9]
00  // 20 x40y89 CPE[0]
00  // 21 x40y89 CPE[1]
00  // 22 x40y89 CPE[2]
00  // 23 x40y89 CPE[3]
00  // 24 x40y89 CPE[4]
00  // 25 x40y89 CPE[5]
00  // 26 x40y89 CPE[6]
00  // 27 x40y89 CPE[7]
00  // 28 x40y89 CPE[8]
00  // 29 x40y89 CPE[9]
0C  // 30 x40y90 CPE[0]  _a1345  C_MX2b////    
00  // 31 x40y90 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x40y90 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 33 x40y90 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x40y90 CPE[4]
00  // 35 x40y90 CPE[5]
00  // 36 x40y90 CPE[6]
18  // 37 x40y90 CPE[7]
74 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x43y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 DFF2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
2D // y_sel: 89
78 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 DFFA
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
CF  //  0 x43y89 CPE[0]  _a31  C_MX2b////    
00  //  1 x43y89 CPE[1]  80'h00_0018_00_0040_0AAA_00CF modified with path inversions
AA  //  2 x43y89 CPE[2]  80'h00_0018_00_0040_0AA0_003F from netlist
0A  //  3 x43y89 CPE[3]      00_0000_00_0000_000A_00F0 difference
40  //  4 x43y89 CPE[4]
00  //  5 x43y89 CPE[5]
00  //  6 x43y89 CPE[6]
18  //  7 x43y89 CPE[7]
00  //  8 x43y89 CPE[8]
00  //  9 x43y89 CPE[9]
FF  // 10 x43y90 CPE[0]  _a1643  C_////Bridge
FF  // 11 x43y90 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 12 x43y90 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 13 x43y90 CPE[3]
00  // 14 x43y90 CPE[4]
00  // 15 x43y90 CPE[5]
00  // 16 x43y90 CPE[6]
A0  // 17 x43y90 CPE[7]
00  // 18 x43y90 CPE[8]
00  // 19 x43y90 CPE[9]
00  // 20 x44y89 CPE[0]
00  // 21 x44y89 CPE[1]
00  // 22 x44y89 CPE[2]
00  // 23 x44y89 CPE[3]
00  // 24 x44y89 CPE[4]
00  // 25 x44y89 CPE[5]
00  // 26 x44y89 CPE[6]
00  // 27 x44y89 CPE[7]
00  // 28 x44y89 CPE[8]
00  // 29 x44y89 CPE[9]
5A  // 30 x44y90 CPE[0]  _a83  C_///AND/D
FF  // 31 x44y90 CPE[1]  80'h00_FE00_80_0000_0C08_FF5A modified with path inversions
08  // 32 x44y90 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  // 33 x44y90 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x44y90 CPE[4]
00  // 35 x44y90 CPE[5]
80  // 36 x44y90 CPE[6]
00  // 37 x44y90 CPE[7]
FE  // 38 x44y90 CPE[8]
0D // -- CRC low byte
F2 // -- CRC high byte


// Config Latches on x45y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E027     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
2D // y_sel: 89
A0 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E02F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
05  //  0 x45y89 CPE[0]  net1 = net2: _a707  C_ADDF2///ADDF2/
05  //  1 x45y89 CPE[1]  80'h00_0078_00_0020_0C66_0505 modified with path inversions
66  //  2 x45y89 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  //  3 x45y89 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x45y89 CPE[4]
00  //  5 x45y89 CPE[5]
00  //  6 x45y89 CPE[6]
78  //  7 x45y89 CPE[7]
00  //  8 x45y89 CPE[8]
00  //  9 x45y89 CPE[9]
00  // 10 x45y90 CPE[0]
00  // 11 x45y90 CPE[1]
00  // 12 x45y90 CPE[2]
00  // 13 x45y90 CPE[3]
00  // 14 x45y90 CPE[4]
00  // 15 x45y90 CPE[5]
00  // 16 x45y90 CPE[6]
00  // 17 x45y90 CPE[7]
00  // 18 x45y90 CPE[8]
00  // 19 x45y90 CPE[9]
CA  // 20 x46y89 CPE[0]  _a1174  C_MX4b////    
00  // 21 x46y89 CPE[1]  80'h00_0018_00_0040_0AD1_00CA modified with path inversions
D1  // 22 x46y89 CPE[2]  80'h00_0018_00_0040_0AD0_00CA from netlist
0A  // 23 x46y89 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 24 x46y89 CPE[4]
00  // 25 x46y89 CPE[5]
00  // 26 x46y89 CPE[6]
18  // 27 x46y89 CPE[7]
00  // 28 x46y89 CPE[8]
00  // 29 x46y89 CPE[9]
CC  // 30 x46y90 CPE[0]  _a473  C_///AND/D
FF  // 31 x46y90 CPE[1]  80'h00_FE00_80_0000_0C08_FFCC modified with path inversions
08  // 32 x46y90 CPE[2]  80'h00_FE00_80_0000_0C08_FF3C from netlist
0C  // 33 x46y90 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x46y90 CPE[4]
00  // 35 x46y90 CPE[5]
80  // 36 x46y90 CPE[6]
00  // 37 x46y90 CPE[7]
FE  // 38 x46y90 CPE[8]
F1 // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x39y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E05C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2E // y_sel: 91
53 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E064
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CF  //  0 x39y91 CPE[0]  _a1254  C_MX2b////    
00  //  1 x39y91 CPE[1]  80'h00_0018_00_0040_0AA0_00CF modified with path inversions
A0  //  2 x39y91 CPE[2]  80'h00_0018_00_0040_0AA2_003F from netlist
0A  //  3 x39y91 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  //  4 x39y91 CPE[4]
00  //  5 x39y91 CPE[5]
00  //  6 x39y91 CPE[6]
18  //  7 x39y91 CPE[7]
00  //  8 x39y91 CPE[8]
00  //  9 x39y91 CPE[9]
00  // 10 x39y92 CPE[0]  _a95  C_OR/D///    
5C  // 11 x39y92 CPE[1]  80'h00_FD00_00_0000_0CEE_5C00 modified with path inversions
EE  // 12 x39y92 CPE[2]  80'h00_FE00_00_0000_0CEE_5C00 from netlist
0C  // 13 x39y92 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x39y92 CPE[4]
00  // 15 x39y92 CPE[5]
00  // 16 x39y92 CPE[6]
00  // 17 x39y92 CPE[7]
FD  // 18 x39y92 CPE[8]
00  // 19 x39y92 CPE[9]
00  // 20 x40y91 CPE[0]
00  // 21 x40y91 CPE[1]
00  // 22 x40y91 CPE[2]
00  // 23 x40y91 CPE[3]
00  // 24 x40y91 CPE[4]
00  // 25 x40y91 CPE[5]
00  // 26 x40y91 CPE[6]
00  // 27 x40y91 CPE[7]
00  // 28 x40y91 CPE[8]
00  // 29 x40y91 CPE[9]
CB  // 30 x40y92 CPE[0]  net1 = net2: _a96  C_ORAND///ORAND/
5B  // 31 x40y92 CPE[1]  80'h00_0078_00_0000_0C88_5BCB modified with path inversions
88  // 32 x40y92 CPE[2]  80'h00_0078_00_0000_0C88_5DCB from netlist
0C  // 33 x40y92 CPE[3]      00_0000_00_0000_0000_0600 difference
00  // 34 x40y92 CPE[4]
00  // 35 x40y92 CPE[5]
00  // 36 x40y92 CPE[6]
78  // 37 x40y92 CPE[7]
75 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x49y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E090     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2E // y_sel: 91
2B // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E098
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F3  //  0 x49y91 CPE[0]  _a482  C_MX2b////    
00  //  1 x49y91 CPE[1]  80'h00_0018_00_0040_0ACC_00F3 modified with path inversions
CC  //  2 x49y91 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x49y91 CPE[3]
40  //  4 x49y91 CPE[4]
00  //  5 x49y91 CPE[5]
00  //  6 x49y91 CPE[6]
18  //  7 x49y91 CPE[7]
00  //  8 x49y91 CPE[8]
00  //  9 x49y91 CPE[9]
00  // 10 x49y92 CPE[0]
00  // 11 x49y92 CPE[1]
00  // 12 x49y92 CPE[2]
00  // 13 x49y92 CPE[3]
00  // 14 x49y92 CPE[4]
00  // 15 x49y92 CPE[5]
00  // 16 x49y92 CPE[6]
00  // 17 x49y92 CPE[7]
00  // 18 x49y92 CPE[8]
00  // 19 x49y92 CPE[9]
5C  // 20 x50y91 CPE[0]  _a483  C_AND////    _a379  C_///AND/D
F2  // 21 x50y91 CPE[1]  80'h00_FE18_80_0000_0C88_F25C modified with path inversions
88  // 22 x50y91 CPE[2]  80'h00_FE18_80_0000_0C88_F2AC from netlist
0C  // 23 x50y91 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 24 x50y91 CPE[4]
00  // 25 x50y91 CPE[5]
80  // 26 x50y91 CPE[6]
18  // 27 x50y91 CPE[7]
FE  // 28 x50y91 CPE[8]
00  // 29 x50y91 CPE[9]
03  // 30 x50y92 CPE[0]  _a380  C_MX2b////    
00  // 31 x50y92 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 32 x50y92 CPE[2]  80'h00_0018_00_0040_0A31_000C from netlist
0A  // 33 x50y92 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 34 x50y92 CPE[4]
00  // 35 x50y92 CPE[5]
00  // 36 x50y92 CPE[6]
18  // 37 x50y92 CPE[7]
38 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x33y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E0C4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
2F // y_sel: 93
62 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E0CC
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FC  //  0 x33y93 CPE[0]  _a58  C_MX2b////    
00  //  1 x33y93 CPE[1]  80'h00_0018_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x33y93 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x33y93 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x33y93 CPE[4]
00  //  5 x33y93 CPE[5]
00  //  6 x33y93 CPE[6]
18  //  7 x33y93 CPE[7]
00  //  8 x33y93 CPE[8]
00  //  9 x33y93 CPE[9]
AA  // 10 x33y94 CPE[0]  _a256  C_ORAND/D///    
F7  // 11 x33y94 CPE[1]  80'h00_FD00_00_0000_0888_F7AA modified with path inversions
88  // 12 x33y94 CPE[2]  80'h00_FE00_00_0000_0888_FEA5 from netlist
08  // 13 x33y94 CPE[3]      00_0300_00_0000_0000_090F difference
00  // 14 x33y94 CPE[4]
00  // 15 x33y94 CPE[5]
00  // 16 x33y94 CPE[6]
00  // 17 x33y94 CPE[7]
FD  // 18 x33y94 CPE[8]
00  // 19 x33y94 CPE[9]
FC  // 20 x34y93 CPE[0]  _a122  C_MX2b////    
00  // 21 x34y93 CPE[1]  80'h00_0018_00_0040_0AC4_00FC modified with path inversions
C4  // 22 x34y93 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  // 23 x34y93 CPE[3]
40  // 24 x34y93 CPE[4]
00  // 25 x34y93 CPE[5]
00  // 26 x34y93 CPE[6]
18  // 27 x34y93 CPE[7]
00  // 28 x34y93 CPE[8]
00  // 29 x34y93 CPE[9]
FF  // 30 x34y94 CPE[0]  _a1615  C_////Bridge
FF  // 31 x34y94 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x34y94 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x34y94 CPE[3]
00  // 34 x34y94 CPE[4]
00  // 35 x34y94 CPE[5]
00  // 36 x34y94 CPE[6]
A1  // 37 x34y94 CPE[7]
DC // -- CRC low byte
69 // -- CRC high byte


// Config Latches on x37y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E0F8     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
2F // y_sel: 93
D2 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E100
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FC  //  0 x37y93 CPE[0]  _a577  C_MX2b////    _a1686  C_////Bridge
00  //  1 x37y93 CPE[1]  80'h00_00BB_00_0040_0AC0_00FC modified with path inversions
C0  //  2 x37y93 CPE[2]  80'h00_00BB_00_0040_0AC0_00F3 from netlist
0A  //  3 x37y93 CPE[3]      00_0000_00_0000_0000_000F difference
40  //  4 x37y93 CPE[4]
00  //  5 x37y93 CPE[5]
00  //  6 x37y93 CPE[6]
BB  //  7 x37y93 CPE[7]
00  //  8 x37y93 CPE[8]
00  //  9 x37y93 CPE[9]
CF  // 10 x37y94 CPE[0]  _a93  C_MX2b////    
00  // 11 x37y94 CPE[1]  80'h00_0018_00_0040_0AA2_00CF modified with path inversions
A2  // 12 x37y94 CPE[2]  80'h00_0018_00_0040_0AAA_003F from netlist
0A  // 13 x37y94 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  // 14 x37y94 CPE[4]
00  // 15 x37y94 CPE[5]
00  // 16 x37y94 CPE[6]
18  // 17 x37y94 CPE[7]
00  // 18 x37y94 CPE[8]
00  // 19 x37y94 CPE[9]
00  // 20 x38y93 CPE[0]
00  // 21 x38y93 CPE[1]
00  // 22 x38y93 CPE[2]
00  // 23 x38y93 CPE[3]
00  // 24 x38y93 CPE[4]
00  // 25 x38y93 CPE[5]
00  // 26 x38y93 CPE[6]
00  // 27 x38y93 CPE[7]
00  // 28 x38y93 CPE[8]
00  // 29 x38y93 CPE[9]
00  // 30 x38y94 CPE[0]  _a102  C_OR/D///    
55  // 31 x38y94 CPE[1]  80'h00_FE00_00_0000_0CEE_5500 modified with path inversions
EE  // 32 x38y94 CPE[2]  80'h00_FE00_00_0000_0CEE_5A00 from netlist
0C  // 33 x38y94 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x38y94 CPE[4]
00  // 35 x38y94 CPE[5]
00  // 36 x38y94 CPE[6]
00  // 37 x38y94 CPE[7]
FE  // 38 x38y94 CPE[8]
7D // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x39y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E12D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
2F // y_sel: 93
DA // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E135
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
A5  //  0 x39y93 CPE[0]  _a92  C_///AND/D
FF  //  1 x39y93 CPE[1]  80'h00_FE00_80_0000_0C08_FFA5 modified with path inversions
08  //  2 x39y93 CPE[2]  80'h00_FE00_80_0000_0C08_FFAA from netlist
0C  //  3 x39y93 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x39y93 CPE[4]
00  //  5 x39y93 CPE[5]
80  //  6 x39y93 CPE[6]
00  //  7 x39y93 CPE[7]
FE  //  8 x39y93 CPE[8]
00  //  9 x39y93 CPE[9]
5A  // 10 x39y94 CPE[0]  net1 = net2: _a578  C_OR/D//OR/D
B0  // 11 x39y94 CPE[1]  80'h00_FE00_80_0000_0CEE_B05A modified with path inversions
EE  // 12 x39y94 CPE[2]  80'h00_FE00_80_0000_0CEE_D05A from netlist
0C  // 13 x39y94 CPE[3]      00_0000_00_0000_0000_6000 difference
00  // 14 x39y94 CPE[4]
00  // 15 x39y94 CPE[5]
80  // 16 x39y94 CPE[6]
00  // 17 x39y94 CPE[7]
FE  // 18 x39y94 CPE[8]
00  // 19 x39y94 CPE[9]
03  // 20 x40y93 CPE[0]  _a1257  C_MX2b////    
00  // 21 x40y93 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 22 x40y93 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x40y93 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x40y93 CPE[4]
00  // 25 x40y93 CPE[5]
00  // 26 x40y93 CPE[6]
18  // 27 x40y93 CPE[7]
00  // 28 x40y93 CPE[8]
00  // 29 x40y93 CPE[9]
FC  // 30 x40y94 CPE[0]  _a61  C_MX2b////    
00  // 31 x40y94 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  // 32 x40y94 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 33 x40y94 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 34 x40y94 CPE[4]
00  // 35 x40y94 CPE[5]
00  // 36 x40y94 CPE[6]
18  // 37 x40y94 CPE[7]
8B // -- CRC low byte
5C // -- CRC high byte


// Config Latches on x47y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E161     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
2F // y_sel: 93
7A // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E169
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x47y93 CPE[0]  _a372  C_AND/D///    
A3  //  1 x47y93 CPE[1]  80'h00_FE00_00_0000_0C88_A3FF modified with path inversions
88  //  2 x47y93 CPE[2]  80'h00_FE00_00_0000_0C88_ACFF from netlist
0C  //  3 x47y93 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x47y93 CPE[4]
00  //  5 x47y93 CPE[5]
00  //  6 x47y93 CPE[6]
00  //  7 x47y93 CPE[7]
FE  //  8 x47y93 CPE[8]
00  //  9 x47y93 CPE[9]
0C  // 10 x47y94 CPE[0]  _a490  C_MX2b////    
00  // 11 x47y94 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  // 12 x47y94 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 13 x47y94 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 14 x47y94 CPE[4]
00  // 15 x47y94 CPE[5]
00  // 16 x47y94 CPE[6]
18  // 17 x47y94 CPE[7]
00  // 18 x47y94 CPE[8]
00  // 19 x47y94 CPE[9]
00  // 20 x48y93 CPE[0]
00  // 21 x48y93 CPE[1]
00  // 22 x48y93 CPE[2]
00  // 23 x48y93 CPE[3]
00  // 24 x48y93 CPE[4]
00  // 25 x48y93 CPE[5]
00  // 26 x48y93 CPE[6]
00  // 27 x48y93 CPE[7]
00  // 28 x48y93 CPE[8]
00  // 29 x48y93 CPE[9]
FF  // 30 x48y94 CPE[0]  _a477  C_AND/D///    
CC  // 31 x48y94 CPE[1]  80'h00_FE00_00_0000_0C88_CCFF modified with path inversions
88  // 32 x48y94 CPE[2]  80'h00_FE00_00_0000_0C88_CCFF from netlist
0C  // 33 x48y94 CPE[3]
00  // 34 x48y94 CPE[4]
00  // 35 x48y94 CPE[5]
00  // 36 x48y94 CPE[6]
00  // 37 x48y94 CPE[7]
FE  // 38 x48y94 CPE[8]
DC // -- CRC low byte
FD // -- CRC high byte


// Config Latches on x49y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E196     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
2F // y_sel: 93
A2 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E19E
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5C  //  0 x49y93 CPE[0]  _a451  C_AND/D///    _a489  C_///AND/D
F2  //  1 x49y93 CPE[1]  80'h00_FE00_80_0000_0C88_F25C modified with path inversions
88  //  2 x49y93 CPE[2]  80'h00_FE00_80_0000_0C88_F8AC from netlist
0C  //  3 x49y93 CPE[3]      00_0000_00_0000_0000_0AF0 difference
00  //  4 x49y93 CPE[4]
00  //  5 x49y93 CPE[5]
80  //  6 x49y93 CPE[6]
00  //  7 x49y93 CPE[7]
FE  //  8 x49y93 CPE[8]
00  //  9 x49y93 CPE[9]
F8  // 10 x49y94 CPE[0]  _a481  C_AND/D///    _a485  C_///AND/D
C3  // 11 x49y94 CPE[1]  80'h00_FD00_80_0000_0C88_C3F8 modified with path inversions
88  // 12 x49y94 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 13 x49y94 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 14 x49y94 CPE[4]
00  // 15 x49y94 CPE[5]
80  // 16 x49y94 CPE[6]
00  // 17 x49y94 CPE[7]
FD  // 18 x49y94 CPE[8]
00  // 19 x49y94 CPE[9]
F3  // 20 x50y93 CPE[0]  _a1440  C_MX2b////    
00  // 21 x50y93 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 22 x50y93 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 23 x50y93 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 24 x50y93 CPE[4]
00  // 25 x50y93 CPE[5]
00  // 26 x50y93 CPE[6]
18  // 27 x50y93 CPE[7]
00  // 28 x50y93 CPE[8]
00  // 29 x50y93 CPE[9]
0C  // 30 x50y94 CPE[0]  _a1527  C_MX2b////    
00  // 31 x50y94 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x50y94 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x50y94 CPE[3]      00_0000_00_0000_0002_000F difference
40  // 34 x50y94 CPE[4]
00  // 35 x50y94 CPE[5]
00  // 36 x50y94 CPE[6]
18  // 37 x50y94 CPE[7]
4A // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x25y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E1CA     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
30 // y_sel: 95
25 // -- CRC low byte
7D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E1D2
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x25y95 CPE[0]  _a258  C_AND/D///    
1F  //  1 x25y95 CPE[1]  80'h00_FE00_00_0000_0C88_1FFF modified with path inversions
88  //  2 x25y95 CPE[2]  80'h00_FE00_00_0000_0C88_2FFF from netlist
0C  //  3 x25y95 CPE[3]      00_0000_00_0000_0000_3000 difference
00  //  4 x25y95 CPE[4]
00  //  5 x25y95 CPE[5]
00  //  6 x25y95 CPE[6]
00  //  7 x25y95 CPE[7]
FE  //  8 x25y95 CPE[8]
00  //  9 x25y95 CPE[9]
FF  // 10 x25y96 CPE[0]  _a260  C_AND/D///    _a1631  C_////Bridge
5A  // 11 x25y96 CPE[1]  80'h00_FDA7_00_0000_0C88_5AFF modified with path inversions
88  // 12 x25y96 CPE[2]  80'h00_FEA7_00_0000_0C88_AAFF from netlist
0C  // 13 x25y96 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 14 x25y96 CPE[4]
00  // 15 x25y96 CPE[5]
00  // 16 x25y96 CPE[6]
A7  // 17 x25y96 CPE[7]
FD  // 18 x25y96 CPE[8]
00  // 19 x25y96 CPE[9]
00  // 20 x26y95 CPE[0]
00  // 21 x26y95 CPE[1]
00  // 22 x26y95 CPE[2]
00  // 23 x26y95 CPE[3]
00  // 24 x26y95 CPE[4]
00  // 25 x26y95 CPE[5]
00  // 26 x26y95 CPE[6]
00  // 27 x26y95 CPE[7]
00  // 28 x26y95 CPE[8]
00  // 29 x26y95 CPE[9]
5B  // 30 x26y96 CPE[0]  net1 = net2: _a155  C_ORAND////D
FF  // 31 x26y96 CPE[1]  80'h00_FD18_00_0000_0888_FF5B modified with path inversions
88  // 32 x26y96 CPE[2]  80'h00_FE18_00_0000_0888_FFAB from netlist
08  // 33 x26y96 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 34 x26y96 CPE[4]
00  // 35 x26y96 CPE[5]
00  // 36 x26y96 CPE[6]
18  // 37 x26y96 CPE[7]
FD  // 38 x26y96 CPE[8]
45 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x33y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E1FF     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
30 // y_sel: 95
14 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E207
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FC  //  0 x33y95 CPE[0]  _a118  C_MX2b////    
00  //  1 x33y95 CPE[1]  80'h00_0018_00_0040_0ACC_00FC modified with path inversions
CC  //  2 x33y95 CPE[2]  80'h00_0018_00_0040_0AC4_00FC from netlist
0A  //  3 x33y95 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x33y95 CPE[4]
00  //  5 x33y95 CPE[5]
00  //  6 x33y95 CPE[6]
18  //  7 x33y95 CPE[7]
00  //  8 x33y95 CPE[8]
00  //  9 x33y95 CPE[9]
55  // 10 x33y96 CPE[0]  net1 = net2: _a51  C_AND/D//AND/D
AC  // 11 x33y96 CPE[1]  80'h00_FD00_80_0000_0C88_AC55 modified with path inversions
88  // 12 x33y96 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  // 13 x33y96 CPE[3]      00_0300_00_0000_0000_00FF difference
00  // 14 x33y96 CPE[4]
00  // 15 x33y96 CPE[5]
80  // 16 x33y96 CPE[6]
00  // 17 x33y96 CPE[7]
FD  // 18 x33y96 CPE[8]
00  // 19 x33y96 CPE[9]
00  // 20 x34y95 CPE[0]
00  // 21 x34y95 CPE[1]
00  // 22 x34y95 CPE[2]
00  // 23 x34y95 CPE[3]
00  // 24 x34y95 CPE[4]
00  // 25 x34y95 CPE[5]
00  // 26 x34y95 CPE[6]
00  // 27 x34y95 CPE[7]
00  // 28 x34y95 CPE[8]
00  // 29 x34y95 CPE[9]
0C  // 30 x34y96 CPE[0]  _a1281  C_MX2b////    
00  // 31 x34y96 CPE[1]  80'h00_0018_00_0040_0A31_000C modified with path inversions
31  // 32 x34y96 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x34y96 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x34y96 CPE[4]
00  // 35 x34y96 CPE[5]
00  // 36 x34y96 CPE[6]
18  // 37 x34y96 CPE[7]
70 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x35y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E233     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
30 // y_sel: 95
7C // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E23B
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
F3  //  0 x35y95 CPE[0]  _a64  C_MX2b////    
00  //  1 x35y95 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  //  2 x35y95 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  //  3 x35y95 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x35y95 CPE[4]
00  //  5 x35y95 CPE[5]
00  //  6 x35y95 CPE[6]
18  //  7 x35y95 CPE[7]
00  //  8 x35y95 CPE[8]
00  //  9 x35y95 CPE[9]
53  // 10 x35y96 CPE[0]  _a117  C_OR/D///    _a1258  C_///AND/
E0  // 11 x35y96 CPE[1]  80'h00_FD60_00_0000_0CE8_E053 modified with path inversions
E8  // 12 x35y96 CPE[2]  80'h00_FE60_00_0000_0CE8_D05C from netlist
0C  // 13 x35y96 CPE[3]      00_0300_00_0000_0000_300F difference
00  // 14 x35y96 CPE[4]
00  // 15 x35y96 CPE[5]
00  // 16 x35y96 CPE[6]
60  // 17 x35y96 CPE[7]
FD  // 18 x35y96 CPE[8]
00  // 19 x35y96 CPE[9]
3F  // 20 x36y95 CPE[0]  net1 = net2: _a809  C_ADDF2///ADDF2/
FC  // 21 x36y95 CPE[1]  80'h00_0078_00_0020_0C66_FC3F modified with path inversions
66  // 22 x36y95 CPE[2]  80'h00_0078_00_0020_0C66_FCCF from netlist
0C  // 23 x36y95 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 24 x36y95 CPE[4]
00  // 25 x36y95 CPE[5]
00  // 26 x36y95 CPE[6]
78  // 27 x36y95 CPE[7]
00  // 28 x36y95 CPE[8]
00  // 29 x36y95 CPE[9]
F3  // 30 x36y96 CPE[0]  net1 = net2: _a811  C_ADDF2///ADDF2/
F3  // 31 x36y96 CPE[1]  80'h00_0078_00_0020_0C66_F3F3 modified with path inversions
66  // 32 x36y96 CPE[2]  80'h00_0078_00_0020_0C66_FCFC from netlist
0C  // 33 x36y96 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 34 x36y96 CPE[4]
00  // 35 x36y96 CPE[5]
00  // 36 x36y96 CPE[6]
78  // 37 x36y96 CPE[7]
41 // -- CRC low byte
2A // -- CRC high byte


// Config Latches on x41y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E267     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
30 // y_sel: 95
74 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E26F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x41y95 CPE[0]  _a1170  C_MX4b////    
00  //  1 x41y95 CPE[1]  80'h00_0018_00_0040_0AA2_0053 modified with path inversions
A2  //  2 x41y95 CPE[2]  80'h00_0018_00_0040_0AAA_00A3 from netlist
0A  //  3 x41y95 CPE[3]      00_0000_00_0000_0008_00F0 difference
40  //  4 x41y95 CPE[4]
00  //  5 x41y95 CPE[5]
00  //  6 x41y95 CPE[6]
18  //  7 x41y95 CPE[7]
00  //  8 x41y95 CPE[8]
00  //  9 x41y95 CPE[9]
FF  // 10 x41y96 CPE[0]  _a1550  C_////Bridge
FF  // 11 x41y96 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x41y96 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x41y96 CPE[3]
00  // 14 x41y96 CPE[4]
00  // 15 x41y96 CPE[5]
00  // 16 x41y96 CPE[6]
A3  // 17 x41y96 CPE[7]
00  // 18 x41y96 CPE[8]
00  // 19 x41y96 CPE[9]
FF  // 20 x42y95 CPE[0]  _a404  C_AND////    _a1661  C_////Bridge
A3  // 21 x42y95 CPE[1]  80'h00_00B8_00_0000_0C88_A3FF modified with path inversions
88  // 22 x42y95 CPE[2]  80'h00_00B8_00_0000_0C88_5CFF from netlist
0C  // 23 x42y95 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  // 24 x42y95 CPE[4]
00  // 25 x42y95 CPE[5]
00  // 26 x42y95 CPE[6]
B8  // 27 x42y95 CPE[7]
00  // 28 x42y95 CPE[8]
00  // 29 x42y95 CPE[9]
D3  // 30 x42y96 CPE[0]  _a420  C_///ORAND/D
FF  // 31 x42y96 CPE[1]  80'h00_FE00_80_0000_0C07_FFD3 modified with path inversions
07  // 32 x42y96 CPE[2]  80'h00_FE00_80_0000_0C07_FFBC from netlist
0C  // 33 x42y96 CPE[3]      00_0000_00_0000_0000_006F difference
00  // 34 x42y96 CPE[4]
00  // 35 x42y96 CPE[5]
80  // 36 x42y96 CPE[6]
00  // 37 x42y96 CPE[7]
FE  // 38 x42y96 CPE[8]
46 // -- CRC low byte
38 // -- CRC high byte


// Config Latches on x21y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E29C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
31 // y_sel: 97
7C // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E2A4
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x21y97 CPE[0]
00  //  1 x21y97 CPE[1]
00  //  2 x21y97 CPE[2]
00  //  3 x21y97 CPE[3]
00  //  4 x21y97 CPE[4]
00  //  5 x21y97 CPE[5]
00  //  6 x21y97 CPE[6]
00  //  7 x21y97 CPE[7]
00  //  8 x21y97 CPE[8]
00  //  9 x21y97 CPE[9]
58  // 10 x21y98 CPE[0]  net1 = net2: _a366  C_AND///AND/
33  // 11 x21y98 CPE[1]  80'h00_0078_00_0000_0C88_3358 modified with path inversions
88  // 12 x21y98 CPE[2]  80'h00_0078_00_0000_0C88_CC54 from netlist
0C  // 13 x21y98 CPE[3]      00_0000_00_0000_0000_FF0C difference
00  // 14 x21y98 CPE[4]
00  // 15 x21y98 CPE[5]
00  // 16 x21y98 CPE[6]
78  // 17 x21y98 CPE[7]
00  // 18 x21y98 CPE[8]
00  // 19 x21y98 CPE[9]
FF  // 20 x22y97 CPE[0]  _a1706  C_////Bridge
FF  // 21 x22y97 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x22y97 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x22y97 CPE[3]
00  // 24 x22y97 CPE[4]
00  // 25 x22y97 CPE[5]
00  // 26 x22y97 CPE[6]
A5  // 27 x22y97 CPE[7]
00  // 28 x22y97 CPE[8]
00  // 29 x22y97 CPE[9]
A5  // 30 x22y98 CPE[0]  _a335  C_AND/D///    _a365  C_///AND/D
55  // 31 x22y98 CPE[1]  80'h00_FD00_80_0000_0C88_55A5 modified with path inversions
88  // 32 x22y98 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 33 x22y98 CPE[3]      00_0300_00_0000_0000_FF0F difference
00  // 34 x22y98 CPE[4]
00  // 35 x22y98 CPE[5]
80  // 36 x22y98 CPE[6]
00  // 37 x22y98 CPE[7]
FD  // 38 x22y98 CPE[8]
2D // -- CRC low byte
D6 // -- CRC high byte


// Config Latches on x23y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E2D1     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
31 // y_sel: 97
74 // -- CRC low byte
75 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E2D9
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x23y97 CPE[0]  _a341  C_AND/D///    
2F  //  1 x23y97 CPE[1]  80'h00_FE00_00_0000_0C88_2FFF modified with path inversions
88  //  2 x23y97 CPE[2]  80'h00_FE00_00_0000_0C88_8FFF from netlist
0C  //  3 x23y97 CPE[3]      00_0000_00_0000_0000_A000 difference
00  //  4 x23y97 CPE[4]
00  //  5 x23y97 CPE[5]
00  //  6 x23y97 CPE[6]
00  //  7 x23y97 CPE[7]
FE  //  8 x23y97 CPE[8]
00  //  9 x23y97 CPE[9]
F3  // 10 x23y98 CPE[0]  _a1436  C_MX2b////    
00  // 11 x23y98 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 12 x23y98 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 13 x23y98 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 14 x23y98 CPE[4]
00  // 15 x23y98 CPE[5]
00  // 16 x23y98 CPE[6]
18  // 17 x23y98 CPE[7]
00  // 18 x23y98 CPE[8]
00  // 19 x23y98 CPE[9]
00  // 20 x24y97 CPE[0]
00  // 21 x24y97 CPE[1]
00  // 22 x24y97 CPE[2]
00  // 23 x24y97 CPE[3]
00  // 24 x24y97 CPE[4]
00  // 25 x24y97 CPE[5]
00  // 26 x24y97 CPE[6]
00  // 27 x24y97 CPE[7]
00  // 28 x24y97 CPE[8]
00  // 29 x24y97 CPE[9]
FA  // 30 x24y98 CPE[0]  _a927  C_///AND/D
FF  // 31 x24y98 CPE[1]  80'h00_FA00_80_0000_0C08_FFFA modified with path inversions
08  // 32 x24y98 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 33 x24y98 CPE[3]
00  // 34 x24y98 CPE[4]
00  // 35 x24y98 CPE[5]
80  // 36 x24y98 CPE[6]
00  // 37 x24y98 CPE[7]
FA  // 38 x24y98 CPE[8]
58 // -- CRC low byte
C0 // -- CRC high byte


// Config Latches on x37y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E306     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
31 // y_sel: 97
2D // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E30E
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
0C  //  0 x37y97 CPE[0]  _a1278  C_MX2b////    
00  //  1 x37y97 CPE[1]  80'h00_0018_00_0040_0A32_000C modified with path inversions
32  //  2 x37y97 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x37y97 CPE[3]      00_0000_00_0000_0003_000F difference
40  //  4 x37y97 CPE[4]
00  //  5 x37y97 CPE[5]
00  //  6 x37y97 CPE[6]
18  //  7 x37y97 CPE[7]
00  //  8 x37y97 CPE[8]
00  //  9 x37y97 CPE[9]
FF  // 10 x37y98 CPE[0]  _a690  C_/C_0_1///    
FF  // 11 x37y98 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x37y98 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x37y98 CPE[3]
00  // 14 x37y98 CPE[4]
08  // 15 x37y98 CPE[5]
12  // 16 x37y98 CPE[6]
00  // 17 x37y98 CPE[7]
CF  // 18 x37y98 CPE[8]
00  // 19 x37y98 CPE[9]
8F  // 20 x38y97 CPE[0]  net1 = net2: _a263  C_AND/D//AND/D
5C  // 21 x38y97 CPE[1]  80'h00_FE00_80_0000_0C88_5C8F modified with path inversions
88  // 22 x38y97 CPE[2]  80'h00_FE00_80_0000_0C88_AC8F from netlist
0C  // 23 x38y97 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x38y97 CPE[4]
00  // 25 x38y97 CPE[5]
80  // 26 x38y97 CPE[6]
00  // 27 x38y97 CPE[7]
FE  // 28 x38y97 CPE[8]
00  // 29 x38y97 CPE[9]
8F  // 30 x38y98 CPE[0]  _a1227  C_///AND/
FF  // 31 x38y98 CPE[1]  80'h00_0060_00_0000_0C08_FF8F modified with path inversions
08  // 32 x38y98 CPE[2]  80'h00_0060_00_0000_0C08_FF8F from netlist
0C  // 33 x38y98 CPE[3]
00  // 34 x38y98 CPE[4]
00  // 35 x38y98 CPE[5]
00  // 36 x38y98 CPE[6]
60  // 37 x38y98 CPE[7]
0B // -- CRC low byte
91 // -- CRC high byte


// Config Latches on x39y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E33A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
31 // y_sel: 97
25 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E342
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x39y97 CPE[0]  _a1166  C_MX4b////    
00  //  1 x39y97 CPE[1]  80'h00_0018_00_0040_0A50_0053 modified with path inversions
50  //  2 x39y97 CPE[2]  80'h00_0018_00_0040_0A50_00AC from netlist
0A  //  3 x39y97 CPE[3]      00_0000_00_0000_0000_00FF difference
40  //  4 x39y97 CPE[4]
00  //  5 x39y97 CPE[5]
00  //  6 x39y97 CPE[6]
18  //  7 x39y97 CPE[7]
00  //  8 x39y97 CPE[8]
00  //  9 x39y97 CPE[9]
00  // 10 x39y98 CPE[0]
00  // 11 x39y98 CPE[1]
00  // 12 x39y98 CPE[2]
00  // 13 x39y98 CPE[3]
00  // 14 x39y98 CPE[4]
00  // 15 x39y98 CPE[5]
00  // 16 x39y98 CPE[6]
00  // 17 x39y98 CPE[7]
00  // 18 x39y98 CPE[8]
00  // 19 x39y98 CPE[9]
AA  // 20 x40y97 CPE[0]  net1 = net2: _a63  C_AND/D//AND/D
5A  // 21 x40y97 CPE[1]  80'h00_FD00_80_0000_0C88_5AAA modified with path inversions
88  // 22 x40y97 CPE[2]  80'h00_FE00_80_0000_0C88_AAAA from netlist
0C  // 23 x40y97 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 24 x40y97 CPE[4]
00  // 25 x40y97 CPE[5]
80  // 26 x40y97 CPE[6]
00  // 27 x40y97 CPE[7]
FD  // 28 x40y97 CPE[8]
00  // 29 x40y97 CPE[9]
1F  // 30 x40y98 CPE[0]  _a121  C_///AND/D
FF  // 31 x40y98 CPE[1]  80'h00_FE00_80_0000_0C08_FF1F modified with path inversions
08  // 32 x40y98 CPE[2]  80'h00_FE00_80_0000_0C08_FF8F from netlist
0C  // 33 x40y98 CPE[3]      00_0000_00_0000_0000_0090 difference
00  // 34 x40y98 CPE[4]
00  // 35 x40y98 CPE[5]
80  // 36 x40y98 CPE[6]
00  // 37 x40y98 CPE[7]
FE  // 38 x40y98 CPE[8]
9F // -- CRC low byte
43 // -- CRC high byte


// Config Latches on x45y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E36F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
31 // y_sel: 97
4D // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E377
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x45y97 CPE[0]
00  //  1 x45y97 CPE[1]
00  //  2 x45y97 CPE[2]
00  //  3 x45y97 CPE[3]
00  //  4 x45y97 CPE[4]
00  //  5 x45y97 CPE[5]
00  //  6 x45y97 CPE[6]
00  //  7 x45y97 CPE[7]
00  //  8 x45y97 CPE[8]
00  //  9 x45y97 CPE[9]
F2  // 10 x45y98 CPE[0]  _a551  C_AND////    _a553  C_///AND/
35  // 11 x45y98 CPE[1]  80'h00_0078_00_0000_0C88_35F2 modified with path inversions
88  // 12 x45y98 CPE[2]  80'h00_0078_00_0000_0C88_CAF8 from netlist
0C  // 13 x45y98 CPE[3]      00_0000_00_0000_0000_FF0A difference
00  // 14 x45y98 CPE[4]
00  // 15 x45y98 CPE[5]
00  // 16 x45y98 CPE[6]
78  // 17 x45y98 CPE[7]
00  // 18 x45y98 CPE[8]
00  // 19 x45y98 CPE[9]
03  // 20 x46y97 CPE[0]  _a1449  C_MX2b////    
00  // 21 x46y97 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 22 x46y97 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 23 x46y97 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 24 x46y97 CPE[4]
00  // 25 x46y97 CPE[5]
00  // 26 x46y97 CPE[6]
18  // 27 x46y97 CPE[7]
00  // 28 x46y97 CPE[8]
00  // 29 x46y97 CPE[9]
F4  // 30 x46y98 CPE[0]  _a416  C_OR/D///    _a418  C_///AND/D
3C  // 31 x46y98 CPE[1]  80'h00_FD00_80_0000_0CE8_3CF4 modified with path inversions
E8  // 32 x46y98 CPE[2]  80'h00_FE00_80_0000_0CE8_C3F8 from netlist
0C  // 33 x46y98 CPE[3]      00_0300_00_0000_0000_FF0C difference
00  // 34 x46y98 CPE[4]
00  // 35 x46y98 CPE[5]
80  // 36 x46y98 CPE[6]
00  // 37 x46y98 CPE[7]
FD  // 38 x46y98 CPE[8]
27 // -- CRC low byte
D1 // -- CRC high byte


// Config Latches on x47y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E3A4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
31 // y_sel: 97
85 // -- CRC low byte
87 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E3AC
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F4  //  0 x47y97 CPE[0]  net1 = net2: _a391  C_AND/D//AND/D
A3  //  1 x47y97 CPE[1]  80'h00_FD00_80_0000_0C88_A3F4 modified with path inversions
88  //  2 x47y97 CPE[2]  80'h00_FE00_80_0000_0C88_ACF8 from netlist
0C  //  3 x47y97 CPE[3]      00_0300_00_0000_0000_0F0C difference
00  //  4 x47y97 CPE[4]
00  //  5 x47y97 CPE[5]
80  //  6 x47y97 CPE[6]
00  //  7 x47y97 CPE[7]
FD  //  8 x47y97 CPE[8]
00  //  9 x47y97 CPE[9]
00  // 10 x47y98 CPE[0]
00  // 11 x47y98 CPE[1]
00  // 12 x47y98 CPE[2]
00  // 13 x47y98 CPE[3]
00  // 14 x47y98 CPE[4]
00  // 15 x47y98 CPE[5]
00  // 16 x47y98 CPE[6]
00  // 17 x47y98 CPE[7]
00  // 18 x47y98 CPE[8]
00  // 19 x47y98 CPE[9]
09  // 20 x48y97 CPE[0]  _a331  C_ICOMP/D///    _a1522  C_///XOR/
63  // 21 x48y97 CPE[1]  80'h00_FE60_00_0000_0C86_6309 modified with path inversions
86  // 22 x48y97 CPE[2]  80'h00_FE60_00_0000_0C86_6C06 from netlist
0C  // 23 x48y97 CPE[3]      00_0000_00_0000_0000_0F0F difference
00  // 24 x48y97 CPE[4]
00  // 25 x48y97 CPE[5]
00  // 26 x48y97 CPE[6]
60  // 27 x48y97 CPE[7]
FE  // 28 x48y97 CPE[8]
00  // 29 x48y97 CPE[9]
FF  // 30 x48y98 CPE[0]  _a737  C_/C_0_1///    
FF  // 31 x48y98 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 32 x48y98 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 33 x48y98 CPE[3]
00  // 34 x48y98 CPE[4]
08  // 35 x48y98 CPE[5]
12  // 36 x48y98 CPE[6]
00  // 37 x48y98 CPE[7]
3F  // 38 x48y98 CPE[8]
CA // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x49y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E3D9     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
31 // y_sel: 97
5D // -- CRC low byte
9E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E3E1
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
53  //  0 x49y97 CPE[0]  _a459  C_///AND/D
FF  //  1 x49y97 CPE[1]  80'h00_FE00_80_0000_0C08_FF53 modified with path inversions
08  //  2 x49y97 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  //  3 x49y97 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x49y97 CPE[4]
00  //  5 x49y97 CPE[5]
80  //  6 x49y97 CPE[6]
00  //  7 x49y97 CPE[7]
FE  //  8 x49y97 CPE[8]
00  //  9 x49y97 CPE[9]
00  // 10 x49y98 CPE[0]  _a287  C_OR/D///    
0B  // 11 x49y98 CPE[1]  80'h00_FE00_00_0000_0CEE_0B00 modified with path inversions
EE  // 12 x49y98 CPE[2]  80'h00_FE00_00_0000_0CEE_0B00 from netlist
0C  // 13 x49y98 CPE[3]
00  // 14 x49y98 CPE[4]
00  // 15 x49y98 CPE[5]
00  // 16 x49y98 CPE[6]
00  // 17 x49y98 CPE[7]
FE  // 18 x49y98 CPE[8]
00  // 19 x49y98 CPE[9]
3C  // 20 x50y97 CPE[0]  net1 = net2: _a80  C_AND/D//AND/D
F1  // 21 x50y97 CPE[1]  80'h00_FE00_80_0000_0C88_F13C modified with path inversions
88  // 22 x50y97 CPE[2]  80'h00_FE00_80_0000_0C88_F8CC from netlist
0C  // 23 x50y97 CPE[3]      00_0000_00_0000_0000_09F0 difference
00  // 24 x50y97 CPE[4]
00  // 25 x50y97 CPE[5]
80  // 26 x50y97 CPE[6]
00  // 27 x50y97 CPE[7]
FE  // 28 x50y97 CPE[8]
00  // 29 x50y97 CPE[9]
5C  // 30 x50y98 CPE[0]  _a66  C_OR/D///    _a111  C_///OR/D
3C  // 31 x50y98 CPE[1]  80'h00_FD00_80_0000_0CEE_3C5C modified with path inversions
EE  // 32 x50y98 CPE[2]  80'h00_FE00_80_0000_0CEE_C35C from netlist
0C  // 33 x50y98 CPE[3]      00_0300_00_0000_0000_FF00 difference
00  // 34 x50y98 CPE[4]
00  // 35 x50y98 CPE[5]
80  // 36 x50y98 CPE[6]
00  // 37 x50y98 CPE[7]
FD  // 38 x50y98 CPE[8]
C0 // -- CRC low byte
A5 // -- CRC high byte


// Config Latches on x51y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E40E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
31 // y_sel: 97
35 // -- CRC low byte
B4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E416
09 // Length: 9
5C // -- CRC low byte
A5 // -- CRC high byte
A3  //  0 x51y97 CPE[0]  _a465  C_AND/D///    _a385  C_///AND/D
5C  //  1 x51y97 CPE[1]  80'h00_FD00_80_0000_0C88_5CA3 modified with path inversions
88  //  2 x51y97 CPE[2]  80'h00_FE00_80_0000_0C88_ACAC from netlist
0C  //  3 x51y97 CPE[3]      00_0300_00_0000_0000_F00F difference
00  //  4 x51y97 CPE[4]
00  //  5 x51y97 CPE[5]
80  //  6 x51y97 CPE[6]
00  //  7 x51y97 CPE[7]
FD  //  8 x51y97 CPE[8]
55 // -- CRC low byte
A6 // -- CRC high byte


// Config Latches on x23y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E425     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
32 // y_sel: 99
EF // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E42D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5A  //  0 x23y99 CPE[0]  _a347  C_AND/D///    _a254  C_///AND/D
A3  //  1 x23y99 CPE[1]  80'h00_FD00_80_0000_0C88_A35A modified with path inversions
88  //  2 x23y99 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  //  3 x23y99 CPE[3]      00_0300_00_0000_0000_0FF0 difference
00  //  4 x23y99 CPE[4]
00  //  5 x23y99 CPE[5]
80  //  6 x23y99 CPE[6]
00  //  7 x23y99 CPE[7]
FD  //  8 x23y99 CPE[8]
00  //  9 x23y99 CPE[9]
03  // 10 x23y100 CPE[0]  _a1429  C_MX2b////    
00  // 11 x23y100 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 12 x23y100 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 13 x23y100 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x23y100 CPE[4]
00  // 15 x23y100 CPE[5]
00  // 16 x23y100 CPE[6]
18  // 17 x23y100 CPE[7]
00  // 18 x23y100 CPE[8]
00  // 19 x23y100 CPE[9]
F3  // 20 x24y99 CPE[0]  _a1434  C_MX2b////    
00  // 21 x24y99 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  // 22 x24y99 CPE[2]  80'h00_0018_00_0040_0AC0_00F3 from netlist
0A  // 23 x24y99 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 24 x24y99 CPE[4]
00  // 25 x24y99 CPE[5]
00  // 26 x24y99 CPE[6]
18  // 27 x24y99 CPE[7]
00  // 28 x24y99 CPE[8]
00  // 29 x24y99 CPE[9]
03  // 30 x24y100 CPE[0]  _a1426  C_MX2b////    
00  // 31 x24y100 CPE[1]  80'h00_0018_00_0040_0A32_0003 modified with path inversions
32  // 32 x24y100 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 33 x24y100 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 34 x24y100 CPE[4]
00  // 35 x24y100 CPE[5]
00  // 36 x24y100 CPE[6]
18  // 37 x24y100 CPE[7]
82 // -- CRC low byte
C9 // -- CRC high byte


// Config Latches on x25y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E459     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
32 // y_sel: 99
37 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E461
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
8F  //  0 x25y99 CPE[0]  _a351  C_AND/D///    _a359  C_///AND/D
53  //  1 x25y99 CPE[1]  80'h00_FE00_80_0000_0C88_538F modified with path inversions
88  //  2 x25y99 CPE[2]  80'h00_FE00_80_0000_0C88_AC8F from netlist
0C  //  3 x25y99 CPE[3]      00_0000_00_0000_0000_FF00 difference
00  //  4 x25y99 CPE[4]
00  //  5 x25y99 CPE[5]
80  //  6 x25y99 CPE[6]
00  //  7 x25y99 CPE[7]
FE  //  8 x25y99 CPE[8]
00  //  9 x25y99 CPE[9]
3A  // 10 x25y100 CPE[0]  _a1161  C_MX4b////    
00  // 11 x25y100 CPE[1]  80'h00_0018_00_0040_0AB3_003A modified with path inversions
B3  // 12 x25y100 CPE[2]  80'h00_0018_00_0040_0AB0_0035 from netlist
0A  // 13 x25y100 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 14 x25y100 CPE[4]
00  // 15 x25y100 CPE[5]
00  // 16 x25y100 CPE[6]
18  // 17 x25y100 CPE[7]
00  // 18 x25y100 CPE[8]
00  // 19 x25y100 CPE[9]
FF  // 20 x26y99 CPE[0]  _a559  C_AND////    _a1636  C_////Bridge
4F  // 21 x26y99 CPE[1]  80'h00_00B9_00_0000_0C88_4FFF modified with path inversions
88  // 22 x26y99 CPE[2]  80'h00_00B9_00_0000_0C88_8FFF from netlist
0C  // 23 x26y99 CPE[3]      00_0000_00_0000_0000_C000 difference
00  // 24 x26y99 CPE[4]
00  // 25 x26y99 CPE[5]
00  // 26 x26y99 CPE[6]
B9  // 27 x26y99 CPE[7]
00  // 28 x26y99 CPE[8]
00  // 29 x26y99 CPE[9]
3A  // 30 x26y100 CPE[0]  _a340  C_///AND/
FF  // 31 x26y100 CPE[1]  80'h00_0060_00_0000_0C08_FF3A modified with path inversions
08  // 32 x26y100 CPE[2]  80'h00_0060_00_0000_0C08_FFCA from netlist
0C  // 33 x26y100 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x26y100 CPE[4]
00  // 35 x26y100 CPE[5]
00  // 36 x26y100 CPE[6]
60  // 37 x26y100 CPE[7]
B8 // -- CRC low byte
1E // -- CRC high byte


// Config Latches on x51y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E48D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
32 // y_sel: 99
AE // -- CRC low byte
86 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E495
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y99 CPE[0]
00  //  1 x51y99 CPE[1]
00  //  2 x51y99 CPE[2]
00  //  3 x51y99 CPE[3]
00  //  4 x51y99 CPE[4]
00  //  5 x51y99 CPE[5]
00  //  6 x51y99 CPE[6]
00  //  7 x51y99 CPE[7]
00  //  8 x51y99 CPE[8]
00  //  9 x51y99 CPE[9]
F2  // 10 x51y100 CPE[0]  net1 = net2: _a461  C_AND/D//AND/D
CC  // 11 x51y100 CPE[1]  80'h00_FD00_80_0000_0C88_CCF2 modified with path inversions
88  // 12 x51y100 CPE[2]  80'h00_FE00_80_0000_0C88_CCF8 from netlist
0C  // 13 x51y100 CPE[3]      00_0300_00_0000_0000_000A difference
00  // 14 x51y100 CPE[4]
00  // 15 x51y100 CPE[5]
80  // 16 x51y100 CPE[6]
00  // 17 x51y100 CPE[7]
FD  // 18 x51y100 CPE[8]
00  // 19 x51y100 CPE[9]
00  // 20 x52y99 CPE[0]
00  // 21 x52y99 CPE[1]
00  // 22 x52y99 CPE[2]
00  // 23 x52y99 CPE[3]
00  // 24 x52y99 CPE[4]
00  // 25 x52y99 CPE[5]
00  // 26 x52y99 CPE[6]
00  // 27 x52y99 CPE[7]
00  // 28 x52y99 CPE[8]
00  // 29 x52y99 CPE[9]
F3  // 30 x52y100 CPE[0]  _a1530  C_MX2b////    
00  // 31 x52y100 CPE[1]  80'h00_0018_00_0040_0AC8_00F3 modified with path inversions
C8  // 32 x52y100 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  // 33 x52y100 CPE[3]      00_0000_00_0000_000C_0000 difference
40  // 34 x52y100 CPE[4]
00  // 35 x52y100 CPE[5]
00  // 36 x52y100 CPE[6]
18  // 37 x52y100 CPE[7]
AF // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x29y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E4C1     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
33 // y_sel: 101
0E // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E4C9
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
1F  //  0 x29y101 CPE[0]  _a1437  C_XOR////    _a556  C_///AND/
06  //  1 x29y101 CPE[1]  80'h00_0078_00_0000_0C68_061F modified with path inversions
68  //  2 x29y101 CPE[2]  80'h00_0078_00_0000_0C68_068F from netlist
0C  //  3 x29y101 CPE[3]      00_0000_00_0000_0000_0090 difference
00  //  4 x29y101 CPE[4]
00  //  5 x29y101 CPE[5]
00  //  6 x29y101 CPE[6]
78  //  7 x29y101 CPE[7]
00  //  8 x29y101 CPE[8]
00  //  9 x29y101 CPE[9]
28  // 10 x29y102 CPE[0]  _a253  C_AND////    _a248  C_///AND/
4F  // 11 x29y102 CPE[1]  80'h00_0078_00_0000_0C88_4F28 modified with path inversions
88  // 12 x29y102 CPE[2]  80'h00_0078_00_0000_0C88_8F84 from netlist
0C  // 13 x29y102 CPE[3]      00_0000_00_0000_0000_C0AC difference
00  // 14 x29y102 CPE[4]
00  // 15 x29y102 CPE[5]
00  // 16 x29y102 CPE[6]
78  // 17 x29y102 CPE[7]
00  // 18 x29y102 CPE[8]
00  // 19 x29y102 CPE[9]
5A  // 20 x30y101 CPE[0]  _a276  C_ORAND/D///    _a250  C_///AND/
AD  // 21 x30y101 CPE[1]  80'h00_FD60_00_0000_0C88_AD5A modified with path inversions
88  // 22 x30y101 CPE[2]  80'h00_FE60_00_0000_0C88_ADAA from netlist
0C  // 23 x30y101 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x30y101 CPE[4]
00  // 25 x30y101 CPE[5]
00  // 26 x30y101 CPE[6]
60  // 27 x30y101 CPE[7]
FD  // 28 x30y101 CPE[8]
00  // 29 x30y101 CPE[9]
FF  // 30 x30y102 CPE[0]  _a292  C_ORAND/D///    
A7  // 31 x30y102 CPE[1]  80'h00_FD00_00_0000_0388_A7FF modified with path inversions
88  // 32 x30y102 CPE[2]  80'h00_FE00_00_0000_0388_ABFF from netlist
03  // 33 x30y102 CPE[3]      00_0300_00_0000_0000_0C00 difference
00  // 34 x30y102 CPE[4]
00  // 35 x30y102 CPE[5]
00  // 36 x30y102 CPE[6]
00  // 37 x30y102 CPE[7]
FD  // 38 x30y102 CPE[8]
B4 // -- CRC low byte
75 // -- CRC high byte


// Config Latches on x35y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E4F6     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
33 // y_sel: 101
E7 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E4FE
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x35y101 CPE[0]  _a785  C_Route1////    
00  //  1 x35y101 CPE[1]  80'h00_0018_00_0050_0C66_0000 modified with path inversions
66  //  2 x35y101 CPE[2]  80'h00_0018_00_0050_0C66_0000 from netlist
0C  //  3 x35y101 CPE[3]
50  //  4 x35y101 CPE[4]
00  //  5 x35y101 CPE[5]
00  //  6 x35y101 CPE[6]
18  //  7 x35y101 CPE[7]
00  //  8 x35y101 CPE[8]
00  //  9 x35y101 CPE[9]
AA  // 10 x35y102 CPE[0]  net1 = net2: _a227  C_AND/D//AND/D
AC  // 11 x35y102 CPE[1]  80'h00_FE00_80_0000_0C88_ACAA modified with path inversions
88  // 12 x35y102 CPE[2]  80'h00_FE00_80_0000_0C88_ACAA from netlist
0C  // 13 x35y102 CPE[3]
00  // 14 x35y102 CPE[4]
00  // 15 x35y102 CPE[5]
80  // 16 x35y102 CPE[6]
00  // 17 x35y102 CPE[7]
FE  // 18 x35y102 CPE[8]
00  // 19 x35y102 CPE[9]
00  // 20 x36y101 CPE[0]
00  // 21 x36y101 CPE[1]
00  // 22 x36y101 CPE[2]
00  // 23 x36y101 CPE[3]
00  // 24 x36y101 CPE[4]
00  // 25 x36y101 CPE[5]
00  // 26 x36y101 CPE[6]
00  // 27 x36y101 CPE[7]
00  // 28 x36y101 CPE[8]
00  // 29 x36y101 CPE[9]
A2  // 30 x36y102 CPE[0]  _a527  C_///AND/
FF  // 31 x36y102 CPE[1]  80'h00_0060_00_0000_0C08_FFA2 modified with path inversions
08  // 32 x36y102 CPE[2]  80'h00_0060_00_0000_0C08_FFA8 from netlist
0C  // 33 x36y102 CPE[3]      00_0000_00_0000_0000_000A difference
00  // 34 x36y102 CPE[4]
00  // 35 x36y102 CPE[5]
00  // 36 x36y102 CPE[6]
60  // 37 x36y102 CPE[7]
1B // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x45y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E52A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
33 // y_sel: 101
5F // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E532
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
CD  //  0 x45y101 CPE[0]  _a484  C_AND////    _a397  C_///ORAND/D
55  //  1 x45y101 CPE[1]  80'h00_FD18_80_0000_0C87_55CD modified with path inversions
87  //  2 x45y101 CPE[2]  80'h00_FE18_80_0000_0C87_AA37 from netlist
0C  //  3 x45y101 CPE[3]      00_0300_00_0000_0000_FFFA difference
00  //  4 x45y101 CPE[4]
00  //  5 x45y101 CPE[5]
80  //  6 x45y101 CPE[6]
18  //  7 x45y101 CPE[7]
FD  //  8 x45y101 CPE[8]
00  //  9 x45y101 CPE[9]
AC  // 10 x45y102 CPE[0]  net1 = net2: _a581  C_OR/D//OR/D
5C  // 11 x45y102 CPE[1]  80'h00_FE00_80_0000_0CEE_5CAC modified with path inversions
EE  // 12 x45y102 CPE[2]  80'h00_FE00_80_0000_0CEE_5CA3 from netlist
0C  // 13 x45y102 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 14 x45y102 CPE[4]
00  // 15 x45y102 CPE[5]
80  // 16 x45y102 CPE[6]
00  // 17 x45y102 CPE[7]
FE  // 18 x45y102 CPE[8]
00  // 19 x45y102 CPE[9]
AA  // 20 x46y101 CPE[0]  _a480  C_AND////    _a547  C_///AND/
1F  // 21 x46y101 CPE[1]  80'h00_0078_00_0000_0C88_1FAA modified with path inversions
88  // 22 x46y101 CPE[2]  80'h00_0078_00_0000_0C88_8FAA from netlist
0C  // 23 x46y101 CPE[3]      00_0000_00_0000_0000_9000 difference
00  // 24 x46y101 CPE[4]
00  // 25 x46y101 CPE[5]
00  // 26 x46y101 CPE[6]
78  // 27 x46y101 CPE[7]
E5 // -- CRC low byte
04 // -- CRC high byte


// Config Latches on x51y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E554     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
33 // y_sel: 101
27 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E55C
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y101 CPE[0]
00  //  1 x51y101 CPE[1]
00  //  2 x51y101 CPE[2]
00  //  3 x51y101 CPE[3]
00  //  4 x51y101 CPE[4]
00  //  5 x51y101 CPE[5]
00  //  6 x51y101 CPE[6]
00  //  7 x51y101 CPE[7]
00  //  8 x51y101 CPE[8]
00  //  9 x51y101 CPE[9]
A3  // 10 x51y102 CPE[0]  _a441  C_///OR/D
FF  // 11 x51y102 CPE[1]  80'h00_FD00_80_0000_0C0E_FFA3 modified with path inversions
0E  // 12 x51y102 CPE[2]  80'h00_FE00_80_0000_0C0E_FFA3 from netlist
0C  // 13 x51y102 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x51y102 CPE[4]
00  // 15 x51y102 CPE[5]
80  // 16 x51y102 CPE[6]
00  // 17 x51y102 CPE[7]
FD  // 18 x51y102 CPE[8]
00  // 19 x51y102 CPE[9]
00  // 20 x52y101 CPE[0]
00  // 21 x52y101 CPE[1]
00  // 22 x52y101 CPE[2]
00  // 23 x52y101 CPE[3]
00  // 24 x52y101 CPE[4]
00  // 25 x52y101 CPE[5]
00  // 26 x52y101 CPE[6]
00  // 27 x52y101 CPE[7]
00  // 28 x52y101 CPE[8]
00  // 29 x52y101 CPE[9]
FF  // 30 x52y102 CPE[0]  _a1524  C_AND////    
CA  // 31 x52y102 CPE[1]  80'h00_0018_00_0000_0C88_CAFF modified with path inversions
88  // 32 x52y102 CPE[2]  80'h00_0018_00_0000_0C88_C5FF from netlist
0C  // 33 x52y102 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x52y102 CPE[4]
00  // 35 x52y102 CPE[5]
00  // 36 x52y102 CPE[6]
18  // 37 x52y102 CPE[7]
8F // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x33y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E588     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
34 // y_sel: 103
30 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E590
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AC  //  0 x33y103 CPE[0]  _a1167  C_MX4b////    
00  //  1 x33y103 CPE[1]  80'h00_0018_00_0040_0AA2_00AC modified with path inversions
A2  //  2 x33y103 CPE[2]  80'h00_0018_00_0040_0AA0_00A3 from netlist
0A  //  3 x33y103 CPE[3]      00_0000_00_0000_0002_000F difference
40  //  4 x33y103 CPE[4]
00  //  5 x33y103 CPE[5]
00  //  6 x33y103 CPE[6]
18  //  7 x33y103 CPE[7]
00  //  8 x33y103 CPE[8]
00  //  9 x33y103 CPE[9]
5F  // 10 x33y104 CPE[0]  net1 = net2: _a1116  C_AND/D//AND/D
3F  // 11 x33y104 CPE[1]  80'h00_F500_80_0000_0C88_3F5F modified with path inversions
88  // 12 x33y104 CPE[2]  80'h00_FA00_80_0000_0C88_CFAF from netlist
0C  // 13 x33y104 CPE[3]      00_0F00_00_0000_0000_F0F0 difference
00  // 14 x33y104 CPE[4]
00  // 15 x33y104 CPE[5]
80  // 16 x33y104 CPE[6]
00  // 17 x33y104 CPE[7]
F5  // 18 x33y104 CPE[8]
00  // 19 x33y104 CPE[9]
2F  // 20 x34y103 CPE[0]  _a1207  C_/C_0_1///    _a346  C_///AND/
FF  // 21 x34y103 CPE[1]  80'h00_3F60_12_0800_0C08_FF2F modified with path inversions
08  // 22 x34y103 CPE[2]  80'h00_3F60_12_0800_0C08_FF8F from netlist
0C  // 23 x34y103 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 24 x34y103 CPE[4]
08  // 25 x34y103 CPE[5]
12  // 26 x34y103 CPE[6]
60  // 27 x34y103 CPE[7]
3F  // 28 x34y103 CPE[8]
00  // 29 x34y103 CPE[9]
FA  // 30 x34y104 CPE[0]  net1 = net2: _a840  C_ADDF2/D//ADDF2/
33  // 31 x34y104 CPE[1]  80'h00_F960_00_0020_0C66_33FA modified with path inversions
66  // 32 x34y104 CPE[2]  80'h00_F660_00_0020_0C66_CCFA from netlist
0C  // 33 x34y104 CPE[3]      00_0F00_00_0000_0000_FF00 difference
20  // 34 x34y104 CPE[4]
00  // 35 x34y104 CPE[5]
00  // 36 x34y104 CPE[6]
60  // 37 x34y104 CPE[7]
F9  // 38 x34y104 CPE[8]
CD // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x45y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E5BD     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
34 // y_sel: 103
E0 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E5C5
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
FC  //  0 x45y103 CPE[0]  _a1475  C_MX2b////    
00  //  1 x45y103 CPE[1]  80'h00_0018_00_0040_0AC8_00FC modified with path inversions
C8  //  2 x45y103 CPE[2]  80'h00_0018_00_0040_0AC4_00F3 from netlist
0A  //  3 x45y103 CPE[3]      00_0000_00_0000_000C_000F difference
40  //  4 x45y103 CPE[4]
00  //  5 x45y103 CPE[5]
00  //  6 x45y103 CPE[6]
18  //  7 x45y103 CPE[7]
00  //  8 x45y103 CPE[8]
00  //  9 x45y103 CPE[9]
33  // 10 x45y104 CPE[0]  net1 = net2: _a436  C_AND/D//AND/D
F8  // 11 x45y104 CPE[1]  80'h00_FE00_80_0000_0C88_F833 modified with path inversions
88  // 12 x45y104 CPE[2]  80'h00_FE00_80_0000_0C88_F8CC from netlist
0C  // 13 x45y104 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 14 x45y104 CPE[4]
00  // 15 x45y104 CPE[5]
80  // 16 x45y104 CPE[6]
00  // 17 x45y104 CPE[7]
FE  // 18 x45y104 CPE[8]
00  // 19 x45y104 CPE[9]
FF  // 20 x46y103 CPE[0]  _a1665  C_////Bridge
FF  // 21 x46y103 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x46y103 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x46y103 CPE[3]
00  // 24 x46y103 CPE[4]
00  // 25 x46y103 CPE[5]
00  // 26 x46y103 CPE[6]
A0  // 27 x46y103 CPE[7]
2C // -- CRC low byte
E8 // -- CRC high byte


// Config Latches on x51y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E5E7     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
34 // y_sel: 103
98 // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E5EF
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y103 CPE[0]  _a456  C_OR/D///    
C3  //  1 x51y103 CPE[1]  80'h00_FE00_00_0000_0CEE_C300 modified with path inversions
EE  //  2 x51y103 CPE[2]  80'h00_FE00_00_0000_0CEE_C300 from netlist
0C  //  3 x51y103 CPE[3]
00  //  4 x51y103 CPE[4]
00  //  5 x51y103 CPE[5]
00  //  6 x51y103 CPE[6]
00  //  7 x51y103 CPE[7]
FE  //  8 x51y103 CPE[8]
00  //  9 x51y103 CPE[9]
FF  // 10 x51y104 CPE[0]  _a1669  C_////Bridge
FF  // 11 x51y104 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x51y104 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x51y104 CPE[3]
00  // 14 x51y104 CPE[4]
00  // 15 x51y104 CPE[5]
00  // 16 x51y104 CPE[6]
A2  // 17 x51y104 CPE[7]
00  // 18 x51y104 CPE[8]
00  // 19 x51y104 CPE[9]
53  // 20 x52y103 CPE[0]  _a282  C_///AND/D
FF  // 21 x52y103 CPE[1]  80'h00_FD00_80_0000_0C08_FF53 modified with path inversions
08  // 22 x52y103 CPE[2]  80'h00_FE00_80_0000_0C08_FFAC from netlist
0C  // 23 x52y103 CPE[3]      00_0300_00_0000_0000_00FF difference
00  // 24 x52y103 CPE[4]
00  // 25 x52y103 CPE[5]
80  // 26 x52y103 CPE[6]
00  // 27 x52y103 CPE[7]
FD  // 28 x52y103 CPE[8]
00  // 29 x52y103 CPE[9]
0C  // 30 x52y104 CPE[0]  _a1511  C_MX2b////    
00  // 31 x52y104 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 32 x52y104 CPE[2]  80'h00_0018_00_0040_0A32_000C from netlist
0A  // 33 x52y104 CPE[3]      00_0000_00_0000_0001_0000 difference
40  // 34 x52y104 CPE[4]
00  // 35 x52y104 CPE[5]
00  // 36 x52y104 CPE[6]
18  // 37 x52y104 CPE[7]
C0 // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x25y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E61B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
35 // y_sel: 105
88 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E623
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x25y105 CPE[0]
00  //  1 x25y105 CPE[1]
00  //  2 x25y105 CPE[2]
00  //  3 x25y105 CPE[3]
00  //  4 x25y105 CPE[4]
00  //  5 x25y105 CPE[5]
00  //  6 x25y105 CPE[6]
00  //  7 x25y105 CPE[7]
00  //  8 x25y105 CPE[8]
00  //  9 x25y105 CPE[9]
53  // 10 x25y106 CPE[0]  net1 = net2: _a316  C_AND/D//AND/D
2F  // 11 x25y106 CPE[1]  80'h00_FE00_80_0000_0C88_2F53 modified with path inversions
88  // 12 x25y106 CPE[2]  80'h00_FE00_80_0000_0C88_2FA3 from netlist
0C  // 13 x25y106 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x25y106 CPE[4]
00  // 15 x25y106 CPE[5]
80  // 16 x25y106 CPE[6]
00  // 17 x25y106 CPE[7]
FE  // 18 x25y106 CPE[8]
00  // 19 x25y106 CPE[9]
FF  // 20 x26y105 CPE[0]  _a762  C_/C_0_1///    
FF  // 21 x26y105 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x26y105 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 23 x26y105 CPE[3]
00  // 24 x26y105 CPE[4]
08  // 25 x26y105 CPE[5]
12  // 26 x26y105 CPE[6]
00  // 27 x26y105 CPE[7]
3F  // 28 x26y105 CPE[8]
00  // 29 x26y105 CPE[9]
CF  // 30 x26y106 CPE[0]  net1 = net2: _a748  C_ADDF2/D//ADDF2/
35  // 31 x26y106 CPE[1]  80'h00_F960_00_0020_0C66_35CF modified with path inversions
66  // 32 x26y106 CPE[2]  80'h00_F660_00_0020_0C66_CACF from netlist
0C  // 33 x26y106 CPE[3]      00_0F00_00_0000_0000_FF00 difference
20  // 34 x26y106 CPE[4]
00  // 35 x26y106 CPE[5]
00  // 36 x26y106 CPE[6]
60  // 37 x26y106 CPE[7]
F9  // 38 x26y106 CPE[8]
A3 // -- CRC low byte
AB // -- CRC high byte


// Config Latches on x33y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E650     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
35 // y_sel: 105
B9 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E658
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
7A  //  0 x33y105 CPE[0]  _a8  C_///ORAND/
FF  //  1 x33y105 CPE[1]  80'h00_0060_00_0000_0C08_FF7A modified with path inversions
08  //  2 x33y105 CPE[2]  80'h00_0060_00_0000_0C08_FFD5 from netlist
0C  //  3 x33y105 CPE[3]      00_0000_00_0000_0000_00AF difference
00  //  4 x33y105 CPE[4]
00  //  5 x33y105 CPE[5]
00  //  6 x33y105 CPE[6]
60  //  7 x33y105 CPE[7]
00  //  8 x33y105 CPE[8]
00  //  9 x33y105 CPE[9]
5D  // 10 x33y106 CPE[0]  _a779  C_/C_0_1///    _a1381  C_///ORAND/
FF  // 11 x33y106 CPE[1]  80'h00_CF60_12_0800_0C08_FF5D modified with path inversions
08  // 12 x33y106 CPE[2]  80'h00_CF60_12_0800_0C08_FFA7 from netlist
0C  // 13 x33y106 CPE[3]      00_0000_00_0000_0000_00FA difference
00  // 14 x33y106 CPE[4]
08  // 15 x33y106 CPE[5]
12  // 16 x33y106 CPE[6]
60  // 17 x33y106 CPE[7]
CF  // 18 x33y106 CPE[8]
00  // 19 x33y106 CPE[9]
FA  // 20 x34y105 CPE[0]  net1 = net2: _a847  C_ADDF2/D//ADDF2/
5F  // 21 x34y105 CPE[1]  80'h00_F960_00_0020_0C66_5FFA modified with path inversions
66  // 22 x34y105 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x34y105 CPE[3]      00_0F00_00_0000_0000_F000 difference
20  // 24 x34y105 CPE[4]
00  // 25 x34y105 CPE[5]
00  // 26 x34y105 CPE[6]
60  // 27 x34y105 CPE[7]
F9  // 28 x34y105 CPE[8]
00  // 29 x34y105 CPE[9]
FA  // 30 x34y106 CPE[0]  net1 = net2: _a849  C_ADDF2/D//ADDF2/
3F  // 31 x34y106 CPE[1]  80'h00_F660_00_0020_0C66_3FFA modified with path inversions
66  // 32 x34y106 CPE[2]  80'h00_F660_00_0020_0C66_CFFA from netlist
0C  // 33 x34y106 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 34 x34y106 CPE[4]
00  // 35 x34y106 CPE[5]
00  // 36 x34y106 CPE[6]
60  // 37 x34y106 CPE[7]
F6  // 38 x34y106 CPE[8]
90 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x45y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E685     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
35 // y_sel: 105
69 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E68D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
03  //  0 x45y105 CPE[0]  _a1495  C_MX2b////    
00  //  1 x45y105 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  //  2 x45y105 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  //  3 x45y105 CPE[3]
40  //  4 x45y105 CPE[4]
00  //  5 x45y105 CPE[5]
00  //  6 x45y105 CPE[6]
18  //  7 x45y105 CPE[7]
00  //  8 x45y105 CPE[8]
00  //  9 x45y105 CPE[9]
0C  // 10 x45y106 CPE[0]  _a1538  C_MX2b////    
00  // 11 x45y106 CPE[1]  80'h00_0018_00_0040_0A33_000C modified with path inversions
33  // 12 x45y106 CPE[2]  80'h00_0018_00_0040_0A30_0003 from netlist
0A  // 13 x45y106 CPE[3]      00_0000_00_0000_0003_000F difference
40  // 14 x45y106 CPE[4]
00  // 15 x45y106 CPE[5]
00  // 16 x45y106 CPE[6]
18  // 17 x45y106 CPE[7]
00  // 18 x45y106 CPE[8]
00  // 19 x45y106 CPE[9]
5C  // 20 x46y105 CPE[0]  net1 = net2: _a432  C_AND/D//AND/D
C3  // 21 x46y105 CPE[1]  80'h00_FE00_80_0000_0C88_C35C modified with path inversions
88  // 22 x46y105 CPE[2]  80'h00_FE00_80_0000_0C88_CCAC from netlist
0C  // 23 x46y105 CPE[3]      00_0000_00_0000_0000_0FF0 difference
00  // 24 x46y105 CPE[4]
00  // 25 x46y105 CPE[5]
80  // 26 x46y105 CPE[6]
00  // 27 x46y105 CPE[7]
FE  // 28 x46y105 CPE[8]
00  // 29 x46y105 CPE[9]
F3  // 30 x46y106 CPE[0]  _a1491  C_MX2b////    
00  // 31 x46y106 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 32 x46y106 CPE[2]  80'h00_0018_00_0040_0AC8_00FC from netlist
0A  // 33 x46y106 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 34 x46y106 CPE[4]
00  // 35 x46y106 CPE[5]
00  // 36 x46y106 CPE[6]
18  // 37 x46y106 CPE[7]
B8 // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x25y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E6B9     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
36 // y_sel: 107
13 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E6C1
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F3  //  0 x25y107 CPE[0]  _a308  C_MX2b////    
00  //  1 x25y107 CPE[1]  80'h00_0018_00_0040_0AC4_00F3 modified with path inversions
C4  //  2 x25y107 CPE[2]  80'h00_0018_00_0040_0ACC_00F3 from netlist
0A  //  3 x25y107 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x25y107 CPE[4]
00  //  5 x25y107 CPE[5]
00  //  6 x25y107 CPE[6]
18  //  7 x25y107 CPE[7]
00  //  8 x25y107 CPE[8]
00  //  9 x25y107 CPE[9]
03  // 10 x25y108 CPE[0]  _a306  C_MX2b////    
00  // 11 x25y108 CPE[1]  80'h00_0018_00_0040_0A31_0003 modified with path inversions
31  // 12 x25y108 CPE[2]  80'h00_0018_00_0040_0A33_0003 from netlist
0A  // 13 x25y108 CPE[3]      00_0000_00_0000_0002_0000 difference
40  // 14 x25y108 CPE[4]
00  // 15 x25y108 CPE[5]
00  // 16 x25y108 CPE[6]
18  // 17 x25y108 CPE[7]
00  // 18 x25y108 CPE[8]
00  // 19 x25y108 CPE[9]
F3  // 20 x26y107 CPE[0]  net1 = net2: _a755  C_ADDF2/D//ADDF2/
5F  // 21 x26y107 CPE[1]  80'h00_F960_00_0020_0C66_5FF3 modified with path inversions
66  // 22 x26y107 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y107 CPE[3]      00_0F00_00_0000_0000_F00F difference
20  // 24 x26y107 CPE[4]
00  // 25 x26y107 CPE[5]
00  // 26 x26y107 CPE[6]
60  // 27 x26y107 CPE[7]
F9  // 28 x26y107 CPE[8]
00  // 29 x26y107 CPE[9]
FC  // 30 x26y108 CPE[0]  net1 = net2: _a757  C_ADDF2/D//ADDF2/
CF  // 31 x26y108 CPE[1]  80'h00_F560_00_0020_0C66_CFFC modified with path inversions
66  // 32 x26y108 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x26y108 CPE[3]      00_0300_00_0000_0000_0000 difference
20  // 34 x26y108 CPE[4]
00  // 35 x26y108 CPE[5]
00  // 36 x26y108 CPE[6]
60  // 37 x26y108 CPE[7]
F5  // 38 x26y108 CPE[8]
2A // -- CRC low byte
01 // -- CRC high byte


// Config Latches on x29y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E6EE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
36 // y_sel: 107
A3 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E6F6
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x29y107 CPE[0]  _a345  C_AND////    
A5  //  1 x29y107 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  //  2 x29y107 CPE[2]  80'h00_0018_00_0000_0C88_AAFF from netlist
0C  //  3 x29y107 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  //  4 x29y107 CPE[4]
00  //  5 x29y107 CPE[5]
00  //  6 x29y107 CPE[6]
18  //  7 x29y107 CPE[7]
00  //  8 x29y107 CPE[8]
00  //  9 x29y107 CPE[9]
F3  // 10 x29y108 CPE[0]  _a321  C_MX2b////    
00  // 11 x29y108 CPE[1]  80'h00_0018_00_0040_0AC0_00F3 modified with path inversions
C0  // 12 x29y108 CPE[2]  80'h00_0018_00_0040_0ACC_00FC from netlist
0A  // 13 x29y108 CPE[3]      00_0000_00_0000_000C_000F difference
40  // 14 x29y108 CPE[4]
00  // 15 x29y108 CPE[5]
00  // 16 x29y108 CPE[6]
18  // 17 x29y108 CPE[7]
00  // 18 x29y108 CPE[8]
00  // 19 x29y108 CPE[9]
00  // 20 x30y107 CPE[0]  _a251  C_XOR////    
A5  // 21 x30y107 CPE[1]  80'h00_0018_00_0000_0C66_A500 modified with path inversions
66  // 22 x30y107 CPE[2]  80'h00_0018_00_0000_0C66_AA00 from netlist
0C  // 23 x30y107 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x30y107 CPE[4]
00  // 25 x30y107 CPE[5]
00  // 26 x30y107 CPE[6]
18  // 27 x30y107 CPE[7]
00  // 28 x30y107 CPE[8]
00  // 29 x30y107 CPE[9]
CF  // 30 x30y108 CPE[0]  _a1010  C_///AND/D
FF  // 31 x30y108 CPE[1]  80'h00_F600_80_0000_0C08_FFCF modified with path inversions
08  // 32 x30y108 CPE[2]  80'h00_F600_80_0000_0C08_FFCF from netlist
0C  // 33 x30y108 CPE[3]
00  // 34 x30y108 CPE[4]
00  // 35 x30y108 CPE[5]
80  // 36 x30y108 CPE[6]
00  // 37 x30y108 CPE[7]
F6  // 38 x30y108 CPE[8]
71 // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x33y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E723     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
36 // y_sel: 107
22 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E72B
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
30  //  0 x33y107 CPE[0]  net1 = net2: _a774  C_ADDF2///ADDF2/
AC  //  1 x33y107 CPE[1]  80'h00_0078_00_0020_0C66_AC30 modified with path inversions
66  //  2 x33y107 CPE[2]  80'h00_0078_00_0020_0C66_ACC0 from netlist
0C  //  3 x33y107 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x33y107 CPE[4]
00  //  5 x33y107 CPE[5]
00  //  6 x33y107 CPE[6]
78  //  7 x33y107 CPE[7]
00  //  8 x33y107 CPE[8]
00  //  9 x33y107 CPE[9]
30  // 10 x33y108 CPE[0]  net1 = net2: _a776  C_ADDF2///ADDF2/
50  // 11 x33y108 CPE[1]  80'h00_0078_00_0020_0C66_5030 modified with path inversions
66  // 12 x33y108 CPE[2]  80'h00_0078_00_0020_0C66_A0C0 from netlist
0C  // 13 x33y108 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x33y108 CPE[4]
00  // 15 x33y108 CPE[5]
00  // 16 x33y108 CPE[6]
78  // 17 x33y108 CPE[7]
00  // 18 x33y108 CPE[8]
00  // 19 x33y108 CPE[9]
FA  // 20 x34y107 CPE[0]  net1 = net2: _a851  C_ADDF2/D//ADDF2/
AF  // 21 x34y107 CPE[1]  80'h00_F660_00_0020_0C66_AFFA modified with path inversions
66  // 22 x34y107 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x34y107 CPE[3]
20  // 24 x34y107 CPE[4]
00  // 25 x34y107 CPE[5]
00  // 26 x34y107 CPE[6]
60  // 27 x34y107 CPE[7]
F6  // 28 x34y107 CPE[8]
00  // 29 x34y107 CPE[9]
FC  // 30 x34y108 CPE[0]  net1 = net2: _a853  C_ADDF2/D//ADDF2/
CF  // 31 x34y108 CPE[1]  80'h00_F960_00_0020_0C66_CFFC modified with path inversions
66  // 32 x34y108 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y108 CPE[3]      00_0F00_00_0000_0000_0000 difference
20  // 34 x34y108 CPE[4]
00  // 35 x34y108 CPE[5]
00  // 36 x34y108 CPE[6]
60  // 37 x34y108 CPE[7]
F9  // 38 x34y108 CPE[8]
90 // -- CRC low byte
95 // -- CRC high byte


// Config Latches on x51y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E758     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
36 // y_sel: 107
8A // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E760
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x51y107 CPE[0]
00  //  1 x51y107 CPE[1]
00  //  2 x51y107 CPE[2]
00  //  3 x51y107 CPE[3]
00  //  4 x51y107 CPE[4]
00  //  5 x51y107 CPE[5]
00  //  6 x51y107 CPE[6]
00  //  7 x51y107 CPE[7]
00  //  8 x51y107 CPE[8]
00  //  9 x51y107 CPE[9]
00  // 10 x51y108 CPE[0]
00  // 11 x51y108 CPE[1]
00  // 12 x51y108 CPE[2]
00  // 13 x51y108 CPE[3]
00  // 14 x51y108 CPE[4]
00  // 15 x51y108 CPE[5]
00  // 16 x51y108 CPE[6]
00  // 17 x51y108 CPE[7]
00  // 18 x51y108 CPE[8]
00  // 19 x51y108 CPE[9]
D7  // 20 x52y107 CPE[0]  _a468  C_ORAND/D///    
FC  // 21 x52y107 CPE[1]  80'h00_FD00_00_0000_0788_FCD7 modified with path inversions
88  // 22 x52y107 CPE[2]  80'h00_FE00_00_0000_0788_FCDD from netlist
07  // 23 x52y107 CPE[3]      00_0300_00_0000_0000_000A difference
00  // 24 x52y107 CPE[4]
00  // 25 x52y107 CPE[5]
00  // 26 x52y107 CPE[6]
00  // 27 x52y107 CPE[7]
FD  // 28 x52y107 CPE[8]
00  // 29 x52y107 CPE[9]
F4  // 30 x52y108 CPE[0]  net1 = net2: _a427  C_AND/D//AND/D
A3  // 31 x52y108 CPE[1]  80'h00_FD00_80_0000_0C88_A3F4 modified with path inversions
88  // 32 x52y108 CPE[2]  80'h00_FE00_80_0000_0C88_ACF8 from netlist
0C  // 33 x52y108 CPE[3]      00_0300_00_0000_0000_0F0C difference
00  // 34 x52y108 CPE[4]
00  // 35 x52y108 CPE[5]
80  // 36 x52y108 CPE[6]
00  // 37 x52y108 CPE[7]
FD  // 38 x52y108 CPE[8]
3D // -- CRC low byte
2B // -- CRC high byte


// Config Latches on x25y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E78D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
37 // y_sel: 109
9A // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E795
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C0  //  0 x25y109 CPE[0]  _a232  C_MX2b////    
00  //  1 x25y109 CPE[1]  80'h00_0018_00_0040_0A55_00C0 modified with path inversions
55  //  2 x25y109 CPE[2]  80'h00_0018_00_0040_0A55_00C0 from netlist
0A  //  3 x25y109 CPE[3]
40  //  4 x25y109 CPE[4]
00  //  5 x25y109 CPE[5]
00  //  6 x25y109 CPE[6]
18  //  7 x25y109 CPE[7]
00  //  8 x25y109 CPE[8]
00  //  9 x25y109 CPE[9]
0C  // 10 x25y110 CPE[0]  _a304  C_MX2b////    
00  // 11 x25y110 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 12 x25y110 CPE[2]  80'h00_0018_00_0040_0A33_000C from netlist
0A  // 13 x25y110 CPE[3]      00_0000_00_0000_0003_0000 difference
40  // 14 x25y110 CPE[4]
00  // 15 x25y110 CPE[5]
00  // 16 x25y110 CPE[6]
18  // 17 x25y110 CPE[7]
00  // 18 x25y110 CPE[8]
00  // 19 x25y110 CPE[9]
FC  // 20 x26y109 CPE[0]  net1 = net2: _a759  C_ADDF2/D//ADDF2/
AF  // 21 x26y109 CPE[1]  80'h00_F660_00_0020_0C66_AFFC modified with path inversions
66  // 22 x26y109 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y109 CPE[3]
20  // 24 x26y109 CPE[4]
00  // 25 x26y109 CPE[5]
00  // 26 x26y109 CPE[6]
60  // 27 x26y109 CPE[7]
F6  // 28 x26y109 CPE[8]
00  // 29 x26y109 CPE[9]
F5  // 30 x26y110 CPE[0]  net1 = net2: _a761  C_ADDF2/D//ADDF2/
3F  // 31 x26y110 CPE[1]  80'h00_F960_00_0020_0C66_3FF5 modified with path inversions
66  // 32 x26y110 CPE[2]  80'h00_F660_00_0020_0C66_CFFA from netlist
0C  // 33 x26y110 CPE[3]      00_0F00_00_0000_0000_F00F difference
20  // 34 x26y110 CPE[4]
00  // 35 x26y110 CPE[5]
00  // 36 x26y110 CPE[6]
60  // 37 x26y110 CPE[7]
F9  // 38 x26y110 CPE[8]
10 // -- CRC low byte
2C // -- CRC high byte


// Config Latches on x27y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E7C2     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
37 // y_sel: 109
F2 // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E7CA
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x27y109 CPE[0]
00  //  1 x27y109 CPE[1]
00  //  2 x27y109 CPE[2]
00  //  3 x27y109 CPE[3]
00  //  4 x27y109 CPE[4]
00  //  5 x27y109 CPE[5]
00  //  6 x27y109 CPE[6]
00  //  7 x27y109 CPE[7]
00  //  8 x27y109 CPE[8]
00  //  9 x27y109 CPE[9]
FF  // 10 x27y110 CPE[0]  _a1012  C_AND/D///    
5F  // 11 x27y110 CPE[1]  80'h00_F900_00_0000_0C88_5FFF modified with path inversions
88  // 12 x27y110 CPE[2]  80'h00_F600_00_0000_0C88_AFFF from netlist
0C  // 13 x27y110 CPE[3]      00_0F00_00_0000_0000_F000 difference
00  // 14 x27y110 CPE[4]
00  // 15 x27y110 CPE[5]
00  // 16 x27y110 CPE[6]
00  // 17 x27y110 CPE[7]
F9  // 18 x27y110 CPE[8]
00  // 19 x27y110 CPE[9]
FF  // 20 x28y109 CPE[0]  _a801  C_/C_0_1///    
FF  // 21 x28y109 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x28y109 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x28y109 CPE[3]
00  // 24 x28y109 CPE[4]
08  // 25 x28y109 CPE[5]
12  // 26 x28y109 CPE[6]
00  // 27 x28y109 CPE[7]
CF  // 28 x28y109 CPE[8]
00  // 29 x28y109 CPE[9]
C0  // 30 x28y110 CPE[0]  net1 = net2: _a794  C_ADDF2///ADDF2/
C5  // 31 x28y110 CPE[1]  80'h00_0078_00_0020_0C66_C5C0 modified with path inversions
66  // 32 x28y110 CPE[2]  80'h00_0078_00_0020_0C66_CAC0 from netlist
0C  // 33 x28y110 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x28y110 CPE[4]
00  // 35 x28y110 CPE[5]
00  // 36 x28y110 CPE[6]
78  // 37 x28y110 CPE[7]
DD // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x33y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E7F6     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
37 // y_sel: 109
AB // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E7FE
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
0C  //  0 x33y109 CPE[0]  _a778  C_ADDF////    
00  //  1 x33y109 CPE[1]  80'h00_0018_00_0010_0666_000C modified with path inversions
66  //  2 x33y109 CPE[2]  80'h00_0018_00_0010_0666_000C from netlist
06  //  3 x33y109 CPE[3]
10  //  4 x33y109 CPE[4]
00  //  5 x33y109 CPE[5]
00  //  6 x33y109 CPE[6]
18  //  7 x33y109 CPE[7]
00  //  8 x33y109 CPE[8]
00  //  9 x33y109 CPE[9]
FA  // 10 x33y110 CPE[0]  _a1382  C_MX2b////    _a1654  C_////Bridge
00  // 11 x33y110 CPE[1]  80'h00_00BB_00_0040_0AC0_00FA modified with path inversions
C0  // 12 x33y110 CPE[2]  80'h00_00BB_00_0040_0AC8_00F5 from netlist
0A  // 13 x33y110 CPE[3]      00_0000_00_0000_0008_000F difference
40  // 14 x33y110 CPE[4]
00  // 15 x33y110 CPE[5]
00  // 16 x33y110 CPE[6]
BB  // 17 x33y110 CPE[7]
00  // 18 x33y110 CPE[8]
00  // 19 x33y110 CPE[9]
FC  // 20 x34y109 CPE[0]  net1 = net2: _a831  C_ADDF2/D//ADDF2/
AF  // 21 x34y109 CPE[1]  80'h00_F960_00_0020_0C66_AFFC modified with path inversions
66  // 22 x34y109 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x34y109 CPE[3]      00_0F00_00_0000_0000_0000 difference
20  // 24 x34y109 CPE[4]
00  // 25 x34y109 CPE[5]
00  // 26 x34y109 CPE[6]
60  // 27 x34y109 CPE[7]
F9  // 28 x34y109 CPE[8]
00  // 29 x34y109 CPE[9]
F3  // 30 x34y110 CPE[0]  net1 = net2: _a833  C_ADDF2/D//ADDF2/
CF  // 31 x34y110 CPE[1]  80'h00_F660_00_0020_0C66_CFF3 modified with path inversions
66  // 32 x34y110 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y110 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 34 x34y110 CPE[4]
00  // 35 x34y110 CPE[5]
00  // 36 x34y110 CPE[6]
60  // 37 x34y110 CPE[7]
F6  // 38 x34y110 CPE[8]
EC // -- CRC low byte
5B // -- CRC high byte


// Config Latches on x35y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E82B     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
37 // y_sel: 109
C3 // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E833
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x35y109 CPE[0]  _a900  C_AND/D///    _a1653  C_////Bridge
3F  //  1 x35y109 CPE[1]  80'h00_F6A2_00_0000_0C88_3FFF modified with path inversions
88  //  2 x35y109 CPE[2]  80'h00_F6A2_00_0000_0C88_CFFF from netlist
0C  //  3 x35y109 CPE[3]      00_0000_00_0000_0000_F000 difference
00  //  4 x35y109 CPE[4]
00  //  5 x35y109 CPE[5]
00  //  6 x35y109 CPE[6]
A2  //  7 x35y109 CPE[7]
F6  //  8 x35y109 CPE[8]
00  //  9 x35y109 CPE[9]
CA  // 10 x35y110 CPE[0]  _a1151  C_MX4b////    
00  // 11 x35y110 CPE[1]  80'h00_0018_00_0040_0A50_00CA modified with path inversions
50  // 12 x35y110 CPE[2]  80'h00_0018_00_0040_0A50_00C5 from netlist
0A  // 13 x35y110 CPE[3]      00_0000_00_0000_0000_000F difference
40  // 14 x35y110 CPE[4]
00  // 15 x35y110 CPE[5]
00  // 16 x35y110 CPE[6]
18  // 17 x35y110 CPE[7]
00  // 18 x35y110 CPE[8]
00  // 19 x35y110 CPE[9]
AA  // 20 x36y109 CPE[0]  _a498  C_///AND/D
FF  // 21 x36y109 CPE[1]  80'h00_FD00_80_0000_0C07_FFAA modified with path inversions
07  // 22 x36y109 CPE[2]  80'h00_FE00_80_0000_0C07_FF55 from netlist
0C  // 23 x36y109 CPE[3]      00_0300_00_0000_0000_00FF difference
00  // 24 x36y109 CPE[4]
00  // 25 x36y109 CPE[5]
80  // 26 x36y109 CPE[6]
00  // 27 x36y109 CPE[7]
FD  // 28 x36y109 CPE[8]
00  // 29 x36y109 CPE[9]
FA  // 30 x36y110 CPE[0]  _a1365  C_MX2b////    
00  // 31 x36y110 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  // 32 x36y110 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 33 x36y110 CPE[3]      00_0000_00_0000_0004_000F difference
40  // 34 x36y110 CPE[4]
00  // 35 x36y110 CPE[5]
00  // 36 x36y110 CPE[6]
18  // 37 x36y110 CPE[7]
3B // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x37y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E85F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
37 // y_sel: 109
1B // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E867
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AF  //  0 x37y109 CPE[0]  _a35  C_ORAND////    _a902  C_///AND/D
BB  //  1 x37y109 CPE[1]  80'h00_F918_80_0000_0C88_BBAF modified with path inversions
88  //  2 x37y109 CPE[2]  80'h00_F618_80_0000_0C88_7BAF from netlist
0C  //  3 x37y109 CPE[3]      00_0F00_00_0000_0000_C000 difference
00  //  4 x37y109 CPE[4]
00  //  5 x37y109 CPE[5]
80  //  6 x37y109 CPE[6]
18  //  7 x37y109 CPE[7]
F9  //  8 x37y109 CPE[8]
00  //  9 x37y109 CPE[9]
37  // 10 x37y110 CPE[0]  _a187  C_///ORAND/
FF  // 11 x37y110 CPE[1]  80'h00_0060_00_0000_0C08_FF37 modified with path inversions
08  // 12 x37y110 CPE[2]  80'h00_0060_00_0000_0C08_FF3B from netlist
0C  // 13 x37y110 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 14 x37y110 CPE[4]
00  // 15 x37y110 CPE[5]
00  // 16 x37y110 CPE[6]
60  // 17 x37y110 CPE[7]
00  // 18 x37y110 CPE[8]
00  // 19 x37y110 CPE[9]
FF  // 20 x38y109 CPE[0]  _a1681  C_////Bridge
FF  // 21 x38y109 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x38y109 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x38y109 CPE[3]
00  // 24 x38y109 CPE[4]
00  // 25 x38y109 CPE[5]
00  // 26 x38y109 CPE[6]
A0  // 27 x38y109 CPE[7]
00  // 28 x38y109 CPE[8]
00  // 29 x38y109 CPE[9]
84  // 30 x38y110 CPE[0]  net1 = net2: _a544  C_AND///AND/
81  // 31 x38y110 CPE[1]  80'h00_0078_00_0000_0C88_8184 modified with path inversions
88  // 32 x38y110 CPE[2]  80'h00_0078_00_0000_0C88_1111 from netlist
0C  // 33 x38y110 CPE[3]      00_0000_00_0000_0000_9095 difference
00  // 34 x38y110 CPE[4]
00  // 35 x38y110 CPE[5]
00  // 36 x38y110 CPE[6]
78  // 37 x38y110 CPE[7]
F8 // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x39y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E893     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
37 // y_sel: 109
13 // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E89B
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
3A  //  0 x39y109 CPE[0]  _a1150  C_MX4b/D///    
00  //  1 x39y109 CPE[1]  80'h00_FD00_00_0040_0AFD_003A modified with path inversions
FD  //  2 x39y109 CPE[2]  80'h00_FE00_00_0040_0AF0_00C5 from netlist
0A  //  3 x39y109 CPE[3]      00_0300_00_0000_000D_00FF difference
40  //  4 x39y109 CPE[4]
00  //  5 x39y109 CPE[5]
00  //  6 x39y109 CPE[6]
00  //  7 x39y109 CPE[7]
FD  //  8 x39y109 CPE[8]
00  //  9 x39y109 CPE[9]
FC  // 10 x39y110 CPE[0]  net1 = net2: _a912  C_AND/D//AND/D
CF  // 11 x39y110 CPE[1]  80'h00_F900_80_0000_0C88_CFFC modified with path inversions
88  // 12 x39y110 CPE[2]  80'h00_F600_80_0000_0C88_CFF3 from netlist
0C  // 13 x39y110 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 14 x39y110 CPE[4]
00  // 15 x39y110 CPE[5]
80  // 16 x39y110 CPE[6]
00  // 17 x39y110 CPE[7]
F9  // 18 x39y110 CPE[8]
00  // 19 x39y110 CPE[9]
FF  // 20 x40y109 CPE[0]  _a1679  C_////Bridge
FF  // 21 x40y109 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x40y109 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x40y109 CPE[3]
00  // 24 x40y109 CPE[4]
00  // 25 x40y109 CPE[5]
00  // 26 x40y109 CPE[6]
A1  // 27 x40y109 CPE[7]
00  // 28 x40y109 CPE[8]
00  // 29 x40y109 CPE[9]
57  // 30 x40y110 CPE[0]  _a214  C_///ORAND/
FF  // 31 x40y110 CPE[1]  80'h00_0060_00_0000_0C08_FF57 modified with path inversions
08  // 32 x40y110 CPE[2]  80'h00_0060_00_0000_0C08_FF5B from netlist
0C  // 33 x40y110 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 34 x40y110 CPE[4]
00  // 35 x40y110 CPE[5]
00  // 36 x40y110 CPE[6]
60  // 37 x40y110 CPE[7]
2F // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x43y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E8C7     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
37 // y_sel: 109
A3 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E8CF
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
AC  //  0 x43y109 CPE[0]  _a265  C_ORAND/D///    
FE  //  1 x43y109 CPE[1]  80'h00_FE00_00_0000_0888_FEAC modified with path inversions
88  //  2 x43y109 CPE[2]  80'h00_FE00_00_0000_0888_FE5C from netlist
08  //  3 x43y109 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x43y109 CPE[4]
00  //  5 x43y109 CPE[5]
00  //  6 x43y109 CPE[6]
00  //  7 x43y109 CPE[7]
FE  //  8 x43y109 CPE[8]
00  //  9 x43y109 CPE[9]
F2  // 10 x43y110 CPE[0]  _a453  C_///AND/D
FF  // 11 x43y110 CPE[1]  80'h00_FD00_80_0000_0C08_FFF2 modified with path inversions
08  // 12 x43y110 CPE[2]  80'h00_FE00_80_0000_0C08_FFF8 from netlist
0C  // 13 x43y110 CPE[3]      00_0300_00_0000_0000_000A difference
00  // 14 x43y110 CPE[4]
00  // 15 x43y110 CPE[5]
80  // 16 x43y110 CPE[6]
00  // 17 x43y110 CPE[7]
FD  // 18 x43y110 CPE[8]
00  // 19 x43y110 CPE[9]
5E  // 20 x44y109 CPE[0]  _a212  C_ORAND////    
EC  // 21 x44y109 CPE[1]  80'h00_0018_00_0000_0888_EC5E modified with path inversions
88  // 22 x44y109 CPE[2]  80'h00_0018_00_0000_0888_7CAB from netlist
08  // 23 x44y109 CPE[3]      00_0000_00_0000_0000_90F5 difference
00  // 24 x44y109 CPE[4]
00  // 25 x44y109 CPE[5]
00  // 26 x44y109 CPE[6]
18  // 27 x44y109 CPE[7]
00  // 28 x44y109 CPE[8]
00  // 29 x44y109 CPE[9]
0C  // 30 x44y110 CPE[0]  _a1497  C_MX2b////    
00  // 31 x44y110 CPE[1]  80'h00_0018_00_0040_0A30_000C modified with path inversions
30  // 32 x44y110 CPE[2]  80'h00_0018_00_0040_0A31_0003 from netlist
0A  // 33 x44y110 CPE[3]      00_0000_00_0000_0001_000F difference
40  // 34 x44y110 CPE[4]
00  // 35 x44y110 CPE[5]
00  // 36 x44y110 CPE[6]
18  // 37 x44y110 CPE[7]
FF // -- CRC low byte
F1 // -- CRC high byte


// Config Latches on x45y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E8FB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
37 // y_sel: 109
7B // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E903
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FA  //  0 x45y109 CPE[0]  _a580  C_MX2b////    
00  //  1 x45y109 CPE[1]  80'h00_0018_00_0040_0AC8_00FA modified with path inversions
C8  //  2 x45y109 CPE[2]  80'h00_0018_00_0040_0AC0_00F5 from netlist
0A  //  3 x45y109 CPE[3]      00_0000_00_0000_0008_000F difference
40  //  4 x45y109 CPE[4]
00  //  5 x45y109 CPE[5]
00  //  6 x45y109 CPE[6]
18  //  7 x45y109 CPE[7]
00  //  8 x45y109 CPE[8]
00  //  9 x45y109 CPE[9]
FF  // 10 x45y110 CPE[0]  _a1671  C_////Bridge
FF  // 11 x45y110 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  // 12 x45y110 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  // 13 x45y110 CPE[3]
00  // 14 x45y110 CPE[4]
00  // 15 x45y110 CPE[5]
00  // 16 x45y110 CPE[6]
A7  // 17 x45y110 CPE[7]
00  // 18 x45y110 CPE[8]
00  // 19 x45y110 CPE[9]
55  // 20 x46y109 CPE[0]  _a1537  C_AND////    _a1478  C_///AND/
F1  // 21 x46y109 CPE[1]  80'h00_0078_00_0000_0C88_F155 modified with path inversions
88  // 22 x46y109 CPE[2]  80'h00_0078_00_0000_0C88_F2AA from netlist
0C  // 23 x46y109 CPE[3]      00_0000_00_0000_0000_03FF difference
00  // 24 x46y109 CPE[4]
00  // 25 x46y109 CPE[5]
00  // 26 x46y109 CPE[6]
78  // 27 x46y109 CPE[7]
00  // 28 x46y109 CPE[8]
00  // 29 x46y109 CPE[9]
F4  // 30 x46y110 CPE[0]  net1 = net2: _a421  C_AND/D//AND/D
5C  // 31 x46y110 CPE[1]  80'h00_FD00_80_0000_0C88_5CF4 modified with path inversions
88  // 32 x46y110 CPE[2]  80'h00_FE00_80_0000_0C88_ACF8 from netlist
0C  // 33 x46y110 CPE[3]      00_0300_00_0000_0000_F00C difference
00  // 34 x46y110 CPE[4]
00  // 35 x46y110 CPE[5]
80  // 36 x46y110 CPE[6]
00  // 37 x46y110 CPE[7]
FD  // 38 x46y110 CPE[8]
79 // -- CRC low byte
BD // -- CRC high byte


// Config Latches on x25y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E930     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
38 // y_sel: 111
6D // -- CRC low byte
F1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E938
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x25y111 CPE[0]  _a1626  C_////Bridge
FF  //  1 x25y111 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x25y111 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x25y111 CPE[3]
00  //  4 x25y111 CPE[4]
00  //  5 x25y111 CPE[5]
00  //  6 x25y111 CPE[6]
A2  //  7 x25y111 CPE[7]
00  //  8 x25y111 CPE[8]
00  //  9 x25y111 CPE[9]
FF  // 10 x25y112 CPE[0]  _a1408  C_AND////    
A5  // 11 x25y112 CPE[1]  80'h00_0018_00_0000_0C88_A5FF modified with path inversions
88  // 12 x25y112 CPE[2]  80'h00_0018_00_0000_0C88_A5FF from netlist
0C  // 13 x25y112 CPE[3]
00  // 14 x25y112 CPE[4]
00  // 15 x25y112 CPE[5]
00  // 16 x25y112 CPE[6]
18  // 17 x25y112 CPE[7]
00  // 18 x25y112 CPE[8]
00  // 19 x25y112 CPE[9]
F5  // 20 x26y111 CPE[0]  net1 = net2: _a739  C_ADDF2/D//ADDF2/
5F  // 21 x26y111 CPE[1]  80'h00_F960_00_0020_0C66_5FF5 modified with path inversions
66  // 22 x26y111 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x26y111 CPE[3]      00_0F00_00_0000_0000_F00F difference
20  // 24 x26y111 CPE[4]
00  // 25 x26y111 CPE[5]
00  // 26 x26y111 CPE[6]
60  // 27 x26y111 CPE[7]
F9  // 28 x26y111 CPE[8]
00  // 29 x26y111 CPE[9]
F5  // 30 x26y112 CPE[0]  net1 = net2: _a741  C_ADDF2/D//ADDF2/
CF  // 31 x26y112 CPE[1]  80'h00_F960_00_0020_0C66_CFF5 modified with path inversions
66  // 32 x26y112 CPE[2]  80'h00_F660_00_0020_0C66_CFFA from netlist
0C  // 33 x26y112 CPE[3]      00_0F00_00_0000_0000_000F difference
20  // 34 x26y112 CPE[4]
00  // 35 x26y112 CPE[5]
00  // 36 x26y112 CPE[6]
60  // 37 x26y112 CPE[7]
F9  // 38 x26y112 CPE[8]
F4 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x27y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E965     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
38 // y_sel: 111
05 // -- CRC low byte
DB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E96D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
35  //  0 x27y111 CPE[0]  _a1409  C_///AND/
FF  //  1 x27y111 CPE[1]  80'h00_0060_00_0000_0C08_FF35 modified with path inversions
08  //  2 x27y111 CPE[2]  80'h00_0060_00_0000_0C08_FFC5 from netlist
0C  //  3 x27y111 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x27y111 CPE[4]
00  //  5 x27y111 CPE[5]
00  //  6 x27y111 CPE[6]
60  //  7 x27y111 CPE[7]
00  //  8 x27y111 CPE[8]
00  //  9 x27y111 CPE[9]
CF  // 10 x27y112 CPE[0]  net1 = net2: _a1016  C_AND/D//AND/D
5F  // 11 x27y112 CPE[1]  80'h00_F500_80_0000_0C88_5FCF modified with path inversions
88  // 12 x27y112 CPE[2]  80'h00_F600_80_0000_0C88_AFCF from netlist
0C  // 13 x27y112 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 14 x27y112 CPE[4]
00  // 15 x27y112 CPE[5]
80  // 16 x27y112 CPE[6]
00  // 17 x27y112 CPE[7]
F5  // 18 x27y112 CPE[8]
00  // 19 x27y112 CPE[9]
05  // 20 x28y111 CPE[0]  net1 = net2: _a796  C_ADDF2///ADDF2/
0A  // 21 x28y111 CPE[1]  80'h00_0078_00_0020_0C66_0A05 modified with path inversions
66  // 22 x28y111 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 23 x28y111 CPE[3]      00_0000_00_0000_0000_000F difference
20  // 24 x28y111 CPE[4]
00  // 25 x28y111 CPE[5]
00  // 26 x28y111 CPE[6]
78  // 27 x28y111 CPE[7]
00  // 28 x28y111 CPE[8]
00  // 29 x28y111 CPE[9]
05  // 30 x28y112 CPE[0]  net1 = net2: _a798  C_ADDF2///ADDF2/
50  // 31 x28y112 CPE[1]  80'h00_0078_00_0020_0C66_5005 modified with path inversions
66  // 32 x28y112 CPE[2]  80'h00_0078_00_0020_0C66_A00A from netlist
0C  // 33 x28y112 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 34 x28y112 CPE[4]
00  // 35 x28y112 CPE[5]
00  // 36 x28y112 CPE[6]
78  // 37 x28y112 CPE[7]
9C // -- CRC low byte
74 // -- CRC high byte


// Config Latches on x31y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E999     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
38 // y_sel: 111
84 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E9A1
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x31y111 CPE[0]  _a1623  C_////Bridge
FF  //  1 x31y111 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  //  2 x31y111 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  //  3 x31y111 CPE[3]
00  //  4 x31y111 CPE[4]
00  //  5 x31y111 CPE[5]
00  //  6 x31y111 CPE[6]
A5  //  7 x31y111 CPE[7]
00  //  8 x31y111 CPE[8]
00  //  9 x31y111 CPE[9]
CA  // 10 x31y112 CPE[0]  _a1155  C_MX4b////    
00  // 11 x31y112 CPE[1]  80'h00_0018_00_0040_0AA8_00CA modified with path inversions
A8  // 12 x31y112 CPE[2]  80'h00_0018_00_0040_0AA0_00CA from netlist
0A  // 13 x31y112 CPE[3]      00_0000_00_0000_0008_0000 difference
40  // 14 x31y112 CPE[4]
00  // 15 x31y112 CPE[5]
00  // 16 x31y112 CPE[6]
18  // 17 x31y112 CPE[7]
00  // 18 x31y112 CPE[8]
00  // 19 x31y112 CPE[9]
84  // 20 x32y111 CPE[0]  _a529  C_AND/D///    
13  // 21 x32y111 CPE[1]  80'h00_FE00_00_0000_0888_1384 modified with path inversions
88  // 22 x32y111 CPE[2]  80'h00_FE00_00_0000_0888_8C24 from netlist
08  // 23 x32y111 CPE[3]      00_0000_00_0000_0000_9FA0 difference
00  // 24 x32y111 CPE[4]
00  // 25 x32y111 CPE[5]
00  // 26 x32y111 CPE[6]
00  // 27 x32y111 CPE[7]
FE  // 28 x32y111 CPE[8]
00  // 29 x32y111 CPE[9]
FF  // 30 x32y112 CPE[0]  _a1678  C_////Bridge
FF  // 31 x32y112 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x32y112 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x32y112 CPE[3]
00  // 34 x32y112 CPE[4]
00  // 35 x32y112 CPE[5]
00  // 36 x32y112 CPE[6]
A1  // 37 x32y112 CPE[7]
6E // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x33y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 E9CD     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
38 // y_sel: 111
5C // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 E9D5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x33y111 CPE[0]  _a1674  C_////Bridge
FF  //  1 x33y111 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x33y111 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x33y111 CPE[3]
00  //  4 x33y111 CPE[4]
00  //  5 x33y111 CPE[5]
00  //  6 x33y111 CPE[6]
A2  //  7 x33y111 CPE[7]
00  //  8 x33y111 CPE[8]
00  //  9 x33y111 CPE[9]
35  // 10 x33y112 CPE[0]  _a1122  C_MX4b////    
00  // 11 x33y112 CPE[1]  80'h00_0018_00_0040_0A51_0035 modified with path inversions
51  // 12 x33y112 CPE[2]  80'h00_0018_00_0040_0A50_00C5 from netlist
0A  // 13 x33y112 CPE[3]      00_0000_00_0000_0001_00F0 difference
40  // 14 x33y112 CPE[4]
00  // 15 x33y112 CPE[5]
00  // 16 x33y112 CPE[6]
18  // 17 x33y112 CPE[7]
00  // 18 x33y112 CPE[8]
00  // 19 x33y112 CPE[9]
FC  // 20 x34y111 CPE[0]  net1 = net2: _a835  C_ADDF2/D//ADDF2/
5F  // 21 x34y111 CPE[1]  80'h00_FA60_00_0020_0C66_5FFC modified with path inversions
66  // 22 x34y111 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x34y111 CPE[3]      00_0C00_00_0000_0000_F000 difference
20  // 24 x34y111 CPE[4]
00  // 25 x34y111 CPE[5]
00  // 26 x34y111 CPE[6]
60  // 27 x34y111 CPE[7]
FA  // 28 x34y111 CPE[8]
00  // 29 x34y111 CPE[9]
F3  // 30 x34y112 CPE[0]  net1 = net2: _a837  C_ADDF2/D//ADDF2/
CF  // 31 x34y112 CPE[1]  80'h00_FA60_00_0020_0C66_CFF3 modified with path inversions
66  // 32 x34y112 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y112 CPE[3]      00_0C00_00_0000_0000_000F difference
20  // 34 x34y112 CPE[4]
00  // 35 x34y112 CPE[5]
00  // 36 x34y112 CPE[6]
60  // 37 x34y112 CPE[7]
FA  // 38 x34y112 CPE[8]
A2 // -- CRC low byte
24 // -- CRC high byte


// Config Latches on x37y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EA02     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
38 // y_sel: 111
EC // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EA0A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3F  //  0 x37y111 CPE[0]  net1 = net2: _a906  C_AND/D//AND/D
AF  //  1 x37y111 CPE[1]  80'h00_F600_80_0000_0C88_AF3F modified with path inversions
88  //  2 x37y111 CPE[2]  80'h00_F600_80_0000_0C88_AFCF from netlist
0C  //  3 x37y111 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x37y111 CPE[4]
00  //  5 x37y111 CPE[5]
80  //  6 x37y111 CPE[6]
00  //  7 x37y111 CPE[7]
F6  //  8 x37y111 CPE[8]
00  //  9 x37y111 CPE[9]
AF  // 10 x37y112 CPE[0]  net1 = net2: _a908  C_AND/D//AND/D
3F  // 11 x37y112 CPE[1]  80'h00_F900_80_0000_0C88_3FAF modified with path inversions
88  // 12 x37y112 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  // 13 x37y112 CPE[3]      00_0F00_00_0000_0000_F000 difference
00  // 14 x37y112 CPE[4]
00  // 15 x37y112 CPE[5]
80  // 16 x37y112 CPE[6]
00  // 17 x37y112 CPE[7]
F9  // 18 x37y112 CPE[8]
00  // 19 x37y112 CPE[9]
5F  // 20 x38y111 CPE[0]  net1 = net2: _a179  C_AND////D
FC  // 21 x38y111 CPE[1]  80'h00_FD18_00_0000_0888_FC5F modified with path inversions
88  // 22 x38y111 CPE[2]  80'h00_FE18_00_0000_0888_FC5F from netlist
08  // 23 x38y111 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 24 x38y111 CPE[4]
00  // 25 x38y111 CPE[5]
00  // 26 x38y111 CPE[6]
18  // 27 x38y111 CPE[7]
FD  // 28 x38y111 CPE[8]
00  // 29 x38y111 CPE[9]
42  // 30 x38y112 CPE[0]  _a537  C_AND/D///    
32  // 31 x38y112 CPE[1]  80'h00_FD00_00_0000_0888_3242 modified with path inversions
88  // 32 x38y112 CPE[2]  80'h00_FE00_00_0000_0888_C844 from netlist
08  // 33 x38y112 CPE[3]      00_0300_00_0000_0000_FA06 difference
00  // 34 x38y112 CPE[4]
00  // 35 x38y112 CPE[5]
00  // 36 x38y112 CPE[6]
00  // 37 x38y112 CPE[7]
FD  // 38 x38y112 CPE[8]
38 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x51y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EA37     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
38 // y_sel: 111
F4 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EA3F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x51y111 CPE[0]
00  //  1 x51y111 CPE[1]
00  //  2 x51y111 CPE[2]
00  //  3 x51y111 CPE[3]
00  //  4 x51y111 CPE[4]
00  //  5 x51y111 CPE[5]
00  //  6 x51y111 CPE[6]
00  //  7 x51y111 CPE[7]
00  //  8 x51y111 CPE[8]
00  //  9 x51y111 CPE[9]
3E  // 10 x51y112 CPE[0]  _a457  C_///ORAND/
FF  // 11 x51y112 CPE[1]  80'h00_0060_00_0000_0C08_FF3E modified with path inversions
08  // 12 x51y112 CPE[2]  80'h00_0060_00_0000_0C08_FF3B from netlist
0C  // 13 x51y112 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 14 x51y112 CPE[4]
00  // 15 x51y112 CPE[5]
00  // 16 x51y112 CPE[6]
60  // 17 x51y112 CPE[7]
00  // 18 x51y112 CPE[8]
00  // 19 x51y112 CPE[9]
F5  // 20 x52y111 CPE[0]  _a428  C_MX2b////    
00  // 21 x52y111 CPE[1]  80'h00_0018_00_0040_0ACC_00F5 modified with path inversions
CC  // 22 x52y111 CPE[2]  80'h00_0018_00_0040_0ACC_00F5 from netlist
0A  // 23 x52y111 CPE[3]
40  // 24 x52y111 CPE[4]
00  // 25 x52y111 CPE[5]
00  // 26 x52y111 CPE[6]
18  // 27 x52y111 CPE[7]
00  // 28 x52y111 CPE[8]
00  // 29 x52y111 CPE[9]
FF  // 30 x52y112 CPE[0]  _a494  C_AND/D///    
33  // 31 x52y112 CPE[1]  80'h00_FD00_00_0000_0C88_33FF modified with path inversions
88  // 32 x52y112 CPE[2]  80'h00_FE00_00_0000_0C88_CCFF from netlist
0C  // 33 x52y112 CPE[3]      00_0300_00_0000_0000_FF00 difference
00  // 34 x52y112 CPE[4]
00  // 35 x52y112 CPE[5]
00  // 36 x52y112 CPE[6]
00  // 37 x52y112 CPE[7]
FD  // 38 x52y112 CPE[8]
EF // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x23y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EA6C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
39 // y_sel: 113
3C // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EA74
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
5F  //  0 x23y113 CPE[0]  net1 = net2: _a1018  C_AND/D//AND/D
3F  //  1 x23y113 CPE[1]  80'h00_FA00_80_0000_0C88_3F5F modified with path inversions
88  //  2 x23y113 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  //  3 x23y113 CPE[3]      00_0C00_00_0000_0000_F0F0 difference
00  //  4 x23y113 CPE[4]
00  //  5 x23y113 CPE[5]
80  //  6 x23y113 CPE[6]
00  //  7 x23y113 CPE[7]
FA  //  8 x23y113 CPE[8]
00  //  9 x23y113 CPE[9]
F2  // 10 x23y114 CPE[0]  net1 = net2: _a507  C_AND/D//AND/D
F1  // 11 x23y114 CPE[1]  80'h00_FE00_80_0000_0C88_F1F2 modified with path inversions
88  // 12 x23y114 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 13 x23y114 CPE[3]      00_0000_00_0000_0000_090A difference
00  // 14 x23y114 CPE[4]
00  // 15 x23y114 CPE[5]
80  // 16 x23y114 CPE[6]
00  // 17 x23y114 CPE[7]
FE  // 18 x23y114 CPE[8]
00  // 19 x23y114 CPE[9]
FF  // 20 x24y113 CPE[0]  _a298  C_ORAND/D///    
BB  // 21 x24y113 CPE[1]  80'h00_FD00_00_0000_0388_BBFF modified with path inversions
88  // 22 x24y113 CPE[2]  80'h00_FE00_00_0000_0388_77FF from netlist
03  // 23 x24y113 CPE[3]      00_0300_00_0000_0000_CC00 difference
00  // 24 x24y113 CPE[4]
00  // 25 x24y113 CPE[5]
00  // 26 x24y113 CPE[6]
00  // 27 x24y113 CPE[7]
FD  // 28 x24y113 CPE[8]
00  // 29 x24y113 CPE[9]
44  // 30 x24y114 CPE[0]  net1 = net2: _a535  C_AND///AND/
41  // 31 x24y114 CPE[1]  80'h00_0078_00_0000_0C88_4144 modified with path inversions
88  // 32 x24y114 CPE[2]  80'h00_0078_00_0000_0C88_1111 from netlist
0C  // 33 x24y114 CPE[3]      00_0000_00_0000_0000_5055 difference
00  // 34 x24y114 CPE[4]
00  // 35 x24y114 CPE[5]
00  // 36 x24y114 CPE[6]
78  // 37 x24y114 CPE[7]
8C // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x25y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EAA0     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
39 // y_sel: 113
E4 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EAA8
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
DD  //  0 x25y113 CPE[0]  net1 = net2: _a299  C_ORAND/D//ORAND/D
E7  //  1 x25y113 CPE[1]  80'h00_FD00_80_0000_0387_E7DD modified with path inversions
87  //  2 x25y113 CPE[2]  80'h00_FE00_80_0000_0387_7777 from netlist
03  //  3 x25y113 CPE[3]      00_0300_00_0000_0000_90AA difference
00  //  4 x25y113 CPE[4]
00  //  5 x25y113 CPE[5]
80  //  6 x25y113 CPE[6]
00  //  7 x25y113 CPE[7]
FD  //  8 x25y113 CPE[8]
00  //  9 x25y113 CPE[9]
00  // 10 x25y114 CPE[0]
00  // 11 x25y114 CPE[1]
00  // 12 x25y114 CPE[2]
00  // 13 x25y114 CPE[3]
00  // 14 x25y114 CPE[4]
00  // 15 x25y114 CPE[5]
00  // 16 x25y114 CPE[6]
00  // 17 x25y114 CPE[7]
00  // 18 x25y114 CPE[8]
00  // 19 x25y114 CPE[9]
FC  // 20 x26y113 CPE[0]  net1 = net2: _a743  C_ADDF2/D//ADDF2/
5F  // 21 x26y113 CPE[1]  80'h00_F960_00_0020_0C66_5FFC modified with path inversions
66  // 22 x26y113 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y113 CPE[3]      00_0F00_00_0000_0000_F000 difference
20  // 24 x26y113 CPE[4]
00  // 25 x26y113 CPE[5]
00  // 26 x26y113 CPE[6]
60  // 27 x26y113 CPE[7]
F9  // 28 x26y113 CPE[8]
00  // 29 x26y113 CPE[9]
F3  // 30 x26y114 CPE[0]  net1 = net2: _a745  C_ADDF2/D//ADDF2/
3F  // 31 x26y114 CPE[1]  80'h00_F660_00_0020_0C66_3FF3 modified with path inversions
66  // 32 x26y114 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x26y114 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 34 x26y114 CPE[4]
00  // 35 x26y114 CPE[5]
00  // 36 x26y114 CPE[6]
60  // 37 x26y114 CPE[7]
F6  // 38 x26y114 CPE[8]
C5 // -- CRC low byte
7B // -- CRC high byte


// Config Latches on x29y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EAD5     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
39 // y_sel: 113
54 // -- CRC low byte
D3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EADD
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
A3  //  0 x29y113 CPE[0]  _a1144  C_MX4b////    _a1629  C_////Bridge
00  //  1 x29y113 CPE[1]  80'h00_00BB_00_0040_0AFD_00A3 modified with path inversions
FD  //  2 x29y113 CPE[2]  80'h00_00BB_00_0040_0AFE_0053 from netlist
0A  //  3 x29y113 CPE[3]      00_0000_00_0000_0003_00F0 difference
40  //  4 x29y113 CPE[4]
00  //  5 x29y113 CPE[5]
00  //  6 x29y113 CPE[6]
BB  //  7 x29y113 CPE[7]
00  //  8 x29y113 CPE[8]
00  //  9 x29y113 CPE[9]
FF  // 10 x29y114 CPE[0]  _a916  C_AND/D///    _a1601  C_////Bridge
CF  // 11 x29y114 CPE[1]  80'h00_F9A3_00_0000_0C88_CFFF modified with path inversions
88  // 12 x29y114 CPE[2]  80'h00_F6A3_00_0000_0C88_CFFF from netlist
0C  // 13 x29y114 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 14 x29y114 CPE[4]
00  // 15 x29y114 CPE[5]
00  // 16 x29y114 CPE[6]
A3  // 17 x29y114 CPE[7]
F9  // 18 x29y114 CPE[8]
00  // 19 x29y114 CPE[9]
4F  // 20 x30y113 CPE[0]  _a176  C_///AND/
FF  // 21 x30y113 CPE[1]  80'h00_0060_00_0000_0C08_FF4F modified with path inversions
08  // 22 x30y113 CPE[2]  80'h00_0060_00_0000_0C08_FF1F from netlist
0C  // 23 x30y113 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 24 x30y113 CPE[4]
00  // 25 x30y113 CPE[5]
00  // 26 x30y113 CPE[6]
60  // 27 x30y113 CPE[7]
00  // 28 x30y113 CPE[8]
00  // 29 x30y113 CPE[9]
CF  // 30 x30y114 CPE[0]  net1 = net2: _a177  C_AND////D
FC  // 31 x30y114 CPE[1]  80'h00_FE18_00_0000_0888_FCCF modified with path inversions
88  // 32 x30y114 CPE[2]  80'h00_FE18_00_0000_0888_FC3F from netlist
08  // 33 x30y114 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 34 x30y114 CPE[4]
00  // 35 x30y114 CPE[5]
00  // 36 x30y114 CPE[6]
18  // 37 x30y114 CPE[7]
FE  // 38 x30y114 CPE[8]
76 // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x33y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EB0A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
39 // y_sel: 113
D5 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EB12
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F1  //  0 x33y113 CPE[0]  net1 = net2: _a182  C_AND////D
FF  //  1 x33y113 CPE[1]  80'h00_FE18_00_0000_0888_FFF1 modified with path inversions
88  //  2 x33y113 CPE[2]  80'h00_FE18_00_0000_0888_FFF4 from netlist
08  //  3 x33y113 CPE[3]      00_0000_00_0000_0000_0005 difference
00  //  4 x33y113 CPE[4]
00  //  5 x33y113 CPE[5]
00  //  6 x33y113 CPE[6]
18  //  7 x33y113 CPE[7]
FE  //  8 x33y113 CPE[8]
00  //  9 x33y113 CPE[9]
C5  // 10 x33y114 CPE[0]  _a1157  C_MX4b////    
00  // 11 x33y114 CPE[1]  80'h00_0018_00_0040_0A54_00C5 modified with path inversions
54  // 12 x33y114 CPE[2]  80'h00_0018_00_0040_0A50_00C5 from netlist
0A  // 13 x33y114 CPE[3]      00_0000_00_0000_0004_0000 difference
40  // 14 x33y114 CPE[4]
00  // 15 x33y114 CPE[5]
00  // 16 x33y114 CPE[6]
18  // 17 x33y114 CPE[7]
00  // 18 x33y114 CPE[8]
00  // 19 x33y114 CPE[9]
FA  // 20 x34y113 CPE[0]  net1 = net2: _a839  C_ADDF2/D//ADDF2/
5F  // 21 x34y113 CPE[1]  80'h00_FA60_00_0020_0C66_5FFA modified with path inversions
66  // 22 x34y113 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x34y113 CPE[3]      00_0C00_00_0000_0000_F000 difference
20  // 24 x34y113 CPE[4]
00  // 25 x34y113 CPE[5]
00  // 26 x34y113 CPE[6]
60  // 27 x34y113 CPE[7]
FA  // 28 x34y113 CPE[8]
00  // 29 x34y113 CPE[9]
F3  // 30 x34y114 CPE[0]  net1 = net2: _a842  C_ADDF2/D//ADDF2/
3F  // 31 x34y114 CPE[1]  80'h00_F960_00_0020_0C66_3FF3 modified with path inversions
66  // 32 x34y114 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x34y114 CPE[3]      00_0F00_00_0000_0000_F00F difference
20  // 34 x34y114 CPE[4]
00  // 35 x34y114 CPE[5]
00  // 36 x34y114 CPE[6]
60  // 37 x34y114 CPE[7]
F9  // 38 x34y114 CPE[8]
48 // -- CRC low byte
CD // -- CRC high byte


// Config Latches on x23y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EB3F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3A // y_sel: 115
A7 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EB47
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FA  //  0 x23y115 CPE[0]  net1 = net2: _a1022  C_AND/D//AND/D
3F  //  1 x23y115 CPE[1]  80'h00_F500_80_0000_0C88_3FFA modified with path inversions
88  //  2 x23y115 CPE[2]  80'h00_F600_80_0000_0C88_CFF5 from netlist
0C  //  3 x23y115 CPE[3]      00_0300_00_0000_0000_F00F difference
00  //  4 x23y115 CPE[4]
00  //  5 x23y115 CPE[5]
80  //  6 x23y115 CPE[6]
00  //  7 x23y115 CPE[7]
F5  //  8 x23y115 CPE[8]
00  //  9 x23y115 CPE[9]
00  // 10 x23y116 CPE[0]
00  // 11 x23y116 CPE[1]
00  // 12 x23y116 CPE[2]
00  // 13 x23y116 CPE[3]
00  // 14 x23y116 CPE[4]
00  // 15 x23y116 CPE[5]
00  // 16 x23y116 CPE[6]
00  // 17 x23y116 CPE[7]
00  // 18 x23y116 CPE[8]
00  // 19 x23y116 CPE[9]
00  // 20 x24y115 CPE[0]
00  // 21 x24y115 CPE[1]
00  // 22 x24y115 CPE[2]
00  // 23 x24y115 CPE[3]
00  // 24 x24y115 CPE[4]
00  // 25 x24y115 CPE[5]
00  // 26 x24y115 CPE[6]
00  // 27 x24y115 CPE[7]
00  // 28 x24y115 CPE[8]
00  // 29 x24y115 CPE[9]
F1  // 30 x24y116 CPE[0]  net1 = net2: _a505  C_AND/D//AND/D
F8  // 31 x24y116 CPE[1]  80'h00_FD00_80_0000_0C88_F8F1 modified with path inversions
88  // 32 x24y116 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 33 x24y116 CPE[3]      00_0300_00_0000_0000_0009 difference
00  // 34 x24y116 CPE[4]
00  // 35 x24y116 CPE[5]
80  // 36 x24y116 CPE[6]
00  // 37 x24y116 CPE[7]
FD  // 38 x24y116 CPE[8]
31 // -- CRC low byte
3C // -- CRC high byte


// Config Latches on x25y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EB74     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3A // y_sel: 115
7F // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EB7C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x25y115 CPE[0]
00  //  1 x25y115 CPE[1]
00  //  2 x25y115 CPE[2]
00  //  3 x25y115 CPE[3]
00  //  4 x25y115 CPE[4]
00  //  5 x25y115 CPE[5]
00  //  6 x25y115 CPE[6]
00  //  7 x25y115 CPE[7]
00  //  8 x25y115 CPE[8]
00  //  9 x25y115 CPE[9]
84  // 10 x25y116 CPE[0]  _a235  C_AND////    
88  // 11 x25y116 CPE[1]  80'h00_0018_00_0000_0888_8884 modified with path inversions
88  // 12 x25y116 CPE[2]  80'h00_0018_00_0000_0888_8882 from netlist
08  // 13 x25y116 CPE[3]      00_0000_00_0000_0000_0006 difference
00  // 14 x25y116 CPE[4]
00  // 15 x25y116 CPE[5]
00  // 16 x25y116 CPE[6]
18  // 17 x25y116 CPE[7]
00  // 18 x25y116 CPE[8]
00  // 19 x25y116 CPE[9]
FC  // 20 x26y115 CPE[0]  net1 = net2: _a747  C_ADDF2/D//ADDF2/
AF  // 21 x26y115 CPE[1]  80'h00_F660_00_0020_0C66_AFFC modified with path inversions
66  // 22 x26y115 CPE[2]  80'h00_F660_00_0020_0C66_AFFC from netlist
0C  // 23 x26y115 CPE[3]
20  // 24 x26y115 CPE[4]
00  // 25 x26y115 CPE[5]
00  // 26 x26y115 CPE[6]
60  // 27 x26y115 CPE[7]
F6  // 28 x26y115 CPE[8]
00  // 29 x26y115 CPE[9]
FC  // 30 x26y116 CPE[0]  net1 = net2: _a750  C_ADDF2/D//ADDF2/
3F  // 31 x26y116 CPE[1]  80'h00_F560_00_0020_0C66_3FFC modified with path inversions
66  // 32 x26y116 CPE[2]  80'h00_F660_00_0020_0C66_CFFC from netlist
0C  // 33 x26y116 CPE[3]      00_0300_00_0000_0000_F000 difference
20  // 34 x26y116 CPE[4]
00  // 35 x26y116 CPE[5]
00  // 36 x26y116 CPE[6]
60  // 37 x26y116 CPE[7]
F5  // 38 x26y116 CPE[8]
FA // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x27y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EBA9     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3A // y_sel: 115
17 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EBB1
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
5F  //  0 x27y115 CPE[0]  _a237  C_AND////    _a918  C_///AND/D
11  //  1 x27y115 CPE[1]  80'h00_F518_80_0000_0C88_115F modified with path inversions
88  //  2 x27y115 CPE[2]  80'h00_F618_80_0000_0C88_28AF from netlist
0C  //  3 x27y115 CPE[3]      00_0300_00_0000_0000_39F0 difference
00  //  4 x27y115 CPE[4]
00  //  5 x27y115 CPE[5]
80  //  6 x27y115 CPE[6]
18  //  7 x27y115 CPE[7]
F5  //  8 x27y115 CPE[8]
00  //  9 x27y115 CPE[9]
AC  // 10 x27y116 CPE[0]  _a1145  C_MX4b////    _a1624  C_////Bridge
00  // 11 x27y116 CPE[1]  80'h00_00B8_00_0040_0AF7_00AC modified with path inversions
F7  // 12 x27y116 CPE[2]  80'h00_00B8_00_0040_0AFA_0053 from netlist
0A  // 13 x27y116 CPE[3]      00_0000_00_0000_000D_00FF difference
40  // 14 x27y116 CPE[4]
00  // 15 x27y116 CPE[5]
00  // 16 x27y116 CPE[6]
B8  // 17 x27y116 CPE[7]
00  // 18 x27y116 CPE[8]
00  // 19 x27y116 CPE[9]
FF  // 20 x28y115 CPE[0]  _a1627  C_////Bridge
FF  // 21 x28y115 CPE[1]  80'h00_00A4_00_0000_0C00_FFFF modified with path inversions
00  // 22 x28y115 CPE[2]  80'h00_00A4_00_0000_0C00_FFFF from netlist
0C  // 23 x28y115 CPE[3]
00  // 24 x28y115 CPE[4]
00  // 25 x28y115 CPE[5]
00  // 26 x28y115 CPE[6]
A4  // 27 x28y115 CPE[7]
00  // 28 x28y115 CPE[8]
00  // 29 x28y115 CPE[9]
77  // 30 x28y116 CPE[0]  net1 = net2: _a300  C_ORAND/D//ORAND/D
BD  // 31 x28y116 CPE[1]  80'h00_FE00_80_0000_0387_BD77 modified with path inversions
87  // 32 x28y116 CPE[2]  80'h00_FE00_80_0000_0387_77D7 from netlist
03  // 33 x28y116 CPE[3]      00_0000_00_0000_0000_CAA0 difference
00  // 34 x28y116 CPE[4]
00  // 35 x28y116 CPE[5]
80  // 36 x28y116 CPE[6]
00  // 37 x28y116 CPE[7]
FE  // 38 x28y116 CPE[8]
8F // -- CRC low byte
C8 // -- CRC high byte


// Config Latches on x29y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EBDE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
3A // y_sel: 115
CF // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EBE6
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
24  //  0 x29y115 CPE[0]  _a541  C_AND////    
A2  //  1 x29y115 CPE[1]  80'h00_0018_00_0000_0888_A224 modified with path inversions
88  //  2 x29y115 CPE[2]  80'h00_0018_00_0000_0888_5111 from netlist
08  //  3 x29y115 CPE[3]      00_0000_00_0000_0000_F335 difference
00  //  4 x29y115 CPE[4]
00  //  5 x29y115 CPE[5]
00  //  6 x29y115 CPE[6]
18  //  7 x29y115 CPE[7]
00  //  8 x29y115 CPE[8]
00  //  9 x29y115 CPE[9]
5F  // 10 x29y116 CPE[0]  net1 = net2: _a920  C_AND/D//AND/D
CF  // 11 x29y116 CPE[1]  80'h00_F600_80_0000_0C88_CF5F modified with path inversions
88  // 12 x29y116 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  // 13 x29y116 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  // 14 x29y116 CPE[4]
00  // 15 x29y116 CPE[5]
80  // 16 x29y116 CPE[6]
00  // 17 x29y116 CPE[7]
F6  // 18 x29y116 CPE[8]
00  // 19 x29y116 CPE[9]
FF  // 20 x30y115 CPE[0]  _a1596  C_////Bridge
FF  // 21 x30y115 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x30y115 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x30y115 CPE[3]
00  // 24 x30y115 CPE[4]
00  // 25 x30y115 CPE[5]
00  // 26 x30y115 CPE[6]
A0  // 27 x30y115 CPE[7]
00  // 28 x30y115 CPE[8]
00  // 29 x30y115 CPE[9]
CC  // 30 x30y116 CPE[0]  _a196  C_///AND/
FF  // 31 x30y116 CPE[1]  80'h00_0060_00_0000_0C08_FFCC modified with path inversions
08  // 32 x30y116 CPE[2]  80'h00_0060_00_0000_0C08_FF33 from netlist
0C  // 33 x30y116 CPE[3]      00_0000_00_0000_0000_00FF difference
00  // 34 x30y116 CPE[4]
00  // 35 x30y116 CPE[5]
00  // 36 x30y116 CPE[6]
60  // 37 x30y116 CPE[7]
6B // -- CRC low byte
E6 // -- CRC high byte


// Config Latches on x33y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EC12     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
3A // y_sel: 115
4E // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EC1A
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
CA  //  0 x33y115 CPE[0]  _a217  C_///AND/
FF  //  1 x33y115 CPE[1]  80'h00_0060_00_0000_0C08_FFCA modified with path inversions
08  //  2 x33y115 CPE[2]  80'h00_0060_00_0000_0C08_FF35 from netlist
0C  //  3 x33y115 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x33y115 CPE[4]
00  //  5 x33y115 CPE[5]
00  //  6 x33y115 CPE[6]
60  //  7 x33y115 CPE[7]
00  //  8 x33y115 CPE[8]
00  //  9 x33y115 CPE[9]
FF  // 10 x33y116 CPE[0]  _a200  C_AND////    
3A  // 11 x33y116 CPE[1]  80'h00_0018_00_0000_0C88_3AFF modified with path inversions
88  // 12 x33y116 CPE[2]  80'h00_0018_00_0000_0C88_35FF from netlist
0C  // 13 x33y116 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 14 x33y116 CPE[4]
00  // 15 x33y116 CPE[5]
00  // 16 x33y116 CPE[6]
18  // 17 x33y116 CPE[7]
00  // 18 x33y116 CPE[8]
00  // 19 x33y116 CPE[9]
5F  // 20 x34y115 CPE[0]  net1 = net2: _a844  C_ADDF2/D//ADDF2/
AF  // 21 x34y115 CPE[1]  80'h00_F560_00_0020_0C66_AF5F modified with path inversions
66  // 22 x34y115 CPE[2]  80'h00_F660_00_0020_0C66_AFAF from netlist
0C  // 23 x34y115 CPE[3]      00_0300_00_0000_0000_00F0 difference
20  // 24 x34y115 CPE[4]
00  // 25 x34y115 CPE[5]
00  // 26 x34y115 CPE[6]
60  // 27 x34y115 CPE[7]
F5  // 28 x34y115 CPE[8]
00  // 29 x34y115 CPE[9]
3F  // 30 x34y116 CPE[0]  _a178  C_MX2b////    _a1684  C_////Bridge
00  // 31 x34y116 CPE[1]  80'h00_00BA_00_0040_0AAA_003F modified with path inversions
AA  // 32 x34y116 CPE[2]  80'h00_00BA_00_0040_0AAA_003F from netlist
0A  // 33 x34y116 CPE[3]
40  // 34 x34y116 CPE[4]
00  // 35 x34y116 CPE[5]
00  // 36 x34y116 CPE[6]
BA  // 37 x34y116 CPE[7]
F0 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x51y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EC46     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3A // y_sel: 115
E6 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EC4E
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y115 CPE[0]
00  //  1 x51y115 CPE[1]
00  //  2 x51y115 CPE[2]
00  //  3 x51y115 CPE[3]
00  //  4 x51y115 CPE[4]
00  //  5 x51y115 CPE[5]
00  //  6 x51y115 CPE[6]
00  //  7 x51y115 CPE[7]
00  //  8 x51y115 CPE[8]
00  //  9 x51y115 CPE[9]
00  // 10 x51y116 CPE[0]
00  // 11 x51y116 CPE[1]
00  // 12 x51y116 CPE[2]
00  // 13 x51y116 CPE[3]
00  // 14 x51y116 CPE[4]
00  // 15 x51y116 CPE[5]
00  // 16 x51y116 CPE[6]
00  // 17 x51y116 CPE[7]
00  // 18 x51y116 CPE[8]
00  // 19 x51y116 CPE[9]
FF  // 20 x52y115 CPE[0]  _a396  C_ORAND/D///    
DC  // 21 x52y115 CPE[1]  80'h00_FE00_00_0000_0C88_DCFF modified with path inversions
88  // 22 x52y115 CPE[2]  80'h00_FE00_00_0000_0C88_ECFF from netlist
0C  // 23 x52y115 CPE[3]      00_0000_00_0000_0000_3000 difference
00  // 24 x52y115 CPE[4]
00  // 25 x52y115 CPE[5]
00  // 26 x52y115 CPE[6]
00  // 27 x52y115 CPE[7]
FE  // 28 x52y115 CPE[8]
00  // 29 x52y115 CPE[9]
23  // 30 x52y116 CPE[0]  _a284  C_AND////    _a289  C_///AND/
AC  // 31 x52y116 CPE[1]  80'h00_0078_00_0000_0C88_AC23 modified with path inversions
88  // 32 x52y116 CPE[2]  80'h00_0078_00_0000_0C88_534C from netlist
0C  // 33 x52y116 CPE[3]      00_0000_00_0000_0000_FF6F difference
00  // 34 x52y116 CPE[4]
00  // 35 x52y116 CPE[5]
00  // 36 x52y116 CPE[6]
78  // 37 x52y116 CPE[7]
85 // -- CRC low byte
55 // -- CRC high byte


// Config Latches on x21y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 EC7A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
3B // y_sel: 117
26 // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 EC82
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x21y117 CPE[0]
00  //  1 x21y117 CPE[1]
00  //  2 x21y117 CPE[2]
00  //  3 x21y117 CPE[3]
00  //  4 x21y117 CPE[4]
00  //  5 x21y117 CPE[5]
00  //  6 x21y117 CPE[6]
00  //  7 x21y117 CPE[7]
00  //  8 x21y117 CPE[8]
00  //  9 x21y117 CPE[9]
FF  // 10 x21y118 CPE[0]  _a1028  C_AND/D///    
AF  // 11 x21y118 CPE[1]  80'h00_F500_00_0000_0C88_AFFF modified with path inversions
88  // 12 x21y118 CPE[2]  80'h00_F600_00_0000_0C88_AFFF from netlist
0C  // 13 x21y118 CPE[3]      00_0300_00_0000_0000_0000 difference
00  // 14 x21y118 CPE[4]
00  // 15 x21y118 CPE[5]
00  // 16 x21y118 CPE[6]
00  // 17 x21y118 CPE[7]
F5  // 18 x21y118 CPE[8]
00  // 19 x21y118 CPE[9]
F8  // 20 x22y117 CPE[0]  net1 = net2: _a501  C_AND/D//AND/D
F1  // 21 x22y117 CPE[1]  80'h00_FD00_80_0000_0C88_F1F8 modified with path inversions
88  // 22 x22y117 CPE[2]  80'h00_FE00_80_0000_0C88_F8F8 from netlist
0C  // 23 x22y117 CPE[3]      00_0300_00_0000_0000_0900 difference
00  // 24 x22y117 CPE[4]
00  // 25 x22y117 CPE[5]
80  // 26 x22y117 CPE[6]
00  // 27 x22y117 CPE[7]
FD  // 28 x22y117 CPE[8]
00  // 29 x22y117 CPE[9]
00  // 30 x22y118 CPE[0]
00  // 31 x22y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x22y118 CPE[2]
00  // 33 x22y118 CPE[3]
00  // 34 x22y118 CPE[4]
60  // 35 x22y118 CPE[5]
3F  // 36 x22y118 CPE[6]
46 // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x23y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ECAD     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
3B // y_sel: 117
2E // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 ECB5
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
55  //  0 x23y117 CPE[0]  _a291  C_///AND/D
FF  //  1 x23y117 CPE[1]  80'h00_FD00_80_0000_0C07_FF55 modified with path inversions
07  //  2 x23y117 CPE[2]  80'h00_FE00_80_0000_0C07_FF55 from netlist
0C  //  3 x23y117 CPE[3]      00_0300_00_0000_0000_0000 difference
00  //  4 x23y117 CPE[4]
00  //  5 x23y117 CPE[5]
80  //  6 x23y117 CPE[6]
00  //  7 x23y117 CPE[7]
FD  //  8 x23y117 CPE[8]
00  //  9 x23y117 CPE[9]
AF  // 10 x23y118 CPE[0]  net1 = net2: _a1030  C_AND/D//AND/D
3F  // 11 x23y118 CPE[1]  80'h00_FA00_80_0000_0C88_3FAF modified with path inversions
88  // 12 x23y118 CPE[2]  80'h00_F600_80_0000_0C88_CFAF from netlist
0C  // 13 x23y118 CPE[3]      00_0C00_00_0000_0000_F000 difference
00  // 14 x23y118 CPE[4]
00  // 15 x23y118 CPE[5]
80  // 16 x23y118 CPE[6]
00  // 17 x23y118 CPE[7]
FA  // 18 x23y118 CPE[8]
00  // 19 x23y118 CPE[9]
00  // 20 x24y117 CPE[0]
00  // 21 x24y117 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x24y117 CPE[2]
00  // 23 x24y117 CPE[3]
00  // 24 x24y117 CPE[4]
60  // 25 x24y117 CPE[5]
3F  // 26 x24y117 CPE[6]
46 // -- CRC low byte
0B // -- CRC high byte


// Config Latches on x25y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ECD6     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
3B // y_sel: 117
F6 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 ECDE
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
FF  //  0 x25y117 CPE[0]  _a1673  C_////Bridge
FF  //  1 x25y117 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  //  2 x25y117 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  //  3 x25y117 CPE[3]
00  //  4 x25y117 CPE[4]
00  //  5 x25y117 CPE[5]
00  //  6 x25y117 CPE[6]
A2  //  7 x25y117 CPE[7]
00  //  8 x25y117 CPE[8]
00  //  9 x25y117 CPE[9]
24  // 10 x25y118 CPE[0]  _a533  C_AND////    
A8  // 11 x25y118 CPE[1]  80'h00_0018_00_0000_0888_A824 modified with path inversions
88  // 12 x25y118 CPE[2]  80'h00_0018_00_0000_0888_5111 from netlist
08  // 13 x25y118 CPE[3]      00_0000_00_0000_0000_F935 difference
00  // 14 x25y118 CPE[4]
00  // 15 x25y118 CPE[5]
00  // 16 x25y118 CPE[6]
18  // 17 x25y118 CPE[7]
00  // 18 x25y118 CPE[8]
00  // 19 x25y118 CPE[9]
F5  // 20 x26y117 CPE[0]  net1 = net2: _a752  C_ADDF2/D//ADDF2/
5F  // 21 x26y117 CPE[1]  80'h00_F960_00_0020_0C66_5FF5 modified with path inversions
66  // 22 x26y117 CPE[2]  80'h00_F660_00_0020_0C66_AFFA from netlist
0C  // 23 x26y117 CPE[3]      00_0F00_00_0000_0000_F00F difference
20  // 24 x26y117 CPE[4]
00  // 25 x26y117 CPE[5]
00  // 26 x26y117 CPE[6]
60  // 27 x26y117 CPE[7]
F9  // 28 x26y117 CPE[8]
00  // 29 x26y117 CPE[9]
FF  // 30 x26y118 CPE[0]  _a1625  C_////Bridge
FF  // 31 x26y118 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x26y118 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x26y118 CPE[3]
00  // 34 x26y118 CPE[4]
00  // 35 x26y118 CPE[5]
00  // 36 x26y118 CPE[6]
A0  // 37 x26y118 CPE[7]
7A // -- CRC low byte
B6 // -- CRC high byte


// Config Latches on x27y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ED0A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
3B // y_sel: 117
9E // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 ED12
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
FF  //  0 x27y117 CPE[0]  _a1672  C_////Bridge
FF  //  1 x27y117 CPE[1]  80'h00_00A7_00_0000_0C00_FFFF modified with path inversions
00  //  2 x27y117 CPE[2]  80'h00_00A7_00_0000_0C00_FFFF from netlist
0C  //  3 x27y117 CPE[3]
00  //  4 x27y117 CPE[4]
00  //  5 x27y117 CPE[5]
00  //  6 x27y117 CPE[6]
A7  //  7 x27y117 CPE[7]
00  //  8 x27y117 CPE[8]
00  //  9 x27y117 CPE[9]
CF  // 10 x27y118 CPE[0]  _a181  C_AND////    _a1026  C_///AND/D
35  // 11 x27y118 CPE[1]  80'h00_F618_80_0000_0C88_35CF modified with path inversions
88  // 12 x27y118 CPE[2]  80'h00_F618_80_0000_0C88_35CF from netlist
0C  // 13 x27y118 CPE[3]
00  // 14 x27y118 CPE[4]
00  // 15 x27y118 CPE[5]
80  // 16 x27y118 CPE[6]
18  // 17 x27y118 CPE[7]
F6  // 18 x27y118 CPE[8]
00  // 19 x27y118 CPE[9]
FF  // 20 x28y117 CPE[0]  _a1695  C_////Bridge
FF  // 21 x28y117 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 22 x28y117 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 23 x28y117 CPE[3]
00  // 24 x28y117 CPE[4]
00  // 25 x28y117 CPE[5]
00  // 26 x28y117 CPE[6]
A5  // 27 x28y117 CPE[7]
00  // 28 x28y117 CPE[8]
00  // 29 x28y117 CPE[9]
00  // 30 x28y118 CPE[0]
00  // 31 x28y118 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x28y118 CPE[2]
00  // 33 x28y118 CPE[3]
00  // 34 x28y118 CPE[4]
60  // 35 x28y118 CPE[5]
3F  // 36 x28y118 CPE[6]
E7 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x51y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0001 ED3D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
3B // y_sel: 117
6F // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0001 ED45
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x51y117 CPE[0]
00  //  1 x51y117 CPE[1]
00  //  2 x51y117 CPE[2]
00  //  3 x51y117 CPE[3]
00  //  4 x51y117 CPE[4]
00  //  5 x51y117 CPE[5]
00  //  6 x51y117 CPE[6]
00  //  7 x51y117 CPE[7]
00  //  8 x51y117 CPE[8]
00  //  9 x51y117 CPE[9]
5C  // 10 x51y118 CPE[0]  _a545  C_AND////    _a388  C_///AND/D
5C  // 11 x51y118 CPE[1]  80'h00_FE18_80_0000_0C88_5C5C modified with path inversions
88  // 12 x51y118 CPE[2]  80'h00_FE18_80_0000_0C88_ACAC from netlist
0C  // 13 x51y118 CPE[3]      00_0000_00_0000_0000_F0F0 difference
00  // 14 x51y118 CPE[4]
00  // 15 x51y118 CPE[5]
80  // 16 x51y118 CPE[6]
18  // 17 x51y118 CPE[7]
FE  // 18 x51y118 CPE[8]
00  // 19 x51y118 CPE[9]
00  // 20 x52y117 CPE[0]
00  // 21 x52y117 CPE[1]
00  // 22 x52y117 CPE[2]
00  // 23 x52y117 CPE[3]
00  // 24 x52y117 CPE[4]
00  // 25 x52y117 CPE[5]
00  // 26 x52y117 CPE[6]
00  // 27 x52y117 CPE[7]
00  // 28 x52y117 CPE[8]
00  // 29 x52y117 CPE[9]
CF  // 30 x52y118 CPE[0]  _a443  C_MX2b////    
00  // 31 x52y118 CPE[1]  80'h00_0018_00_0040_0AA8_00CF modified with path inversions
A8  // 32 x52y118 CPE[2]  80'h00_0018_00_0040_0AAA_003F from netlist
0A  // 33 x52y118 CPE[3]      00_0000_00_0000_0002_00F0 difference
40  // 34 x52y118 CPE[4]
00  // 35 x52y118 CPE[5]
00  // 36 x52y118 CPE[6]
18  // 37 x52y118 CPE[7]
7D // -- CRC low byte
21 // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0001 ED71
0C // Length: 12
B8 // -- CRC low byte
7E // -- CRC high byte
13  //  0 cfg_stat_chg
00  //  1 new_cfg_mode
33  //  2 GPIO_bankE[2]enable  GPIO_bankE[1]enable  GPIO_bankS[2]enable  GPIO_bankS[1]enable  
33  //  3 GPIO_bankW[2]enable  GPIO_bankW[1]enable  GPIO_bankN[2]enable  GPIO_bankN[1]enable  
C3  //  4 PLL0 ctrl register
00  //  5 PLL0 startup register
00  //  6 PLL1 ctrl register
00  //  7 PLL1 startup register
00  //  8 PLL2 ctrl register
00  //  9 PLL2 startup register
00  // 10 PLL3 ctrl register
00  // 11 PLL3 startup register
BB // -- CRC low byte
CB // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// end of cfg file