

================================================================
== Vitis HLS Report for 'B_IO_L3_in_serialize'
================================================================
* Date:           Sat Oct 15 10:48:49 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1035|     1035|  5.175 us|  5.175 us|  1035|  1035|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_383_1_fu_51  |B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_383_1  |     1027|     1027|  5.135 us|  5.135 us|  1027|  1027|       no|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      529|       90|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      222|    -|
|Register             |        -|     -|       70|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      599|      314|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+----+-----+
    |grp_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_383_1_fu_51  |B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_383_1  |        0|   0|  529|  90|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+----+-----+
    |Total                                                     |                                                |        0|   0|  529|  90|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  54|         10|    1|         10|
    |ap_done                              |   9|          2|    1|          2|
    |fifo_B_B_IO_L3_in_serialize70_write  |   9|          2|    1|          2|
    |gmem_B_blk_n_AR                      |   9|          2|    1|          2|
    |m_axi_gmem_B_ARADDR                  |  14|          3|   64|        192|
    |m_axi_gmem_B_ARBURST                 |   9|          2|    2|          4|
    |m_axi_gmem_B_ARCACHE                 |   9|          2|    4|          8|
    |m_axi_gmem_B_ARID                    |   9|          2|    1|          2|
    |m_axi_gmem_B_ARLEN                   |  14|          3|   32|         96|
    |m_axi_gmem_B_ARLOCK                  |   9|          2|    2|          4|
    |m_axi_gmem_B_ARPROT                  |   9|          2|    3|          6|
    |m_axi_gmem_B_ARQOS                   |   9|          2|    4|          8|
    |m_axi_gmem_B_ARREGION                |   9|          2|    4|          8|
    |m_axi_gmem_B_ARSIZE                  |   9|          2|    3|          6|
    |m_axi_gmem_B_ARUSER                  |   9|          2|    1|          2|
    |m_axi_gmem_B_ARVALID                 |  14|          3|    1|          3|
    |m_axi_gmem_B_RREADY                  |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 222|         47|  127|        359|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   9|   0|    9|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |grp_B_IO_L3_in_serialize_Pipeline_VITIS_LOOP_383_1_fu_51_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                         |   1|   0|    1|          0|
    |trunc_ln_reg_81                                                        |  58|   0|   58|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  70|   0|   70|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|           B_IO_L3_in_serialize|  return value|
|m_axi_gmem_B_AWVALID                  |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWREADY                  |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWADDR                   |  out|   64|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWID                     |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWLEN                    |  out|   32|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWSIZE                   |  out|    3|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWBURST                  |  out|    2|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWLOCK                   |  out|    2|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWCACHE                  |  out|    4|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWPROT                   |  out|    3|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWQOS                    |  out|    4|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWREGION                 |  out|    4|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_AWUSER                   |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WVALID                   |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WREADY                   |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WDATA                    |  out|  512|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WSTRB                    |  out|   64|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WLAST                    |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WID                      |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_WUSER                    |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARVALID                  |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARREADY                  |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARADDR                   |  out|   64|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARID                     |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARLEN                    |  out|   32|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARSIZE                   |  out|    3|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARBURST                  |  out|    2|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARLOCK                   |  out|    2|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARCACHE                  |  out|    4|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARPROT                   |  out|    3|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARQOS                    |  out|    4|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARREGION                 |  out|    4|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_ARUSER                   |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RVALID                   |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RREADY                   |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RDATA                    |   in|  512|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RLAST                    |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RID                      |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RUSER                    |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_RRESP                    |   in|    2|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_BVALID                   |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_BREADY                   |  out|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_BRESP                    |   in|    2|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_BID                      |   in|    1|       m_axi|                         gmem_B|       pointer|
|m_axi_gmem_B_BUSER                    |   in|    1|       m_axi|                         gmem_B|       pointer|
|B                                     |   in|   64|     ap_none|                              B|        scalar|
|fifo_B_B_IO_L3_in_serialize70_din     |  out|  512|     ap_fifo|  fifo_B_B_IO_L3_in_serialize70|       pointer|
|fifo_B_B_IO_L3_in_serialize70_full_n  |   in|    1|     ap_fifo|  fifo_B_B_IO_L3_in_serialize70|       pointer|
|fifo_B_B_IO_L3_in_serialize70_write   |  out|    1|     ap_fifo|  fifo_B_B_IO_L3_in_serialize70|       pointer|
+--------------------------------------+-----+-----+------------+-------------------------------+--------------+

