VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c499.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: c499

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.27 seconds (max_rss 46.3 MiB, delta_rss +31.3 MiB)

Timing analysis: ON
Circuit netlist file: c499.net
Circuit placement file: c499.place
Circuit routing file: c499.route
Circuit SDC file: c499.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.03 seconds (max_rss 335.1 MiB, delta_rss +288.8 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c499.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 137
    .input :      41
    .output:      32
    6-LUT  :      64
  Nets  : 105
    Avg Fanout:     3.1
    Max Fanout:    22.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 429
  Timing Graph Edges: 616
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c499.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c499.blif'.

After removing unused inputs...
	total blocks: 137, total nets: 105, total inputs: 41, total outputs: 32
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     5/137       3%                            1     4 x 3     
    10/137       7%                            1     4 x 3     
    15/137      10%                            2     4 x 3     
    20/137      14%                            2     4 x 3     
    25/137      18%                            3     5 x 4     
    30/137      21%                            3     5 x 4     
    35/137      25%                            4     5 x 4     
    40/137      29%                            4     5 x 4     
    45/137      32%                            5     7 x 5     
    50/137      36%                            5     7 x 5     
    55/137      40%                            6     7 x 5     
    60/137      43%                            6     7 x 5     
    65/137      47%                            7     7 x 5     
    70/137      51%                           12     7 x 5     
    75/137      54%                           17     9 x 7     
    80/137      58%                           22     9 x 7     
    85/137      62%                           27    12 x 9     
    90/137      65%                           32    15 x 11    
    95/137      69%                           37    15 x 11    
   100/137      72%                           42    17 x 13    
   105/137      76%                           47    36 x 27    
   110/137      80%                           52    36 x 27    
   115/137      83%                           57    39 x 29    
   120/137      87%                           62    39 x 29    
   125/137      91%                           67    42 x 31    
   130/137      94%                           72    44 x 33    
   135/137      98%                           77    44 x 33    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 64
  LEs used for logic and registers    : 0
  LEs used for logic only             : 64
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.785e-06 sec
Full Max Req/Worst Slack updates 1 in 2.304e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.845e-06 sec
FPGA sized to 47 x 35 (auto)
Device Utilization: 0.03 (target 1.00)
	Block Utilization: 0.01 Type: LAB
	Block Utilization: 0.91 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB          7                                23.8571                      9.14286   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         73                               0.438356                     0.561644   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 105 nets, 105 nets not absorbed.

Netlist conversion complete.

# Packing took 0.08 seconds (max_rss 335.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c499.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021762 seconds).
Warning 12: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.02 seconds (max_rss 364.5 MiB, delta_rss +29.4 MiB)
Warning 13: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  LAB             : 7
   alm            : 64
    comb_block    : 64
     lut          : 64
      lut6        : 64
       lut        : 64
  io_cell         : 73
   pad            : 73
    inpad         : 41
    outpad        : 32

# Create Device
## Build Device Grid
FPGA sized to 47 x 35: 1645 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		7	blocks of type: LAB
	Architecture
		898	blocks of type: LAB
		299	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		299	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		8	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		73	blocks of type: io_cell
	Architecture
		80	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		64	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		160	blocks of type: M20K

Device Utilization: 0.03 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 0.91 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.02 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.00 seconds (max_rss 364.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:192417
OPIN->CHANX/CHANY edge count before creating direct connections: 1092344
OPIN->CHANX/CHANY edge count after creating direct connections: 1213228
CHAN->CHAN type edge count:2751608
Warning 14: Node: 264763 with RR_type: CHANX  at Location:CHANX:264763 H4 length:4 (45,0,0)-> (42,0,0), had no out-going switches
Warning 15: Node: 264825 with RR_type: CHANX  at Location:CHANX:264825 H4 length:3 (45,0,0)-> (43,0,0), had no out-going switches
Warning 16: in check_rr_graph: fringe node 264763 CHANX at (42,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 2.18 seconds (max_rss 455.8 MiB, delta_rss +90.9 MiB)
  RR Graph Nodes: 392726
  RR Graph Edges: 4157253
# Create Device took 2.22 seconds (max_rss 455.8 MiB, delta_rss +90.9 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 23.04 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 23.04 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.37 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.37 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)

There are 199 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 2660

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 16.3797 td_cost: 7.23799e-08
Initial placement estimated Critical Path Delay (CPD): 4.339 ns
Initial placement estimated setup Total Negative Slack (sTNS): -122.738 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -4.339 ns

Initial placement estimated setup slack histogram:
[ -4.3e-09: -4.2e-09) 5 ( 15.6%) |*****************************************
[ -4.2e-09: -4.2e-09) 3 (  9.4%) |*************************
[ -4.2e-09: -4.1e-09) 0 (  0.0%) |
[ -4.1e-09:   -4e-09) 0 (  0.0%) |
[   -4e-09: -3.9e-09) 2 (  6.2%) |****************
[ -3.9e-09: -3.8e-09) 6 ( 18.8%) |*************************************************
[ -3.8e-09: -3.7e-09) 5 ( 15.6%) |*****************************************
[ -3.7e-09: -3.6e-09) 6 ( 18.8%) |*************************************************
[ -3.6e-09: -3.5e-09) 4 ( 12.5%) |*********************************
[ -3.5e-09: -3.4e-09) 1 (  3.1%) |********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 172
Warning 17: Starting t: 39 of 80 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.3e-04   0.837      11.13 5.973e-08    4.322       -122   -4.322   0.465  0.0708   46.0     1.00       172  0.200
   2    0.0 4.1e-04   0.978       9.84 5.7411e-08   3.745       -112   -3.745   0.349  0.0122   46.0     1.00       344  0.950
   3    0.0 3.9e-04   0.995       9.71 5.0927e-08   3.672       -111   -3.672   0.291  0.0038   41.8     1.65       516  0.950
   4    0.0 3.7e-04   0.976       9.57 4.2979e-08   3.621       -108   -3.621   0.291  0.0116   35.6     2.62       688  0.950
   5    0.0 3.5e-04   0.983       9.45 3.9187e-08   3.499       -107   -3.499   0.326  0.0078   30.3     3.45       860  0.950
   6    0.0 3.3e-04   0.994       9.42 3.7142e-08   3.449       -104   -3.449   0.291  0.0030   26.8     3.99      1032  0.950
   7    0.0 3.2e-04   0.988       9.47 3.5643e-08   3.405       -102   -3.405   0.262  0.0068   22.8     4.61      1204  0.950
   8    0.0 3.0e-04   0.993       9.39 3.137e-08    3.485       -103   -3.485   0.151  0.0031   18.7     5.24      1376  0.950
   9    0.0 2.9e-04   0.993       9.30 3.3307e-08   3.334       -100   -3.334   0.227  0.0035   13.3     6.08      1548  0.950
  10    0.0 2.7e-04   0.989       9.28 3.0094e-08   3.354       -101   -3.354   0.244  0.0044   10.5     6.53      1720  0.950
  11    0.0 2.6e-04   0.995       9.35 3.184e-08    3.295       -100   -3.295   0.209  0.0037    8.4     6.84      1892  0.950
  12    0.0 2.5e-04   0.990       9.39 2.9777e-08   3.295       -100   -3.295   0.169  0.0095    6.5     7.15      2064  0.950
  13    0.0 2.3e-04   0.992       9.34 2.181e-08    3.460       -104   -3.460   0.157  0.0047    4.7     7.42      2236  0.950
  14    0.0 2.2e-04   0.993       9.26 2.1165e-08   3.424       -102   -3.424   0.145  0.0048    3.4     7.63      2408  0.950
  15    0.0 2.1e-04   0.994       9.22 2.1603e-08   3.354       -100   -3.354   0.134  0.0037    2.4     7.78      2580  0.950
  16    0.0 2.0e-04   0.996       9.19 2.5292e-08   3.276      -98.7   -3.276   0.157  0.0016    1.7     7.90      2752  0.950
  17    0.0 1.9e-04   0.997       9.20 2.9374e-08   3.192      -98.1   -3.192   0.157  0.0020    1.2     7.97      2924  0.950
  18    0.0 1.8e-04   0.997       9.18 2.9085e-08   3.192      -97.8   -3.192   0.134  0.0015    1.0     8.00      3096  0.950
  19    0.0 1.4e-04   0.999       9.17 2.8805e-08   3.200        -98   -3.200   0.134  0.0004    1.0     8.00      3268  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=9.17145, TD costs=2.88734e-08, CPD=  3.200 (ns) 
  20    0.0 1.2e-04   0.996       9.19 2.8578e-08   3.200      -97.9   -3.200   0.151  0.0021    1.0     8.00      3440  0.800
  21    0.0 1.1e-04   0.994       9.18 2.485e-08    3.251      -97.7   -3.251   0.134  0.0038    1.0     8.00      3612  0.950
  22    0.0 8.8e-05   0.994       9.15 2.2908e-08   3.295      -99.5   -3.295   0.134  0.0034    1.0     8.00      3784  0.800
  23    0.0 7.0e-05   0.996       9.15 2.4479e-08   3.251      -98.9   -3.251   0.076  0.0010    1.0     8.00      3956  0.800
Checkpoint saved: bb_costs=9.14729, TD costs=2.85435e-08, CPD=  3.179 (ns) 
  24    0.0 5.6e-05   0.997       9.15 2.8367e-08   3.179      -96.8   -3.179   0.110  0.0016    1.0     8.00      4128  0.800
  25    0.0 0.0e+00   0.999       9.14 2.8498e-08   3.179      -96.6   -3.179   0.105  0.0007    1.0     8.00      4300  0.800
## Placement Quench took 0.00 seconds (max_rss 455.8 MiB)
post-quench CPD = 3.179 (ns) 

BB estimate of min-dist (placement) wire length: 1715

Completed placement consistency check successfully.

Swaps called: 4380

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.179 ns, Fmax: 314.564 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.179 ns
Placement estimated setup Total Negative Slack (sTNS): -97.796 ns

Placement estimated setup slack histogram:
[ -3.2e-09: -3.1e-09)  1 (  3.1%) |***
[ -3.1e-09: -3.1e-09) 14 ( 43.8%) |************************************************
[ -3.1e-09: -3.1e-09)  0 (  0.0%) |
[ -3.1e-09: -3.1e-09)  0 (  0.0%) |
[ -3.1e-09:   -3e-09)  0 (  0.0%) |
[   -3e-09:   -3e-09) 10 ( 31.2%) |**********************************
[   -3e-09:   -3e-09)  1 (  3.1%) |***
[   -3e-09: -2.9e-09)  3 (  9.4%) |**********
[ -2.9e-09: -2.9e-09)  1 (  3.1%) |***
[ -2.9e-09: -2.9e-09)  2 (  6.2%) |*******

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.997204, bb_cost: 9.12996, td_cost: 2.91143e-08, 

Placement resource usage:
  LAB     implemented as LAB    : 6
  LAB     implemented as LABMLAB: 1
  io_cell implemented as iolane : 73

Placement number of temperatures: 25
Placement total # of swap attempts: 4380
	Swaps accepted:  899 (20.5 %)
	Swaps rejected: 2688 (61.4 %)
	Swaps aborted:  793 (18.1 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                2.97             3.08            96.92          0.00         
                   Median                 2.35             7.77            91.26          0.97         
                   Centroid               1.44             3.17            93.65          3.17         
                   W. Centroid            3.04             9.77            87.97          2.26         
                   W. Median              0.34             0.00            93.33          6.67         
                   Crit. Uniform          2.51             0.00            100.00         0.00         
                   Feasible Region        2.51             1.82            94.55          3.64         

io_cell            Uniform                21.00            28.48           71.52          0.00         
                   Median                 19.86            22.99           50.23          26.78        
                   Centroid               19.57            21.94           52.28          25.79        
                   W. Centroid            19.68            21.58           50.70          27.73        
                   W. Median              3.06             8.21            33.58          58.21        
                   Crit. Uniform          0.87             26.32           73.68          0.00         
                   Feasible Region        0.80             37.14           31.43          31.43        


Placement Quench timing analysis took 9.0188e-05 seconds (7.9138e-05 STA, 1.105e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00331133 seconds (0.00303215 STA, 0.000279177 slack) (27 full updates: 27 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)  12 (  6.0%) |*****
[      0.3:      0.4)  12 (  6.0%) |*****
[      0.4:      0.5)   2 (  1.0%) |*
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)  16 (  8.0%) |******
[      0.8:      0.9)  33 ( 16.6%) |*************
[      0.9:        1) 124 ( 62.3%) |***********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  108653     105     199     127 ( 0.032%)    2270 ( 0.4%)    3.764     -109.5     -3.764      0.000      0.000      N/A
Incr Slack updates 27 in 8.067e-05 sec
Full Max Req/Worst Slack updates 18 in 1.8464e-05 sec
Incr Max Req/Worst Slack updates 9 in 9.999e-06 sec
Incr Criticality updates 5 in 2.632e-05 sec
Full Criticality updates 22 in 0.000103423 sec
   2    0.0     0.5    1   83800      80     169      79 ( 0.020%)    2400 ( 0.4%)    3.764     -109.7     -3.764      0.000      0.000      N/A
   3    0.0     0.6    0   60459      47     112      36 ( 0.009%)    2272 ( 0.4%)    3.764     -110.7     -3.764      0.000      0.000      N/A
   4    0.0     0.8    0   34517      29      74      18 ( 0.005%)    2325 ( 0.4%)    3.825     -111.8     -3.825      0.000      0.000      N/A
   5    0.0     1.1    0   27755      26      72      12 ( 0.003%)    2326 ( 0.4%)    3.819     -112.6     -3.819      0.000      0.000      N/A
   6    0.0     1.4    0   25582      24      70       9 ( 0.002%)    2329 ( 0.4%)    3.838     -112.0     -3.838      0.000      0.000      N/A
   7    0.0     1.9    0   25495      21      63       0 ( 0.000%)    2278 ( 0.4%)    3.821     -111.8     -3.821      0.000      0.000      N/A
Restoring best routing
Critical path: 3.821 ns
Successfully routed after 7 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.5%) |
[      0.3:      0.4)   5 (  2.5%) |**
[      0.4:      0.5)  18 (  9.0%) |********
[      0.5:      0.6)   2 (  1.0%) |*
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   9 (  4.5%) |****
[      0.8:      0.9)  55 ( 27.6%) |************************
[      0.9:        1) 109 ( 54.8%) |***********************************************
Router Stats: total_nets_routed: 332 total_connections_routed: 759 total_heap_pushes: 366261 total_heap_pops: 62635 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 366261 total_external_heap_pops: 62635 total_external_SOURCE_pushes: 759 total_external_SOURCE_pops: 596 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 759 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 759 total_external_SINK_pushes: 8187 total_external_SINK_pops: 7436 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 8684 total_external_IPIN_pops: 8188 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 11409 total_external_OPIN_pops: 9392 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 451 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 451 total_external_CHANX_pushes: 164011 total_external_CHANX_pops: 27886 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 960 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 960 total_external_CHANY_pushes: 173211 total_external_CHANY_pops: 9137 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 687 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 687 total_number_of_adding_all_rt: 4239 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.04 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 14507233
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
Found 375 mismatches between routing and packing results.
Fixed 167 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 455.8 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB          7                                23.8571                      9.14286   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell         73                               0.438356                     0.561644   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 105 nets, 105 nets not absorbed.


Average number of bends per net: 1.79048  Maximum # of bends: 7

Number of global nets: 0
Number of routed nets (nonglobal): 105
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2278, average net length: 21.6952
	Maximum net length: 71

Wire length results in terms of physical segments...
	Total wiring segments used: 440, average wire segments per net: 4.19048
	Maximum segments used by a net: 12
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 16

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    8 (  0.3%) |
[        0:      0.1) 3120 ( 99.7%) |**********************************************
Maximum routing channel utilization:      0.16 at (26,18)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       0   0.000      250
                        13       0   0.000      250
                        14       7   3.149      250
                        15       2   0.723      250
                        16      10   4.596      250
                        17       2   0.681      250
                        18      41  10.234      250
                        19       6   1.362      250
                        20       5   2.043      250
                        21       5   1.277      250
                        22      11   2.298      250
                        23       4   1.787      250
                        24       4   1.191      250
                        25       0   0.000      250
                        26       3   0.681      250
                        27       1   0.170      250
                        28       3   0.851      250
                        29       0   0.000      250
                        30       3   1.489      250
                        31       1   0.043      250
                        32       3   0.596      250
                        33       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       5   1.543      120
                         9       8   1.286      120
                        10       0   0.000      120
                        11       1   0.457      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       1   0.057      120
                        17       1   0.057      120
                        18       2   0.514      120
                        19       1   0.057      120
                        20       2   0.143      120
                        21       8   0.714      120
                        22       8   1.200      120
                        23      13   2.400      120
                        24      11   1.000      120
                        25       9   2.000      120
                        26       9   0.857      120
                        27       3   0.457      120
                        28      13   1.600      120
                        29      16   2.343      120
                        30       1   0.314      120
                        31       0   0.000      120
                        32       3   0.171      120
                        33       1   0.057      120
                        34       0   0.000      120
                        35       1   0.057      120
                        36       7   1.857      120
                        37       5   1.400      120
                        38       0   0.000      120
                        39       0   0.000      120
                        40       0   0.000      120
                        41       0   0.000      120
                        42       0   0.000      120
                        43       0   0.000      120
                        44       0   0.000      120
                        45       0   0.000      120

Total tracks in x-direction: 8500, in y-direction: 5520

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.19278e+07, per logic tile: 13330.0

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2  20332
                                                      Y      2  12512
                                                      Y      3  23614
                                                      X      4  28560
                                                      Y      4  16560
                                                      X     10  22760
                                                      Y     16   2760
                                                      X     24   2888

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00221
                                             4     0.00333
                                            10     0.00391
                                            24     0.00312

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00879
                                             3      0.0011
                                             4     0.00308
                                            16     0.00543

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2         0.00472
                             L3          0.0011
                             L4         0.00324
                             L10         0.00391
                             L16         0.00543
                             L24         0.00312

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00221
                             H4    1     0.00333
                            H10    2     0.00391
                            H24    3     0.00312
                             V2    4     0.00879
                             V3    5      0.0011
                             V4    6     0.00308
                            V16    7     0.00543

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    1e-09:  1.1e-09)  2 (  6.2%) |********
[  1.1e-09:  1.2e-09)  1 (  3.1%) |****
[  1.2e-09:  1.4e-09)  3 (  9.4%) |************
[  1.4e-09:  1.5e-09)  5 ( 15.6%) |********************
[  1.5e-09:  1.6e-09) 12 ( 37.5%) |************************************************
[  1.6e-09:  1.7e-09)  3 (  9.4%) |************
[  1.7e-09:  1.8e-09)  4 ( 12.5%) |****************
[  1.8e-09:  1.9e-09)  0 (  0.0%) |
[  1.9e-09:    2e-09)  1 (  3.1%) |****
[    2e-09:  2.2e-09)  1 (  3.1%) |****

Final critical path delay (least slack): 3.821 ns, Fmax: 261.712 MHz
Final setup Worst Negative Slack (sWNS): -3.821 ns
Final setup Total Negative Slack (sTNS): -111.797 ns

Final setup slack histogram:
[ -3.8e-09: -3.7e-09) 4 ( 12.5%) |****************************
[ -3.7e-09: -3.7e-09) 1 (  3.1%) |*******
[ -3.7e-09: -3.6e-09) 2 (  6.2%) |**************
[ -3.6e-09: -3.5e-09) 7 ( 21.9%) |*************************************************
[ -3.5e-09: -3.4e-09) 6 ( 18.8%) |******************************************
[ -3.4e-09: -3.4e-09) 3 (  9.4%) |*********************
[ -3.4e-09: -3.3e-09) 7 ( 21.9%) |*************************************************
[ -3.3e-09: -3.2e-09) 0 (  0.0%) |
[ -3.2e-09: -3.1e-09) 1 (  3.1%) |*******
[ -3.1e-09: -3.1e-09) 1 (  3.1%) |*******

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 3.196e-06 sec
Full Max Req/Worst Slack updates 1 in 2.214e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 6.592e-06 sec
Flow timing analysis took 0.00894586 seconds (0.00834712 STA, 0.000598734 slack) (37 full updates: 28 setup, 0 hold, 9 combined).
VPR succeeded
The entire flow of VPR took 27.33 seconds (max_rss 455.8 MiB)
Incr Slack updates 8 in 2.8504e-05 sec
Full Max Req/Worst Slack updates 4 in 9.097e-06 sec
Incr Max Req/Worst Slack updates 4 in 1.7383e-05 sec
Incr Criticality updates 2 in 1.7262e-05 sec
Full Criticality updates 6 in 4.6126e-05 sec
