// Seed: 2978143601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 'b0 : -1 'h0] id_9 = id_2, id_10;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
);
  wire [1 : -1 'b0] id_3 = (id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
