// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_RAM.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_RAM
// Source Path: HDLTx/full_tx/store_frame_in_ram/RAM
// Hierarchy Level: 2
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_RAM
          (clk,
           enb_1_2_0,
           new_din,
           new_wr_addr,
           new_we,
           new_rd_addr,
           dout_new);


  input   clk;
  input   enb_1_2_0;
  input   [11:0] new_din;  // ufix12
  input   [15:0] new_wr_addr;  // uint16
  input   new_we;
  input   [15:0] new_rd_addr;  // uint16
  output  [11:0] dout_new;  // ufix12




  tx_125_src_SimpleDualPortRAM_generic #(.AddrWidth(16),
                                         .DataWidth(12)
                                         )
                                       u_Simple_Dual_Port_RAM_System (.clk(clk),
                                                                      .enb_1_2_0(enb_1_2_0),
                                                                      .wr_din(new_din),
                                                                      .wr_addr(new_wr_addr),
                                                                      .wr_en(new_we),
                                                                      .rd_addr(new_rd_addr),
                                                                      .dout(dout_new)
                                                                      );

endmodule  // tx_125_src_RAM

