{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622097253702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622097253703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 09:34:13 2021 " "Processing started: Thu May 27 09:34:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622097253703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622097253703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_IF_ID -c Register_IF_ID " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_IF_ID -c Register_IF_ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622097253703 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622097254086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_IF_ID-behav " "Found design unit 1: register_IF_ID-behav" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622097254610 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_IF_ID " "Found entity 1: register_IF_ID" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622097254610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622097254610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_IF_ID " "Elaborating entity \"Register_IF_ID\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622097254645 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPC Register_IF_ID.vhd(21) " "VHDL Process Statement warning at Register_IF_ID.vhd(21): signal \"inPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622097254647 "|Register_IF_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inInstruction Register_IF_ID.vhd(22) " "VHDL Process Statement warning at Register_IF_ID.vhd(22): signal \"inInstruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1622097254647 "|Register_IF_ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outPC Register_IF_ID.vhd(18) " "VHDL Process Statement warning at Register_IF_ID.vhd(18): inferring latch(es) for signal or variable \"outPC\", which holds its previous value in one or more paths through the process" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622097254647 "|Register_IF_ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outInstruction Register_IF_ID.vhd(18) " "VHDL Process Statement warning at Register_IF_ID.vhd(18): inferring latch(es) for signal or variable \"outInstruction\", which holds its previous value in one or more paths through the process" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1622097254647 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[0\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[0\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254647 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[1\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[1\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254647 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[2\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[2\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[3\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[3\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[4\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[4\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[5\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[5\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[6\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[6\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[7\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[7\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[8\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[8\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[9\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[9\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[10\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[10\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[11\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[11\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[12\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[12\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[13\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[13\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[14\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[14\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outInstruction\[15\] Register_IF_ID.vhd(18) " "Inferred latch for \"outInstruction\[15\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[0\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[0\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[1\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[1\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[2\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[2\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[3\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[3\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[4\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[4\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[5\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[5\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[6\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[6\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[7\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[7\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[8\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[8\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254648 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[9\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[9\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[10\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[10\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[11\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[11\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[12\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[12\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[13\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[13\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[14\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[14\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outPC\[15\] Register_IF_ID.vhd(18) " "Inferred latch for \"outPC\[15\]\" at Register_IF_ID.vhd(18)" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622097254649 "|Register_IF_ID"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[0\]\$latch " "Latch outPC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[1\]\$latch " "Latch outPC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[2\]\$latch " "Latch outPC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[3\]\$latch " "Latch outPC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[4\]\$latch " "Latch outPC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[5\]\$latch " "Latch outPC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[6\]\$latch " "Latch outPC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[7\]\$latch " "Latch outPC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[8\]\$latch " "Latch outPC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254906 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[9\]\$latch " "Latch outPC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[10\]\$latch " "Latch outPC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[11\]\$latch " "Latch outPC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[12\]\$latch " "Latch outPC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[13\]\$latch " "Latch outPC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[14\]\$latch " "Latch outPC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outPC\[15\]\$latch " "Latch outPC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[0\]\$latch " "Latch outInstruction\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[1\]\$latch " "Latch outInstruction\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[2\]\$latch " "Latch outInstruction\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254907 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[3\]\$latch " "Latch outInstruction\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[4\]\$latch " "Latch outInstruction\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[5\]\$latch " "Latch outInstruction\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[6\]\$latch " "Latch outInstruction\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[7\]\$latch " "Latch outInstruction\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[8\]\$latch " "Latch outInstruction\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[9\]\$latch " "Latch outInstruction\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[10\]\$latch " "Latch outInstruction\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[11\]\$latch " "Latch outInstruction\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[12\]\$latch " "Latch outInstruction\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254908 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[13\]\$latch " "Latch outInstruction\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254909 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[14\]\$latch " "Latch outInstruction\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254909 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outInstruction\[15\]\$latch " "Latch outInstruction\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clock " "Ports D and ENA on the latch are fed by the same signal clock" {  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622097254909 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622097254909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622097255060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622097255060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622097255101 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622097255101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622097255101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622097255101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622097255117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 09:34:15 2021 " "Processing ended: Thu May 27 09:34:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622097255117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622097255117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622097255117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622097255117 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622097256130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622097256131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 09:34:15 2021 " "Processing started: Thu May 27 09:34:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622097256131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622097256131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Register_IF_ID -c Register_IF_ID " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Register_IF_ID -c Register_IF_ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622097256131 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622097256240 ""}
{ "Info" "0" "" "Project  = Register_IF_ID" {  } {  } 0 0 "Project  = Register_IF_ID" 0 0 "Fitter" 0 0 1622097256241 ""}
{ "Info" "0" "" "Revision = Register_IF_ID" {  } {  } 0 0 "Revision = Register_IF_ID" 0 0 "Fitter" 0 0 1622097256241 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1622097256294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Register_IF_ID EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Register_IF_ID\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622097256299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622097256320 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622097256320 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622097256398 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622097256411 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622097256922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622097256922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622097256922 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622097256928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622097256928 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622097256928 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622097256928 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[0\] " "Pin outPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[0] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[1\] " "Pin outPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[1] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[2\] " "Pin outPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[2] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[3\] " "Pin outPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[3] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[4\] " "Pin outPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[4] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[5\] " "Pin outPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[5] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[6\] " "Pin outPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[6] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[7\] " "Pin outPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[7] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[8\] " "Pin outPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[8] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[9\] " "Pin outPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[9] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[10\] " "Pin outPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[10] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[11\] " "Pin outPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[11] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[12\] " "Pin outPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[12] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[13\] " "Pin outPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[13] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[14\] " "Pin outPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[14] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outPC\[15\] " "Pin outPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outPC[15] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[0\] " "Pin outInstruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[0] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[1\] " "Pin outInstruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[1] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[2\] " "Pin outInstruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[2] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[3\] " "Pin outInstruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[3] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[4\] " "Pin outInstruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[4] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[5\] " "Pin outInstruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[5] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[6\] " "Pin outInstruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[6] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[7\] " "Pin outInstruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[7] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[8\] " "Pin outInstruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[8] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[9\] " "Pin outInstruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[9] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[10\] " "Pin outInstruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[10] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[11\] " "Pin outInstruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[11] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[12\] " "Pin outInstruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[12] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[13\] " "Pin outInstruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[13] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[14\] " "Pin outInstruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[14] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outInstruction\[15\] " "Pin outInstruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outInstruction[15] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outInstruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF_ID_ENABLE " "Pin IF_ID_ENABLE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IF_ID_ENABLE } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[0\] " "Pin inPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[0] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IF_Flush " "Pin IF_Flush not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IF_Flush } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Flush } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[1\] " "Pin inPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[1] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[2\] " "Pin inPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[2] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[3\] " "Pin inPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[3] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[4\] " "Pin inPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[4] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[5\] " "Pin inPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[5] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[6\] " "Pin inPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[6] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[7\] " "Pin inPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[7] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[8\] " "Pin inPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[8] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[9\] " "Pin inPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[9] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[10\] " "Pin inPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[10] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[11\] " "Pin inPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[11] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[12\] " "Pin inPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[12] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[13\] " "Pin inPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[13] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[14\] " "Pin inPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[14] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inPC\[15\] " "Pin inPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inPC[15] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[0\] " "Pin inInstruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[0] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[1\] " "Pin inInstruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[1] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[2\] " "Pin inInstruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[2] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[3\] " "Pin inInstruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[3] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[4\] " "Pin inInstruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[4] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[5\] " "Pin inInstruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[5] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[6\] " "Pin inInstruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[6] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[7\] " "Pin inInstruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[7] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[8\] " "Pin inInstruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[8] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[9\] " "Pin inInstruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[9] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[10\] " "Pin inInstruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[10] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[11\] " "Pin inInstruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[11] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[12\] " "Pin inInstruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[12] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[13\] " "Pin inInstruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[13] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[14\] " "Pin inInstruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[14] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inInstruction\[15\] " "Pin inInstruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { inInstruction[15] } } } { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inInstruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1622097257036 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1622097257036 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1622097257133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_IF_ID.sdc " "Synopsys Design Constraints File file not found: 'Register_IF_ID.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622097257134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622097257135 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622097257141 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "outPC\[15\]~1  " "Automatically promoted node outPC\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622097257147 ""}  } { { "Register_IF_ID.vhd" "" { Text "D:/University/Architecture/Project 3/Register_IF_ID/Register_IF_ID.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outPC[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622097257147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622097257219 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622097257219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622097257219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622097257220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622097257220 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622097257220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622097257220 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622097257221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622097257221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1622097257221 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622097257221 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "67 unused 3.3V 35 32 0 " "Number of I/O pins in group: 67 (unused VREF, 3.3V VCCIO, 35 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1622097257223 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1622097257223 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1622097257223 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1622097257224 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1622097257224 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1622097257224 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622097257251 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622097258497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622097258567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622097258575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622097258733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622097258733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622097258775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "D:/University/Architecture/Project 3/Register_IF_ID/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1622097259473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622097259473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622097259553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1622097259555 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1622097259555 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622097259555 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1622097259562 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622097259565 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[0\] 0 " "Pin \"outPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[1\] 0 " "Pin \"outPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[2\] 0 " "Pin \"outPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[3\] 0 " "Pin \"outPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[4\] 0 " "Pin \"outPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[5\] 0 " "Pin \"outPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[6\] 0 " "Pin \"outPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[7\] 0 " "Pin \"outPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[8\] 0 " "Pin \"outPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[9\] 0 " "Pin \"outPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[10\] 0 " "Pin \"outPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[11\] 0 " "Pin \"outPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[12\] 0 " "Pin \"outPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[13\] 0 " "Pin \"outPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[14\] 0 " "Pin \"outPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outPC\[15\] 0 " "Pin \"outPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[0\] 0 " "Pin \"outInstruction\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[1\] 0 " "Pin \"outInstruction\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[2\] 0 " "Pin \"outInstruction\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[3\] 0 " "Pin \"outInstruction\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[4\] 0 " "Pin \"outInstruction\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[5\] 0 " "Pin \"outInstruction\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[6\] 0 " "Pin \"outInstruction\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[7\] 0 " "Pin \"outInstruction\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[8\] 0 " "Pin \"outInstruction\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[9\] 0 " "Pin \"outInstruction\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[10\] 0 " "Pin \"outInstruction\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[11\] 0 " "Pin \"outInstruction\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[12\] 0 " "Pin \"outInstruction\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[13\] 0 " "Pin \"outInstruction\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[14\] 0 " "Pin \"outInstruction\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outInstruction\[15\] 0 " "Pin \"outInstruction\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1622097259568 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1622097259568 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622097259647 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622097259656 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622097259734 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622097259974 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1622097260070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/University/Architecture/Project 3/Register_IF_ID/output_files/Register_IF_ID.fit.smsg " "Generated suppressed messages file D:/University/Architecture/Project 3/Register_IF_ID/output_files/Register_IF_ID.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622097260147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622097260242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 09:34:20 2021 " "Processing ended: Thu May 27 09:34:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622097260242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622097260242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622097260242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622097260242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622097261092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622097261092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 09:34:20 2021 " "Processing started: Thu May 27 09:34:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622097261092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622097261092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Register_IF_ID -c Register_IF_ID " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Register_IF_ID -c Register_IF_ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622097261092 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1622097262139 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622097262185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622097262654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 09:34:22 2021 " "Processing ended: Thu May 27 09:34:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622097262654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622097262654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622097262654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622097262654 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622097263345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622097263783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622097263783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 09:34:23 2021 " "Processing started: Thu May 27 09:34:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622097263783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622097263783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Register_IF_ID -c Register_IF_ID " "Command: quartus_sta Register_IF_ID -c Register_IF_ID" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622097263783 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1622097263898 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622097264063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1622097264087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1622097264088 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1622097264144 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_IF_ID.sdc " "Synopsys Design Constraints File file not found: 'Register_IF_ID.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1622097264151 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1622097264151 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_Flush IF_Flush " "create_clock -period 1.000 -name IF_Flush IF_Flush" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264151 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264151 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1622097264153 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1622097264159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264166 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264167 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622097264167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 IF_Flush  " "   -1.222        -1.222 IF_Flush " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622097264168 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1622097264185 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1622097264186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264199 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622097264204 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622097264204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -1.222 IF_Flush  " "   -1.222        -1.222 IF_Flush " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622097264206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622097264206 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1622097264219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1622097264234 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1622097264235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622097264267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 09:34:24 2021 " "Processing ended: Thu May 27 09:34:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622097264267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622097264267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622097264267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622097264267 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622097264864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622097274460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622097274460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 09:34:34 2021 " "Processing started: Thu May 27 09:34:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622097274460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622097274460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Register_IF_ID -c Register_IF_ID --netlist_type=sgate " "Command: quartus_rpp Register_IF_ID -c Register_IF_ID --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622097274460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4425 " "Peak virtual memory: 4425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622097274495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 09:34:34 2021 " "Processing ended: Thu May 27 09:34:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622097274495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622097274495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622097274495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622097274495 ""}
