Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar  7 23:18:17 2019
| Host         : JONPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file counter_top_timing_summary_routed.rpt -pb counter_top_timing_summary_routed.pb -rpx counter_top_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_top
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.896        0.000                      0                  250        0.229        0.000                      0                  250        3.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.896        0.000                      0                  250        0.229        0.000                      0                  250        3.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 dba/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dba/dbnc_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 1.544ns (43.076%)  route 2.040ns (56.924%))
  Logic Levels:           5  (CARRY4=3 LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 12.325 - 8.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.457     4.723    dba/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  dba/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.433     5.156 r  dba/count_reg[2]/Q
                         net (fo=3, routed)           0.771     5.927    dba/count_reg[2]
    SLICE_X39Y67         LUT2 (Prop_lut2_I0_O)        0.105     6.032 r  dba/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.032    dba/ltOp_carry_i_7_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.489 r  dba/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.489    dba/ltOp_carry_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.587 r  dba/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.587    dba/ltOp_carry__0_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.777 r  dba/ltOp_carry__1/CO[2]
                         net (fo=23, routed)          0.868     7.645    dba/ltOp
    SLICE_X42Y67         LUT2 (Prop_lut2_I1_O)        0.261     7.906 r  dba/dbnc_i_1/O
                         net (fo=1, routed)           0.402     8.308    dba/dbnc_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  dba/dbnc_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.300    12.325    dba/clk_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  dba/dbnc_reg/C
                         clock pessimism              0.338    12.662    
                         clock uncertainty           -0.035    12.627    
    SLICE_X42Y67         FDRE (Setup_fdre_C_R)       -0.423    12.204    dba/dbnc_reg
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 dbd/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbd/dbnc_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.429ns (40.556%)  route 2.095ns (59.444%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 12.320 - 8.000 ) 
    Source Clock Delay      (SCD):    4.720ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.454     4.720    dbd/clk_IBUF_BUFG
    SLICE_X38Y81         FDRE                                         r  dbd/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.433     5.153 f  dbd/count_reg[9]/Q
                         net (fo=3, routed)           0.700     5.853    dbd/count_reg[9]
    SLICE_X39Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.958 r  dbd/ltOp_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     5.958    dbd/ltOp_carry__0_i_7__2_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.398 r  dbd/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.398    dbd/ltOp_carry__0_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     6.588 r  dbd/ltOp_carry__1/CO[2]
                         net (fo=23, routed)          0.636     7.224    dbd/ltOp
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.261     7.485 r  dbd/dbnc_i_1__2/O
                         net (fo=1, routed)           0.759     8.244    dbd/dbnc_i_1__2_n_0
    SLICE_X40Y72         FDRE                                         r  dbd/dbnc_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.295    12.320    dbd/clk_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  dbd/dbnc_reg/C
                         clock pessimism              0.338    12.657    
                         clock uncertainty           -0.035    12.622    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.352    12.270    dbd/dbnc_reg
  -------------------------------------------------------------------
                         required time                         12.270    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.343ns (41.874%)  route 1.864ns (58.126%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 12.320 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.911     7.922    div/ltOp_carry__2_n_6
    SLICE_X42Y72         FDRE                                         r  div/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.295    12.320    div/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  div/count_reg[0]/C
                         clock pessimism              0.373    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.568    12.089    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.343ns (41.874%)  route 1.864ns (58.126%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 12.320 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.911     7.922    div/ltOp_carry__2_n_6
    SLICE_X42Y72         FDRE                                         r  div/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.295    12.320    div/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  div/count_reg[1]/C
                         clock pessimism              0.373    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.568    12.089    div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.343ns (41.874%)  route 1.864ns (58.126%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 12.320 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.911     7.922    div/ltOp_carry__2_n_6
    SLICE_X42Y72         FDRE                                         r  div/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.295    12.320    div/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  div/count_reg[2]/C
                         clock pessimism              0.373    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.568    12.089    div/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.167ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 1.343ns (41.874%)  route 1.864ns (58.126%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 12.320 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.911     7.922    div/ltOp_carry__2_n_6
    SLICE_X42Y72         FDRE                                         r  div/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.295    12.320    div/clk_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  div/count_reg[3]/C
                         clock pessimism              0.373    12.692    
                         clock uncertainty           -0.035    12.657    
    SLICE_X42Y72         FDRE (Setup_fdre_C_R)       -0.568    12.089    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.089    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  4.167    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.343ns (43.345%)  route 1.755ns (56.655%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.802     7.813    div/ltOp_carry__2_n_6
    SLICE_X42Y73         FDRE                                         r  div/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.293    12.318    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[4]/C
                         clock pessimism              0.397    12.714    
                         clock uncertainty           -0.035    12.679    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.568    12.111    div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.343ns (43.345%)  route 1.755ns (56.655%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.802     7.813    div/ltOp_carry__2_n_6
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.293    12.318    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
                         clock pessimism              0.397    12.714    
                         clock uncertainty           -0.035    12.679    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.568    12.111    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.343ns (43.345%)  route 1.755ns (56.655%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.802     7.813    div/ltOp_carry__2_n_6
    SLICE_X42Y73         FDRE                                         r  div/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.293    12.318    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[6]/C
                         clock pessimism              0.397    12.714    
                         clock uncertainty           -0.035    12.679    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.568    12.111    div/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  4.298    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 div/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 1.343ns (43.345%)  route 1.755ns (56.655%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 12.318 - 8.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.422     1.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.181    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.266 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.448     4.714    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.433     5.147 f  div/count_reg[5]/Q
                         net (fo=3, routed)           0.945     6.092    div/count_reg[5]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.105     6.197 r  div/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.197    div/ltOp_carry_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.529 r  div/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.008     6.537    div/ltOp_carry_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.635 r  div/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.635    div/ltOp_carry__0_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.733 r  div/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.733    div/ltOp_carry__1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277     7.010 r  div/ltOp_carry__2/O[1]
                         net (fo=27, routed)          0.802     7.813    div/ltOp_carry__2_n_6
    SLICE_X42Y73         FDRE                                         r  div/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.356     9.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    10.947    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.293    12.318    div/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  div/count_reg[7]/C
                         clock pessimism              0.397    12.714    
                         clock uncertainty           -0.035    12.679    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.568    12.111    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.111    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  4.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 counter/direction_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.160%)  route 0.178ns (48.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.580     1.492    counter/clk_IBUF_BUFG
    SLICE_X43Y69         FDRE                                         r  counter/direction_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  counter/direction_reg/Q
                         net (fo=7, routed)           0.178     1.810    counter/direction_reg_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.855 r  counter/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     1.855    counter/p_0_in[3]
    SLICE_X42Y68         FDRE                                         r  counter/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.849     2.008    counter/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  counter/cnt_reg[3]/C
                         clock pessimism             -0.501     1.507    
    SLICE_X42Y68         FDRE (Hold_fdre_C_D)         0.120     1.627    counter/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.212ns (54.122%)  route 0.180ns (45.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.581     1.493    counter/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  counter/cnt_reg[1]/Q
                         net (fo=7, routed)           0.180     1.837    counter/Q[1]
    SLICE_X42Y69         LUT5 (Prop_lut5_I0_O)        0.048     1.885 r  counter/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    counter/p_0_in[0]
    SLICE_X42Y69         FDRE                                         r  counter/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.848     2.007    counter/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  counter/cnt_reg[0]/C
                         clock pessimism             -0.501     1.506    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.133     1.639    counter/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dba/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dba/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.579     1.491    dba/clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  dba/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  dba/count_reg[14]/Q
                         net (fo=2, routed)           0.123     1.777    dba/count_reg[14]
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  dba/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    dba/count_reg[12]_i_1_n_5
    SLICE_X38Y68         FDRE                                         r  dba/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.847     2.006    dba/clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  dba/count_reg[14]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X38Y68         FDRE (Hold_fdre_C_D)         0.134     1.625    dba/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 div/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.575     1.487    div/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  div/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  div/count_reg[14]/Q
                         net (fo=2, routed)           0.123     1.773    div/count_reg[14]
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  div/count_reg[12]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.883    div/count_reg[12]_i_1__3_n_5
    SLICE_X42Y75         FDRE                                         r  div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.842     2.001    div/clk_IBUF_BUFG
    SLICE_X42Y75         FDRE                                         r  div/count_reg[14]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.134     1.621    div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dba/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dba/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.580     1.492    dba/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  dba/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  dba/count_reg[10]/Q
                         net (fo=3, routed)           0.124     1.780    dba/count_reg[10]
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  dba/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    dba/count_reg[8]_i_1_n_5
    SLICE_X38Y67         FDRE                                         r  dba/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.848     2.007    dba/clk_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  dba/count_reg[10]/C
                         clock pessimism             -0.515     1.492    
    SLICE_X38Y67         FDRE (Hold_fdre_C_D)         0.134     1.626    dba/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dba/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dba/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.582     1.494    dba/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  dba/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  dba/count_reg[2]/Q
                         net (fo=3, routed)           0.124     1.782    dba/count_reg[2]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  dba/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.892    dba/count_reg[0]_i_2_n_5
    SLICE_X38Y65         FDRE                                         r  dba/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.850     2.009    dba/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  dba/count_reg[2]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134     1.628    dba/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dba/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dba/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.581     1.493    dba/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  dba/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  dba/count_reg[6]/Q
                         net (fo=2, routed)           0.124     1.781    dba/count_reg[6]
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  dba/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    dba/count_reg[4]_i_1_n_5
    SLICE_X38Y66         FDRE                                         r  dba/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.849     2.008    dba/clk_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  dba/count_reg[6]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.134     1.627    dba/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbd/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbd/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.578     1.490    dbd/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  dbd/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  dbd/count_reg[6]/Q
                         net (fo=2, routed)           0.124     1.778    dbd/count_reg[6]
    SLICE_X38Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.888 r  dbd/count_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.888    dbd/count_reg[4]_i_1__2_n_5
    SLICE_X38Y80         FDRE                                         r  dbd/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.846     2.005    dbd/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  dbd/count_reg[6]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.134     1.624    dbd/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.575     1.487    div/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  div/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  div/count_reg[10]/Q
                         net (fo=3, routed)           0.124     1.775    div/count_reg[10]
    SLICE_X42Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  div/count_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.885    div/count_reg[8]_i_1__3_n_5
    SLICE_X42Y74         FDRE                                         r  div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.842     2.001    div/clk_IBUF_BUFG
    SLICE_X42Y74         FDRE                                         r  div/count_reg[10]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.134     1.621    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 div/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.576     1.488    div/clk_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  div/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  div/count_reg[18]/Q
                         net (fo=2, routed)           0.124     1.776    div/count_reg[18]
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  div/count_reg[16]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.886    div/count_reg[16]_i_1__3_n_5
    SLICE_X42Y76         FDRE                                         r  div/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.843     2.002    div/clk_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  div/count_reg[18]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.134     1.622    div/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y68    dba/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y68    dba/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y68    dba/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y69    dba/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y69    dba/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y69    dba/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y69    dba/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y65    dba/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y70    dba/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y65    dba/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y70    dba/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y70    dba/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y70    dba/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y70    dba/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    dbb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    dbb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    dbb/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y65    dbb/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y66    dbb/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y68    dba/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y68    dba/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y68    dba/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y68    dba/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y68    dba/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y68    dba/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y69    dba/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y69    dba/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y69    dba/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y69    dba/count_reg[17]/C



