Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 24 07:21:18 2025
| Host         : DELL-INSPIRON-DNG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ImprovedNanoprocessor_control_sets_placed.rpt
| Design       : ImprovedNanoprocessor
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            5 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              70 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------+-------------------------------------+------------------+----------------+
|      Clock Signal      |           Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+-----------------------------------+-------------------------------------+------------------+----------------+
|  NanoClock_IBUF_BUFG   |                                   |                                     |                2 |              6 |
|  Processor_Clock_0/Clk |                                   | Reset_IBUF                          |                1 |              8 |
|  Processor_Clock_0/Clk | imporved_pc_0/D_FF2/E[0]          | Reset_IBUF                          |                2 |              8 |
|  Processor_Clock_0/Clk | imporved_pc_0/D_FF2/Y_reg[0]_0[0] | Reset_IBUF                          |                3 |              8 |
|  Processor_Clock_0/Clk | imporved_pc_0/D_FF2/Y_reg[0]_1[0] | Reset_IBUF                          |                1 |              8 |
|  Processor_Clock_0/Clk | imporved_pc_0/D_FF2/Y_reg[0]_2[0] | Reset_IBUF                          |                2 |              8 |
|  Processor_Clock_0/Clk | imporved_pc_0/D_FF2/Y_reg[0]      | Reset_IBUF                          |                3 |             16 |
|  NanoClock_IBUF_BUFG   |                                   | Processor_Clock_0/count[31]_i_1_n_0 |                8 |             62 |
+------------------------+-----------------------------------+-------------------------------------+------------------+----------------+


