#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb  8 14:00:29 2019
# Process ID: 11176
# Current directory: C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1
# Command line: vivado.exe -log BRAM_test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source BRAM_test_wrapper.tcl -notrace
# Log file: C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper.vdi
# Journal file: C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source BRAM_test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/ip_repo/myBram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/murakar/xup/vivado-library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/BRAM_ip/ip_repo/BRAM_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 401.129 ; gain = 93.895
Command: link_design -top BRAM_test_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_GND_0/BRAM_test_GND_0.dcp' for cell 'BRAM_test_i/GND'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_ImageProcess_0_0/BRAM_test_ImageProcess_0_0.dcp' for cell 'BRAM_test_i/ImageProcess_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_VCC_0/BRAM_test_VCC_0.dcp' for cell 'BRAM_test_i/VCC'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_bram_ctrl_0_0/BRAM_test_axi_bram_ctrl_0_0.dcp' for cell 'BRAM_test_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_bram_ctrl_0_bram_1/BRAM_test_axi_bram_ctrl_0_bram_1.dcp' for cell 'BRAM_test_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_smc_0/BRAM_test_axi_smc_0.dcp' for cell 'BRAM_test_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0.dcp' for cell 'BRAM_test_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/BRAM_test_dvi2rgb_0_0.dcp' for cell 'BRAM_test_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.dcp' for cell 'BRAM_test_i/iobuf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.dcp' for cell 'BRAM_test_i/iobuf_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_processing_system7_0_0/BRAM_test_processing_system7_0_0.dcp' for cell 'BRAM_test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_rgb2vga_0_0/BRAM_test_rgb2vga_0_0.dcp' for cell 'BRAM_test_i/rgb2vga_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_rst_ps7_0_100M_0/BRAM_test_rst_ps7_0_100M_0.dcp' for cell 'BRAM_test_i/rst_ps7_0_100M'
INFO: [Netlist 29-17] Analyzing 684 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_test_i/iobuf_0/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf:130]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_test_i/iobuf_0/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf:131]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'BRAM_test_i/iobuf_0/O' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf:147]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_test_i/iobuf_0/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf:154]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_test_i/iobuf_0/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0/BRAM_test_iobuf_0_0.edf:155]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_test_i/iobuf_1/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf:130]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_test_i/iobuf_1/I' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf:131]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'BRAM_test_i/iobuf_1/O' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf:147]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'BRAM_test_i/iobuf_1/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf:154]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'BRAM_test_i/iobuf_1/T' is not directly connected to top level port. Synthesis is ignored for c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf but preserved for implementation. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0/BRAM_test_iobuf_1_0.edf:155]
INFO: [Chipscope 16-324] Core: BRAM_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx UUID: 2c134891-febf-5983-b5db-dc53ef47ffae 
INFO: [Chipscope 16-324] Core: BRAM_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx UUID: 657ee81a-ab06-528b-b2b7-da310c0fb14b 
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0_board.xdc] for cell 'BRAM_test_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0_board.xdc] for cell 'BRAM_test_i/clk_wiz/inst'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0.xdc] for cell 'BRAM_test_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1384.578 ; gain = 563.910
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_clk_wiz_0/BRAM_test_clk_wiz_0.xdc] for cell 'BRAM_test_i/clk_wiz/inst'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0'
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '120MHz', please type 'create_clock -help' for usage info. [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc:2]
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/dvi2rgb_ooc.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_processing_system7_0_0/BRAM_test_processing_system7_0_0.xdc] for cell 'BRAM_test_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.249990 which will be rounded to 0.250 to ensure it is an integer multiple of 1 picosecond [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_processing_system7_0_0/BRAM_test_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_processing_system7_0_0/BRAM_test_processing_system7_0_0.xdc] for cell 'BRAM_test_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_rst_ps7_0_100M_0/BRAM_test_rst_ps7_0_100M_0_board.xdc] for cell 'BRAM_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_rst_ps7_0_100M_0/BRAM_test_rst_ps7_0_100M_0_board.xdc] for cell 'BRAM_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_rst_ps7_0_100M_0/BRAM_test_rst_ps7_0_100M_0.xdc] for cell 'BRAM_test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_rst_ps7_0_100M_0/BRAM_test_rst_ps7_0_100M_0.xdc] for cell 'BRAM_test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_smc_0/bd_0/ip/ip_1/bd_c9e0_psr_aclk_0_board.xdc] for cell 'BRAM_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_smc_0/bd_0/ip/ip_1/bd_c9e0_psr_aclk_0_board.xdc] for cell 'BRAM_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_smc_0/bd_0/ip/ip_1/bd_c9e0_psr_aclk_0.xdc] for cell 'BRAM_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_axi_smc_0/bd_0/ip/ip_1/bd_c9e0_psr_aclk_0.xdc] for cell 'BRAM_test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/constrs_1/imports/IMGProcess/dvi2vga.xdc]
CRITICAL WARNING: [Common 17-165] Too many positional options when parsing '120MHz', please type 'create_clock -help' for usage info. [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/constrs_1/imports/IMGProcess/dvi2vga.xdc:29]
Finished Parsing XDC File [C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/constrs_1/imports/IMGProcess/dvi2vga.xdc]
Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.srcs/sources_1/bd/BRAM_test/ip/BRAM_test_dvi2rgb_0_0/src/ila_timing_workaround.xdc] for cell 'BRAM_test_i/dvi2rgb_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'BRAM_test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BRAM_test_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 278 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 192 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 86 instances

29 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1401.121 ; gain = 999.992
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1401.121 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 22bcf31c6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1403.145 ; gain = 2.023

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "040f0598ab04df33".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1422.883 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 233dd9f81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1422.883 ; gain = 19.738

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 66 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1827e39ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1422.883 ; gain = 19.738
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 167c91c82

Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1422.883 ; gain = 19.738
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 59 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1d8fc330c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.883 ; gain = 19.738
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1419 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1d8fc330c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1422.883 ; gain = 19.738
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1ab63f036

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.883 ; gain = 19.738
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ab63f036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.883 ; gain = 19.738
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1422.883 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ab63f036

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1422.883 ; gain = 19.738

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.489 | TNS=-4.745 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 196868010

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1691.793 ; gain = 0.000
Ending Power Optimization Task | Checksum: 196868010

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1691.793 ; gain = 268.910

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196868010

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1691.793 ; gain = 290.672
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BRAM_test_wrapper_drc_opted.rpt -pb BRAM_test_wrapper_drc_opted.pb -rpx BRAM_test_wrapper_drc_opted.rpx
Command: report_drc -file BRAM_test_wrapper_drc_opted.rpt -pb BRAM_test_wrapper_drc_opted.pb -rpx BRAM_test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[10] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[6]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[11] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[7]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[12] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[8]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[9]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[4] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[0]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[5] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[1]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[6] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[2]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[7] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[3]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[8] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[4]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRARDADDR[9] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[5]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_0/ADDRBWRADDR[14] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[10] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[7]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[11] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[8]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[12] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[9]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[3] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[0]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[4] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[1]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[5] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[2]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[6] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[3]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[7] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[4]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[8] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[5]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRARDADDR[9] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/H_addr[6]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1 has an input control pin BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/ram_reg_1/ADDRBWRADDR[13] (net: BRAM_test_i/ImageProcess_0/inst/SorterLineBuffer_4lines/LineBuffer0/RA0[10]) which is driven by a register (BRAM_test_i/ImageProcess_0/inst/unit_AddrManager/H_addr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 174dba184

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb40ec2d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a2f1e92c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a2f1e92c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a2f1e92c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: def09b13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1691.793 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1926c7fb4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 2 Global Placement | Checksum: fd9b1bd5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fd9b1bd5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14540cb35

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cf585e87

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d0494f57

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: d0494f57

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: dc3f0b7b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Place Remaining
Phase 3.7.1 Place Remaining | Checksum: 259f92f1e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 259f92f1e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 199084bf3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 177c8e535

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1ce8f5502

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ce8f5502

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15c80b493

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15c80b493

Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.157. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a916d1d5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a916d1d5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a916d1d5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a916d1d5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b9a64e2f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b9a64e2f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1691.793 ; gain = 0.000
Ending Placer Task | Checksum: ce0c369b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:50 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 54 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file BRAM_test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file BRAM_test_wrapper_utilization_placed.rpt -pb BRAM_test_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file BRAM_test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1691.793 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7613d36f ConstDB: 0 ShapeSum: 57f8632c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bfe48d30

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.793 ; gain = 0.000
Post Restoration Checksum: NetGraph: 68858804 NumContArr: 575f052c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bfe48d30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bfe48d30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bfe48d30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1691.793 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18fd7a4d5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.287  | TNS=0.000  | WHS=-0.926 | THS=-445.798|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 149c8d1f8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.287  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22ce96297

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1c37d3ceb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f6669f6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1449
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2397af3fe

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.015  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 134e0780f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 134e0780f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19df4b16e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.130  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ad71e298

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ad71e298

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1ad71e298

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1892191de

Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.130  | TNS=0.000  | WHS=-2.131 | THS=-32.418|

Phase 6.1 Hold Fix Iter | Checksum: 1cfc021a4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1691.793 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 261faf909

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.72889 %
  Global Horizontal Routing Utilization  = 6.38465 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26198a173

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26198a173

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 191879e04

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 1691.793 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 15508e46f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.087 | TNS=-0.133 | WHS=-2.131 | THS=-32.418|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15508e46f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1691.793 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 55 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file BRAM_test_wrapper_drc_routed.rpt -pb BRAM_test_wrapper_drc_routed.pb -rpx BRAM_test_wrapper_drc_routed.rpx
Command: report_drc -file BRAM_test_wrapper_drc_routed.rpt -pb BRAM_test_wrapper_drc_routed.pb -rpx BRAM_test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file BRAM_test_wrapper_methodology_drc_routed.rpt -pb BRAM_test_wrapper_methodology_drc_routed.pb -rpx BRAM_test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file BRAM_test_wrapper_methodology_drc_routed.rpt -pb BRAM_test_wrapper_methodology_drc_routed.pb -rpx BRAM_test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/murakar/xup/embedded/2015_2_zynq_labs/PS_PL_coop/PS_PL_coop.runs/impl_1/BRAM_test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file BRAM_test_wrapper_power_routed.rpt -pb BRAM_test_wrapper_power_summary_routed.pb -rpx BRAM_test_wrapper_power_routed.rpx
Command: report_power -file BRAM_test_wrapper_power_routed.rpt -pb BRAM_test_wrapper_power_summary_routed.pb -rpx BRAM_test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 55 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file BRAM_test_wrapper_route_status.rpt -pb BRAM_test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file BRAM_test_wrapper_timing_summary_routed.rpt -pb BRAM_test_wrapper_timing_summary_routed.pb -rpx BRAM_test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file BRAM_test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file BRAM_test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file BRAM_test_wrapper_bus_skew_routed.rpt -pb BRAM_test_wrapper_bus_skew_routed.pb -rpx BRAM_test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Feb  8 14:03:52 2019...
