{
"result":{
"query":":facetid:toc:\"db/conf/isca/isca2015.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"718.15"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"59",
"@dc":"59",
"@oc":"59",
"@id":"39097711",
"text":":facetid:toc:db/conf/isca/isca2015.bht"
}
},
"hits":{
"@total":"59",
"@computed":"59",
"@sent":"59",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"2990672",
"info":{"authors":{"author":[{"@pid":"68/9256","text":"Junwhan Ahn"},{"@pid":"93/5196","text":"Sungpack Hong"},{"@pid":"82/6218","text":"Sungjoo Yoo"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"},{"@pid":"53/2459","text":"Kiyoung Choi"}]},"title":"A scalable processing-in-memory accelerator for parallel graph processing.","venue":"ISCA","pages":"105-117","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AhnHYMC15","doi":"10.1145/2749469.2750386","ee":"https://doi.org/10.1145/2749469.2750386","url":"https://dblp.org/rec/conf/isca/AhnHYMC15"},
"url":"URL#2990672"
},
{
"@score":"1",
"@id":"2990673",
"info":{"authors":{"author":[{"@pid":"68/9256","text":"Junwhan Ahn"},{"@pid":"82/6218","text":"Sungjoo Yoo"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"},{"@pid":"53/2459","text":"Kiyoung Choi"}]},"title":"PIM-enabled instructions: a low-overhead, locality-aware processing-in-memory architecture.","venue":"ISCA","pages":"336-348","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AhnYMC15","doi":"10.1145/2749469.2750385","ee":"https://doi.org/10.1145/2749469.2750385","url":"https://dblp.org/rec/conf/isca/AhnYMC15"},
"url":"URL#2990673"
},
{
"@score":"1",
"@id":"2990674",
"info":{"authors":{"author":[{"@pid":"92/10926","text":"Berkin Akin"},{"@pid":"53/6455","text":"Franz Franchetti"},{"@pid":"33/3960","text":"James C. Hoe"}]},"title":"Data reorganization in memory using 3D-stacked DRAM.","venue":"ISCA","pages":"131-143","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AkinFH15","doi":"10.1145/2749469.2750397","ee":"https://doi.org/10.1145/2749469.2750397","url":"https://dblp.org/rec/conf/isca/AkinFH15"},
"url":"URL#2990674"
},
{
"@score":"1",
"@id":"2990675",
"info":{"authors":{"author":[{"@pid":"06/2988","text":"Lluc Alvarez"},{"@pid":"44/1754","text":"Lluís Vilanova"},{"@pid":"80/1904","text":"Miquel Moretó"},{"@pid":"68/6352","text":"Marc Casas"},{"@pid":"57/418","text":"Marc González 0001"},{"@pid":"04/3016","text":"Xavier Martorell"},{"@pid":"88/6620","text":"Nacho Navarro"},{"@pid":"62/6835","text":"Eduard Ayguadé"},{"@pid":"v/MateoValero","text":"Mateo Valero"}]},"title":"Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures.","venue":"ISCA","pages":"720-732","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlvarezVMCGMNAV15","doi":"10.1145/2749469.2750411","ee":"https://doi.org/10.1145/2749469.2750411","url":"https://dblp.org/rec/conf/isca/AlvarezVMCGMNAV15"},
"url":"URL#2990675"
},
{
"@score":"1",
"@id":"2990676",
"info":{"authors":{"author":[{"@pid":"37/7977","text":"Görkem Asilioglu"},{"@pid":"162/9970","text":"Zhaoxiang Jin"},{"@pid":"162/9981","text":"Murat Köksal"},{"@pid":"163/0018","text":"Omkar Javeri"},{"@pid":"79/6333","text":"Soner Önder"}]},"title":"LaZy superscalar.","venue":"ISCA","pages":"260-271","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AsiliogluJKJO15","doi":"10.1145/2749469.2750409","ee":"https://doi.org/10.1145/2749469.2750409","url":"https://dblp.org/rec/conf/isca/AsiliogluJKJO15"},
"url":"URL#2990676"
},
{
"@score":"1",
"@id":"2990677",
"info":{"authors":{"author":[{"@pid":"135/8192","text":"Ishwar Bhati"},{"@pid":"80/4789","text":"Zeshan Chishti"},{"@pid":"35/5292","text":"Shih-Lien Lu"},{"@pid":"94/4067","text":"Bruce L. Jacob"}]},"title":"Flexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions.","venue":"ISCA","pages":"235-246","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/BhatiCLJ15","doi":"10.1145/2749469.2750408","ee":"https://doi.org/10.1145/2749469.2750408","url":"https://dblp.org/rec/conf/isca/BhatiCLJ15"},
"url":"URL#2990677"
},
{
"@score":"1",
"@id":"2990678",
"info":{"authors":{"author":[{"@pid":"199/8496","text":"Robert Locke Callan"},{"@pid":"42/4332","text":"Alenka G. Zajic"},{"@pid":"77/4185","text":"Milos Prvulovic"}]},"title":"FASE: finding amplitude-modulated side-channel emanations.","venue":"ISCA","pages":"592-603","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/CallanZP15","doi":"10.1145/2749469.2750394","ee":"https://doi.org/10.1145/2749469.2750394","url":"https://dblp.org/rec/conf/isca/CallanZP15"},
"url":"URL#2990678"
},
{
"@score":"1",
"@id":"2990679",
"info":{"authors":{"author":[{"@pid":"37/10441","text":"Trevor E. Carlson"},{"@pid":"21/5544","text":"Wim Heirman"},{"@pid":"97/2768","text":"Osman Allam"},{"@pid":"k/StefanosKaxiras","text":"Stefanos Kaxiras"},{"@pid":"e/LievenEeckhout","text":"Lieven Eeckhout"}]},"title":"The load slice core microarchitecture.","venue":"ISCA","pages":"272-284","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/CarlsonHAKE15","doi":"10.1145/2749469.2750407","ee":"https://doi.org/10.1145/2749469.2750407","url":"https://dblp.org/rec/conf/isca/CarlsonHAKE15"},
"url":"URL#2990679"
},
{
"@score":"1",
"@id":"2990680",
"info":{"authors":{"author":[{"@pid":"123/7771","text":"Gaurav Chadha"},{"@pid":"m/SAMahlke","text":"Scott A. Mahlke"},{"@pid":"27/3820","text":"Satish Narayanasamy"}]},"title":"Accelerating asynchronous programs through event sneak peek.","venue":"ISCA","pages":"642-654","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChadhaMN15","doi":"10.1145/2749469.2750373","ee":"https://doi.org/10.1145/2749469.2750373","url":"https://dblp.org/rec/conf/isca/ChadhaMN15"},
"url":"URL#2990680"
},
{
"@score":"1",
"@id":"2990681",
"info":{"authors":{"author":[{"@pid":"147/1000","text":"Jungwhan Choi"},{"@pid":"65/11470","text":"Wongyu Shin"},{"@pid":"81/11177","text":"Jaemin Jang"},{"@pid":"163/0004","text":"Jinwoong Suh"},{"@pid":"163/0021","text":"Yongkee Kwon"},{"@pid":"162/9958","text":"Youngsuk Moon"},{"@pid":"75/34","text":"Lee-Sup Kim"}]},"title":"Multiple clone row DRAM: a low latency and area optimized DRAM.","venue":"ISCA","pages":"223-234","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChoiSJSKMK15","doi":"10.1145/2749469.2750402","ee":"https://doi.org/10.1145/2749469.2750402","url":"https://dblp.org/rec/conf/isca/ChoiSJSKMK15"},
"url":"URL#2990681"
},
{
"@score":"1",
"@id":"2990682",
"info":{"authors":{"author":[{"@pid":"77/8761","text":"Chia-Chen Chou"},{"@pid":"99/6904","text":"Aamer Jaleel"},{"@pid":"60/6934","text":"Moinuddin K. Qureshi"}]},"title":"BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches.","venue":"ISCA","pages":"198-210","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChouJQ15","doi":"10.1145/2749469.2750387","ee":"https://doi.org/10.1145/2749469.2750387","url":"https://dblp.org/rec/conf/isca/ChouJQ15"},
"url":"URL#2990682"
},
{
"@score":"1",
"@id":"2990683",
"info":{"authors":{"author":[{"@pid":"142/3203","text":"Alexandros Daglis"},{"@pid":"142/3209","text":"Stanko Novakovic"},{"@pid":"b/EBugnion","text":"Edouard Bugnion"},{"@pid":"f/BabakFalsafi","text":"Babak Falsafi"},{"@pid":"78/50","text":"Boris Grot"}]},"title":"Manycore network interfaces for in-memory rack-scale computing.","venue":"ISCA","pages":"567-579","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DaglisNBFG15","doi":"10.1145/2749469.2750415","ee":"https://doi.org/10.1145/2749469.2750415","url":"https://dblp.org/rec/conf/isca/DaglisNBFG15"},
"url":"URL#2990683"
},
{
"@score":"1",
"@id":"2990684",
"info":{"authors":{"author":[{"@pid":"09/9299","text":"Subhasis Das"},{"@pid":"a/TorMAamodt","text":"Tor M. Aamodt"},{"@pid":"d/WJDally","text":"William J. Dally"}]},"title":"SLIP: reducing wire energy in the memory hierarchy.","venue":"ISCA","pages":"349-361","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DasAD15","doi":"10.1145/2749469.2750398","ee":"https://doi.org/10.1145/2749469.2750398","url":"https://dblp.org/rec/conf/isca/DasAD15"},
"url":"URL#2990684"
},
{
"@score":"1",
"@id":"2990686",
"info":{"authors":{"author":[{"@pid":"44/11216","text":"Zidong Du"},{"@pid":"00/7356","text":"Robert Fasthuber"},{"@pid":"60/419-2","text":"Tianshi Chen 0002"},{"@pid":"i/PIenne","text":"Paolo Ienne"},{"@pid":"92/5001-1","text":"Ling Li 0001"},{"@pid":"43/4720","text":"Tao Luo"},{"@pid":"f/XiaobingFeng2","text":"Xiaobing Feng 0002"},{"@pid":"48/474","text":"Yunji Chen"},{"@pid":"35/1139","text":"Olivier Temam"}]},"title":"ShiDianNao: shifting vision processing closer to the sensor.","venue":"ISCA","pages":"92-104","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DuFCILLFCT15","doi":"10.1145/2749469.2750389","ee":"https://doi.org/10.1145/2749469.2750389","url":"https://dblp.org/rec/conf/isca/DuFCILLFCT15"},
"url":"URL#2990686"
},
{
"@score":"1",
"@id":"2990689",
"info":{"authors":{"author":[{"@pid":"148/9903","text":"Johann Hauswald"},{"@pid":"145/9197","text":"Yiping Kang"},{"@pid":"29/5459","text":"Michael A. Laurenzano"},{"@pid":"40/3858-2","text":"Quan Chen 0002"},{"@pid":"16/6465","text":"Cheng Li"},{"@pid":"m/TrevorNMudge","text":"Trevor N. Mudge"},{"@pid":"83/1613","text":"Ronald G. Dreslinski"},{"@pid":"48/6796","text":"Jason Mars"},{"@pid":"35/1464","text":"Lingjia Tang"}]},"title":"DjiNN and Tonic: DNN as a service and its implications for future warehouse scale computers.","venue":"ISCA","pages":"27-40","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HauswaldKLCLMDM15","doi":"10.1145/2749469.2749472","ee":"https://doi.org/10.1145/2749469.2749472","url":"https://dblp.org/rec/conf/isca/HauswaldKLCLMDM15"},
"url":"URL#2990689"
},
{
"@score":"1",
"@id":"2990690",
"info":{"authors":{"author":[{"@pid":"54/9614","text":"Chen-Han Ho"},{"@pid":"28/182","text":"Sung Jin Kim"},{"@pid":"22/858","text":"Karthikeyan Sankaralingam"}]},"title":"Efficient execution of memory access phases using dataflow specialization.","venue":"ISCA","pages":"118-130","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HoKS15","doi":"10.1145/2749469.2750390","ee":"https://doi.org/10.1145/2749469.2750390","url":"https://dblp.org/rec/conf/isca/HoKS15"},
"url":"URL#2990690"
},
{
"@score":"1",
"@id":"2990691",
"info":{"authors":{"author":[{"@pid":"51/494-6","text":"Jian Huang 0006"},{"@pid":"51/8142","text":"Anirudh Badam"},{"@pid":"60/6934","text":"Moinuddin K. Qureshi"},{"@pid":"s/KarstenSchwan","text":"Karsten Schwan"}]},"title":"Unified address translation for memory-mapped SSDs with FlashMap.","venue":"ISCA","pages":"580-591","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HuangBQS15","doi":"10.1145/2749469.2750420","ee":"https://doi.org/10.1145/2749469.2750420","url":"https://dblp.org/rec/conf/isca/HuangBQS15"},
"url":"URL#2990691"
},
{
"@score":"1",
"@id":"2990693",
"info":{"authors":{"author":[{"@pid":"124/7201","text":"Sang Woo Jun"},{"@pid":"20/2039","text":"Ming Liu"},{"@pid":"29/3671-1","text":"Sungjin Lee 0001"},{"@pid":"01/6324","text":"Jamey Hicks"},{"@pid":"34/2948","text":"John Ankcorn"},{"@pid":"09/3806","text":"Myron King"},{"@pid":"162/9967","text":"Shuotao Xu"},{"@pid":"a/Arvind","text":"Arvind"}]},"title":"BlueDBM: an appliance for big data analytics.","venue":"ISCA","pages":"1-13","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JunLLHAKXA15","doi":"10.1145/2749469.2750412","ee":"https://doi.org/10.1145/2749469.2750412","url":"https://dblp.org/rec/conf/isca/JunLLHAKXA15"},
"url":"URL#2990693"
},
{
"@score":"1",
"@id":"2990694",
"info":{"authors":{"author":[{"@pid":"90/9034","text":"Svilen Kanev"},{"@pid":"163/0029","text":"Juan Pablo Darago"},{"@pid":"77/1117","text":"Kim M. Hazelwood"},{"@pid":"12/6848","text":"Parthasarathy Ranganathan"},{"@pid":"55/6053","text":"Tipp Moseley"},{"@pid":"21/5583","text":"Gu-Yeon Wei"},{"@pid":"30/135","text":"David M. Brooks"}]},"title":"Profiling a warehouse-scale computer.","venue":"ISCA","pages":"158-169","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KanevDHRMWB15","doi":"10.1145/2749469.2750392","ee":"https://doi.org/10.1145/2749469.2750392","url":"https://dblp.org/rec/conf/isca/KanevDHRMWB15"},
"url":"URL#2990694"
},
{
"@score":"1",
"@id":"2990695",
"info":{"authors":{"author":[{"@pid":"41/9693","text":"Vasileios Karakostas"},{"@pid":"17/9796","text":"Jayneel Gandhi"},{"@pid":"162/9935","text":"Furkan Ayar"},{"@pid":"41/1128","text":"Adrián Cristal"},{"@pid":"h/MarkDHill","text":"Mark D. Hill"},{"@pid":"m/KSMcKinley","text":"Kathryn S. McKinley"},{"@pid":"96/6762","text":"Mario Nemirovsky"},{"@pid":"s/MichaelMSwift","text":"Michael M. Swift"},{"@pid":"79/1809","text":"Osman S. Unsal"}]},"title":"Redundant memory mappings for fast access to large memories.","venue":"ISCA","pages":"66-78","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KarakostasGACHM15","doi":"10.1145/2749469.2749471","ee":"https://doi.org/10.1145/2749469.2749471","url":"https://dblp.org/rec/conf/isca/KarakostasGACHM15"},
"url":"URL#2990695"
},
{
"@score":"1",
"@id":"2990696",
"info":{"authors":{"author":[{"@pid":"48/10661","text":"Daya Shanker Khudia"},{"@pid":"162/9983","text":"Babak Zamirai"},{"@pid":"44/9256","text":"Mehrzad Samadi"},{"@pid":"m/SAMahlke","text":"Scott A. Mahlke"}]},"title":"Rumba: an online quality management system for approximate computing.","venue":"ISCA","pages":"554-566","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KhudiaZSM15","doi":"10.1145/2749469.2750371","ee":"https://doi.org/10.1145/2749469.2750371","url":"https://dblp.org/rec/conf/isca/KhudiaZSM15"},
"url":"URL#2990696"
},
{
"@score":"1",
"@id":"2990697",
"info":{"authors":{"author":[{"@pid":"36/7474","text":"Rakesh Komuravelli"},{"@pid":"27/9796","text":"Matthew D. Sinclair"},{"@pid":"162/9937","text":"Johnathan Alsop"},{"@pid":"163/0005","text":"Muhammad Huzaifa"},{"@pid":"139/6643","text":"Maria Kotsifakou"},{"@pid":"151/6178","text":"Prakalp Srivastava"},{"@pid":"97/4181","text":"Sarita V. Adve"},{"@pid":"78/4438","text":"Vikram S. Adve"}]},"title":"Stash: have your scratchpad and cache it too.","venue":"ISCA","pages":"707-719","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KomuravelliSAHK15","doi":"10.1145/2749469.2750374","ee":"https://doi.org/10.1145/2749469.2750374","url":"https://dblp.org/rec/conf/isca/KomuravelliSAHK15"},
"url":"URL#2990697"
},
{
"@score":"1",
"@id":"2990698",
"info":{"authors":{"author":[{"@pid":"15/9509","text":"Snehasish Kumar"},{"@pid":"73/4692","text":"Arrvindh Shriraman"},{"@pid":"162/9997","text":"Naveen Vedula"}]},"title":"Fusion: design tradeoffs in coherent cache hierarchies for accelerators.","venue":"ISCA","pages":"733-745","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KumarSV15","doi":"10.1145/2749469.2750421","ee":"https://doi.org/10.1145/2749469.2750421","url":"https://dblp.org/rec/conf/isca/KumarSV15"},
"url":"URL#2990698"
},
{
"@score":"1",
"@id":"2990699",
"info":{"authors":{"author":[{"@pid":"70/9428","text":"Shin-Ying Lee"},{"@pid":"155/4378","text":"Akhil Arunkumar"},{"@pid":"26/9655","text":"Carole-Jean Wu"}]},"title":"CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads.","venue":"ISCA","pages":"515-527","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LeeAW15","doi":"10.1145/2749469.2750418","ee":"https://doi.org/10.1145/2749469.2750418","url":"https://dblp.org/rec/conf/isca/LeeAW15"},
"url":"URL#2990699"
},
{
"@score":"1",
"@id":"2990701",
"info":{"authors":{"author":[{"@pid":"33/2253","text":"Yongjun Lee"},{"@pid":"181/2684","text":"Jongwon Kim"},{"@pid":"130/7699","text":"Hakbeom Jang"},{"@pid":"146/0287","text":"Hyunggyun Yang"},{"@pid":"04/2187","text":"Jangwoo Kim"},{"@pid":"57/1613","text":"Jinkyu Jeong"},{"@pid":"21/4685","text":"Jae W. Lee"}]},"title":"A fully associative, tagless DRAM cache.","venue":"ISCA","pages":"211-222","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LeeKJYKJL15","doi":"10.1145/2749469.2750383","ee":"https://doi.org/10.1145/2749469.2750383","url":"https://dblp.org/rec/conf/isca/LeeKJYKJL15"},
"url":"URL#2990701"
},
{
"@score":"1",
"@id":"2990702",
"info":{"authors":{"author":[{"@pid":"24/11139","text":"Sangpil Lee"},{"@pid":"120/9078","text":"Keunsoo Kim"},{"@pid":"47/4693","text":"Gunjae Koo"},{"@pid":"56/9122","text":"Hyeran Jeon"},{"@pid":"r/WonWooRo","text":"Won Woo Ro"},{"@pid":"02/5812","text":"Murali Annavaram"}]},"title":"Warped-compression: enabling power efficient GPUs through register compression.","venue":"ISCA","pages":"502-514","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LeeKKJRA15","doi":"10.1145/2749469.2750417","ee":"https://doi.org/10.1145/2749469.2750417","url":"https://dblp.org/rec/conf/isca/LeeKKJRA15"},
"url":"URL#2990702"
},
{
"@score":"1",
"@id":"2990703",
"info":{"authors":{"author":[{"@pid":"66/190-9","text":"Chao Li 0009"},{"@pid":"43/4685-1","text":"Yang Hu 0001"},{"@pid":"85/1790","text":"Longjun Liu"},{"@pid":"162/9944","text":"Juncheng Gu"},{"@pid":"131/1894","text":"Mingcong Song"},{"@pid":"88/6436","text":"Xiaoyao Liang"},{"@pid":"49/2683","text":"Jingling Yuan"},{"@pid":"75/4601-6","text":"Tao Li 0006"}]},"title":"Towards sustainable in-situ server systems in the big data era.","venue":"ISCA","pages":"14-26","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiHLGSLYL15","doi":"10.1145/2749469.2750381","ee":"https://doi.org/10.1145/2749469.2750381","url":"https://dblp.org/rec/conf/isca/LiHLGSLYL15"},
"url":"URL#2990703"
},
{
"@score":"1",
"@id":"2990704",
"info":{"authors":{"author":[{"@pid":"23/3439-7","text":"Sheng Li 0007"},{"@pid":"57/2227","text":"Hyeontaek Lim"},{"@pid":"53/182","text":"Victor W. Lee"},{"@pid":"a/JungHoAhn","text":"Jung Ho Ahn"},{"@pid":"149/9171","text":"Anuj Kalia"},{"@pid":"09/4259","text":"Michael Kaminsky"},{"@pid":"a/DavidGAndersen","text":"David G. Andersen"},{"@pid":"148/9828","text":"Seongil O"},{"@pid":"81/6765-2","text":"Sukhan Lee 0002"},{"@pid":"47/4438","text":"Pradeep Dubey"}]},"title":"Architecting to achieve a billion requests per second throughput on a single key-value store server platform.","venue":"ISCA","pages":"476-488","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiLLAKKASLD15","doi":"10.1145/2749469.2750416","ee":"https://doi.org/10.1145/2749469.2750416","url":"https://dblp.org/rec/conf/isca/LiLLAKKASLD15"},
"url":"URL#2990704"
},
{
"@score":"1",
"@id":"2990705",
"info":{"authors":{"author":[{"@pid":"11/444","text":"Wenhao Li"},{"@pid":"01/615","text":"Yubin Xia"},{"@pid":"31/6601-1","text":"Haibo Chen 0001"},{"@pid":"86/680","text":"Binyu Zang"},{"@pid":"96/5680","text":"Haibing Guan"}]},"title":"Reducing world switches in virtualized environment with flexible cross-world calls.","venue":"ISCA","pages":"375-387","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiXCZG15","doi":"10.1145/2749469.2750406","ee":"https://doi.org/10.1145/2749469.2750406","url":"https://dblp.org/rec/conf/isca/LiXCZG15"},
"url":"URL#2990705"
},
{
"@score":"1",
"@id":"2990706",
"info":{"authors":{"author":[{"@pid":"12/8862","text":"Ching-Kai Liang"},{"@pid":"77/4185","text":"Milos Prvulovic"}]},"title":"MiSAR: minimalistic synchronization accelerator with resource overflow management.","venue":"ISCA","pages":"414-426","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiangP15","doi":"10.1145/2749469.2750396","ee":"https://doi.org/10.1145/2749469.2750396","url":"https://dblp.org/rec/conf/isca/LiangP15"},
"url":"URL#2990706"
},
{
"@score":"1",
"@id":"2990707",
"info":{"authors":{"author":[{"@pid":"77/1318","text":"Feng Liu"},{"@pid":"124/4058","text":"Heejin Ahn"},{"@pid":"41/9698","text":"Stephen R. Beard"},{"@pid":"65/6113","text":"Taewook Oh"},{"@pid":"19/5025","text":"David I. August"}]},"title":"DynaSpAM: dynamic spatial architecture mapping using out of order instruction schedules.","venue":"ISCA","pages":"541-553","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiuABOA15","doi":"10.1145/2749469.2750414","ee":"https://doi.org/10.1145/2749469.2750414","url":"https://dblp.org/rec/conf/isca/LiuABOA15"},
"url":"URL#2990707"
},
{
"@score":"1",
"@id":"2990708",
"info":{"authors":{"author":[{"@pid":"85/1790","text":"Longjun Liu"},{"@pid":"66/190-9","text":"Chao Li 0009"},{"@pid":"98/6690-1","text":"Hongbin Sun 0001"},{"@pid":"43/4685-1","text":"Yang Hu 0001"},{"@pid":"162/9944","text":"Juncheng Gu"},{"@pid":"75/4601-6","text":"Tao Li 0006"},{"@pid":"60/1120","text":"Jingmin Xin"},{"@pid":"07/256-1","text":"Nanning Zheng 0001"}]},"title":"HEB: deploying and managing hybrid energy buffers for improving datacenter efficiency and economy.","venue":"ISCA","pages":"463-475","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiuLSHGLXZ15","doi":"10.1145/2749469.2750384","ee":"https://doi.org/10.1145/2749469.2750384","url":"https://dblp.org/rec/conf/isca/LiuLSHGLXZ15"},
"url":"URL#2990708"
},
{
"@score":"1",
"@id":"2990710",
"info":{"authors":{"author":[{"@pid":"89/6793-3","text":"David Lo 0003"},{"@pid":"52/2470","text":"Liqun Cheng"},{"@pid":"58/2704","text":"Rama Govindaraju"},{"@pid":"12/6848","text":"Parthasarathy Ranganathan"},{"@pid":"k/ChristoforosEKozyrakis","text":"Christos Kozyrakis"}]},"title":"Heracles: improving resource efficiency at scale.","venue":"ISCA","pages":"450-462","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LoCGRK15","doi":"10.1145/2749469.2749475","ee":"https://doi.org/10.1145/2749469.2749475","url":"https://dblp.org/rec/conf/isca/LoCGRK15"},
"url":"URL#2990710"
},
{
"@score":"1",
"@id":"2990711",
"info":{"authors":{"author":[{"@pid":"72/7641","text":"Bruno Cardoso Lopes"},{"@pid":"122/9912","text":"Rafael Auler"},{"@pid":"144/4614","text":"Luiz Ramos"},{"@pid":"55/608","text":"Edson Borin"},{"@pid":"73/1601","text":"Rodolfo Azevedo"}]},"title":"SHRINK: reducing the ISA complexity via instruction recycling.","venue":"ISCA","pages":"311-322","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LopesARBA15","doi":"10.1145/2749469.2750391","ee":"https://doi.org/10.1145/2749469.2750391","url":"https://dblp.org/rec/conf/isca/LopesARBA15"},
"url":"URL#2990711"
},
{
"@score":"1",
"@id":"2990713",
"info":{"authors":{"author":[{"@pid":"56/9613","text":"Daniel Lustig"},{"@pid":"162/9999","text":"Caroline Trippel"},{"@pid":"22/3969","text":"Michael Pellauer"},{"@pid":"m/MargaretMartonosi","text":"Margaret Martonosi"}]},"title":"ArMOR: defending against memory consistency model mismatches in heterogeneous architectures.","venue":"ISCA","pages":"388-400","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LustigTPM15","doi":"10.1145/2749469.2750378","ee":"https://doi.org/10.1145/2749469.2750378","url":"https://dblp.org/rec/conf/isca/LustigTPM15"},
"url":"URL#2990713"
},
{
"@score":"1",
"@id":"2990714",
"info":{"authors":{"author":[{"@pid":"16/2038","text":"Daniel S. McFarlin"},{"@pid":"z/CraigBZilles","text":"Craig B. Zilles"}]},"title":"Branch vanguard: decomposing branch functionality into prediction and resolution instructions.","venue":"ISCA","pages":"323-335","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/McFarlinZ15","doi":"10.1145/2749469.2750400","ee":"https://doi.org/10.1145/2749469.2750400","url":"https://dblp.org/rec/conf/isca/McFarlinZ15"},
"url":"URL#2990714"
},
{
"@score":"1",
"@id":"2990715",
"info":{"authors":{"author":[{"@pid":"118/8967","text":"Nachiappan Chidambaram Nachiappan"},{"@pid":"99/5971-5","text":"Haibo Zhang 0005"},{"@pid":"142/0276","text":"Jihyun Ryoo"},{"@pid":"40/231","text":"Niranjan Soundararajan"},{"@pid":"72/3356","text":"Anand Sivasubramaniam"},{"@pid":"k/MahmutTKandemir","text":"Mahmut T. Kandemir"},{"@pid":"i/RaviRIyer","text":"Ravishankar R. Iyer"},{"@pid":"d/ChitaRDas","text":"Chita R. Das"}]},"title":"VIP: virtualizing IP chains on handheld platforms.","venue":"ISCA","pages":"655-667","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NachiappanZRSSK15","doi":"10.1145/2749469.2750382","ee":"https://doi.org/10.1145/2749469.2750382","url":"https://dblp.org/rec/conf/isca/NachiappanZRSSK15"},
"url":"URL#2990715"
},
{
"@score":"1",
"@id":"2990716",
"info":{"authors":{"author":[{"@pid":"00/6345","text":"Takuya Nakaike"},{"@pid":"22/1741","text":"Rei Odaira"},{"@pid":"118/8949","text":"Matthew Gaudet"},{"@pid":"m/MMMichael","text":"Maged M. Michael"},{"@pid":"11/10761","text":"Hisanobu Tomari"}]},"title":"Quantitative comparison of hardware transactional memory for Blue Gene/Q, zEnterprise EC12, Intel Core, and POWER8.","venue":"ISCA","pages":"144-157","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NakaikeOGMT15","doi":"10.1145/2749469.2750403","ee":"https://doi.org/10.1145/2749469.2750403","url":"https://dblp.org/rec/conf/isca/NakaikeOGMT15"},
"url":"URL#2990716"
},
{
"@score":"1",
"@id":"2990717",
"info":{"authors":{"author":[{"@pid":"78/6794-2","text":"Nitin 0002"},{"@pid":"p/IrithPomeranz","text":"Irith Pomeranz"},{"@pid":"25/4266","text":"T. N. Vijaykumar"}]},"title":"FaultHound: value-locality-based soft-fault tolerance.","venue":"ISCA","pages":"668-681","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NitinPV15","doi":"10.1145/2749469.2750372","ee":"https://doi.org/10.1145/2749469.2750372","url":"https://dblp.org/rec/conf/isca/NitinPV15"},
"url":"URL#2990717"
},
{
"@score":"1",
"@id":"2990719",
"info":{"authors":{"author":[{"@pid":"58/11098","text":"Tony Nowatzki"},{"@pid":"162/9963","text":"Vinay Gangadhar"},{"@pid":"22/858","text":"Karthikeyan Sankaralingam"}]},"title":"Exploring the potential of heterogeneous von neumann/dataflow execution models.","venue":"ISCA","pages":"298-310","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NowatzkiGS15","doi":"10.1145/2749469.2750380","ee":"https://doi.org/10.1145/2749469.2750380","url":"https://dblp.org/rec/conf/isca/NowatzkiGS15"},
"url":"URL#2990719"
},
{
"@score":"1",
"@id":"2990721",
"info":{"authors":{"author":[{"@pid":"42/10051","text":"David J. Palframan"},{"@pid":"18/1402","text":"Nam Sung Kim"},{"@pid":"02/1732","text":"Mikko H. Lipasti"}]},"title":"COP: to compress and protect main memory.","venue":"ISCA","pages":"682-693","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PalframanKL15","doi":"10.1145/2749469.2750377","ee":"https://doi.org/10.1145/2749469.2750377","url":"https://dblp.org/rec/conf/isca/PalframanKL15"},
"url":"URL#2990721"
},
{
"@score":"1",
"@id":"2990722",
"info":{"authors":{"author":[{"@pid":"86/11187","text":"Pat Pannuto"},{"@pid":"60/7551","text":"Yoonmyung Lee"},{"@pid":"53/8919","text":"Ye-Sheng Kuo"},{"@pid":"54/10248","text":"Zhiyoong Foo"},{"@pid":"11/11189","text":"Benjamin P. Kempke"},{"@pid":"67/10251","text":"Gyouho Kim"},{"@pid":"83/1613","text":"Ronald G. Dreslinski"},{"@pid":"b/DBlaauw","text":"David T. Blaauw"},{"@pid":"40/5390","text":"Prabal Dutta"}]},"title":"MBus: an ultra-low power interconnect bus for next generation nanopower systems.","venue":"ISCA","pages":"629-641","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PannutoLKFKKDBD15","doi":"10.1145/2749469.2750376","ee":"https://doi.org/10.1145/2749469.2750376","url":"https://dblp.org/rec/conf/isca/PannutoLKFKKDBD15"},
"url":"URL#2990722"
},
{
"@score":"1",
"@id":"2990723",
"info":{"authors":{"author":[{"@pid":"46/353","text":"Indrani Paul"},{"@pid":"81/6685-4","text":"Wei Huang 0004"},{"@pid":"01/2818","text":"Manish Arora"},{"@pid":"14/5230","text":"Sudhakar Yalamanchili"}]},"title":"Harmonia: balancing compute and memory power in high-performance GPUs.","venue":"ISCA","pages":"54-65","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PaulHAY15","doi":"10.1145/2749469.2750404","ee":"https://doi.org/10.1145/2749469.2750404","url":"https://dblp.org/rec/conf/isca/PaulHAY15"},
"url":"URL#2990723"
},
{
"@score":"1",
"@id":"2990724",
"info":{"authors":{"author":[{"@pid":"163/0025","text":"Leeor Peled"},{"@pid":"20/1669","text":"Shie Mannor"},{"@pid":"35/1243","text":"Uri C. Weiser"},{"@pid":"89/6105","text":"Yoav Etsion"}]},"title":"Semantic locality and context-based prefetching using reinforcement learning.","venue":"ISCA","pages":"285-297","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PeledMWE15","doi":"10.1145/2749469.2749473","ee":"https://doi.org/10.1145/2749469.2749473","url":"https://dblp.org/rec/conf/isca/PeledMWE15"},
"url":"URL#2990724"
},
{
"@score":"1",
"@id":"2990725",
"info":{"authors":{"author":[{"@pid":"147/1005","text":"Arthur Perais"},{"@pid":"08/6044","text":"André Seznec"},{"@pid":"84/2225","text":"Pierre Michaud"},{"@pid":"115/4866","text":"Andreas Sembrant"},{"@pid":"h/ErikHagersten","text":"Erik Hagersten"}]},"title":"Cost-effective speculative scheduling in high performance processors.","venue":"ISCA","pages":"247-259","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PeraisSMSH15","doi":"10.1145/2749469.2749470","ee":"https://doi.org/10.1145/2749469.2749470","url":"https://dblp.org/rec/conf/isca/PeraisSMSH15"},
"url":"URL#2990725"
},
{
"@score":"1",
"@id":"2990726",
"info":{"authors":{"author":[{"@pid":"125/0358","text":"Amir Rahmati"},{"@pid":"09/2334","text":"Matthew Hicks"},{"@pid":"67/7583","text":"Daniel E. Holcomb"},{"@pid":"f/KevinFu","text":"Kevin Fu"}]},"title":"Probable cause: the deanonymizing effects of approximate DRAM.","venue":"ISCA","pages":"604-615","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RahmatiHHF15","doi":"10.1145/2749469.2750419","ee":"https://doi.org/10.1145/2749469.2750419","url":"https://dblp.org/rec/conf/isca/RahmatiHHF15"},
"url":"URL#2990726"
},
{
"@score":"1",
"@id":"2990727",
"info":{"authors":{"author":[{"@pid":"55/11281","text":"Timothy G. Rogers"},{"@pid":"69/7115","text":"Daniel R. Johnson"},{"@pid":"13/434","text":"Mike O&apos;Connor"},{"@pid":"k/StephenWKeckler","text":"Stephen W. Keckler"}]},"title":"A variable warp size architecture.","venue":"ISCA","pages":"489-501","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RogersJOK15","doi":"10.1145/2749469.2750410","ee":"https://doi.org/10.1145/2749469.2750410","url":"https://dblp.org/rec/conf/isca/RogersJOK15"},
"url":"URL#2990727"
},
{
"@score":"1",
"@id":"2990728",
"info":{"authors":{"author":[{"@pid":"82/3556","text":"Alberto Ros"},{"@pid":"k/StefanosKaxiras","text":"Stefanos Kaxiras"}]},"title":"Callback: efficient synchronization without invalidation with a directory just for spin-waiting.","venue":"ISCA","pages":"427-438","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/RosK15","doi":"10.1145/2749469.2750405","ee":"https://doi.org/10.1145/2749469.2750405","url":"https://dblp.org/rec/conf/isca/RosK15"},
"url":"URL#2990728"
},
{
"@score":"1",
"@id":"2990729",
"info":{"authors":{"author":[{"@pid":"67/11097","text":"Cedomir Segulja"},{"@pid":"a/TarekSAbdelrahman","text":"Tarek S. Abdelrahman"}]},"title":"Clean: a race detector with cleaner semantics.","venue":"ISCA","pages":"401-413","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SeguljaA15","doi":"10.1145/2749469.2750395","ee":"https://doi.org/10.1145/2749469.2750395","url":"https://dblp.org/rec/conf/isca/SeguljaA15"},
"url":"URL#2990729"
},
{
"@score":"1",
"@id":"2990730",
"info":{"authors":{"author":[{"@pid":"117/0561","text":"Vivek Seshadri"},{"@pid":"118/8979","text":"Gennady Pekhimenko"},{"@pid":"72/2838","text":"Olatunji Ruwase"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"},{"@pid":"g/PhillipBGibbons","text":"Phillip B. Gibbons"},{"@pid":"59/5000","text":"Michael A. Kozuch"},{"@pid":"65/4120","text":"Todd C. Mowry"},{"@pid":"99/2941","text":"Trishul M. Chilimbi"}]},"title":"Page overlays: an enhanced virtual memory framework to enable fine-grained memory management.","venue":"ISCA","pages":"79-91","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SeshadriPRMGKMC15","doi":"10.1145/2749469.2750379","ee":"https://doi.org/10.1145/2749469.2750379","url":"https://dblp.org/rec/conf/isca/SeshadriPRMGKMC15"},
"url":"URL#2990730"
},
{
"@score":"1",
"@id":"2990731",
"info":{"authors":{"author":[{"@pid":"163/0039","text":"Matt Skach"},{"@pid":"01/2818","text":"Manish Arora"},{"@pid":"66/8857","text":"Chang-Hong Hsu"},{"@pid":"181/2688","text":"Qi Li"},{"@pid":"t/DeanMTullsen","text":"Dean M. Tullsen"},{"@pid":"35/1464","text":"Lingjia Tang"},{"@pid":"48/6796","text":"Jason Mars"}]},"title":"Thermal time shifting: leveraging phase change materials to reduce cooling costs in warehouse-scale computers.","venue":"ISCA","pages":"439-449","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SkachAHLTTM15","doi":"10.1145/2749469.2749474","ee":"https://doi.org/10.1145/2749469.2749474","url":"https://dblp.org/rec/conf/isca/SkachAHLTTM15"},
"url":"URL#2990731"
},
{
"@score":"1",
"@id":"2990732",
"info":{"authors":{"author":[{"@pid":"47/3509","text":"Mark Stephenson"},{"@pid":"85/525","text":"Siva Kumar Sastry Hari"},{"@pid":"39/7588","text":"Yunsup Lee"},{"@pid":"85/6918","text":"Eiman Ebrahimi"},{"@pid":"69/7115","text":"Daniel R. Johnson"},{"@pid":"12/9118","text":"David W. Nellans"},{"@pid":"13/434","text":"Mike O&apos;Connor"},{"@pid":"k/StephenWKeckler","text":"Stephen W. Keckler"}]},"title":"Flexible software profiling of GPU architectures.","venue":"ISCA","pages":"185-197","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/StephensonHLEJN15","doi":"10.1145/2749469.2750375","ee":"https://doi.org/10.1145/2749469.2750375","url":"https://dblp.org/rec/conf/isca/StephensonHLEJN15"},
"url":"URL#2990732"
},
{
"@score":"1",
"@id":"2990733",
"info":{"authors":{"author":[{"@pid":"163/0027","text":"Nandita Vijaykumar"},{"@pid":"118/8979","text":"Gennady Pekhimenko"},{"@pid":"64/11467","text":"Adwait Jog"},{"@pid":"59/313-2","text":"Abhishek Bhowmick 0002"},{"@pid":"117/0573","text":"Rachata Ausavarungnirun"},{"@pid":"d/ChitaRDas","text":"Chita R. Das"},{"@pid":"k/MahmutTKandemir","text":"Mahmut T. Kandemir"},{"@pid":"65/4120","text":"Todd C. Mowry"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"}]},"title":"A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps.","venue":"ISCA","pages":"41-53","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/VijaykumarPJ0AD15","doi":"10.1145/2749469.2750399","ee":"https://doi.org/10.1145/2749469.2750399","url":"https://dblp.org/rec/conf/isca/VijaykumarPJ0AD15"},
"url":"URL#2990733"
},
{
"@score":"1",
"@id":"2990734",
"info":{"authors":{"author":[{"@pid":"92/1375-10","text":"Jin Wang 0010"},{"@pid":"67/754","text":"Norm Rubin"},{"@pid":"03/4794","text":"Albert Sidelnik"},{"@pid":"14/5230","text":"Sudhakar Yalamanchili"}]},"title":"Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs.","venue":"ISCA","pages":"528-540","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangRSY15","doi":"10.1145/2749469.2750393","ee":"https://doi.org/10.1145/2749469.2750393","url":"https://dblp.org/rec/conf/isca/WangRSY15"},
"url":"URL#2990734"
},
{
"@score":"1",
"@id":"2990735",
"info":{"authors":{"author":[{"@pid":"13/1520-21","text":"Xi Yang 0021"},{"@pid":"b/StephenMBlackburn","text":"Stephen M. Blackburn"},{"@pid":"m/KSMcKinley","text":"Kathryn S. McKinley"}]},"title":"Computer performance microscopy with Shim.","venue":"ISCA","pages":"170-184","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YangBM15","doi":"10.1145/2749469.2750401","ee":"https://doi.org/10.1145/2749469.2750401","url":"https://dblp.org/rec/conf/isca/YangBM15"},
"url":"URL#2990735"
},
{
"@score":"1",
"@id":"2990736",
"info":{"authors":{"author":[{"@pid":"126/6015","text":"Xiangyao Yu"},{"@pid":"156/0451","text":"Syed Kamran Haider"},{"@pid":"30/10661","text":"Ling Ren 0001"},{"@pid":"25/8166","text":"Christopher W. Fletcher"},{"@pid":"17/1201","text":"Albert Kwon"},{"@pid":"32/1399","text":"Marten van Dijk"},{"@pid":"14/3973","text":"Srinivas Devadas"}]},"title":"PrORAM: dynamic prefetcher for oblivious RAM.","venue":"ISCA","pages":"616-628","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YuHRFKDD15","doi":"10.1145/2749469.2750413","ee":"https://doi.org/10.1145/2749469.2750413","url":"https://dblp.org/rec/conf/isca/YuHRFKDD15"},
"url":"URL#2990736"
},
{
"@score":"1",
"@id":"2990737",
"info":{"authors":{"author":[{"@pid":"77/7902-4","text":"Tianwei Zhang 0004"},{"@pid":"87/4706","text":"Ruby B. Lee"}]},"title":"CloudMonatt: an architecture for security health monitoring and attestation of virtual machines in cloud computing.","venue":"ISCA","pages":"362-374","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhangL15","doi":"10.1145/2749469.2750422","ee":"https://doi.org/10.1145/2749469.2750422","url":"https://dblp.org/rec/conf/isca/ZhangL15"},
"url":"URL#2990737"
},
{
"@score":"1",
"@id":"2990738",
"info":{"authors":{"author":[{"@pid":"94/3019-7","text":"Chao Zhang 0007"},{"@pid":"29/6473-3","text":"Guangyu Sun 0003"},{"@pid":"56/5624-1","text":"Xian Zhang 0001"},{"@pid":"57/10702","text":"Weiqi Zhang"},{"@pid":"48/5196","text":"Weisheng Zhao"},{"@pid":"12/5838-4","text":"Tao Wang 0004"},{"@pid":"83/2265","text":"Yun Liang 0001"},{"@pid":"15/2486","text":"Yongpan Liu"},{"@pid":"w/YuWang2","text":"Yu Wang 0002"},{"@pid":"60/3690","text":"Jiwu Shu"}]},"title":"Hi-fi playback: tolerating position errors in shift operations of racetrack memory.","venue":"ISCA","pages":"694-706","year":"2015","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhangSZZZWLLWS15","doi":"10.1145/2749469.2750388","ee":"https://doi.org/10.1145/2749469.2750388","url":"https://dblp.org/rec/conf/isca/ZhangSZZZWLLWS15"},
"url":"URL#2990738"
},
{
"@score":"1",
"@id":"3052227",
"info":{"authors":{"author":[{"@pid":"58/2098","text":"Deborah T. Marr"},{"@pid":"44/1649","text":"David H. Albonesi"}]},"title":"Proceedings of the 42nd Annual International Symposium on Computer Architecture, Portland, OR, USA, June 13-17, 2015","venue":"ISCA","publisher":"ACM","year":"2015","type":"Editorship","key":"conf/isca/2015","doi":"10.1145/2749469","ee":"https://doi.org/10.1145/2749469","url":"https://dblp.org/rec/conf/isca/2015"},
"url":"URL#3052227"
}
]
}
}
}