$date
	Tue Nov 28 10:58:59 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_clk_gen1 $end
$var wire 1 ! clkc $end
$var wire 1 " clkb $end
$var wire 1 # clka $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 $ clk $end
$var reg 1 # clka $end
$var reg 1 " clkb $end
$var reg 1 ! clkc $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
1!
$end
#5
0$
#10
0!
0#
1$
#15
0$
#20
0"
1#
1$
#25
0$
#30
0#
1$
#35
0$
#40
1!
1"
1#
1$
#45
0$
#50
0!
0#
1$
#55
0$
#60
0"
1#
1$
#65
0$
#70
0#
1$
#75
0$
#80
1!
1"
1#
1$
