<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Bootloader: include/MCAL/RCC/MRCC_private.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="iti-logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">Bootloader<span id="projectnumber">&#160;v 1.0</span>
   </div>
   <div id="projectbrief">Bootloader for ITI Graduation Project</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('_m_r_c_c__private_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">MRCC_private.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>The Reset Clock Control header file that has all the addresses of the registers, their base address and any private macros of the <b>RCC</b> driver.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_m_r_c_c__private_8h__dep__incl.png" border="0" usemap="#ainclude_2_m_c_a_l_2_r_c_c_2_m_r_c_c__private_8hdep" alt=""/></div>
<map name="ainclude_2_m_c_a_l_2_r_c_c_2_m_r_c_c__private_8hdep" id="ainclude_2_m_c_a_l_2_r_c_c_2_m_r_c_c__private_8hdep">
<area shape="rect" title="The Reset Clock Control header file that has all the addresses of the registers, their base address a..." alt="" coords="5,5,181,48"/>
<area shape="rect" href="_m_r_c_c__program_8c.html" title="The Reset Clock Control C file that has the functions body which is responsible for peripherals clock..." alt="" coords="20,96,166,123"/>
<area shape="poly" title=" " alt="" coords="96,64,96,95,90,95,90,64"/>
</map>
</div>
</div>
<p><a href="_m_r_c_c__private_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtstr_r_c_c.html">tstrRCC</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This struct has all the RCC registers.  <a href="structtstr_r_c_c.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aa539b1cce2e30fa6c6721693837ff2c1" id="r_aa539b1cce2e30fa6c6721693837ff2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#aa539b1cce2e30fa6c6721693837ff2c1">RCC_BASE_ADDRESS</a>&#160;&#160;&#160;0x40023800</td></tr>
<tr class="memdesc:aa539b1cce2e30fa6c6721693837ff2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The *RCC** Base address.  <br /></td></tr>
<tr class="separator:aa539b1cce2e30fa6c6721693837ff2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74944438a086975793d26ae48d5882d4" id="r_a74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a74944438a086975793d26ae48d5882d4">RCC</a>&#160;&#160;&#160;((volatile <a class="el" href="structtstr_r_c_c.html">tstrRCC</a> *)<a class="el" href="_m_r_c_c__private_8h.html#aa539b1cce2e30fa6c6721693837ff2c1">RCC_BASE_ADDRESS</a>)</td></tr>
<tr class="memdesc:a74944438a086975793d26ae48d5882d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a casting the RCC Base Address to access it by <a class="el" href="structtstr_r_c_c.html" title="This struct has all the RCC registers.">tstrRCC</a> Struct.  <br /></td></tr>
<tr class="separator:a74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f97dadb05feb1795969bbefe9ee1e06" id="r_a5f97dadb05feb1795969bbefe9ee1e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a5f97dadb05feb1795969bbefe9ee1e06">CFGR_SW0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a5f97dadb05feb1795969bbefe9ee1e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits which Set and cleared by software to select the system clock source andSet by hardware to force the HSI selection when leaving the Stop or Standby mode or in case of failure of the HSE oscillator used directly or indirectly as the system clock.  <br /></td></tr>
<tr class="separator:a5f97dadb05feb1795969bbefe9ee1e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a327f7b2abaaa90e153cdeea602e7d857" id="r_a327f7b2abaaa90e153cdeea602e7d857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a327f7b2abaaa90e153cdeea602e7d857">CFGR_PPRE2</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:a327f7b2abaaa90e153cdeea602e7d857"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits which Set and cleared by software to control APB high-speed clock division factor.  <br /></td></tr>
<tr class="separator:a327f7b2abaaa90e153cdeea602e7d857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b5745ed1fbc3ae949cf62a556b5dbf" id="r_a65b5745ed1fbc3ae949cf62a556b5dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a65b5745ed1fbc3ae949cf62a556b5dbf">CFGR_PPRE1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:a65b5745ed1fbc3ae949cf62a556b5dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits which Set and cleared by software to control APB low-speed clock division factor.  <br /></td></tr>
<tr class="separator:a65b5745ed1fbc3ae949cf62a556b5dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da3a719bfde4d3899357bb53e7bc963" id="r_a7da3a719bfde4d3899357bb53e7bc963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a7da3a719bfde4d3899357bb53e7bc963">CFGR_HPRE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a7da3a719bfde4d3899357bb53e7bc963"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits whichSet and cleared by software to control AHB clock division factor.  <br /></td></tr>
<tr class="separator:a7da3a719bfde4d3899357bb53e7bc963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca3ce521d877090e3e4e7cb656e7ef3" id="r_a0ca3ce521d877090e3e4e7cb656e7ef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a0ca3ce521d877090e3e4e7cb656e7ef3">CR_HSI_ON</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a0ca3ce521d877090e3e4e7cb656e7ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set and cleared by software ,This bit is Set by hardware to force the HSI oscillator ON when leaving the Stop or Standby mode or in case of a failure of the HSE oscillator used directly or indirectly as the system clock. This bit cannot be cleared if the HSI is used directly or indirectly as the system clock.  <br /></td></tr>
<tr class="separator:a0ca3ce521d877090e3e4e7cb656e7ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c91fcc42f09bf88e86619eb4e66531f" id="r_a4c91fcc42f09bf88e86619eb4e66531f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a4c91fcc42f09bf88e86619eb4e66531f">CR_HSI_RDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a4c91fcc42f09bf88e86619eb4e66531f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set by hardware to indicate that the HSI oscillator is stable. After the HSION bit is cleared.  <br /></td></tr>
<tr class="separator:a4c91fcc42f09bf88e86619eb4e66531f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89aa6714e41a1cd52d706a6823983d6c" id="r_a89aa6714e41a1cd52d706a6823983d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a89aa6714e41a1cd52d706a6823983d6c">CR_HSITRIM0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a89aa6714e41a1cd52d706a6823983d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits which provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the internal HSI RC.  <br /></td></tr>
<tr class="separator:a89aa6714e41a1cd52d706a6823983d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2ddbda9e76b5ed417c0cd34fe6dd31" id="r_acf2ddbda9e76b5ed417c0cd34fe6dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#acf2ddbda9e76b5ed417c0cd34fe6dd31">CR_HSE_ON</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:acf2ddbda9e76b5ed417c0cd34fe6dd31"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.  <br /></td></tr>
<tr class="separator:acf2ddbda9e76b5ed417c0cd34fe6dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a977c1716410d0e7ebd22427884f5f3" id="r_a2a977c1716410d0e7ebd22427884f5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a2a977c1716410d0e7ebd22427884f5f3">CR_HSE_RDY</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:a2a977c1716410d0e7ebd22427884f5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set by hardware to indicate that the HSE oscillator is stable. After the HSEON bit is cleared, HSERDY goes low after 6 HSE oscillator clock cycles.  <br /></td></tr>
<tr class="separator:a2a977c1716410d0e7ebd22427884f5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073517dca528395fa7b33e4924cd9acc" id="r_a073517dca528395fa7b33e4924cd9acc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a073517dca528395fa7b33e4924cd9acc">CR_HSE_BYP</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:a073517dca528395fa7b33e4924cd9acc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit, to be used by the device.  <br /></td></tr>
<tr class="separator:a073517dca528395fa7b33e4924cd9acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248dbac1582a7d0778b53e5db2132606" id="r_a248dbac1582a7d0778b53e5db2132606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a248dbac1582a7d0778b53e5db2132606">CR_CSS_ON</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:a248dbac1582a7d0778b53e5db2132606"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set and cleared by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if an oscillator failure is detected.  <br /></td></tr>
<tr class="separator:a248dbac1582a7d0778b53e5db2132606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bb3e123d9a6b51bdfe8e825afb737f8" id="r_a0bb3e123d9a6b51bdfe8e825afb737f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a0bb3e123d9a6b51bdfe8e825afb737f8">CR_PLL_ON</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:a0bb3e123d9a6b51bdfe8e825afb737f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set and cleared by software to enable PLL andCleared by hardware when entering Stop or Standby mode. This bit cannot be reset if PLL clock is used as the system clock.  <br /></td></tr>
<tr class="separator:a0bb3e123d9a6b51bdfe8e825afb737f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7776bd3414e129311705bf886ab67e80" id="r_a7776bd3414e129311705bf886ab67e80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a7776bd3414e129311705bf886ab67e80">CR_PLL_RDY</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:a7776bd3414e129311705bf886ab67e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set by hardware to indicate that PLL is locked.  <br /></td></tr>
<tr class="separator:a7776bd3414e129311705bf886ab67e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd309f65ef24b47f743bfc88015fa59" id="r_a5cd309f65ef24b47f743bfc88015fa59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a5cd309f65ef24b47f743bfc88015fa59">PLLCFGR_PLLCFGR</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:a5cd309f65ef24b47f743bfc88015fa59"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is Set and cleared by software to select PLL and PLLI2S clock source. This bit can be written only when PLL and PLLI2S are disabled.  <br /></td></tr>
<tr class="separator:a5cd309f65ef24b47f743bfc88015fa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6ebd5a12ea84040c8280e196269850" id="r_a1e6ebd5a12ea84040c8280e196269850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a1e6ebd5a12ea84040c8280e196269850">PLLCFGR_PLLP0</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:a1e6ebd5a12ea84040c8280e196269850"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits which is Set and cleared by software to control the frequency of the general PLL output clock. These bits can be written only if PLL is disabled.  <br /></td></tr>
<tr class="separator:a1e6ebd5a12ea84040c8280e196269850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e15cb9dae783d6260fc1e495504ea0" id="r_af4e15cb9dae783d6260fc1e495504ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#af4e15cb9dae783d6260fc1e495504ea0">PLLCFGR_PLLN</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:af4e15cb9dae783d6260fc1e495504ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is the first bit of the bits which is Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when PLL is disabled. Only half-word and word accesses are allowed to write these bits.  <br /></td></tr>
<tr class="separator:af4e15cb9dae783d6260fc1e495504ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdc6f16576c3be5269db8d4c5b8164d" id="r_a2bdc6f16576c3be5269db8d4c5b8164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a2bdc6f16576c3be5269db8d4c5b8164d">TWO_BITS_MASK</a>&#160;&#160;&#160;0b11</td></tr>
<tr class="separator:a2bdc6f16576c3be5269db8d4c5b8164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3e43374e74a4ca2fd23cf559e2ec4e" id="r_a0b3e43374e74a4ca2fd23cf559e2ec4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a0b3e43374e74a4ca2fd23cf559e2ec4e">THREE_BITS_MASK</a>&#160;&#160;&#160;0b111</td></tr>
<tr class="separator:a0b3e43374e74a4ca2fd23cf559e2ec4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87129f03f25f2373d6ef5b73763d61ba" id="r_a87129f03f25f2373d6ef5b73763d61ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a87129f03f25f2373d6ef5b73763d61ba">FOUR_BITS_MASK</a>&#160;&#160;&#160;0b1111</td></tr>
<tr class="separator:a87129f03f25f2373d6ef5b73763d61ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a480d38f056ae6a5577629ce154c36c1b" id="r_a480d38f056ae6a5577629ce154c36c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a480d38f056ae6a5577629ce154c36c1b">NINE_BITS_MASK</a>&#160;&#160;&#160;0b111111111</td></tr>
<tr class="separator:a480d38f056ae6a5577629ce154c36c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6800daeabe024a304b8826f3ffa3c2" id="r_a8a6800daeabe024a304b8826f3ffa3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a8a6800daeabe024a304b8826f3ffa3c2">SW_HSI</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a8a6800daeabe024a304b8826f3ffa3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2741697e08513ec5497ffa900c7139ae" id="r_a2741697e08513ec5497ffa900c7139ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a2741697e08513ec5497ffa900c7139ae">SW_HSE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a2741697e08513ec5497ffa900c7139ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b51691f2e65c0902c465975e2aed07d" id="r_a8b51691f2e65c0902c465975e2aed07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a8b51691f2e65c0902c465975e2aed07d">SW_PLL</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a8b51691f2e65c0902c465975e2aed07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f2a22cced17788d094ff9856b4ef8e" id="r_a86f2a22cced17788d094ff9856b4ef8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_m_r_c_c__private_8h.html#a86f2a22cced17788d094ff9856b4ef8e">HSITRIM_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:a86f2a22cced17788d094ff9856b4ef8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The Reset Clock Control header file that has all the addresses of the registers, their base address and any private macros of the <b>RCC</b> driver. </p>
<dl class="section author"><dt>Author</dt><dd>Hosam Ayoub </dd></dl>
<dl class="section version"><dt>Version</dt><dd>2.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 Sep 2023 </dd></dl>

<p class="definition">Definition in file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a7da3a719bfde4d3899357bb53e7bc963" name="a7da3a719bfde4d3899357bb53e7bc963"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da3a719bfde4d3899357bb53e7bc963">&#9670;&#160;</a></span>CFGR_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_HPRE&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits whichSet and cleared by software to control AHB clock division factor. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00065">65</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a65b5745ed1fbc3ae949cf62a556b5dbf" name="a65b5745ed1fbc3ae949cf62a556b5dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b5745ed1fbc3ae949cf62a556b5dbf">&#9670;&#160;</a></span>CFGR_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_PPRE1&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits which Set and cleared by software to control APB low-speed clock division factor. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00064">64</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a327f7b2abaaa90e153cdeea602e7d857" name="a327f7b2abaaa90e153cdeea602e7d857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a327f7b2abaaa90e153cdeea602e7d857">&#9670;&#160;</a></span>CFGR_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_PPRE2&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits which Set and cleared by software to control APB high-speed clock division factor. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00063">63</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a5f97dadb05feb1795969bbefe9ee1e06" name="a5f97dadb05feb1795969bbefe9ee1e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f97dadb05feb1795969bbefe9ee1e06">&#9670;&#160;</a></span>CFGR_SW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFGR_SW0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits which Set and cleared by software to select the system clock source andSet by hardware to force the HSI selection when leaving the Stop or Standby mode or in case of failure of the HSE oscillator used directly or indirectly as the system clock. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00061">61</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a248dbac1582a7d0778b53e5db2132606" name="a248dbac1582a7d0778b53e5db2132606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248dbac1582a7d0778b53e5db2132606">&#9670;&#160;</a></span>CR_CSS_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_CSS_ON&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set and cleared by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if an oscillator failure is detected. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00075">75</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a073517dca528395fa7b33e4924cd9acc" name="a073517dca528395fa7b33e4924cd9acc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073517dca528395fa7b33e4924cd9acc">&#9670;&#160;</a></span>CR_HSE_BYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSE_BYP&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit, to be used by the device. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00074">74</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="acf2ddbda9e76b5ed417c0cd34fe6dd31" name="acf2ddbda9e76b5ed417c0cd34fe6dd31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2ddbda9e76b5ed417c0cd34fe6dd31">&#9670;&#160;</a></span>CR_HSE_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSE_ON&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00072">72</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2a977c1716410d0e7ebd22427884f5f3" name="a2a977c1716410d0e7ebd22427884f5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a977c1716410d0e7ebd22427884f5f3">&#9670;&#160;</a></span>CR_HSE_RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSE_RDY&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set by hardware to indicate that the HSE oscillator is stable. After the HSEON bit is cleared, HSERDY goes low after 6 HSE oscillator clock cycles. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00073">73</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a0ca3ce521d877090e3e4e7cb656e7ef3" name="a0ca3ce521d877090e3e4e7cb656e7ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca3ce521d877090e3e4e7cb656e7ef3">&#9670;&#160;</a></span>CR_HSI_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSI_ON&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set and cleared by software ,This bit is Set by hardware to force the HSI oscillator ON when leaving the Stop or Standby mode or in case of a failure of the HSE oscillator used directly or indirectly as the system clock. This bit cannot be cleared if the HSI is used directly or indirectly as the system clock. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00069">69</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a4c91fcc42f09bf88e86619eb4e66531f" name="a4c91fcc42f09bf88e86619eb4e66531f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c91fcc42f09bf88e86619eb4e66531f">&#9670;&#160;</a></span>CR_HSI_RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSI_RDY&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set by hardware to indicate that the HSI oscillator is stable. After the HSION bit is cleared. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00070">70</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a89aa6714e41a1cd52d706a6823983d6c" name="a89aa6714e41a1cd52d706a6823983d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89aa6714e41a1cd52d706a6823983d6c">&#9670;&#160;</a></span>CR_HSITRIM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_HSITRIM0&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits which provide an additional user-programmable trimming value that is added to the HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature that influence the frequency of the internal HSI RC. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00071">71</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a0bb3e123d9a6b51bdfe8e825afb737f8" name="a0bb3e123d9a6b51bdfe8e825afb737f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bb3e123d9a6b51bdfe8e825afb737f8">&#9670;&#160;</a></span>CR_PLL_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PLL_ON&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set and cleared by software to enable PLL andCleared by hardware when entering Stop or Standby mode. This bit cannot be reset if PLL clock is used as the system clock. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00076">76</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a7776bd3414e129311705bf886ab67e80" name="a7776bd3414e129311705bf886ab67e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7776bd3414e129311705bf886ab67e80">&#9670;&#160;</a></span>CR_PLL_RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CR_PLL_RDY&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set by hardware to indicate that PLL is locked. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00077">77</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a87129f03f25f2373d6ef5b73763d61ba" name="a87129f03f25f2373d6ef5b73763d61ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87129f03f25f2373d6ef5b73763d61ba">&#9670;&#160;</a></span>FOUR_BITS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FOUR_BITS_MASK&#160;&#160;&#160;0b1111</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00086">86</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a86f2a22cced17788d094ff9856b4ef8e" name="a86f2a22cced17788d094ff9856b4ef8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f2a22cced17788d094ff9856b4ef8e">&#9670;&#160;</a></span>HSITRIM_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HSITRIM_MASK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00094">94</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a480d38f056ae6a5577629ce154c36c1b" name="a480d38f056ae6a5577629ce154c36c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a480d38f056ae6a5577629ce154c36c1b">&#9670;&#160;</a></span>NINE_BITS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NINE_BITS_MASK&#160;&#160;&#160;0b111111111</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00087">87</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a5cd309f65ef24b47f743bfc88015fa59" name="a5cd309f65ef24b47f743bfc88015fa59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd309f65ef24b47f743bfc88015fa59">&#9670;&#160;</a></span>PLLCFGR_PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCFGR_PLLCFGR&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is Set and cleared by software to select PLL and PLLI2S clock source. This bit can be written only when PLL and PLLI2S are disabled. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00080">80</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="af4e15cb9dae783d6260fc1e495504ea0" name="af4e15cb9dae783d6260fc1e495504ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e15cb9dae783d6260fc1e495504ea0">&#9670;&#160;</a></span>PLLCFGR_PLLN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCFGR_PLLN&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits which is Set and cleared by software to control the multiplication factor of the VCO. These bits can be written only when PLL is disabled. Only half-word and word accesses are allowed to write these bits. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00082">82</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a1e6ebd5a12ea84040c8280e196269850" name="a1e6ebd5a12ea84040c8280e196269850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6ebd5a12ea84040c8280e196269850">&#9670;&#160;</a></span>PLLCFGR_PLLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCFGR_PLLP0&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This bit is the first bit of the bits which is Set and cleared by software to control the frequency of the general PLL output clock. These bits can be written only if PLL is disabled. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00081">81</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a74944438a086975793d26ae48d5882d4" name="a74944438a086975793d26ae48d5882d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74944438a086975793d26ae48d5882d4">&#9670;&#160;</a></span>RCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC&#160;&#160;&#160;((volatile <a class="el" href="structtstr_r_c_c.html">tstrRCC</a> *)<a class="el" href="_m_r_c_c__private_8h.html#aa539b1cce2e30fa6c6721693837ff2c1">RCC_BASE_ADDRESS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is a casting the RCC Base Address to access it by <a class="el" href="structtstr_r_c_c.html" title="This struct has all the RCC registers.">tstrRCC</a> Struct. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00057">57</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="aa539b1cce2e30fa6c6721693837ff2c1" name="aa539b1cce2e30fa6c6721693837ff2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa539b1cce2e30fa6c6721693837ff2c1">&#9670;&#160;</a></span>RCC_BASE_ADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BASE_ADDRESS&#160;&#160;&#160;0x40023800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The *RCC** Base address. </p>

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00011">11</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2741697e08513ec5497ffa900c7139ae" name="a2741697e08513ec5497ffa900c7139ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2741697e08513ec5497ffa900c7139ae">&#9670;&#160;</a></span>SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SW_HSE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00091">91</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a8a6800daeabe024a304b8826f3ffa3c2" name="a8a6800daeabe024a304b8826f3ffa3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a6800daeabe024a304b8826f3ffa3c2">&#9670;&#160;</a></span>SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SW_HSI&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00090">90</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a8b51691f2e65c0902c465975e2aed07d" name="a8b51691f2e65c0902c465975e2aed07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b51691f2e65c0902c465975e2aed07d">&#9670;&#160;</a></span>SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SW_PLL&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00092">92</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a0b3e43374e74a4ca2fd23cf559e2ec4e" name="a0b3e43374e74a4ca2fd23cf559e2ec4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3e43374e74a4ca2fd23cf559e2ec4e">&#9670;&#160;</a></span>THREE_BITS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define THREE_BITS_MASK&#160;&#160;&#160;0b111</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00085">85</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
<a id="a2bdc6f16576c3be5269db8d4c5b8164d" name="a2bdc6f16576c3be5269db8d4c5b8164d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bdc6f16576c3be5269db8d4c5b8164d">&#9670;&#160;</a></span>TWO_BITS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TWO_BITS_MASK&#160;&#160;&#160;0b11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_r_c_c__private_8h_source.html#l00084">84</a> of file <a class="el" href="_m_r_c_c__private_8h_source.html">MRCC_private.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_365e275eadfd2617c2a1919475d994b0.html">MCAL</a></li><li class="navelem"><a class="el" href="dir_f80b2e063a34416eb4f5341a2237dc06.html">RCC</a></li><li class="navelem"><a class="el" href="_m_r_c_c__private_8h.html">MRCC_private.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
