# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/ip/sddrtt_timer/sim/sddrtt_timer.vhd" \
"../../../../project_1.srcs/sources_1/imports/new/SDDR_TT.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_SDDR_TT_0_0/sim/design_1_SDDR_TT_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../project_1.srcs/sim_1/new/d1_tb.vhd" \

# Do not sort compile order
nosort
