// Seed: 3236125449
module module_0 (
    output wor id_0,
    input  wor id_1
);
  module_2 modCall_1 (id_1);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_4,
      id_5
  );
endmodule
module module_2 (
    input uwire id_0
);
  logic [!  1 : 1] id_2;
  ;
  id_3 :
  assert property (@(posedge id_2 or posedge -1 >> 1 or posedge -1'd0 * id_0, negedge 1 & 1'b0) -1)
  else;
  assign module_0.id_1 = 0;
endmodule
