// Seed: 1047212142
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri id_5,
    output tri0 id_6
);
  wire [1 : 1] id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd57,
    parameter id_7  = 32'd4
) (
    output wire id_0,
    input logic id_1,
    input wor id_2[id_11 : id_7  +  1],
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    input wire id_6,
    output supply1 _id_7,
    input tri0 id_8,
    input uwire id_9,
    output wire id_10,
    input tri _id_11,
    input supply1 id_12,
    input uwire void id_13,
    output tri id_14,
    input uwire id_15,
    output wor id_16,
    output uwire id_17,
    input supply0 id_18,
    output logic id_19,
    input wire id_20,
    output tri id_21,
    output supply1 id_22
    , id_30,
    input uwire id_23,
    output wire id_24,
    input tri id_25,
    input uwire id_26,
    input tri0 id_27
    , id_31,
    input tri0 id_28[1 'b0 : 1]
);
  always id_19.id_1 <= -1;
  assign id_16 = id_18;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_27,
      id_28,
      id_15,
      id_20,
      id_24
  );
endmodule
