// Seed: 4031645730
module module_0 #(
    parameter id_1 = 32'd15
) ();
  wire _id_1;
  wire [id_1 : id_1  #  (  1  )] id_2;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output wire id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output supply0 id_12
    , id_15,
    output wand id_13
);
  assign id_12 = id_11;
  wire [1 : 1] id_16;
  or primCall (id_12, id_15, id_16, id_17, id_3, id_5, id_7, id_8, id_9);
  wire id_17;
  module_0 modCall_1 ();
  wire id_18;
  assign id_15 = -1;
endmodule
