Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\ashdaisdh\p7Dold\usenew.v" into library work
Parsing module <Tuse>.
Parsing module <TnewE>.
Parsing module <TnewM>.
Parsing module <TnewW>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\mux.v" into library work
Parsing module <mux32>.
Parsing module <mux5>.
Parsing module <muxerror>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\ctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\W.v" into library work
Parsing module <MtoW>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\mude.v" into library work
Parsing module <mude>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\M.v" into library work
Parsing module <EtoM>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\IM.v" into library work
Parsing module <IM2>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\GRF.v" into library work
Parsing module <GRF>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\F.v" into library work
Parsing module <forward4>.
Parsing module <forward3>.
Parsing module <forward2>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\extend.v" into library work
Parsing module <extend>.
Parsing module <extend16forpc>.
Parsing module <extend26forpc>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\E.v" into library work
Parsing module <DtoE>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\drext.v" into library work
Parsing module <drext>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\dmtobridge.v" into library work
Parsing module <dmtobridge>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\DM.v" into library work
Parsing module <DM>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\delay.v" into library work
Parsing module <delay32>.
Parsing module <delay1>.
Parsing module <delay4>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\D.v" into library work
Parsing module <FtoD>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\CP0.v" into library work
Parsing module <CP0>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\controller.v" into library work
Parsing module <controller>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\comparator.v" into library work
Parsing module <comparator>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\BE.v" into library work
Parsing module <BE>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\BD.v" into library work
Parsing module <BD>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\timer.v" into library work
Parsing module <timer>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\bridge.v" into library work
Parsing module <bridge>.
Analyzing Verilog file "C:\ashdaisdh\p7Dold\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 200: Port error is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 203: Port out is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 209: Port RD2 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 232: Port regDst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 247: Port Result is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 248: Port out is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 249: Port out is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 264: Port regDst is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 272: Port error is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 279: Port PrWe is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 296: Port BranchOPO is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\datapath.v" Line 307: Port stalle is not connected to this instance

Elaborating module <datapath>.
WARNING:HDLCompiler:872 - "C:\ashdaisdh\p7Dold\datapath.v" Line 184: Using initial value of ra since it is never assigned

Elaborating module <mux32>.

Elaborating module <IM2>.
Reading initialization file \"code.txt\".
WARNING:HDLCompiler:1670 - "C:\ashdaisdh\p7Dold\IM.v" Line 50: Signal <Mempc> in initial block is partially initialized.
Reading initialization file \"code_handler.txt\".
WARNING:HDLCompiler:1670 - "C:\ashdaisdh\p7Dold\IM.v" Line 51: Signal <Mempc> in initial block is partially initialized.
WARNING:HDLCompiler:872 - "C:\ashdaisdh\p7Dold\IM.v" Line 45: Using initial value of Mempc since it is never assigned
WARNING:HDLCompiler:1127 - "C:\ashdaisdh\p7Dold\IM.v" Line 62: Assignment to pc ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\D.v" Line 76: Port hbw is not connected to this instance

Elaborating module <FtoD>.
WARNING:HDLCompiler:872 - "C:\ashdaisdh\p7Dold\D.v" Line 61: Using initial value of zero since it is never assigned

Elaborating module <Tuse>.

Elaborating module <ctrl>.

Elaborating module <muxerror>.

Elaborating module <extend>.

Elaborating module <extend16forpc>.

Elaborating module <extend26forpc>.

Elaborating module <GRF>.
"C:\ashdaisdh\p7Dold\GRF.v" Line 63. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <forward4>.

Elaborating module <comparator>.

Elaborating module <delay32>.

Elaborating module <delay1>.

Elaborating module <delay4>.
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\E.v" Line 89: Port hbw is not connected to this instance

Elaborating module <DtoE>.

Elaborating module <TnewE>.
WARNING:HDLCompiler:1127 - "C:\ashdaisdh\p7Dold\E.v" Line 85: Assignment to jrr ignored, since the identifier is never used

Elaborating module <forward3>.

Elaborating module <ALU>.

Elaborating module <mude>.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 95: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 98: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 101: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 104: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 116: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 120: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 123: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 126: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\ashdaisdh\p7Dold\mude.v" Line 129: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\M.v" Line 80: Port aomd is not connected to this instance

Elaborating module <EtoM>.
WARNING:HDLCompiler:872 - "C:\ashdaisdh\p7Dold\M.v" Line 71: Using initial value of zero since it is never assigned

Elaborating module <TnewM>.

Elaborating module <forward2>.

Elaborating module <BE>.

Elaborating module <DM>.
"C:\ashdaisdh\p7Dold\DM.v" Line 56. $display  32'b................................ 32'b................................ 32'b................................
"C:\ashdaisdh\p7Dold\DM.v" Line 61. $display  32'b................................ 32'b................................ 32'b................................
"C:\ashdaisdh\p7Dold\DM.v" Line 66. $display  32'b................................ 32'b................................ 32'b................................
"C:\ashdaisdh\p7Dold\DM.v" Line 71. $display  32'b................................ 32'b................................ 32'b................................
"C:\ashdaisdh\p7Dold\DM.v" Line 76. $display  32'b................................ 32'b................................ 32'b................................
"C:\ashdaisdh\p7Dold\DM.v" Line 81. $display  32'b................................ 32'b................................ 32'b................................
"C:\ashdaisdh\p7Dold\DM.v" Line 86. $display  32'b................................ 32'b................................ 32'b................................

Elaborating module <drext>.

Elaborating module <dmtobridge>.

Elaborating module <CP0>.
ERROR:HDLCompiler:1511 - "C:\ashdaisdh\p7Dold\CP0.v" Line 42: Mix of blocking and non-blocking assignments to variable <SR> is not a recommended coding practice.
INFO - You can change the severity of this error message to warning using switch -change_error_to_warning "HDLCompiler:1511"
Module CP0 remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\ashdaisdh\p7Dold\CP0.v" Line 21: Empty module <CP0> remains a black box.
WARNING:HDLCompiler:1016 - "C:\ashdaisdh\p7Dold\W.v" Line 70: Port hbw is not connected to this instance

Elaborating module <MtoW>.
WARNING:HDLCompiler:872 - "C:\ashdaisdh\p7Dold\W.v" Line 61: Using initial value of zero since it is never assigned

Elaborating module <TnewW>.

Elaborating module <mux5>.

Elaborating module <BD>.

Elaborating module <controller>.
WARNING:HDLCompiler:634 - "C:\ashdaisdh\p7Dold\datapath.v" Line 55: Net <controllerstall_stalle> does not have a driver.
WARNING:HDLCompiler:634 - "C:\ashdaisdh\p7Dold\datapath.v" Line 73: Net <grf_RD2[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\ashdaisdh\p7Dold\datapath.v" Line 135: Net <be_error[3]> does not have a driver.
WARNING:HDLCompiler:552 - "C:\ashdaisdh\p7Dold\datapath.v" Line 200: Input port error[3] is not connected on this instance
WARNING:HDLCompiler:1127 - "C:\ashdaisdh\p7Dold\mips.v" Line 46: Assignment to PrBE ignored, since the identifier is never used

Elaborating module <timer>.

Elaborating module <bridge>.
--> 

Total memory usage is 8008964 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    0 (   0 filtered)

