// Seed: 1627798307
module module_0;
  logic id_1;
  tri [1 'b0 : ~  -1] id_2 = id_1;
  assign id_2 = id_1 * 1 - -1;
  supply1 id_3 = 1;
  assign id_2 = {-1'b0, id_1};
  logic id_4 = id_1;
  uwire id_5 = id_2 == "";
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wand id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wand id_5,
    input uwire id_6,
    inout tri1 id_7,
    output wire id_8,
    output tri0 id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    output wor id_13,
    output tri0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input wand id_17#(
        .id_26(1'b0),
        .id_27(1),
        .id_28({1 == -1'b0}),
        .id_29(1),
        .id_30(-1'b0),
        .id_31(1),
        .id_32(1)
    ),
    input wand id_18,
    output tri id_19,
    input tri0 id_20,
    input wire id_21,
    input wor id_22,
    input wor id_23,
    input tri1 id_24
);
  module_0 modCall_1 ();
endmodule
