{
  "design": {
    "design_info": {
      "boundary_crc": "0x108727E21B3E4B1E",
      "design_src": "/home/ffn/Nextcloud/Workspace/Projects/PL-Mag-Sensor/vivado/PL-Mag-Sensor/PL-Mag-Sensor.srcs/sources_1/bd/GainControl/GainControl.bd",
      "device": "xczu3eg-sbva484-1-i",
      "name": "GainControl_inst_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "variant": "true"
    },
    "design_tree": {
      "GPIO_concat": {
        "UnD_ref_concat": "",
        "nCS_ref_concat": ""
      },
      "GPIO_slice": {
        "UnD_slice_1": "",
        "UnD_slice_2": "",
        "UnD_slice_3": "",
        "nCS_slice_1": "",
        "nCS_slice_2": "",
        "nCS_slice_3": "",
        "UnD_slice_0": "",
        "nCS_slice_0": ""
      },
      "gain_concat": "",
      "gain_controller_0": "",
      "gain_controller_1": "",
      "gain_controller_2": "",
      "gain_controller_3": "",
      "slice_1x4_0": ""
    },
    "ports": {
      "UnD": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "UnD_ref": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MagController_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "gain_ref": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "nCS": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "nCS_ref": {
        "direction": "O",
        "left": "3",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "4",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "gain": {
        "direction": "O",
        "left": "23",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "24",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "GPIO_concat": {
        "ports": {
          "UnD_ref_0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "UnD_ref_1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "UnD_ref_2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "UnD_ref_3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "UnD_ref": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "nCS_ref_0": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "nCS_ref_1": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "nCS_ref_2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "nCS_ref_3": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "nCS_ref": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        },
        "components": {
          "UnD_ref_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "GainControl_inst_0_UnD_ref_concat_0",
            "xci_path": "ip/GainControl_inst_0_UnD_ref_concat_0/GainControl_inst_0_UnD_ref_concat_0.xci",
            "inst_hier_path": "GPIO_concat/UnD_ref_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "nCS_ref_concat": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "GainControl_inst_0_nCS_ref_concat_0",
            "xci_path": "ip/GainControl_inst_0_nCS_ref_concat_0/GainControl_inst_0_nCS_ref_concat_0.xci",
            "inst_hier_path": "GPIO_concat/nCS_ref_concat",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          }
        },
        "nets": {
          "gain_controller_0_adc_UnD_ref": {
            "ports": [
              "UnD_ref_0",
              "UnD_ref_concat/In0"
            ]
          },
          "gain_controller_1_adc_UnD_ref": {
            "ports": [
              "UnD_ref_1",
              "UnD_ref_concat/In1"
            ]
          },
          "gain_controller_2_adc_UnD_ref": {
            "ports": [
              "UnD_ref_2",
              "UnD_ref_concat/In2"
            ]
          },
          "gain_controller_3_adc_UnD_ref": {
            "ports": [
              "UnD_ref_3",
              "UnD_ref_concat/In3"
            ]
          },
          "UnD_ref_concat_dout": {
            "ports": [
              "UnD_ref_concat/dout",
              "UnD_ref"
            ]
          },
          "gain_controller_0_adc_nCS_ref": {
            "ports": [
              "nCS_ref_0",
              "nCS_ref_concat/In0"
            ]
          },
          "gain_controller_1_adc_nCS_ref": {
            "ports": [
              "nCS_ref_1",
              "nCS_ref_concat/In1"
            ]
          },
          "gain_controller_2_adc_nCS_ref": {
            "ports": [
              "nCS_ref_2",
              "nCS_ref_concat/In2"
            ]
          },
          "gain_controller_3_adc_nCS_ref": {
            "ports": [
              "nCS_ref_3",
              "nCS_ref_concat/In3"
            ]
          },
          "nCS_ref_concat_dout": {
            "ports": [
              "nCS_ref_concat/dout",
              "nCS_ref"
            ]
          }
        }
      },
      "GPIO_slice": {
        "ports": {
          "UnD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "UnD_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "UnD_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "UnD_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "nCS": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "nCS_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "nCS_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "nCS_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "UnD_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "nCS_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "UnD_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_UnD_slice_1_0",
            "xci_path": "ip/GainControl_inst_0_UnD_slice_1_0/GainControl_inst_0_UnD_slice_1_0.xci",
            "inst_hier_path": "GPIO_slice/UnD_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "UnD_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_UnD_slice_2_0",
            "xci_path": "ip/GainControl_inst_0_UnD_slice_2_0/GainControl_inst_0_UnD_slice_2_0.xci",
            "inst_hier_path": "GPIO_slice/UnD_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "UnD_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_UnD_slice_3_0",
            "xci_path": "ip/GainControl_inst_0_UnD_slice_3_0/GainControl_inst_0_UnD_slice_3_0.xci",
            "inst_hier_path": "GPIO_slice/UnD_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "nCS_slice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_nCS_slice_1_0",
            "xci_path": "ip/GainControl_inst_0_nCS_slice_1_0/GainControl_inst_0_nCS_slice_1_0.xci",
            "inst_hier_path": "GPIO_slice/nCS_slice_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "nCS_slice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_nCS_slice_2_0",
            "xci_path": "ip/GainControl_inst_0_nCS_slice_2_0/GainControl_inst_0_nCS_slice_2_0.xci",
            "inst_hier_path": "GPIO_slice/nCS_slice_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "nCS_slice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_nCS_slice_3_0",
            "xci_path": "ip/GainControl_inst_0_nCS_slice_3_0/GainControl_inst_0_nCS_slice_3_0.xci",
            "inst_hier_path": "GPIO_slice/nCS_slice_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "4"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "UnD_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_UnD_slice_0_0",
            "xci_path": "ip/GainControl_inst_0_UnD_slice_0_0/GainControl_inst_0_UnD_slice_0_0.xci",
            "inst_hier_path": "GPIO_slice/UnD_slice_0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          },
          "nCS_slice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "GainControl_inst_0_nCS_slice_0_0",
            "xci_path": "ip/GainControl_inst_0_nCS_slice_0_0/GainControl_inst_0_nCS_slice_0_0.xci",
            "inst_hier_path": "GPIO_slice/nCS_slice_0",
            "parameters": {
              "DIN_WIDTH": {
                "value": "4"
              }
            }
          }
        },
        "nets": {
          "Din_1": {
            "ports": [
              "UnD",
              "UnD_slice_3/Din",
              "UnD_slice_2/Din",
              "UnD_slice_0/Din",
              "UnD_slice_1/Din"
            ]
          },
          "UnD_slice_1_Dout": {
            "ports": [
              "UnD_slice_1/Dout",
              "UnD_1"
            ]
          },
          "UnD_slice_2_Dout": {
            "ports": [
              "UnD_slice_2/Dout",
              "UnD_2"
            ]
          },
          "UnD_slice_3_Dout": {
            "ports": [
              "UnD_slice_3/Dout",
              "UnD_3"
            ]
          },
          "Net": {
            "ports": [
              "nCS",
              "nCS_slice_0/Din",
              "nCS_slice_3/Din",
              "nCS_slice_2/Din",
              "nCS_slice_1/Din"
            ]
          },
          "nCS_slice_1_Dout": {
            "ports": [
              "nCS_slice_1/Dout",
              "nCS_1"
            ]
          },
          "nCS_slice_2_Dout": {
            "ports": [
              "nCS_slice_2/Dout",
              "nCS_2"
            ]
          },
          "nCS_slice_3_Dout": {
            "ports": [
              "nCS_slice_3/Dout",
              "nCS_3"
            ]
          },
          "UnD_slice_0_Dout": {
            "ports": [
              "UnD_slice_0/Dout",
              "UnD_0"
            ]
          },
          "nCS_slice_0_Dout": {
            "ports": [
              "nCS_slice_0/Dout",
              "nCS_0"
            ]
          }
        }
      },
      "gain_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "GainControl_inst_0_gain_concat_0",
        "xci_path": "ip/GainControl_inst_0_gain_concat_0/GainControl_inst_0_gain_concat_0.xci",
        "inst_hier_path": "gain_concat",
        "parameters": {
          "IN0_WIDTH": {
            "value": "6"
          },
          "IN1_WIDTH": {
            "value": "6"
          },
          "IN2_WIDTH": {
            "value": "6"
          },
          "IN3_WIDTH": {
            "value": "6"
          },
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "gain_controller_0": {
        "vlnv": "xilinx.com:module_ref:gain_controller:1.0",
        "xci_name": "GainControl_inst_0_gain_controller_0_0",
        "xci_path": "ip/GainControl_inst_0_gain_controller_0_0/GainControl_inst_0_gain_controller_0_0.xci",
        "inst_hier_path": "gain_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gain_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "MagController_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "adc_UnD": {
            "direction": "I"
          },
          "adc_UnD_ref": {
            "direction": "O"
          },
          "adc_nCS": {
            "direction": "I"
          },
          "adc_nCS_ref": {
            "direction": "O"
          },
          "gain": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "gain_ref": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        }
      },
      "gain_controller_1": {
        "vlnv": "xilinx.com:module_ref:gain_controller:1.0",
        "xci_name": "GainControl_inst_0_gain_controller_1_0",
        "xci_path": "ip/GainControl_inst_0_gain_controller_1_0/GainControl_inst_0_gain_controller_1_0.xci",
        "inst_hier_path": "gain_controller_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gain_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "MagController_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "adc_UnD": {
            "direction": "I"
          },
          "adc_UnD_ref": {
            "direction": "O"
          },
          "adc_nCS": {
            "direction": "I"
          },
          "adc_nCS_ref": {
            "direction": "O"
          },
          "gain": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "gain_ref": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        }
      },
      "gain_controller_2": {
        "vlnv": "xilinx.com:module_ref:gain_controller:1.0",
        "xci_name": "GainControl_inst_0_gain_controller_2_0",
        "xci_path": "ip/GainControl_inst_0_gain_controller_2_0/GainControl_inst_0_gain_controller_2_0.xci",
        "inst_hier_path": "gain_controller_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gain_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "MagController_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "adc_UnD": {
            "direction": "I"
          },
          "adc_UnD_ref": {
            "direction": "O"
          },
          "adc_nCS": {
            "direction": "I"
          },
          "adc_nCS_ref": {
            "direction": "O"
          },
          "gain": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "gain_ref": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        }
      },
      "gain_controller_3": {
        "vlnv": "xilinx.com:module_ref:gain_controller:1.0",
        "xci_name": "GainControl_inst_0_gain_controller_3_0",
        "xci_path": "ip/GainControl_inst_0_gain_controller_3_0/GainControl_inst_0_gain_controller_3_0.xci",
        "inst_hier_path": "gain_controller_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "gain_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "MagController_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "adc_UnD": {
            "direction": "I"
          },
          "adc_UnD_ref": {
            "direction": "O"
          },
          "adc_nCS": {
            "direction": "I"
          },
          "adc_nCS_ref": {
            "direction": "O"
          },
          "gain": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "gain_ref": {
            "direction": "I",
            "left": "5",
            "right": "0"
          }
        }
      },
      "slice_1x4_0": {
        "vlnv": "xilinx.com:module_ref:slice_1x4:1.0",
        "xci_name": "GainControl_inst_0_slice_1x4_0_0",
        "xci_path": "ip/GainControl_inst_0_slice_1x4_0_0/GainControl_inst_0_slice_1x4_0_0.xci",
        "inst_hier_path": "slice_1x4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "slice_1x4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "inp": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ch0": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ch1": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ch2": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "ch3": {
            "direction": "O",
            "left": "5",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Din_1": {
        "ports": [
          "UnD",
          "GPIO_slice/UnD"
        ]
      },
      "Net": {
        "ports": [
          "nCS",
          "GPIO_slice/nCS"
        ]
      },
      "UnD_ref_concat_dout": {
        "ports": [
          "GPIO_concat/UnD_ref",
          "UnD_ref"
        ]
      },
      "UnD_slice_0_Dout": {
        "ports": [
          "GPIO_slice/UnD_0",
          "gain_controller_0/adc_UnD"
        ]
      },
      "UnD_slice_1_Dout": {
        "ports": [
          "GPIO_slice/UnD_1",
          "gain_controller_1/adc_UnD"
        ]
      },
      "UnD_slice_2_Dout": {
        "ports": [
          "GPIO_slice/UnD_2",
          "gain_controller_2/adc_UnD"
        ]
      },
      "UnD_slice_3_Dout": {
        "ports": [
          "GPIO_slice/UnD_3",
          "gain_controller_3/adc_UnD"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "gain_controller_0/clk",
          "gain_controller_1/clk",
          "gain_controller_2/clk",
          "gain_controller_3/clk"
        ]
      },
      "gain_concat_dout": {
        "ports": [
          "gain_concat/dout",
          "gain"
        ]
      },
      "gain_controller_0_adc_UnD_ref": {
        "ports": [
          "gain_controller_0/adc_UnD_ref",
          "GPIO_concat/UnD_ref_0"
        ]
      },
      "gain_controller_0_adc_nCS_ref": {
        "ports": [
          "gain_controller_0/adc_nCS_ref",
          "GPIO_concat/nCS_ref_0"
        ]
      },
      "gain_controller_0_gain": {
        "ports": [
          "gain_controller_0/gain",
          "gain_concat/In0"
        ]
      },
      "gain_controller_1_adc_UnD_ref": {
        "ports": [
          "gain_controller_1/adc_UnD_ref",
          "GPIO_concat/UnD_ref_1"
        ]
      },
      "gain_controller_1_adc_nCS_ref": {
        "ports": [
          "gain_controller_1/adc_nCS_ref",
          "GPIO_concat/nCS_ref_1"
        ]
      },
      "gain_controller_1_gain": {
        "ports": [
          "gain_controller_1/gain",
          "gain_concat/In1"
        ]
      },
      "gain_controller_2_adc_UnD_ref": {
        "ports": [
          "gain_controller_2/adc_UnD_ref",
          "GPIO_concat/UnD_ref_2"
        ]
      },
      "gain_controller_2_adc_nCS_ref": {
        "ports": [
          "gain_controller_2/adc_nCS_ref",
          "GPIO_concat/nCS_ref_2"
        ]
      },
      "gain_controller_2_gain": {
        "ports": [
          "gain_controller_2/gain",
          "gain_concat/In2"
        ]
      },
      "gain_controller_3_adc_UnD_ref": {
        "ports": [
          "gain_controller_3/adc_UnD_ref",
          "GPIO_concat/UnD_ref_3"
        ]
      },
      "gain_controller_3_adc_nCS_ref": {
        "ports": [
          "gain_controller_3/adc_nCS_ref",
          "GPIO_concat/nCS_ref_3"
        ]
      },
      "gain_controller_3_gain": {
        "ports": [
          "gain_controller_3/gain",
          "gain_concat/In3"
        ]
      },
      "inp_1": {
        "ports": [
          "gain_ref",
          "slice_1x4_0/inp"
        ]
      },
      "nCS_ref_concat_dout": {
        "ports": [
          "GPIO_concat/nCS_ref",
          "nCS_ref"
        ]
      },
      "nCS_slice_0_Dout": {
        "ports": [
          "GPIO_slice/nCS_0",
          "gain_controller_0/adc_nCS"
        ]
      },
      "nCS_slice_1_Dout": {
        "ports": [
          "GPIO_slice/nCS_1",
          "gain_controller_1/adc_nCS"
        ]
      },
      "nCS_slice_2_Dout": {
        "ports": [
          "GPIO_slice/nCS_2",
          "gain_controller_2/adc_nCS"
        ]
      },
      "nCS_slice_3_Dout": {
        "ports": [
          "GPIO_slice/nCS_3",
          "gain_controller_3/adc_nCS"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "gain_controller_0/rst_n",
          "gain_controller_1/rst_n",
          "gain_controller_2/rst_n",
          "gain_controller_3/rst_n"
        ]
      },
      "slice_1x4_0_ch0": {
        "ports": [
          "slice_1x4_0/ch0",
          "gain_controller_0/gain_ref"
        ]
      },
      "slice_1x4_0_ch1": {
        "ports": [
          "slice_1x4_0/ch1",
          "gain_controller_1/gain_ref"
        ]
      },
      "slice_1x4_0_ch2": {
        "ports": [
          "slice_1x4_0/ch2",
          "gain_controller_2/gain_ref"
        ]
      },
      "slice_1x4_0_ch3": {
        "ports": [
          "slice_1x4_0/ch3",
          "gain_controller_3/gain_ref"
        ]
      }
    }
  }
}