nonzero_test_img_3 (No bias No ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,-5.213245,-7.4771323,-3.7261422,9.348085,-3.976559,2.4774785,-10.066197,-6.4844475,0.35488454,-3.1812243
FPGA,-4.84581,-6.82851,-3.94635,9.15603,-4.12477,1.9057,-10.00045,-6.26091,0.66513,-2.96176
Error(%),7.048105355,8.674746868,5.909806663,2.054484956,3.727116836,23.07904993,0.653146367,3.447286758,87.42152025,6.898737068
nonzero_test_img_3 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,9.325841,0,2.5854607,0,0,0.35011038,0
FPGA,0,0,0,9.16205,0,2.04741,0,0,0.56377,0
Error(%),0,0,0,1.756313452,0,20.81063154,0,0,61.02635974,0
test_img_0 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,9.581560135,0,0,0,0,0,5.123174191,0,0,0
FPGA,9.39651,0,0,0,0,0,5.16509,0,0,0
Error(%),1.931315279,0,0,0,0,0,0.818160928,0,0,0
test_img_1 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,5.144165993,0,0,0,0,0,0.326790512,0,0
FPGA,0,4.29076,0,0,0,0,0,0.58641,0,0
Error(%),0,16.58978334,0,0,0,0,0,79.44523454,0,0
test_img_2 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,12.18914,0.43104,4.22403,0,0,0,0,0
FPGA,0,0,12.52913189,0,4.347653389,0,0,0,0,0
Error(%),0,0,2.789301701,100,2.926669294,0,0,0,0,0
test_img_3 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,9.395041466,0,2.417380095,0,0,0.479226023,0
FPGA,0,0,0,9.5132,0,2.04872,0,0,0.49003,0
Error(%),0,0,0,1.257669108,0,15.25039837,0,0,2.254463765,0
test_img_4 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0.053584084,0,11.83018494,0,0,0,0,0.656684935
FPGA,0,0,0.49002,0,11.19868,0,0,0,0,0.92916
Error(%),0,0,814.4879677,0,5.338081695,0,0,0,0,41.49251039
test_img_5 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,0,0,8.631854057,0,0,3.028176069,0
FPGA,0,0,0,0,0,8.44964,0,0,2.90456,0
Error(%),0,0,0,0,0,2.110949236,0,0,4.082195567,0
test_img_6 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,0,0,0.505919516,13.65789318,0,0,0
FPGA,0,0,0,0,0,0.95575,13.11341,0,0,0
Error(%),0,0,0,0,0,88.91344762,3.98658251,0,0,0
test_img_7 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,0,0,0,0,10.5986557,0,3.187983274
FPGA,0,0,0,0,0,0,0,9.77662,0.03741,2.9559
Error(%),0,0,0,0,0,0,0,7.756037406,100,7.279940153
test_img_8 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,0,0,0,0,0,11.91604137,0
FPGA,0,0,0,0,0,0,0,1.66057,12.36784,3.24116
Error(%),0,0,0,0,0,0,0,100,3.791516088,100
test_img_9 (bias + ReLU),,,,,,,,,,
Index,0,1,2,3,4,5,6,7,8,9
Python,0,0,0,0,2.165512323,0,0,0,0.489226013,6.047581196
FPGA,0,0,0,0,0.97053,0,0,0,0.40502,6.32424
Error(%),0,0,0,0,55.18243006,0,0,0,17.2120883,4.574701773
