<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed May 14 10:09:54 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="better_read_hall_sensor" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="get_deg" PORT="clk"/>
        <CONNECTION INSTANCE="generate_clock_0" PORT="internal_clock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="count_0" RIGHT="0" SIGIS="undef" SIGNAME="get_deg_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="get_deg" PORT="count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="external_sensor" SIGIS="undef" SIGNAME="External_Ports_external_sensor">
      <CONNECTIONS>
        <CONNECTION INSTANCE="get_deg" PORT="clr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="motor_a" SIGIS="undef" SIGNAME="External_Ports_motor_a">
      <CONNECTIONS>
        <CONNECTION INSTANCE="determine_direction" PORT="a_in"/>
        <CONNECTION INSTANCE="generate_clock_0" PORT="pwm_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="motor_b" SIGIS="undef" SIGNAME="External_Ports_motor_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="determine_direction" PORT="b_in"/>
        <CONNECTION INSTANCE="generate_clock_0" PORT="pwm_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="get_deg" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/determine_direction" HWVERSION="1.0" INSTANCE="determine_direction" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="advanced_compare" VLNV="xilinx.com:module_ref:advanced_compare:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="better_read_hall_sensor_advanced_compare_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a_in" SIGIS="undef" SIGNAME="External_Ports_motor_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b_in" SIGIS="undef" SIGNAME="External_Ports_motor_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor_b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="direction" SIGIS="undef" SIGNAME="determine_direction_direction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="get_deg" PORT="up"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/generate_clock_0" HWVERSION="1.0" INSTANCE="generate_clock_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="generate_clock" VLNV="xilinx.com:module_ref:generate_clock:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="better_read_hall_sensor_generate_clock_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="gen_clk" SIGIS="clk" SIGNAME="generate_clock_0_gen_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="get_deg" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="internal_clock" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwm_a" SIGIS="undef" SIGNAME="External_Ports_motor_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pwm_b" SIGIS="undef" SIGNAME="External_Ports_motor_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="motor_b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/get_deg" HWVERSION="1.0" INSTANCE="get_deg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="advanced_counter" VLNV="xilinx.com:module_ref:advanced_counter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="better_read_hall_sensor_advanced_counter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="External_Ports_external_sensor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="external_sensor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="count" RIGHT="0" SIGIS="undef" SIGNAME="get_deg_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="count_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="generate_clock_0_gen_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="generate_clock_0" PORT="gen_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="up" SIGIS="undef" SIGNAME="determine_direction_direction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="determine_direction" PORT="direction"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
