
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203685 heartbeat IPC: 3.12141 cumulative IPC: 3.12141 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5712540 heartbeat IPC: 3.98588 cumulative IPC: 3.50107 (Simulation time: 0 hr 1 min 36 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963971 (Simulation time: 0 hr 1 min 57 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 45779304 heartbeat IPC: 0.249583 cumulative IPC: 0.128815 (Simulation time: 0 hr 2 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 125149441 heartbeat IPC: 0.125992 cumulative IPC: 0.126919 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 204409491 heartbeat IPC: 0.126167 cumulative IPC: 0.126617 (Simulation time: 0 hr 6 min 43 sec) 
Finished CPU 0 instructions: 25000001 cycles: 197445520 cumulative IPC: 0.126617 (Simulation time: 0 hr 6 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.126617 instructions: 25000001 cycles: 197445520
cpu0_DTLB TOTAL     ACCESS:    5783284  HIT:    5049502  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4555739  HIT:    4077762  MISS:     477977
cpu0_DTLB RFO       ACCESS:    1227545  HIT:     971740  MISS:     255805
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8874 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477977  HIT:     310198  MISS:     167779
cpu0_STLB RFO       ACCESS:     255805  HIT:      86926  MISS:     168879
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4675 cycles
cpu0_L1D TOTAL     ACCESS:    6852745  HIT:    4766052  MISS:    2086693
cpu0_L1D LOAD      ACCESS:    5226144  HIT:    3151877  MISS:    2074267
cpu0_L1D RFO       ACCESS:    1299510  HIT:    1288478  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327091  HIT:     325697  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 182.714 cycles
cpu0_L2C TOTAL     ACCESS:    7209382  HIT:    4024186  MISS:    3185196
cpu0_L2C LOAD      ACCESS:    2074267  HIT:      93255  MISS:    1981012
cpu0_L2C RFO       ACCESS:      11032  HIT:        100  MISS:      10932
cpu0_L2C PREFETCH  ACCESS:    4473867  HIT:    3281241  MISS:    1192626
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648300  MISS:        522
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1290  MISS:        104
cpu0_L2C PREFETCH  REQUESTED:    5146265  ISSUED:    4492651  USEFUL:     824275  USELESS:     367431
cpu0_L2C AVERAGE MISS LATENCY: 126.439 cycles
LLC TOTAL     ACCESS:    3830557  HIT:    2419372  MISS:    1411185
LLC LOAD      ACCESS:    1981012  HIT:     644110  MISS:    1336902
LLC RFO       ACCESS:      10932  HIT:        445  MISS:      10487
LLC PREFETCH  ACCESS:    1194001  HIT:    1130282  MISS:      63719
LLC WRITEBACK ACCESS:     644508  HIT:     644495  MISS:         13
LLC TRANSLATION ACCESS:        104  HIT:         40  MISS:         64
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 238.097 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      76184  ROW_BUFFER_MISS:    1334251
 DBUS AVG_CONGESTED_CYCLE:    3.95668
 WQ ROW_BUFFER_HIT:       1131  ROW_BUFFER_MISS:     561496  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.348
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

