// Seed: 3648410104
module module_0 ();
  wire id_1;
  wire id_2, id_3;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial id_13 <= ~id_9;
  wire id_21;
  generate
    always #1 begin : LABEL_0
      if (1) begin : LABEL_0
        id_8 = 1;
      end
      id_11 = id_21;
    end
  endgenerate
  assign id_14 = 1 == (1);
  wire id_22;
  wire id_23;
  wire id_24 = 1 - (id_21), id_25 = 1;
  id_26.id_27(
      id_8 << id_20
  );
  module_0 modCall_1 ();
endmodule
