

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Fri Nov  9 19:37:14 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  66196|  66196|  66196|  66196|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memset_dft_real   |    255|    255|         1|          -|          -|    256|    no    |
        |- memset_dft_imag   |    255|    255|         1|          -|          -|    256|    no    |
        |- loop_out_loop_in  |  65552|  65552|        18|          1|          1|  65536|    yes   |
        |- loop_cpy_arr      |    128|    128|         2|          1|          1|    128|    yes   |
        +--------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    240|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     20|    1392|   2844|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    239|
|Register         |        0|      -|     851|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        6|     20|    2243|   3451|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      9|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |dft_fadd_32ns_32neOg_U2  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_fadd_32ns_32neOg_U3  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_fadd_32ns_32neOg_U4  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|
    |dft_fmul_32ns_32nfYi_U5  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U6  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U7  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fmul_32ns_32nfYi_U8  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|
    |dft_fsub_32ns_32ndEe_U1  |dft_fsub_32ns_32ndEe  |        0|      2|  205|  390|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     20| 1392| 2844|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |cos_coefficients_tab_U  |dft_cos_coefficiebkb  |        1|  0|   0|   256|   32|     1|         8192|
    |dft_real_U              |dft_dft_real          |        2|  0|   0|   256|   32|     1|         8192|
    |dft_imag_U              |dft_dft_real          |        2|  0|   0|   256|   32|     1|         8192|
    |sin_coefficients_tab_U  |dft_sin_coefficiecud  |        1|  0|   0|   256|   32|     1|         8192|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                      |        6|  0|   0|  1024|  128|     4|        32768|
    +------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ind_fu_430_p2                  |     *    |      0|  0|  41|           8|           8|
    |indvar_flatten_next_fu_388_p2  |     +    |      0|  0|  24|          17|           1|
    |indvarinc5_fu_365_p2           |     +    |      0|  0|  15|           8|           1|
    |indvarinc_fu_348_p2            |     +    |      0|  0|  15|           8|           1|
    |n_1_1_fu_485_p2                |     +    |      0|  0|  15|           2|           9|
    |n_s_fu_408_p2                  |     +    |      0|  0|  15|           1|           9|
    |w_1_fu_436_p2                  |     +    |      0|  0|  15|           1|           9|
    |exitcond1_fu_394_p2            |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_flatten_fu_382_p2     |   icmp   |      0|  0|  18|          17|          18|
    |exitcond_fu_457_p2             |   icmp   |      0|  0|  13|           9|          10|
    |tmp_1_fu_359_p2                |   icmp   |      0|  0|  11|           8|           2|
    |tmp_3_fu_376_p2                |   icmp   |      0|  0|  11|           8|           2|
    |n_1_s_fu_473_p2                |    or    |      0|  0|   8|           8|           1|
    |n_cast6_mid2_v_fu_414_p3       |  select  |      0|  0|   9|           1|           9|
    |w_mid2_fu_400_p3               |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 240|         112|          97|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter17    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_n_phi_fu_287_p4  |   9|          2|    9|         18|
    |dft_imag_address0           |  21|          4|    8|         32|
    |dft_imag_address1           |  15|          3|    8|         24|
    |dft_real_address0           |  21|          4|    8|         32|
    |dft_real_address1           |  15|          3|    8|         24|
    |imag_sample_address0        |  15|          3|    8|         24|
    |indvar_flatten_reg_272      |   9|          2|   17|         34|
    |invdar4_reg_261             |   9|          2|    8|         16|
    |invdar_reg_250              |   9|          2|    8|         16|
    |n1_reg_305                  |   9|          2|    9|         18|
    |n_reg_283                   |   9|          2|    9|         18|
    |real_sample_address0        |  15|          3|    8|         24|
    |w_reg_294                   |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 239|         49|  121|        313|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |cos_coefficients_tab_2_reg_570  |  32|   0|   32|          0|
    |dft_imag_addr_2_reg_608         |   8|   0|    8|          0|
    |dft_imag_load_1_reg_629         |  32|   0|   32|          0|
    |dft_real_addr_2_reg_602         |   8|   0|    8|          0|
    |dft_real_load_1_reg_619         |  32|   0|   32|          0|
    |exitcond_flatten_reg_508        |   1|   0|    1|          0|
    |exitcond_reg_644                |   1|   0|    1|          0|
    |imag_sample_load_reg_564        |  32|   0|   32|          0|
    |ind_reg_528                     |   8|   0|    8|          0|
    |indvar_flatten_reg_272          |  17|   0|   17|          0|
    |invdar4_reg_261                 |   8|   0|    8|          0|
    |invdar_reg_250                  |   8|   0|    8|          0|
    |n1_reg_305                      |   9|   0|    9|          0|
    |n_cast6_mid2_v_reg_522          |   9|   0|    9|          0|
    |n_reg_283                       |   9|   0|    9|          0|
    |real_sample_load_reg_558        |  32|   0|   32|          0|
    |sin_coefficients_tab_2_reg_576  |  32|   0|   32|          0|
    |tmp_10_reg_634                  |  32|   0|   32|          0|
    |tmp_11_reg_592                  |  32|   0|   32|          0|
    |tmp_12_reg_597                  |  32|   0|   32|          0|
    |tmp_13_reg_624                  |  32|   0|   32|          0|
    |tmp_14_reg_639                  |  32|   0|   32|          0|
    |tmp_16_reg_648                  |   9|   0|   64|         55|
    |tmp_5_1_reg_664                 |   7|   0|   64|         57|
    |tmp_6_reg_582                   |  32|   0|   32|          0|
    |tmp_7_reg_587                   |  32|   0|   32|          0|
    |tmp_9_reg_614                   |  32|   0|   32|          0|
    |w_mid2_reg_517                  |   9|   0|    9|          0|
    |w_reg_294                       |   9|   0|    9|          0|
    |dft_imag_addr_2_reg_608         |  64|  32|    8|          0|
    |dft_real_addr_2_reg_602         |  64|  32|    8|          0|
    |exitcond_flatten_reg_508        |  64|  32|    1|          0|
    |w_mid2_reg_517                  |  64|  32|    9|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 851| 128|  733|        112|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_we0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_d0        | out |   32|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|real_sample_address1  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce1       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_we1       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_d1        | out |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_we0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_d0        | out |   32|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
|imag_sample_address1  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce1       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_we1       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_d1        | out |   32|  ap_memory |  imag_sample |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

