// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _RGBtoGray_512_512_2_HH_
#define _RGBtoGray_512_512_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "imageProcessing_dadd_64ns_64ns_64_6_full_dsp_1.h"
#include "imageProcessing_dmul_64ns_64ns_64_6_max_dsp_1.h"
#include "imageProcessing_sitodp_32ns_64_5_1.h"
#include "RGBtoGray_512_512_2_mask_table1.h"
#include "RGBtoGray_512_512_2_one_half_table2.h"

namespace ap_rtl {

struct RGBtoGray_512_512_2 : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<18> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<1> > input_r_q0;
    sc_out< sc_lv<18> > input_g_address0;
    sc_out< sc_logic > input_g_ce0;
    sc_in< sc_lv<1> > input_g_q0;
    sc_out< sc_lv<18> > input_b_address0;
    sc_out< sc_logic > input_b_ce0;
    sc_in< sc_lv<1> > input_b_q0;
    sc_out< sc_lv<18> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<8> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    RGBtoGray_512_512_2(sc_module_name name);
    SC_HAS_PROCESS(RGBtoGray_512_512_2);

    ~RGBtoGray_512_512_2();

    sc_trace_file* mVcdFile;

    RGBtoGray_512_512_2_mask_table1* mask_table1_U;
    RGBtoGray_512_512_2_one_half_table2* one_half_table2_U;
    imageProcessing_dadd_64ns_64ns_64_6_full_dsp_1<1,6,64,64,64>* imageProcessing_dadd_64ns_64ns_64_6_full_dsp_1_U1;
    imageProcessing_dmul_64ns_64ns_64_6_max_dsp_1<1,6,64,64,64>* imageProcessing_dmul_64ns_64ns_64_6_max_dsp_1_U2;
    imageProcessing_sitodp_32ns_64_5_1<1,5,32,64>* imageProcessing_sitodp_32ns_64_5_1_U3;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > mask_table1_address0;
    sc_signal< sc_logic > mask_table1_ce0;
    sc_signal< sc_lv<52> > mask_table1_q0;
    sc_signal< sc_lv<6> > one_half_table2_address0;
    sc_signal< sc_logic > one_half_table2_ce0;
    sc_signal< sc_lv<53> > one_half_table2_q0;
    sc_signal< sc_lv<64> > grp_fu_186_p2;
    sc_signal< sc_lv<64> > reg_198;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<10> > i_18_fu_209_p2;
    sc_signal< sc_lv<10> > i_18_reg_522;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<20> > tmp_191_cast_fu_223_p1;
    sc_signal< sc_lv<20> > tmp_191_cast_reg_527;
    sc_signal< sc_lv<1> > exitcond1_fu_203_p2;
    sc_signal< sc_lv<10> > j_17_fu_233_p2;
    sc_signal< sc_lv<10> > j_17_reg_535;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > tmp_192_cast_fu_248_p1;
    sc_signal< sc_lv<64> > tmp_192_cast_reg_540;
    sc_signal< sc_lv<1> > exitcond_fu_227_p2;
    sc_signal< sc_lv<1> > input_g_load_reg_552;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<64> > grp_fu_195_p1;
    sc_signal< sc_lv<64> > tmp_172_reg_562;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<64> > tmp_170_fu_257_p3;
    sc_signal< sc_lv<64> > tmp_170_reg_572;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > grp_fu_190_p2;
    sc_signal< sc_lv<64> > tmp_173_reg_577;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<64> > tmp_177_fu_265_p3;
    sc_signal< sc_lv<64> > tmp_177_reg_587;
    sc_signal< sc_lv<64> > t_V_1_fu_273_p1;
    sc_signal< sc_lv<64> > t_V_1_reg_592;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > tmp_i_i_fu_287_p2;
    sc_signal< sc_lv<1> > tmp_i_i_reg_598;
    sc_signal< sc_lv<1> > tmp_213_i_i_fu_293_p2;
    sc_signal< sc_lv<1> > tmp_213_i_i_reg_604;
    sc_signal< sc_lv<52> > mask_reg_619;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<53> > one_half_reg_624;
    sc_signal< sc_lv<11> > tmp_V_3_reg_629;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<52> > tmp_V_4_fu_414_p1;
    sc_signal< sc_lv<52> > tmp_V_4_reg_635;
    sc_signal< sc_lv<8> > val_V_fu_511_p3;
    sc_signal< sc_lv<8> > val_V_reg_640;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<10> > i_reg_164;
    sc_signal< sc_lv<10> > j_reg_175;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_lv<64> > tmp_214_i_i_fu_309_p1;
    sc_signal< sc_lv<64> > grp_fu_186_p0;
    sc_signal< sc_lv<64> > grp_fu_186_p1;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > grp_fu_195_p0;
    sc_signal< sc_lv<19> > tmp_fu_215_p3;
    sc_signal< sc_lv<20> > tmp_cast_fu_239_p1;
    sc_signal< sc_lv<20> > tmp_s_fu_243_p2;
    sc_signal< sc_lv<11> > tmp_V_fu_277_p4;
    sc_signal< sc_lv<6> > index_V_fu_299_p4;
    sc_signal< sc_lv<1> > p_Result_s_fu_315_p3;
    sc_signal< sc_lv<64> > one_half_cast_fu_330_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_333_p2;
    sc_signal< sc_lv<52> > tmp_V_2_fu_338_p1;
    sc_signal< sc_lv<52> > tmp_216_i_i_fu_342_p2;
    sc_signal< sc_lv<12> > tmp_180_fu_353_p4;
    sc_signal< sc_lv<52> > xs_sig_V_fu_347_p2;
    sc_signal< sc_lv<64> > p_Result_11_fu_322_p3;
    sc_signal< sc_lv<64> > p_Result_12_fu_363_p3;
    sc_signal< sc_lv<64> > sel_tmp_v_fu_371_p3;
    sc_signal< sc_lv<1> > sel_tmp1_fu_382_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_387_p2;
    sc_signal< sc_lv<64> > sel_tmp_fu_378_p1;
    sc_signal< sc_lv<64> > x_assign_1_fu_392_p3;
    sc_signal< sc_lv<64> > p_Val2_11_fu_400_p1;
    sc_signal< sc_lv<54> > mantissa_V_fu_418_p4;
    sc_signal< sc_lv<12> > tmp_i_i_i_i_cast4_fu_431_p1;
    sc_signal< sc_lv<12> > sh_assign_fu_434_p2;
    sc_signal< sc_lv<11> > tmp_i_i_i_fu_448_p2;
    sc_signal< sc_lv<1> > isNeg_fu_440_p3;
    sc_signal< sc_lv<12> > tmp_i_i_i_cast_fu_453_p1;
    sc_signal< sc_lv<12> > ush_fu_457_p3;
    sc_signal< sc_lv<32> > sh_assign_8_cast_fu_465_p1;
    sc_signal< sc_lv<54> > tmp_i_i_i_cast_130_fu_473_p1;
    sc_signal< sc_lv<113> > mantissa_V_2_cast_fu_427_p1;
    sc_signal< sc_lv<113> > tmp_i_i_i_129_fu_469_p1;
    sc_signal< sc_lv<54> > r_V_fu_477_p2;
    sc_signal< sc_lv<1> > tmp_185_fu_489_p3;
    sc_signal< sc_lv<113> > r_V_2_fu_483_p2;
    sc_signal< sc_lv<8> > tmp_181_fu_497_p1;
    sc_signal< sc_lv<8> > tmp_182_fu_501_p4;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<64> ap_const_lv64_3FE2C8B439581062;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<64> ap_const_lv64_40530FAE147AE147;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_403D11EB851EB852;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_3FE;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<52> ap_const_lv52_FFFFFFFFFFFFF;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_3C;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond1_fu_203_p2();
    void thread_exitcond_fu_227_p2();
    void thread_grp_fu_186_p0();
    void thread_grp_fu_186_p1();
    void thread_grp_fu_195_p0();
    void thread_i_18_fu_209_p2();
    void thread_index_V_fu_299_p4();
    void thread_input_b_address0();
    void thread_input_b_ce0();
    void thread_input_g_address0();
    void thread_input_g_ce0();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_isNeg_fu_440_p3();
    void thread_j_17_fu_233_p2();
    void thread_mantissa_V_2_cast_fu_427_p1();
    void thread_mantissa_V_fu_418_p4();
    void thread_mask_table1_address0();
    void thread_mask_table1_ce0();
    void thread_one_half_cast_fu_330_p1();
    void thread_one_half_table2_address0();
    void thread_one_half_table2_ce0();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_Result_11_fu_322_p3();
    void thread_p_Result_12_fu_363_p3();
    void thread_p_Result_s_fu_315_p3();
    void thread_p_Val2_11_fu_400_p1();
    void thread_p_Val2_s_fu_333_p2();
    void thread_r_V_2_fu_483_p2();
    void thread_r_V_fu_477_p2();
    void thread_sel_tmp1_fu_382_p2();
    void thread_sel_tmp2_fu_387_p2();
    void thread_sel_tmp_fu_378_p1();
    void thread_sel_tmp_v_fu_371_p3();
    void thread_sh_assign_8_cast_fu_465_p1();
    void thread_sh_assign_fu_434_p2();
    void thread_t_V_1_fu_273_p1();
    void thread_tmp_170_fu_257_p3();
    void thread_tmp_177_fu_265_p3();
    void thread_tmp_180_fu_353_p4();
    void thread_tmp_181_fu_497_p1();
    void thread_tmp_182_fu_501_p4();
    void thread_tmp_185_fu_489_p3();
    void thread_tmp_191_cast_fu_223_p1();
    void thread_tmp_192_cast_fu_248_p1();
    void thread_tmp_213_i_i_fu_293_p2();
    void thread_tmp_214_i_i_fu_309_p1();
    void thread_tmp_216_i_i_fu_342_p2();
    void thread_tmp_V_2_fu_338_p1();
    void thread_tmp_V_4_fu_414_p1();
    void thread_tmp_V_fu_277_p4();
    void thread_tmp_cast_fu_239_p1();
    void thread_tmp_fu_215_p3();
    void thread_tmp_i_i_fu_287_p2();
    void thread_tmp_i_i_i_129_fu_469_p1();
    void thread_tmp_i_i_i_cast_130_fu_473_p1();
    void thread_tmp_i_i_i_cast_fu_453_p1();
    void thread_tmp_i_i_i_fu_448_p2();
    void thread_tmp_i_i_i_i_cast4_fu_431_p1();
    void thread_tmp_s_fu_243_p2();
    void thread_ush_fu_457_p3();
    void thread_val_V_fu_511_p3();
    void thread_x_assign_1_fu_392_p3();
    void thread_xs_sig_V_fu_347_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
